<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p280" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_280{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_280{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_280{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_280{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_280{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_280{left:69px;bottom:1012px;letter-spacing:0.13px;}
#t7_280{left:151px;bottom:1012px;letter-spacing:0.15px;word-spacing:0.01px;}
#t8_280{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_280{left:69px;bottom:972px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#ta_280{left:69px;bottom:922px;letter-spacing:-0.09px;}
#tb_280{left:154px;bottom:922px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tc_280{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_280{left:69px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_280{left:69px;bottom:864px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tf_280{left:440px;bottom:824px;letter-spacing:-0.13px;}
#tg_280{left:122px;bottom:803px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#th_280{left:122px;bottom:786px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_280{left:122px;bottom:769px;letter-spacing:-0.17px;word-spacing:-0.24px;}
#tj_280{left:69px;bottom:719px;letter-spacing:-0.1px;}
#tk_280{left:154px;bottom:719px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#tl_280{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tm_280{left:69px;bottom:678px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tn_280{left:69px;bottom:661px;letter-spacing:-0.2px;word-spacing:-1.23px;}
#to_280{left:69px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_280{left:69px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_280{left:69px;bottom:603px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tr_280{left:69px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_280{left:69px;bottom:562px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tt_280{left:69px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_280{left:69px;bottom:521px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tv_280{left:69px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_280{left:69px;bottom:480px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tx_280{left:69px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_280{left:69px;bottom:413px;letter-spacing:-0.09px;}
#tz_280{left:155px;bottom:413px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t10_280{left:69px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_280{left:69px;bottom:372px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t12_280{left:69px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_280{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_280{left:69px;bottom:314px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_280{left:69px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t16_280{left:69px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_280{left:827px;bottom:279px;}
#t18_280{left:69px;bottom:256px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_280{left:69px;bottom:239px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_280{left:69px;bottom:189px;letter-spacing:-0.09px;}
#t1b_280{left:154px;bottom:189px;letter-spacing:-0.12px;}
#t1c_280{left:69px;bottom:165px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t1d_280{left:69px;bottom:148px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1e_280{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t1f_280{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_280{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_280{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_280{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_280{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_280{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_280{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_280{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts280" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg280Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg280" style="-webkit-user-select: none;"><object width="935" height="1210" data="280/280.svg" type="image/svg+xml" id="pdf280" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_280" class="t s1_280">11-12 </span><span id="t2_280" class="t s1_280">Vol. 1 </span>
<span id="t3_280" class="t s2_280">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_280" class="t s3_280">operands as the 64-bit versions. For example, where the 64-bit version of the PADDB instruction operates on 8 </span>
<span id="t5_280" class="t s3_280">packed bytes, the 128-bit version operates on 16 packed bytes. </span>
<span id="t6_280" class="t s4_280">11.4.4 </span><span id="t7_280" class="t s4_280">Cacheability Control and Memory Ordering Instructions </span>
<span id="t8_280" class="t s3_280">Intel SSE2 instructions that give programs more control over the caching, loading, and storing of data. are </span>
<span id="t9_280" class="t s3_280">described below. </span>
<span id="ta_280" class="t s5_280">11.4.4.1 </span><span id="tb_280" class="t s5_280">FLUSH Cache Line </span>
<span id="tc_280" class="t s3_280">The CLFLUSH (flush cache line) instruction writes and invalidates the cache line associated with a specified linear </span>
<span id="td_280" class="t s3_280">address. The invalidation is for all levels of the processor’s cache hierarchy, and it is broadcast throughout the </span>
<span id="te_280" class="t s3_280">cache coherency domain. </span>
<span id="tf_280" class="t s5_280">NOTE </span>
<span id="tg_280" class="t s3_280">CLFLUSH was introduced with Intel SSE2. However, the instruction can be implemented in IA-32 </span>
<span id="th_280" class="t s3_280">processors that do not implement Intel SSE2. Detect CLFLUSH using the feature bit (if </span>
<span id="ti_280" class="t s3_280">CPUID.01H:EDX.CLFSH[bit 19] = 1). </span>
<span id="tj_280" class="t s5_280">11.4.4.2 </span><span id="tk_280" class="t s5_280">Cacheability Control Instructions </span>
<span id="tl_280" class="t s3_280">The following four instructions enable data from XMM and general-purpose registers to be stored to memory using </span>
<span id="tm_280" class="t s3_280">a non-temporal hint. The non-temporal hint directs the processor to store data to memory without writing the data </span>
<span id="tn_280" class="t s3_280">into the cache hierarchy. See Section 10.4.6.2, “Caching of Temporal vs. Non-Temporal Data,” for more information </span>
<span id="to_280" class="t s3_280">about non-temporal stores and hints. </span>
<span id="tp_280" class="t s3_280">The MOVNTDQ (store double quadword using non-temporal hint) instruction stores packed integer data from an </span>
<span id="tq_280" class="t s3_280">XMM register to memory, using a non-temporal hint. </span>
<span id="tr_280" class="t s3_280">The MOVNTPD (store packed double precision floating-point values using non-temporal hint) instruction stores </span>
<span id="ts_280" class="t s3_280">packed double precision floating-point data from an XMM register to memory, using a non-temporal hint. </span>
<span id="tt_280" class="t s3_280">The MOVNTI (store doubleword using non-temporal hint) instruction stores integer data from a general-purpose </span>
<span id="tu_280" class="t s3_280">register to memory, using a non-temporal hint. </span>
<span id="tv_280" class="t s3_280">The MASKMOVDQU (store selected bytes of double quadword) instruction stores selected byte integers from an </span>
<span id="tw_280" class="t s3_280">XMM register to memory, using a byte mask to selectively write the individual bytes. The memory location does not </span>
<span id="tx_280" class="t s3_280">need to be aligned on a natural boundary. This instruction also uses a non-temporal hint. </span>
<span id="ty_280" class="t s5_280">11.4.4.3 </span><span id="tz_280" class="t s5_280">Memory Ordering Instructions </span>
<span id="t10_280" class="t s3_280">Intel SSE2 introduced two fence instructions (LFENCE and MFENCE) as companions to the SFENCE instruction </span>
<span id="t11_280" class="t s3_280">introduced with Intel SSE. </span>
<span id="t12_280" class="t s3_280">The LFENCE instruction establishes a memory fence for loads. It guarantees ordering between two loads and </span>
<span id="t13_280" class="t s3_280">prevents speculative loads from passing the load fence (that is, no speculative loads are allowed until all loads </span>
<span id="t14_280" class="t s3_280">specified before the load fence have been carried out). </span>
<span id="t15_280" class="t s3_280">The MFENCE instruction establishes a memory fence for both loads and stores. The processor ensures that no load </span>
<span id="t16_280" class="t s3_280">or store after MFENCE will become globally visible until all loads and stores before MFENCE are globally visible. </span>
<span id="t17_280" class="t s6_280">1 </span>
<span id="t18_280" class="t s3_280">Note that the sequences LFENCE;SFENCE and SFENCE;LFENCE are not equivalent to MFENCE because neither </span>
<span id="t19_280" class="t s3_280">ensures that older stores are globally observed prior to younger loads. </span>
<span id="t1a_280" class="t s5_280">11.4.4.4 </span><span id="t1b_280" class="t s5_280">Pause </span>
<span id="t1c_280" class="t s3_280">The PAUSE instruction is provided to improve the performance of “spin-wait loops” executed on a Pentium 4 or Intel </span>
<span id="t1d_280" class="t s3_280">Xeon processor. On a Pentium 4 processor, it also provides the added benefit of reducing processor power </span>
<span id="t1e_280" class="t s7_280">1. </span><span id="t1f_280" class="t s7_280">A load is considered to become globally visible when the value to be loaded is determined. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
