#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 17 00:14:32 2024
# Process ID: 22672
# Current directory: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21624 C:\Users\marco\OneDrive\Documentos\GitHub\ProyectoVHDLCarRechDan\project\project_1.xpr
# Log file: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/vivado.log
# Journal file: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project\vivado.jou
# Running On        :PortatilMarcos
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16948 MB
# Swap memory       :1073 MB
# Total Virtual     :18022 MB
# Available Virtual :5415 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.xpr
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source TOP_tb.tcl
run 400 us
run 400 us
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
launch_simulation -mode post-implementation -type timing
source TOP_tb.tcl
run 400 us
run 400 us
close_sim
close_design
