

================================================================
== Vitis HLS Report for 'compute_result_16_10_45_22_48_16_s'
================================================================
* Date:           Thu Mar 25 14:59:27 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.459 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 33.335 ns | 33.335 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i3"   --->   Operation 7 'read' 'i3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i2"   --->   Operation 8 'read' 'i2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i1"   --->   Operation 9 'read' 'i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i0"   --->   Operation 10 'read' 'i0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%fracJ_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %fracJ"   --->   Operation 11 'read' 'fracJ_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fracI_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %fracI"   --->   Operation 12 'read' 'fracI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = partselect i18 @_ssdm_op_PartSelect.i18.i24.i32.i32, i24 %fracI_read, i32, i32"   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i18.i18, i18 %tmp, i18"   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i24.i32.i32, i24 %fracJ_read, i32, i32"   --->   Operation 15 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i18.i18, i18 %tmp_s, i18"   --->   Operation 16 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i36 %shl_ln"   --->   Operation 17 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i36 %shl_ln728_8"   --->   Operation 18 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.40ns)   --->   "%r_V = mul i71 %sext_ln1118, i71 %sext_ln1118_12"   --->   Operation 19 'mul' 'r_V' <Predicate = true> <Delay = 3.40> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fij_V = partselect i36 @_ssdm_op_PartSelect.i36.i71.i32.i32, i71 %r_V, i32, i32"   --->   Operation 20 'partselect' 'fij_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p3_V = partselect i18 @_ssdm_op_PartSelect.i18.i71.i32.i32, i71 %r_V, i32, i32"   --->   Operation 21 'partselect' 'p3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%ret_V = sub i36 %shl_ln, i36 %fij_V"   --->   Operation 22 'sub' 'ret_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p2_V = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %ret_V, i32, i32"   --->   Operation 23 'partselect' 'p2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%ret_V_5 = sub i36 %shl_ln728_8, i36 %fij_V"   --->   Operation 24 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p1_V = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %ret_V_5, i32, i32"   --->   Operation 25 'partselect' 'p1_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %i1_read"   --->   Operation 26 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i18 %p1_V"   --->   Operation 27 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i32 %sext_ln1192_3, i32 %sext_ln1192_2"   --->   Operation 28 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i16 %i2_read"   --->   Operation 29 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i18 %p2_V"   --->   Operation 30 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i32 %sext_ln1192_5, i32 %sext_ln1192_4"   --->   Operation 31 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.45>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i18 %p1_V"   --->   Operation 32 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i18 %p2_V"   --->   Operation 33 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i18 %p3_V"   --->   Operation 34 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.88ns)   --->   "%sub_ln1193 = sub i19, i19 %sext_ln1193_2"   --->   Operation 35 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1193 = zext i19 %sub_ln1193"   --->   Operation 36 'zext' 'zext_ln1193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.88ns)   --->   "%sub_ln1193_4 = sub i20 %zext_ln1193, i20 %sext_ln1193"   --->   Operation 37 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i20 %sub_ln1193_4"   --->   Operation 38 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.69ns) (grouped into DSP with root node add_ln1192)   --->   "%p0_V = sub i21 %sext_ln703, i21 %sext_ln1193_1"   --->   Operation 39 'sub' 'p0_V' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %i0_read"   --->   Operation 40 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%sext_ln1192_1 = sext i21 %p0_V"   --->   Operation 41 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [3/3] (0.99ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i32 %sext_ln1192_1, i32 %sext_ln1192"   --->   Operation 42 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i32 %sext_ln1192_3, i32 %sext_ln1192_2"   --->   Operation 43 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i32 %sext_ln1192_5, i32 %sext_ln1192_4"   --->   Operation 44 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i16 %i3_read"   --->   Operation 45 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i18 %p3_V"   --->   Operation 46 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_3 = mul i32 %sext_ln1192_7, i32 %sext_ln1192_6"   --->   Operation 47 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i32 %sext_ln1192_1, i32 %sext_ln1192"   --->   Operation 48 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i32 %sext_ln1192_3, i32 %sext_ln1192_2"   --->   Operation 49 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i32 %sext_ln1192_5, i32 %sext_ln1192_4"   --->   Operation 50 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [2/3] (0.99ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_3 = mul i32 %sext_ln1192_7, i32 %sext_ln1192_6"   --->   Operation 51 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i32 %sext_ln1192_1, i32 %sext_ln1192"   --->   Operation 52 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i32 %sext_ln1192_3, i32 %sext_ln1192_2"   --->   Operation 53 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i32 %sext_ln1192_5, i32 %sext_ln1192_4"   --->   Operation 54 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_3 = mul i32 %sext_ln1192_7, i32 %sext_ln1192_6"   --->   Operation 55 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1192 = add i32 %mul_ln1192_1, i32 %mul_ln1192"   --->   Operation 56 'add' 'add_ln1192' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i32 %mul_ln1192_2, i32 %mul_ln1192_3"   --->   Operation 57 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 58 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1192 = add i32 %mul_ln1192_1, i32 %mul_ln1192"   --->   Operation 58 'add' 'add_ln1192' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i32 %mul_ln1192_2, i32 %mul_ln1192_3"   --->   Operation 59 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 60 [1/1] (1.01ns)   --->   "%ret_V_6 = add i32 %add_ln1192_1, i32 %add_ln1192"   --->   Operation 60 'add' 'ret_V_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%this_V_write_assign = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V_6, i32, i32"   --->   Operation 61 'partselect' 'this_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln81 = ret i15 %this_V_write_assign" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_scale.hpp:81]   --->   Operation 62 'ret' 'ret_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 4.42ns
The critical path consists of the following:
	wire read on port 'fracJ' [11]  (0 ns)
	'mul' operation ('r.V') [19]  (3.4 ns)
	'sub' operation ('ret.V') [22]  (1.02 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[39] ('mul_ln1192_1') [39]  (0.535 ns)

 <State 3>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln1193') [29]  (0.884 ns)
	'sub' operation ('sub_ln1193_4') [31]  (0.884 ns)
	'sub' operation of DSP[46] ('p0.V') [33]  (1.7 ns)
	'mul' operation of DSP[46] ('mul_ln1192') [36]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[46] ('mul_ln1192') [36]  (0.996 ns)

 <State 5>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[46] ('mul_ln1192') [36]  (0 ns)
	'add' operation of DSP[46] ('add_ln1192') [46]  (0.645 ns)

 <State 6>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[46] ('add_ln1192') [46]  (0.645 ns)
	'add' operation ('ret.V') [48]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
