
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002701                       # Number of seconds simulated
sim_ticks                                  2701444000                       # Number of ticks simulated
final_tick                                 2701444000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166573                       # Simulator instruction rate (inst/s)
host_op_rate                                   334631                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36618894                       # Simulator tick rate (ticks/s)
host_mem_usage                                 452808                       # Number of bytes of host memory used
host_seconds                                    73.77                       # Real time elapsed on the host
sim_insts                                    12288429                       # Number of instructions simulated
sim_ops                                      24686367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             380160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95104                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5940                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          35204876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         105519863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             140724738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     35204876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35204876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         35204876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        105519863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140724738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002960086500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           58                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           58                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12654                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                882                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5941                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        972                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5941                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 377152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   60160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  380224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2701442000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5941                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    415.054337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   252.856496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.898962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          264     25.17%     25.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          242     23.07%     48.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          107     10.20%     58.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           74      7.05%     65.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      3.05%     68.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      3.43%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           75      7.15%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      2.10%     81.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          197     18.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1049                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.534483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.625660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    289.858478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             47     81.03%     81.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6     10.34%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.72%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      1.72%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      1.72%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      1.72%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      1.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            58                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           58                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.206897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.192780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.719615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     89.66%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      5.17%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.72%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.72%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            58                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        92096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       285056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        60160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 34091397.045432001352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 105519862.710461527109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22269571.384785324335                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57625750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    142070500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  68561553500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38753.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31897.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  70536577.67                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     89202500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               199696250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15137.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33887.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       139.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    140.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5046                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     724                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     390777.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4812360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2527470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24654420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2693520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             47802480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1628640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       175492170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19458720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        520957140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              842543250                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            311.886254                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2591894500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2209000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      17940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2156613750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     50674750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      89192000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    384814500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2777460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1453485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17414460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2213280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46159170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2689920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       165230460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25672320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        523228380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              828634455                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            306.737602                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2593184250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4426500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2164011500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     66857750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      86153250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    362315000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  558248                       # Number of BP lookups
system.cpu.branchPred.condPredicted            558248                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17679                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               316855                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91424                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                362                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          316855                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             296687                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            20168                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1724                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5187953                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      498426                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           668                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           140                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1125446                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           249                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2701444000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5402889                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1174582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12657579                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      558248                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             388111                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4129534                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   35596                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  321                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           922                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           71                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          227                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1125306                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3134                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5323455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.783483                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.602711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1592639     29.92%     29.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    37750      0.71%     30.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   349121      6.56%     37.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85960      1.61%     38.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   287506      5.40%     44.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    94432      1.77%     45.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    33254      0.62%     46.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    93269      1.75%     48.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2749524     51.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5323455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.103324                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.342743                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1275642                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                339085                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3672927                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18003                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17798                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25319566                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  17798                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1286657                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  133905                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4604                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3678311                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                202180                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25284507                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2956                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10459                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    244                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 185671                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27941405                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53175216                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19199944                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24904102                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263853                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   677552                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                152                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     94869                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5159490                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              503181                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            138774                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            44256                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25113160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 244                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24954029                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             52121                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          427036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       844933                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5323455                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.687563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.494119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              399344      7.50%      7.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              261685      4.92%     12.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              589795     11.08%     23.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              435246      8.18%     31.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              782399     14.70%     46.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              572449     10.75%     57.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              657779     12.36%     69.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              729563     13.70%     83.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              895195     16.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5323455                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29510      2.18%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 69899      5.17%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 10003      0.74%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            609999     45.14%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           369996     27.38%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1227      0.09%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   767      0.06%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            260029     19.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               40      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14798      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7538366     30.21%     30.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40076      0.16%     30.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1879      0.01%     30.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282353     17.16%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  677      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81541      0.33%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1684      0.01%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960926     11.87%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                716      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310003      9.26%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30024      0.12%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      8.34%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               847974      3.40%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              348857      1.40%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4263452     17.09%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150639      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24954029                       # Type of FU issued
system.cpu.iq.rate                           4.618646                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1351493                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.054159                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17690178                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6514060                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6145790                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38944949                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19026460                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18690297                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6178334                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20112390                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           427341                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       166375                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8611                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10008                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           467                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17798                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   94105                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2877                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25113404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               323                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5159490                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               503181                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                149                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    585                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1950                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             87                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12697                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6664                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19361                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24897079                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5067867                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             56950                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5566284                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   521200                       # Number of branches executed
system.cpu.iew.exec_stores                     498417                       # Number of stores executed
system.cpu.iew.exec_rate                     4.608105                       # Inst execution rate
system.cpu.iew.wb_sent                       24839751                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24836087                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14512696                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22408054                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.596816                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647655                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          427061                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17738                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5263031                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.690523                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.828608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       527905     10.03%     10.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       595778     11.32%     21.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       300645      5.71%     27.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       343635      6.53%     33.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       661223     12.56%     46.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       490606      9.32%     55.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       490059      9.31%     64.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       405322      7.70%     72.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1447858     27.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5263031                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288429                       # Number of instructions committed
system.cpu.commit.committedOps               24686367                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487685                       # Number of memory references committed
system.cpu.commit.loads                       4993115                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510547                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311057                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401505     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40051      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821877      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344088      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686367                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1447858                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28928601                       # The number of ROB reads
system.cpu.rob.rob_writes                    50287735                       # The number of ROB writes
system.cpu.timesIdled                             764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288429                       # Number of Instructions Simulated
system.cpu.committedOps                      24686367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.439673                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.439673                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.274418                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.274418                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18665194                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5310805                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24713762                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18539134                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2161039                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3589824                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6592392                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3728.695452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3728.695452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.227582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.227582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4445                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.271851                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10492772                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10492772                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4736807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4736807                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492168                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5228975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5228975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5228975                       # number of overall hits
system.cpu.dcache.overall_hits::total         5228975                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12779                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2405                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15184                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15184                       # number of overall misses
system.cpu.dcache.overall_misses::total         15184                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    681769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    681769000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    150858999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    150858999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    832627999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    832627999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    832627999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    832627999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4749586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4749586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5244159                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5244159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5244159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5244159                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002691                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004863                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004863                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002895                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002895                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002895                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002895                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53350.731669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53350.731669                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62727.234511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62727.234511                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54835.879808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54835.879808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54835.879808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54835.879808                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11580                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.520710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    19.666667                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10727                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10727                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        10730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10730                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10730                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2052                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2052                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2402                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4454                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    134547000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134547000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    148317999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    148317999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    282864999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    282864999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    282864999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    282864999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000849                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65568.713450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65568.713450                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61747.709825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61747.709825                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63508.082398                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63508.082398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63508.082398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63508.082398                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.011844                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              189647                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               974                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            194.709446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.011844                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2252090                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2252090                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1123213                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1123213                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1123213                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1123213                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1123213                       # number of overall hits
system.cpu.icache.overall_hits::total         1123213                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2089                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2089                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2089                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2089                       # number of overall misses
system.cpu.icache.overall_misses::total          2089                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136962998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136962998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136962998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136962998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136962998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136962998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1125302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1125302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1125302                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1125302                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1125302                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1125302                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001856                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65563.905218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65563.905218                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65563.905218                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65563.905218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65563.905218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65563.905218                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3788                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   102.378378                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          974                       # number of writebacks
system.cpu.icache.writebacks::total               974                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          602                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          602                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          602                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          602                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1487                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1487                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105281998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105281998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105281998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105281998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105281998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105281998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001321                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70801.612643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70801.612643                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70801.612643                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70801.612643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70801.612643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70801.612643                       # average overall mshr miss latency
system.cpu.icache.replacements                    974                       # number of replacements
system.membus.snoop_filter.tot_requests          6915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2701444000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3538                       # Transaction distribution
system.membus.trans_dist::WritebackClean          974                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2402                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2402                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2052                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       285056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       285056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  442496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5941                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001515                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038895                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5932     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5941                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12092000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7878247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23489250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
