<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/ad_encode.m4</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="abstractInterpreter_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/ad_encode.m4</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
<span class="line-modified">  1 dnl Copyright (c) 2014, Red Hat Inc. All rights reserved.</span>
  2 dnl DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  3 dnl
  4 dnl This code is free software; you can redistribute it and/or modify it
  5 dnl under the terms of the GNU General Public License version 2 only, as
  6 dnl published by the Free Software Foundation.
  7 dnl
  8 dnl This code is distributed in the hope that it will be useful, but WITHOUT
  9 dnl ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 10 dnl FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 11 dnl version 2 for more details (a copy is included in the LICENSE file that
 12 dnl accompanied this code).
 13 dnl
 14 dnl You should have received a copy of the GNU General Public License version
 15 dnl 2 along with this work; if not, write to the Free Software Foundation,
 16 dnl Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 17 dnl
 18 dnl Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 19 dnl or visit www.oracle.com if you need additional information or have any
 20 dnl questions.
 21 dnl
 22 dnl 
 23 dnl Process this file with m4 ad_encode.m4 to generate the load/store
 24 dnl patterns used in aarch64.ad.
 25 dnl
 26 define(choose, `loadStore($1, &amp;MacroAssembler::$3, $2, $4,
<span class="line-modified"> 27                $5, $6, $7, $8);dnl</span>
 28 
 29   %}&#39;)dnl
 30 define(access, `
 31     $3Register $1_reg = as_$3Register($$1$$reg);
 32     $4choose(MacroAssembler(&amp;cbuf), $1_reg,$2,$mem-&gt;opcode(),
<span class="line-modified"> 33         as_Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp)&#39;)dnl</span>
 34 define(load,`
<span class="line-modified"> 35   enc_class aarch64_enc_$2($1 dst, memory mem) %{dnl</span>
<span class="line-modified"> 36 access(dst,$2,$3)&#39;)dnl</span>
<span class="line-modified"> 37 load(iRegI,ldrsbw)</span>
<span class="line-modified"> 38 load(iRegI,ldrsb)</span>
<span class="line-modified"> 39 load(iRegI,ldrb)</span>
<span class="line-modified"> 40 load(iRegL,ldrb)</span>
<span class="line-modified"> 41 load(iRegI,ldrshw)</span>
<span class="line-modified"> 42 load(iRegI,ldrsh)</span>
<span class="line-modified"> 43 load(iRegI,ldrh)</span>
<span class="line-modified"> 44 load(iRegL,ldrh)</span>
<span class="line-modified"> 45 load(iRegI,ldrw)</span>
<span class="line-modified"> 46 load(iRegL,ldrw)</span>
<span class="line-modified"> 47 load(iRegL,ldrsw)</span>
<span class="line-modified"> 48 load(iRegL,ldr)</span>
<span class="line-modified"> 49 load(vRegF,ldrs,Float)</span>
<span class="line-modified"> 50 load(vRegD,ldrd,Float)</span>


 51 define(STORE,`
<span class="line-modified"> 52   enc_class aarch64_enc_$2($1 src, memory mem) %{dnl</span>
<span class="line-modified"> 53 access(src,$2,$3,$4)&#39;)dnl</span>


 54 define(STORE0,`
<span class="line-modified"> 55   enc_class aarch64_enc_$2`&#39;0(memory mem) %{</span>


 56     MacroAssembler _masm(&amp;cbuf);
 57     choose(_masm,zr,$2,$mem-&gt;opcode(),
<span class="line-modified"> 58         as_$3Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp)&#39;)dnl</span>
<span class="line-modified"> 59 STORE(iRegI,strb)</span>
<span class="line-modified"> 60 STORE0(iRegI,strb)</span>
<span class="line-modified"> 61 STORE(iRegI,strh)</span>
<span class="line-modified"> 62 STORE0(iRegI,strh)</span>
<span class="line-modified"> 63 STORE(iRegI,strw)</span>
<span class="line-modified"> 64 STORE0(iRegI,strw)</span>
 65 STORE(iRegL,str,,
 66 `// we sometimes get asked to store the stack pointer into the
 67     // current thread -- we cannot do that directly on AArch64
 68     if (src_reg == r31_sp) {
 69       MacroAssembler _masm(&amp;cbuf);
 70       assert(as_Register($mem$$base) == rthread, &quot;unexpected store for sp&quot;);
 71       __ mov(rscratch2, sp);
 72       src_reg = rscratch2;
 73     }
<span class="line-modified"> 74     &#39;)</span>
<span class="line-modified"> 75 STORE0(iRegL,str)</span>
<span class="line-modified"> 76 STORE(vRegF,strs,Float)</span>
<span class="line-modified"> 77 STORE(vRegD,strd,Float)</span>
 78 
<span class="line-modified"> 79   enc_class aarch64_enc_strw_immn(immN src, memory mem) %{</span>


 80     MacroAssembler _masm(&amp;cbuf);
 81     address con = (address)$src$$constant;
 82     // need to do this the hard way until we can manage relocs
 83     // for 32 bit constants
 84     __ movoop(rscratch2, (jobject)con);
 85     if (con) __ encode_heap_oop_not_null(rscratch2);
 86     choose(_masm,rscratch2,strw,$mem-&gt;opcode(),
<span class="line-modified"> 87         as_Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp)</span>
 88 
<span class="line-modified"> 89   enc_class aarch64_enc_strw_immnk(immN src, memory mem) %{</span>


 90     MacroAssembler _masm(&amp;cbuf);
 91     address con = (address)$src$$constant;
 92     // need to do this the hard way until we can manage relocs
 93     // for 32 bit constants
 94     __ movoop(rscratch2, (jobject)con);
 95     __ encode_klass_not_null(rscratch2);
 96     choose(_masm,rscratch2,strw,$mem-&gt;opcode(),
<span class="line-modified"> 97         as_Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp)</span>









 98 
</pre>
</td>
<td>
<hr />
<pre>
<span class="line-modified">  1 dnl Copyright (c) 2014, 2019, Red Hat Inc. All rights reserved.</span>
  2 dnl DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  3 dnl
  4 dnl This code is free software; you can redistribute it and/or modify it
  5 dnl under the terms of the GNU General Public License version 2 only, as
  6 dnl published by the Free Software Foundation.
  7 dnl
  8 dnl This code is distributed in the hope that it will be useful, but WITHOUT
  9 dnl ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 10 dnl FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 11 dnl version 2 for more details (a copy is included in the LICENSE file that
 12 dnl accompanied this code).
 13 dnl
 14 dnl You should have received a copy of the GNU General Public License version
 15 dnl 2 along with this work; if not, write to the Free Software Foundation,
 16 dnl Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 17 dnl
 18 dnl Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 19 dnl or visit www.oracle.com if you need additional information or have any
 20 dnl questions.
 21 dnl
 22 dnl 
 23 dnl Process this file with m4 ad_encode.m4 to generate the load/store
 24 dnl patterns used in aarch64.ad.
 25 dnl
 26 define(choose, `loadStore($1, &amp;MacroAssembler::$3, $2, $4,
<span class="line-modified"> 27                $5, $6, $7, $8, $9);dnl</span>
 28 
 29   %}&#39;)dnl
 30 define(access, `
 31     $3Register $1_reg = as_$3Register($$1$$reg);
 32     $4choose(MacroAssembler(&amp;cbuf), $1_reg,$2,$mem-&gt;opcode(),
<span class="line-modified"> 33         as_Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp,$5)&#39;)dnl</span>
 34 define(load,`
<span class="line-modified"> 35   // This encoding class is generated automatically from ad_encode.m4.</span>
<span class="line-modified"> 36   // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-modified"> 37   enc_class aarch64_enc_$2($1 dst, memory$5 mem) %{dnl</span>
<span class="line-modified"> 38 access(dst,$2,$3,$4,$5)&#39;)dnl</span>
<span class="line-modified"> 39 load(iRegI,ldrsbw,,,1)</span>
<span class="line-modified"> 40 load(iRegI,ldrsb,,,1)</span>
<span class="line-modified"> 41 load(iRegI,ldrb,,,1)</span>
<span class="line-modified"> 42 load(iRegL,ldrb,,,1)</span>
<span class="line-modified"> 43 load(iRegI,ldrshw,,,2)</span>
<span class="line-modified"> 44 load(iRegI,ldrsh,,,2)</span>
<span class="line-modified"> 45 load(iRegI,ldrh,,,2)</span>
<span class="line-modified"> 46 load(iRegL,ldrh,,,2)</span>
<span class="line-modified"> 47 load(iRegI,ldrw,,,4)</span>
<span class="line-modified"> 48 load(iRegL,ldrw,,,4)</span>
<span class="line-modified"> 49 load(iRegL,ldrsw,,,4)</span>
<span class="line-modified"> 50 load(iRegL,ldr,,,8)</span>
<span class="line-added"> 51 load(vRegF,ldrs,Float,,4)</span>
<span class="line-added"> 52 load(vRegD,ldrd,Float,,8)</span>
 53 define(STORE,`
<span class="line-modified"> 54   // This encoding class is generated automatically from ad_encode.m4.</span>
<span class="line-modified"> 55   // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added"> 56   enc_class aarch64_enc_$2($1 src, memory$5 mem) %{dnl</span>
<span class="line-added"> 57 access(src,$2,$3,$4,$5)&#39;)dnl</span>
 58 define(STORE0,`
<span class="line-modified"> 59   // This encoding class is generated automatically from ad_encode.m4.</span>
<span class="line-added"> 60   // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added"> 61   enc_class aarch64_enc_$2`&#39;0(memory$4 mem) %{</span>
 62     MacroAssembler _masm(&amp;cbuf);
 63     choose(_masm,zr,$2,$mem-&gt;opcode(),
<span class="line-modified"> 64         as_$3Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp,$4)&#39;)dnl</span>
<span class="line-modified"> 65 STORE(iRegI,strb,,,1)</span>
<span class="line-modified"> 66 STORE0(iRegI,strb,,1)</span>
<span class="line-modified"> 67 STORE(iRegI,strh,,,2)</span>
<span class="line-modified"> 68 STORE0(iRegI,strh,,2)</span>
<span class="line-modified"> 69 STORE(iRegI,strw,,,4)</span>
<span class="line-modified"> 70 STORE0(iRegI,strw,,4)</span>
 71 STORE(iRegL,str,,
 72 `// we sometimes get asked to store the stack pointer into the
 73     // current thread -- we cannot do that directly on AArch64
 74     if (src_reg == r31_sp) {
 75       MacroAssembler _masm(&amp;cbuf);
 76       assert(as_Register($mem$$base) == rthread, &quot;unexpected store for sp&quot;);
 77       __ mov(rscratch2, sp);
 78       src_reg = rscratch2;
 79     }
<span class="line-modified"> 80     &#39;,8)</span>
<span class="line-modified"> 81 STORE0(iRegL,str,,8)</span>
<span class="line-modified"> 82 STORE(vRegF,strs,Float,,4)</span>
<span class="line-modified"> 83 STORE(vRegD,strd,Float,,8)</span>
 84 
<span class="line-modified"> 85   // This encoding class is generated automatically from ad_encode.m4.</span>
<span class="line-added"> 86   // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added"> 87   enc_class aarch64_enc_strw_immn(immN src, memory1 mem) %{</span>
 88     MacroAssembler _masm(&amp;cbuf);
 89     address con = (address)$src$$constant;
 90     // need to do this the hard way until we can manage relocs
 91     // for 32 bit constants
 92     __ movoop(rscratch2, (jobject)con);
 93     if (con) __ encode_heap_oop_not_null(rscratch2);
 94     choose(_masm,rscratch2,strw,$mem-&gt;opcode(),
<span class="line-modified"> 95         as_Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp, 4)</span>
 96 
<span class="line-modified"> 97   // This encoding class is generated automatically from ad_encode.m4.</span>
<span class="line-added"> 98   // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added"> 99   enc_class aarch64_enc_strw_immnk(immN src, memory4 mem) %{</span>
100     MacroAssembler _masm(&amp;cbuf);
101     address con = (address)$src$$constant;
102     // need to do this the hard way until we can manage relocs
103     // for 32 bit constants
104     __ movoop(rscratch2, (jobject)con);
105     __ encode_klass_not_null(rscratch2);
106     choose(_masm,rscratch2,strw,$mem-&gt;opcode(),
<span class="line-modified">107         as_Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp, 4)</span>
<span class="line-added">108 </span>
<span class="line-added">109   // This encoding class is generated automatically from ad_encode.m4.</span>
<span class="line-added">110   // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added">111   enc_class aarch64_enc_strb0_ordered(memory4 mem) %{</span>
<span class="line-added">112       MacroAssembler _masm(&amp;cbuf);</span>
<span class="line-added">113       __ membar(Assembler::StoreStore);</span>
<span class="line-added">114       loadStore(_masm, &amp;MacroAssembler::strb, zr, $mem-&gt;opcode(),</span>
<span class="line-added">115                as_Register($mem$$base), $mem$$index, $mem$$scale, $mem$$disp, 1);</span>
<span class="line-added">116   %}</span>
117 
</pre>
</td>
</tr>
</table>
<center><a href="abstractInterpreter_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>