-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101010001110101101010000110", 
    1 => "10111111001000111001100110100010", 
    2 => "10111110010010101011100111111111", 
    3 => "10111100101101010100110100000100", 
    4 => "00111111000110100011110110010110", 
    5 => "00111110111110010110001010011100", 
    6 => "00111111000010010110100100010010", 
    7 => "00111111000100001101110011011101", 
    8 => "00111111010011000101000101001010", 
    9 => "01000000001110101110001111000000", 
    10 => "00111110101001001011101100100111", 
    11 => "00111110000100110110111011100100", 
    12 => "10111110011011100111001000100001", 
    13 => "10111110111011000011000001101111", 
    14 => "00111101111000110110110010101110", 
    15 => "00111110110101011001011000101110", 
    16 => "00111111001000000111011101110101", 
    17 => "00111111010101111100011001101111", 
    18 => "00111110100111111100111001111010", 
    19 => "00111101011001001110010001011100", 
    20 => "00111101110011000001101111101111", 
    21 => "00111110100011000011111101101100", 
    22 => "10111110111110011110110100010010", 
    23 => "10111101111101101101110000111100", 
    24 => "00111100100100000100001100101010", 
    25 => "00111101111111111110111010100100", 
    26 => "00111110100001000110011110011001", 
    27 => "10111110010011010110100001010010", 
    28 => "10111110110011100011110101001101", 
    29 => "00111111100000011101111000010010", 
    30 => "00111111100010010101001011000011", 
    31 => "10111110110101010010100001101110", 
    32 => "10111101101001000010001010001100", 
    33 => "10111110101000111110111111001110", 
    34 => "00111110101001000100001011011001", 
    35 => "10111110000101010110110110111010", 
    36 => "10111110101111001110010011101000", 
    37 => "10111101100010100111110011101110", 
    38 => "10111111001100110110001001011001", 
    39 => "10111111101101100000110010101000", 
    40 => "10111111010000011001110101010101", 
    41 => "00111110011101100011011011100110", 
    42 => "10111110100010000100101101011111", 
    43 => "10111110101001111011110101010111", 
    44 => "00111111011001110010111110010001", 
    45 => "10111100100001110110001000111001", 
    46 => "10111100111101000110100111001110", 
    47 => "10111110011110111001010011111110", 
    48 => "10111111100010011111010000110011", 
    49 => "10111111111101010001000110000011", 
    50 => "00111111100101010011000100001101", 
    51 => "10111110011100000111000000110011", 
    52 => "10111101001111110000000111000000", 
    53 => "10111101010010100001000111001110", 
    54 => "00111111010101101000011010111111", 
    55 => "10111101010111100111110110111000", 
    56 => "00111110011001111111100011010010", 
    57 => "10111110100110100011001010011001", 
    58 => "10111101110001100110001100011000", 
    59 => "00111111010011111011011011000011", 
    60 => "00111110100101110010000011111001", 
    61 => "00111111001100110111110101001111", 
    62 => "10111101101101010110111000100101", 
    63 => "10111110000001001110000110110111", 
    64 => "00111101000010000110010110111000", 
    65 => "10111110100101001101100000110000", 
    66 => "00111101000011011000111111100010", 
    67 => "00111110101100110101100010011001", 
    68 => "00111111010011010000100100101101", 
    69 => "10111111101101110101101100100101", 
    70 => "10111110110000110100001111010110", 
    71 => "00111111001010010001101101100011", 
    72 => "00111110010100110111101000011001", 
    73 => "10111110101111011001000010101010", 
    74 => "10111110000010000111011000000010", 
    75 => "00111110011011101101100010010011", 
    76 => "00111110111000010111000111011111", 
    77 => "00111111011000111101001000100000", 
    78 => "00111111001000111101010100101101", 
    79 => "00111110000111000100100111000000", 
    80 => "00111111001101010001001110111100", 
    81 => "00111110110000010111110000011011", 
    82 => "00111110100100101000011110111111", 
    83 => "00111110001100111001010101010011", 
    84 => "00111110100100101100100111110101", 
    85 => "00111110111111101100001111111110", 
    86 => "00111110100010000001101110010101", 
    87 => "00111110111000011011111011111010", 
    88 => "10111110000011101101111110011010", 
    89 => "10111111100101000100001011001011", 
    90 => "00111111101110010101000010011111", 
    91 => "00111111000101111010010000000101", 
    92 => "00111111100100000100110000100101", 
    93 => "00111111101111110001000011011010", 
    94 => "00111111010101010100100101011000", 
    95 => "00111110101011110010001111110100", 
    96 => "10111101101011001100111101101111", 
    97 => "00111110111110111110110001111111", 
    98 => "10111110111111101011011000100110", 
    99 => "11000000000000000111101110000111" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

