var searchData=
[
  ['data',['DATA',['../namespace_s_t_m32_l_i_b_1_1_a_d_c_1_1_d_r.html#a0de5396c938342766852ae9f7668670c',1,'STM32LIB::ADC::DR']]],
  ['data0',['Data0',['../namespace_s_t_m32_l_i_b_1_1_flash_1_1_o_b_r.html#aa558f389266434b8cd6545e6cc3a5016',1,'STM32LIB::Flash::OBR']]],
  ['data1',['Data1',['../namespace_s_t_m32_l_i_b_1_1_flash_1_1_o_b_r.html#a60eb56f5ee9e17803e41d74bb1636c89',1,'STM32LIB::Flash::OBR']]],
  ['datainv',['DATAINV',['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_c_r2.html#a26622fe1b1140c30092c98361fa21de8',1,'STM32LIB::USART1::CR2::DATAINV()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_c_r2.html#a165095d3dd16b3a7e85a0dfbcf2dffde',1,'STM32LIB::USART2::CR2::DATAINV()']]],
  ['datlen',['DATLEN',['../namespace_s_t_m32_l_i_b_1_1_s_p_i1_1_1_i2_s_c_f_g_r.html#a0316b5d0c76c393ddeb3ed8a0c38d179',1,'STM32LIB::SPI1::I2SCFGR::DATLEN()'],['../namespace_s_t_m32_l_i_b_1_1_s_p_i2_1_1_i2_s_c_f_g_r.html#aea5e60e323b59c5375e37a9df0008a49',1,'STM32LIB::SPI2::I2SCFGR::DATLEN()']]],
  ['dba',['DBA',['../namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_d_c_r.html#ac0aabad157e4bbb619d543af2bc52107',1,'STM32LIB::TIM1::DCR::DBA()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m3_1_1_d_c_r.html#a27bef937b984f91521ec2d96c2475a40',1,'STM32LIB::TIM3::DCR::DBA()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m15_1_1_d_c_r.html#a17298ad25a354a1de8ea8d16a302cf13',1,'STM32LIB::TIM15::DCR::DBA()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m16_1_1_d_c_r.html#a80bc6bf08b87be87141f554bc53df383',1,'STM32LIB::TIM16::DCR::DBA()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m17_1_1_d_c_r.html#a561608055a590a9d77c167aebd771d10',1,'STM32LIB::TIM17::DCR::DBA()']]],
  ['dbg_5fiwdg_5fstop',['DBG_IWDG_STOP',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_l_f_z.html#a116ad64827b5225268e691ef2d906ecb',1,'STM32LIB::DBGMCU::APBLFZ']]],
  ['dbg_5frtc_5fstop',['DBG_RTC_STOP',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_l_f_z.html#aa5424ef44e6098ef90c5f2fa7e1056bb',1,'STM32LIB::DBGMCU::APBLFZ']]],
  ['dbg_5fstandby',['DBG_STANDBY',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_c_r.html#aa9dd76659ced6886d43f8ef274b0774a',1,'STM32LIB::DBGMCU::CR']]],
  ['dbg_5fstop',['DBG_STOP',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_c_r.html#a2ce0b5df53369726ab3ff696ebbb61e5',1,'STM32LIB::DBGMCU::CR']]],
  ['dbg_5ftimer14_5fstop',['DBG_TIMER14_STOP',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_l_f_z.html#a03cfc60cfd566392748e412e9b5e9041',1,'STM32LIB::DBGMCU::APBLFZ']]],
  ['dbg_5ftimer15_5fsto',['DBG_TIMER15_STO',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_h_f_z.html#add28a823f2519bf648b0e19083f197ad',1,'STM32LIB::DBGMCU::APBHFZ']]],
  ['dbg_5ftimer16_5fsto',['DBG_TIMER16_STO',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_h_f_z.html#a8040ae1fb6e51bdacdba11f308bfb8f1',1,'STM32LIB::DBGMCU::APBHFZ']]],
  ['dbg_5ftimer17_5fsto',['DBG_TIMER17_STO',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_h_f_z.html#aa5cccec17f427d01f595fbb98b986964',1,'STM32LIB::DBGMCU::APBHFZ']]],
  ['dbg_5ftimer1_5fstop',['DBG_TIMER1_STOP',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_h_f_z.html#a81dc034f3b9ccdcdb520b7c44aa2238f',1,'STM32LIB::DBGMCU::APBHFZ']]],
  ['dbg_5ftimer2_5fstop',['DBG_TIMER2_STOP',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_l_f_z.html#af4b7afad1b62c44078231f66fb2378d1',1,'STM32LIB::DBGMCU::APBLFZ']]],
  ['dbg_5ftimer3_5fstop',['DBG_TIMER3_STOP',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_l_f_z.html#aa755d22032277195c3a65fc3cf16b447',1,'STM32LIB::DBGMCU::APBLFZ']]],
  ['dbg_5ftimer6_5fstop',['DBG_TIMER6_STOP',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_l_f_z.html#a4aef19ad2b4d1109bf5fb79642f91878',1,'STM32LIB::DBGMCU::APBLFZ']]],
  ['dbg_5fwwdg_5fstop',['DBG_WWDG_STOP',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_a_p_b_l_f_z.html#a12de2d009ce5640f6a950e40becfcc21',1,'STM32LIB::DBGMCU::APBLFZ']]],
  ['dbgmcuen',['DBGMCUEN',['../namespace_s_t_m32_l_i_b_1_1_r_c_c_1_1_a_p_b2_e_n_r.html#a71cf73acf56021cf0042ac6979db9e54',1,'STM32LIB::RCC::APB2ENR']]],
  ['dbgmcurst',['DBGMCURST',['../namespace_s_t_m32_l_i_b_1_1_r_c_c_1_1_a_p_b2_r_s_t_r.html#ae7dc8fc034b85f79afd966dbb3ee82c9',1,'STM32LIB::RCC::APB2RSTR']]],
  ['dbl',['DBL',['../namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_d_c_r.html#a47ba4800582805d8d932200b7cc63ccf',1,'STM32LIB::TIM1::DCR::DBL()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m3_1_1_d_c_r.html#a5b51c3328d7d1b49f1725200869ed0e9',1,'STM32LIB::TIM3::DCR::DBL()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m15_1_1_d_c_r.html#acd8d6cc797a13020115ed1960f81fd07',1,'STM32LIB::TIM15::DCR::DBL()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m16_1_1_d_c_r.html#ab35f285a027de0a930c8b2b5bd60f18a',1,'STM32LIB::TIM16::DCR::DBL()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m17_1_1_d_c_r.html#a5ed9f355b5e4aadb27a1fd5fe630f07a',1,'STM32LIB::TIM17::DCR::DBL()']]],
  ['dbp',['DBP',['../namespace_s_t_m32_l_i_b_1_1_p_w_r_1_1_c_r.html#acab40bc4a0ea69902fa31c72c75915a9',1,'STM32LIB::PWR::CR']]],
  ['ddre',['DDRE',['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_c_r3.html#abb5202b6feb3405eb2bec553a614a9d1',1,'STM32LIB::USART1::CR3::DDRE()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_c_r3.html#af17c6d76331b3f55f0ae78f114a7129b',1,'STM32LIB::USART2::CR3::DDRE()']]],
  ['deat',['DEAT',['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_c_r1.html#ac723edd2b746b9323b2b83b5e9b409de',1,'STM32LIB::USART1::CR1::DEAT()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_c_r1.html#a6ead8f82e9be8304af79bab18aaf22b5',1,'STM32LIB::USART2::CR1::DEAT()']]],
  ['dedt',['DEDT',['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_c_r1.html#a41cc45ab031c5f2f9d4ccb56545886c5',1,'STM32LIB::USART1::CR1::DEDT()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_c_r1.html#ad3d586a1d38a421caec1630f6b81dbe8',1,'STM32LIB::USART2::CR1::DEDT()']]],
  ['defaultvoid',['DefaultVoid',['../namespacefastdelegate_1_1detail.html#a3a8a20cbb8da6d5867f8f728f77e3d91',1,'fastdelegate::detail']]],
  ['defaultvoidtovoid',['DefaultVoidToVoid',['../structfastdelegate_1_1detail_1_1_default_void_to_void.html',1,'fastdelegate::detail']]],
  ['defaultvoidtovoid_3c_20defaultvoid_20_3e',['DefaultVoidToVoid&lt; DefaultVoid &gt;',['../structfastdelegate_1_1detail_1_1_default_void_to_void_3_01_default_void_01_4.html',1,'fastdelegate::detail']]],
  ['delegatememento',['DelegateMemento',['../classfastdelegate_1_1_delegate_memento.html#a12b6107287d150bd905faf86b5f02bd8',1,'fastdelegate::DelegateMemento::DelegateMemento()'],['../classfastdelegate_1_1_delegate_memento.html#a90703264f95b60fa267c0337aa7b0680',1,'fastdelegate::DelegateMemento::DelegateMemento(const DelegateMemento &amp;right)']]],
  ['delegatememento',['DelegateMemento',['../classfastdelegate_1_1_delegate_memento.html',1,'fastdelegate']]],
  ['dem',['DEM',['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_c_r3.html#ae3a4ee248ab33247c2093405c8f24846',1,'STM32LIB::USART1::CR3::DEM()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_c_r3.html#a84c9f27e11f8cc5d6632a0fc7f5d3f2e',1,'STM32LIB::USART2::CR3::DEM()']]],
  ['dep',['DEP',['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_c_r3.html#a6ec85ddd97115e60504cf313abcfa1a5',1,'STM32LIB::USART1::CR3::DEP()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_c_r3.html#a1b81d2e06619430c782c5cb7d1188efb',1,'STM32LIB::USART2::CR3::DEP()']]],
  ['description',['description',['../classcreate__reg_1_1___peripheral.html#a16987325f6ef625cbf4a2389587501a2',1,'create_reg._Peripheral.description()'],['../classcreate__reg_1_1__register.html#a96eb41b94932e87736b88c2ddd8f6ef6',1,'create_reg._register.description()'],['../classcreate__reg_1_1__field.html#a037ba736158dd31408701a8b0aa349dc',1,'create_reg._field.description()']]],
  ['desiredrettype',['DesiredRetType',['../classfastdelegate_1_1_fast_delegate0.html#a46b5f2a91c85b9a6edcab703c7e95bff',1,'fastdelegate::FastDelegate0::DesiredRetType()'],['../classfastdelegate_1_1_fast_delegate1.html#a65fb681908e0df05c79acf7b74b85cc9',1,'fastdelegate::FastDelegate1::DesiredRetType()'],['../classfastdelegate_1_1_fast_delegate2.html#a6b164e052446785d08830271da052094',1,'fastdelegate::FastDelegate2::DesiredRetType()'],['../classfastdelegate_1_1_fast_delegate3.html#a38719c70513cafc1bb28d9cd9822feea',1,'fastdelegate::FastDelegate3::DesiredRetType()'],['../classfastdelegate_1_1_fast_delegate4.html#a39a2a6d9292eb5dd7711aa2612f8ca1c',1,'fastdelegate::FastDelegate4::DesiredRetType()'],['../classfastdelegate_1_1_fast_delegate5.html#a6186287d8bdf30a33c336231accc0b6e',1,'fastdelegate::FastDelegate5::DesiredRetType()'],['../classfastdelegate_1_1_fast_delegate6.html#ae1cf78fff14bf80677208133f811f151',1,'fastdelegate::FastDelegate6::DesiredRetType()'],['../classfastdelegate_1_1_fast_delegate7.html#afe6e5119f512d3b6d7a1087cfa108111',1,'fastdelegate::FastDelegate7::DesiredRetType()'],['../classfastdelegate_1_1_fast_delegate8.html#a3b93f35fd275a561ecb7107428dac82f',1,'fastdelegate::FastDelegate8::DesiredRetType()']]],
  ['dev_5fid',['DEV_ID',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_i_d_c_o_d_e.html#a89cade6ec12a0e3f1112ac6d910ec14f',1,'STM32LIB::DBGMCU::IDCODE']]],
  ['devideclock',['DevideClock',['../class_s_t_m32_l_i_b_1_1_t_i_m_e_r.html#a20c3b9bf186d11c4b3b36c30219425fd',1,'STM32LIB::TIMER']]],
  ['devideclock_5f1',['DevideClock_1',['../class_s_t_m32_l_i_b_1_1_t_i_m_e_r.html#a20c3b9bf186d11c4b3b36c30219425fda03fa6b50ebced13f76ffe695e5694aa0',1,'STM32LIB::TIMER']]],
  ['devideclock_5f2',['DevideClock_2',['../class_s_t_m32_l_i_b_1_1_t_i_m_e_r.html#a20c3b9bf186d11c4b3b36c30219425fdacc7a4d404ff40e74d1a988f780af6fa5',1,'STM32LIB::TIMER']]],
  ['devideclock_5f4',['DevideClock_4',['../class_s_t_m32_l_i_b_1_1_t_i_m_e_r.html#a20c3b9bf186d11c4b3b36c30219425fdab1c4ee32934bd055a56dca7d06cf5894',1,'STM32LIB::TIMER']]],
  ['dff',['DFF',['../namespace_s_t_m32_l_i_b_1_1_s_p_i1_1_1_c_r1.html#a24886ea137669ab1ccf45bc5ca48690e',1,'STM32LIB::SPI1::CR1::DFF()'],['../namespace_s_t_m32_l_i_b_1_1_s_p_i2_1_1_c_r1.html#aec082c5aff30a5703100cb5943506f83',1,'STM32LIB::SPI2::CR1::DFF()']]],
  ['dir',['DIR',['../namespace_s_t_m32_l_i_b_1_1_i2_c1_1_1_i_s_r.html#a5669fd0d88d9fe8a63ad79f0dd0c06a3',1,'STM32LIB::I2C1::ISR::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_i2_c2_1_1_i_s_r.html#a244f6aa36a66492dc19bf6bb3b9b3e3f',1,'STM32LIB::I2C2::ISR::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_c_r1.html#a7defbeb7e570c5c3a3f4a68848a9b572',1,'STM32LIB::TIM1::CR1::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m3_1_1_c_r1.html#aab5eb8bbd73cbcac4210b9b8f0a4fdf4',1,'STM32LIB::TIM3::CR1::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_d_m_a_1_1_c_c_r1.html#a0e6c9b978e75a4131d31520c672d2773',1,'STM32LIB::DMA::CCR1::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_d_m_a_1_1_c_c_r2.html#a8ef5960924ee53d19a0e15bf76fff4bd',1,'STM32LIB::DMA::CCR2::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_d_m_a_1_1_c_c_r3.html#a6dbab637bc85513473f426c2fa6063fb',1,'STM32LIB::DMA::CCR3::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_d_m_a_1_1_c_c_r4.html#aa1d8a73475028a8034b5f3f4bad99ad6',1,'STM32LIB::DMA::CCR4::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_d_m_a_1_1_c_c_r5.html#a797bb4a32827ad720d76637dc016e71c',1,'STM32LIB::DMA::CCR5::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_d_m_a_1_1_c_c_r6.html#a652d42d809783cf25ef661f8fc0ce4d6',1,'STM32LIB::DMA::CCR6::DIR()'],['../namespace_s_t_m32_l_i_b_1_1_d_m_a_1_1_c_c_r7.html#a451b6f3472808eb75b90bf2621669852',1,'STM32LIB::DMA::CCR7::DIR()']]],
  ['discen',['DISCEN',['../namespace_s_t_m32_l_i_b_1_1_a_d_c_1_1_c_f_g_r1.html#ab5527b0531fa3e9a696325ec6dc86bea',1,'STM32LIB::ADC::CFGR1']]],
  ['displayname',['displayName',['../classcreate__reg_1_1__register.html#a934f7218223fa81888e8c63626fedb48',1,'create_reg::_register']]],
  ['div_5ffraction',['DIV_Fraction',['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_b_r_r.html#a3ce3dba51b139d0a86b87cfa803ae44b',1,'STM32LIB::USART1::BRR::DIV_Fraction()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_b_r_r.html#ade529f7a88a9570bb1a4cf4db2ae238a',1,'STM32LIB::USART2::BRR::DIV_Fraction()']]],
  ['div_5fid',['DIV_ID',['../namespace_s_t_m32_l_i_b_1_1_d_b_g_m_c_u_1_1_i_d_c_o_d_e.html#a4514526f97304350c33b4c327de2aa24',1,'STM32LIB::DBGMCU::IDCODE']]],
  ['div_5fmantissa',['DIV_Mantissa',['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_b_r_r.html#a379acaea56d0fee53fdff2432ff89f42',1,'STM32LIB::USART1::BRR::DIV_Mantissa()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_b_r_r.html#aa0eb4057870f4880a4fe9edc98793fcc',1,'STM32LIB::USART2::BRR::DIV_Mantissa()']]],
  ['dmab',['DMAB',['../namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_d_m_a_r.html#a1d873b8476a67b39eea7ad9837adab5c',1,'STM32LIB::TIM1::DMAR::DMAB()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m15_1_1_d_m_a_r.html#a3fa000b0b82dce2b3253114a55568b81',1,'STM32LIB::TIM15::DMAR::DMAB()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m16_1_1_d_m_a_r.html#a26e4f6b1049e406c542b063a289cf960',1,'STM32LIB::TIM16::DMAR::DMAB()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m17_1_1_d_m_a_r.html#af0cc556650b517988aa6e7f3b279b9e9',1,'STM32LIB::TIM17::DMAR::DMAB()']]],
  ['dmacfg',['DMACFG',['../namespace_s_t_m32_l_i_b_1_1_a_d_c_1_1_c_f_g_r1.html#a1f353a80035864cdff79130f67fa2db6',1,'STM32LIB::ADC::CFGR1']]],
  ['dmaen',['DMAEN',['../namespace_s_t_m32_l_i_b_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a201cb6d9acd9796d5256bde69932abb5',1,'STM32LIB::RCC::AHBENR::DMAEN()'],['../namespace_s_t_m32_l_i_b_1_1_a_d_c_1_1_c_f_g_r1.html#a640a0a5d0e772175f068700dfb2e124f',1,'STM32LIB::ADC::CFGR1::DMAEN()']]],
  ['dmar',['DMAR',['../namespace_s_t_m32_l_i_b_1_1_t_i_m3_1_1_d_m_a_r.html#ad99fdde9a1c2f404c1294057883ef172',1,'STM32LIB::TIM3::DMAR::DMAR()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_c_r3.html#aef472583649a2ec2051acf793e870f7a',1,'STM32LIB::USART1::CR3::DMAR()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_c_r3.html#ac28735cc178c92c42ca89f24298c9162',1,'STM32LIB::USART2::CR3::DMAR()']]],
  ['dmat',['DMAT',['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t1_1_1_c_r3.html#a40619c66c01b34aca01617ccb2544988',1,'STM32LIB::USART1::CR3::DMAT()'],['../namespace_s_t_m32_l_i_b_1_1_u_s_a_r_t2_1_1_c_r3.html#a641c491be288d2e60845aa5fd397420f',1,'STM32LIB::USART2::CR3::DMAT()']]],
  ['dnf',['DNF',['../namespace_s_t_m32_l_i_b_1_1_i2_c1_1_1_c_r1.html#accd8988a949a987e90bda983a3653d91',1,'STM32LIB::I2C1::CR1::DNF()'],['../namespace_s_t_m32_l_i_b_1_1_i2_c2_1_1_c_r1.html#ab812d40cb6a53409573367df7b3b5049',1,'STM32LIB::I2C2::CR1::DNF()']]],
  ['down',['DOWN',['../class_s_t_m32_l_i_b_1_1_t_i_m_e_r.html#a6aa7fe94e2ca508a16959c26ca350793ad5a5e39de3eab3facf31cee04d5fea45',1,'STM32LIB::TIMER']]],
  ['dr',['DR',['../namespace_s_t_m32_l_i_b_1_1_c_r_c_1_1_d_r.html#aff17077afcba6df885b299505d39f55a',1,'STM32LIB::CRC::DR::DR()'],['../namespace_s_t_m32_l_i_b_1_1_s_p_i1_1_1_d_r.html#a624353d9e76d68ce4b741dda0a0de2cc',1,'STM32LIB::SPI1::DR::DR()'],['../namespace_s_t_m32_l_i_b_1_1_s_p_i2_1_1_d_r.html#a832e5f7faec553b1c161d80d1e977d89',1,'STM32LIB::SPI2::DR::DR()']]],
  ['ds',['DS',['../namespace_s_t_m32_l_i_b_1_1_s_p_i1_1_1_c_r2.html#a03dd6660547c335800d951a222bc7112',1,'STM32LIB::SPI1::CR2::DS()'],['../namespace_s_t_m32_l_i_b_1_1_s_p_i2_1_1_c_r2.html#a71cd826ff57e5af03ee3b7763acaa065',1,'STM32LIB::SPI2::CR2::DS()']]],
  ['dt',['DT',['../namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_d_r.html#a0abb821d5593541f9225417224ebf6be',1,'STM32LIB::RTC::DR::DT()'],['../namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_a_l_r_m_a_r.html#a7782d66dea83d619719429bde996c8c4',1,'STM32LIB::RTC::ALRMAR::DT()'],['../namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_t_s_d_r.html#a55b24ae171403da63ee22d6ed226ac21',1,'STM32LIB::RTC::TSDR::DT()']]],
  ['dtg',['DTG',['../namespace_s_t_m32_l_i_b_1_1_t_i_m1_1_1_b_d_t_r.html#a5f76720ddfc733881458df519ceafc63',1,'STM32LIB::TIM1::BDTR::DTG()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m15_1_1_b_d_t_r.html#a2e64be1b2183841a00742c1afd66b425',1,'STM32LIB::TIM15::BDTR::DTG()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m16_1_1_b_d_t_r.html#a820b47cf544eb230f1b0f23a06ef6713',1,'STM32LIB::TIM16::BDTR::DTG()'],['../namespace_s_t_m32_l_i_b_1_1_t_i_m17_1_1_b_d_t_r.html#ad4a73838e6e71c0621bcc596f21168ec',1,'STM32LIB::TIM17::BDTR::DTG()']]],
  ['du',['DU',['../namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_d_r.html#a7837d853a750a07bec4679cc25ddedd7',1,'STM32LIB::RTC::DR::DU()'],['../namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_a_l_r_m_a_r.html#ad9a50a10336457ec40b5236afc66df03',1,'STM32LIB::RTC::ALRMAR::DU()'],['../namespace_s_t_m32_l_i_b_1_1_r_t_c_1_1_t_s_d_r.html#a0ebfe550661485a5c22b569f42f3601d',1,'STM32LIB::RTC::TSDR::DU()']]]
];
