{
	"author": [
		"Aydin O. Balkan",
		"Gang Qu",
		"Uzi Vishkin"
	],
	"booktitle": "Proceedings of the 45th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2008",
	"dblpkey": "conf/dac/BalkanQV08",
	"doi": "10.1145/1391469.1391583",
	"ee": "http://doi.acm.org/10.1145/1391469.1391583",
	"pages": "435-440",
	"publisher": "ACM",
	"stemmed": [
		"an",
		"area",
		"effici",
		"high",
		"throughput",
		"hybrid",
		"interconnect",
		"network",
		"for",
		"singl",
		"chip",
		"parallel",
		"process"
	],
	"tag": [
		"hybrid",
		"network",
		"parallel"
	],
	"title": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2008
}