Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aeae37b22b654ff78e300c5c832270d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Output_Sim_behav xil_defaultlib.Output_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.segment_g_xup_and3_0_0
Compiling module xil_defaultlib.segment_g_xup_and3_0_1
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.segment_g_xup_inv_0_0
Compiling module xil_defaultlib.segment_g_xup_inv_0_1
Compiling module xil_defaultlib.segment_g_xup_inv_0_2
Compiling module xil_defaultlib.segment_g_xup_inv_0_3
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.segment_g_xup_or2_0_0
Compiling module xil_defaultlib.segment_g
Compiling module xil_defaultlib.Output_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Output_Sim_behav
