#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 16 17:21:58 2020
# Process ID: 10884
# Current directory: C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log decrypter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decrypter.tcl
# Log file: C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.runs/synth_1/decrypter.vds
# Journal file: C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source decrypter.tcl -notrace
Command: synth_design -top decrypter -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11328 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 362.309 ; gain = 100.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decrypter' [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/decrypter.vhd:28]
	Parameter w bound to: 1024 - type: integer 
	Parameter w bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'mod_mul' declared at 'C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/mod_mul.vhd:16' bound to instance 'mm1' of component 'mod_mul' [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/decrypter.vhd:54]
INFO: [Synth 8-638] synthesizing module 'mod_mul' [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/mod_mul.vhd:27]
	Parameter w bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_mul' (1#1) [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/mod_mul.vhd:27]
WARNING: [Synth 8-614] signal 'c' is read in the process but is not in the sensitivity list [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/decrypter.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/decrypter.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'decrypter' (2#1) [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/decrypter.vhd:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 418.414 ; gain = 156.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 418.414 ; gain = 156.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 418.414 ; gain = 156.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/mod_mul.vhd:40]
INFO: [Synth 8-802] inferred FSM for state register 'mode_reg' in module 'decrypter'
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 | 00000000000000000000000000000000
                 iSTATE2 |                             0010 | 00000000000000000000000000000001
                  iSTATE |                             0100 | 00000000000000000000000000000010
*
                 iSTATE1 |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mode_reg' using encoding 'one-hot' in module 'decrypter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 451.801 ; gain = 190.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register t_reg [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/mod_mul.vhd:36]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   1025 Bit       Adders := 1     
	   3 Input   1024 Bit       Adders := 1     
+---Registers : 
	             1025 Bit    Registers := 1     
	             1024 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1025 Bit        Muxes := 1     
	   3 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register t_reg [C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.srcs/sources_1/imports/HS/mod_mul.vhd:36]
Hierarchical RTL Component report 
Module decrypter 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module mod_mul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   1025 Bit       Adders := 1     
	   3 Input   1024 Bit       Adders := 1     
+---Registers : 
	             1025 Bit    Registers := 1     
	             1024 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1025 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\t1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t1_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:04:36 . Memory (MB): peak = 603.188 ; gain = 341.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:37 ; elapsed = 00:04:37 . Memory (MB): peak = 603.188 ; gain = 341.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:39 ; elapsed = 00:04:38 . Memory (MB): peak = 608.551 ; gain = 347.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:40 ; elapsed = 00:04:40 . Memory (MB): peak = 608.551 ; gain = 347.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:40 ; elapsed = 00:04:40 . Memory (MB): peak = 608.551 ; gain = 347.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:40 ; elapsed = 00:04:40 . Memory (MB): peak = 608.551 ; gain = 347.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:41 ; elapsed = 00:04:40 . Memory (MB): peak = 608.551 ; gain = 347.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:43 ; elapsed = 00:04:43 . Memory (MB): peak = 608.551 ; gain = 347.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:43 ; elapsed = 00:04:43 . Memory (MB): peak = 608.551 ; gain = 347.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1037|
|3     |LUT1   |    31|
|4     |LUT2   |  4111|
|5     |LUT3   |  2051|
|6     |LUT4   |  1024|
|7     |LUT5   |     1|
|8     |LUT6   |     4|
|9     |FDCE   |  6182|
|10    |FDPE   |     2|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        | 14448|
|2     |  mm1    |mod_mul |  9255|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:43 ; elapsed = 00:04:43 . Memory (MB): peak = 608.551 ; gain = 347.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:43 ; elapsed = 00:04:43 . Memory (MB): peak = 608.551 ; gain = 347.008
Synthesis Optimization Complete : Time (s): cpu = 00:04:43 ; elapsed = 00:04:43 . Memory (MB): peak = 608.551 ; gain = 347.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1037 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 699.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:49 ; elapsed = 00:04:49 . Memory (MB): peak = 699.113 ; gain = 446.594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 699.113 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/shish/Desktop/work/SeRFI/RSA/project_1/project_1.runs/synth_1/decrypter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decrypter_utilization_synth.rpt -pb decrypter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 16 17:26:51 2020...
