{
  "name": "PWM_LED",
  "type": "ARM",
  "dependenceList": [],
  "srcDirs": [
    ".eide/deps"
  ],
  "virtualFolder": {
    "name": "<virtual_root>",
    "files": [],
    "folders": [
      {
        "name": "App",
        "files": [
          {
            "path": "../../01_Src/App/Source/main.c"
          },
          {
            "path": "../../01_Src/App/Source/stm32f4xx_it.c"
          }
        ],
        "folders": []
      },
      {
        "name": "Board",
        "files": [
          {
            "path": "../../01_Src/Board/Source/Board_LED.c"
          }
        ],
        "folders": []
      },
      {
        "name": "CH395",
        "files": [
          {
            "path": "../../01_Src/CH395/Source/CH395CMD.C"
          },
          {
            "path": "../../01_Src/CH395/Source/CH395SPI.C"
          }
        ],
        "folders": []
      },
      {
        "name": "Com",
        "files": [
          {
            "path": "../../01_Src/Com/Source/BufferManage.c"
          },
          {
            "path": "../../01_Src/Com/Source/LoopList.c"
          }
        ],
        "folders": []
      },
      {
        "name": "Drv",
        "files": [
          {
            "path": "../../01_Src/Drv/Source/Drv_MCU.c"
          },
          {
            "path": "../../01_Src/Drv/Source/Drv_Timer.c"
          },
          {
            "path": "../../01_Src/Drv/Source/Drv_Uart.c"
          }
        ],
        "folders": []
      },
      {
        "name": "Lib",
        "files": [
          {
            "path": "../../01_Src/App/Source/system_stm32f4xx.c"
          },
          {
            "path": "../../02_Lib/StartUp/startup_stm32f40xx.s"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/misc.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_adc.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_can.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_cec.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_crc.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_cryp_aes.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_cryp_des.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_cryp_tdes.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_cryp.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_dac.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_dbgmcu.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_dcmi.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_dfsdm.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_dma.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_dma2d.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_dsi.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_exti.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_flash_ramfunc.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_flash.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_fmpi2c.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_fsmc.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_gpio.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_hash_md5.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_hash_sha1.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_hash.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_i2c.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_iwdg.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_lptim.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_ltdc.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_pwr.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_qspi.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_rcc.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_rng.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_rtc.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_sai.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_sdio.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_spdifrx.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_spi.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_syscfg.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_tim.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_usart.c"
          },
          {
            "path": "../../02_Lib/STM32F4xx_StdPeriph_Lib/Source/stm32f4xx_wwdg.c"
          }
        ],
        "folders": []
      },
      {
        "name": "MiddleWare",
        "files": [],
        "folders": []
      }
    ]
  },
  "outDir": "build",
  "deviceName": null,
  "packDir": null,
  "miscInfo": {
    "uid": "9469e128010788091ea118055b626fc7"
  },
  "targets": {
    "Target 1": {
      "excludeList": [
        "<virtual_root>/Com",
        "<virtual_root>/CH395"
      ],
      "toolchain": "AC5",
      "compileConfig": {
        "cpuType": "Cortex-M4",
        "floatingPointHardware": "single",
        "scatterFilePath": "",
        "useCustomScatterFile": false,
        "storageLayout": {
          "RAM": [
            {
              "tag": "RAM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "RAM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "RAM",
              "id": 3,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "IRAM",
              "id": 1,
              "mem": {
                "startAddr": "0x20000000",
                "size": "0x20000"
              },
              "isChecked": true,
              "noInit": false
            },
            {
              "tag": "IRAM",
              "id": 2,
              "mem": {
                "startAddr": "0x10000000",
                "size": "0x10000"
              },
              "isChecked": false,
              "noInit": false
            }
          ],
          "ROM": [
            {
              "tag": "ROM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "ROM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "ROM",
              "id": 3,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "IROM",
              "id": 1,
              "mem": {
                "startAddr": "0x8000000",
                "size": "0x100000"
              },
              "isChecked": true,
              "isStartup": true
            },
            {
              "tag": "IROM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            }
          ]
        },
        "options": "null"
      },
      "uploader": "JLink",
      "uploadConfig": {
        "bin": "",
        "baseAddr": "",
        "cpuInfo": {
          "vendor": "null",
          "cpuName": "null"
        },
        "proType": 1,
        "speed": 8000,
        "otherCmds": ""
      },
      "uploadConfigMap": {},
      "custom_dep": {
        "name": "default",
        "incList": [
          "../../01_Src/App/Include",
          "../../01_Src/Board/Include",
          "../../01_Src/CH395/Include",
          "../../01_Src/Com/Include",
          "../../01_Src/Drv/Include",
          "../../02_Lib/CMSIS/STM32F4xx/Include",
          "../../02_Lib/CMSIS/STM32F4xx",
          "../../02_Lib/STM32F4xx_StdPeriph_Lib/Include",
          "../../02_Lib/CMSIS",
          ".cmsis/include",
          "../RTE/_Target 1",
          ".eide/deps"
        ],
        "libList": [],
        "sourceDirList": [],
        "defineList": []
      }
    }
  },
  "version": "3.3"
}