vendor_name = ModelSim
source_file = 1, C:/users/tomii/Documents/Quartus/FA/full_adder_with_registers.vhdl
source_file = 1, C:/users/tomii/Documents/Quartus/FA/full_adder.vhdl
source_file = 1, C:/users/tomii/Documents/Quartus/FA/full_adder_series.vhdl
source_file = 1, C:/users/tomii/Documents/Quartus/FA/db/FullAdder.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = full_adder
instance = comp, \S~output\, S~output, full_adder, 1
instance = comp, \Co~output\, Co~output, full_adder, 1
instance = comp, \A~input\, A~input, full_adder, 1
instance = comp, \Ci~input\, Ci~input, full_adder, 1
instance = comp, \B~input\, B~input, full_adder, 1
instance = comp, \S~0\, S~0, full_adder, 1
instance = comp, \Co~0\, Co~0, full_adder, 1
