{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643969003849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643969003850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 13:03:23 2022 " "Processing started: Fri Feb  4 13:03:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643969003850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969003850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_3 -c project_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_3 -c project_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969003850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643969004235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643969004235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643969016347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969016347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643969016349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969016349 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(46) " "Verilog HDL information at main.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643969016351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643969016352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969016352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643969016354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969016354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_extended " "Found entity 1: bird_extended" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643969016356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969016356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643969016411 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "statusordata main.v(46) " "Verilog HDL Always Construct warning at main.v(46): inferring latch(es) for variable \"statusordata\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643969016418 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keypad_ack main.v(46) " "Verilog HDL Always Construct warning at main.v(46): inferring latch(es) for variable \"keypad_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643969016418 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeorready main.v(46) " "Verilog HDL Always Construct warning at main.v(46): inferring latch(es) for variable \"timeorready\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643969016418 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_ack main.v(46) " "Verilog HDL Always Construct warning at main.v(46): inferring latch(es) for variable \"timer_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643969016418 "|main"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "213 0 255 main.v(99) " "Verilog HDL warning at main.v(99): number of words (213) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 99 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1643969016420 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeorready main.v(46) " "Inferred latch for \"timeorready\" at main.v(46)" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969016425 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ack main.v(52) " "Inferred latch for \"timer_ack\" at main.v(52)" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969016425 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_ack main.v(52) " "Inferred latch for \"keypad_ack\" at main.v(52)" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969016425 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusordata main.v(52) " "Inferred latch for \"statusordata\" at main.v(52)" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969016425 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main.v" "ss1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643969016456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:kp1 " "Elaborating entity \"keypad\" for hierarchy \"keypad:kp1\"" {  } { { "main.v" "kp1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643969016460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:tm1 " "Elaborating entity \"timer\" for hierarchy \"timer:tm1\"" {  } { { "main.v" "tm1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643969016464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timee timer.v(12) " "Verilog HDL or VHDL warning at timer.v(12): object \"timee\" assigned a value but never read" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643969016466 "|main|timer:tm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer.v(19) " "Verilog HDL assignment warning at timer.v(19): truncated value with size 32 to match size of target (16)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643969016466 "|main|timer:tm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_extended bird_extended:br1 " "Elaborating entity \"bird_extended\" for hierarchy \"bird_extended:br1\"" {  } { { "main.v" "br1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643969016467 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main.v" "memory" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1643969016880 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1643969016880 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/db/project_3.ram0_main_3dde57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/db/project_3.ram0_main_3dde57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1643969017327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeorready " "Latch timeorready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643969020124 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643969020124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statusordata " "Latch statusordata has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE bird_extended:br1\|pc\[4\] " "Ports ENA and PRE on the latch are fed by the same signal bird_extended:br1\|pc\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643969020125 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643969020125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ack " "Latch timer_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643969020125 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643969020125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad_ack " "Latch keypad_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE bird_extended:br1\|pc\[4\] " "Ports ENA and PRE on the latch are fed by the same signal bird_extended:br1\|pc\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643969020125 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643969020125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643969024030 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643969031622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.map.smsg " "Generated suppressed messages file C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969031964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643969032459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643969032459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8054 " "Implemented 8054 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643969033171 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643969033171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8033 " "Implemented 8033 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643969033171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643969033171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643969033218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 13:03:53 2022 " "Processing ended: Fri Feb  4 13:03:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643969033218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643969033218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643969033218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643969033218 ""}
