
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_21248:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:63744*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63744*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21249:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x80600000; valaddr_reg:x3; val_offset:63747*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63747*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21250:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:63750*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63750*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21251:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:63753*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63753*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21252:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x80700000; valaddr_reg:x3; val_offset:63756*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63756*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21253:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x80780000; valaddr_reg:x3; val_offset:63759*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63759*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21254:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807c0000; valaddr_reg:x3; val_offset:63762*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63762*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21255:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807e0000; valaddr_reg:x3; val_offset:63765*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63765*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21256:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807f0000; valaddr_reg:x3; val_offset:63768*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63768*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21257:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807f8000; valaddr_reg:x3; val_offset:63771*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63771*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21258:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807fc000; valaddr_reg:x3; val_offset:63774*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63774*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21259:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807fe000; valaddr_reg:x3; val_offset:63777*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63777*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807ff000; valaddr_reg:x3; val_offset:63780*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63780*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807ff800; valaddr_reg:x3; val_offset:63783*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63783*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21262:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807ffc00; valaddr_reg:x3; val_offset:63786*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63786*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21263:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807ffe00; valaddr_reg:x3; val_offset:63789*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63789*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21264:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807fff00; valaddr_reg:x3; val_offset:63792*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63792*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21265:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807fff80; valaddr_reg:x3; val_offset:63795*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63795*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21266:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807fffc0; valaddr_reg:x3; val_offset:63798*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63798*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21267:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807fffe0; valaddr_reg:x3; val_offset:63801*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63801*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21268:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807ffff0; valaddr_reg:x3; val_offset:63804*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63804*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21269:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:63807*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63807*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21270:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:63810*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63810*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21271:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:63813*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63813*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21272:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x55afad and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed5afad; op2val:0x80000000;
op3val:0x807fffff; valaddr_reg:x3; val_offset:63816*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63816*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21273:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2800000; valaddr_reg:x3; val_offset:63819*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63819*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21274:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2800001; valaddr_reg:x3; val_offset:63822*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63822*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21275:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2800003; valaddr_reg:x3; val_offset:63825*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63825*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21276:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2800007; valaddr_reg:x3; val_offset:63828*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63828*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21277:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe280000f; valaddr_reg:x3; val_offset:63831*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63831*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21278:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe280001f; valaddr_reg:x3; val_offset:63834*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63834*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21279:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe280003f; valaddr_reg:x3; val_offset:63837*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63837*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21280:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe280007f; valaddr_reg:x3; val_offset:63840*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63840*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21281:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe28000ff; valaddr_reg:x3; val_offset:63843*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63843*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21282:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe28001ff; valaddr_reg:x3; val_offset:63846*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63846*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21283:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe28003ff; valaddr_reg:x3; val_offset:63849*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63849*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21284:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe28007ff; valaddr_reg:x3; val_offset:63852*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63852*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21285:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2800fff; valaddr_reg:x3; val_offset:63855*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63855*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21286:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2801fff; valaddr_reg:x3; val_offset:63858*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63858*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21287:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2803fff; valaddr_reg:x3; val_offset:63861*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63861*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21288:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2807fff; valaddr_reg:x3; val_offset:63864*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63864*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21289:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe280ffff; valaddr_reg:x3; val_offset:63867*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63867*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21290:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe281ffff; valaddr_reg:x3; val_offset:63870*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63870*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21291:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe283ffff; valaddr_reg:x3; val_offset:63873*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63873*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21292:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe287ffff; valaddr_reg:x3; val_offset:63876*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63876*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21293:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe28fffff; valaddr_reg:x3; val_offset:63879*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63879*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21294:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe29fffff; valaddr_reg:x3; val_offset:63882*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63882*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21295:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2bfffff; valaddr_reg:x3; val_offset:63885*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63885*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21296:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2c00000; valaddr_reg:x3; val_offset:63888*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63888*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21297:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2e00000; valaddr_reg:x3; val_offset:63891*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63891*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21298:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2f00000; valaddr_reg:x3; val_offset:63894*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63894*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21299:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2f80000; valaddr_reg:x3; val_offset:63897*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63897*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21300:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fc0000; valaddr_reg:x3; val_offset:63900*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63900*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21301:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fe0000; valaddr_reg:x3; val_offset:63903*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63903*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21302:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2ff0000; valaddr_reg:x3; val_offset:63906*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63906*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21303:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2ff8000; valaddr_reg:x3; val_offset:63909*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63909*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21304:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2ffc000; valaddr_reg:x3; val_offset:63912*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63912*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21305:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2ffe000; valaddr_reg:x3; val_offset:63915*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63915*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21306:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fff000; valaddr_reg:x3; val_offset:63918*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63918*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21307:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fff800; valaddr_reg:x3; val_offset:63921*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63921*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21308:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fffc00; valaddr_reg:x3; val_offset:63924*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63924*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21309:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fffe00; valaddr_reg:x3; val_offset:63927*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63927*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21310:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2ffff00; valaddr_reg:x3; val_offset:63930*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63930*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21311:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2ffff80; valaddr_reg:x3; val_offset:63933*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63933*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21312:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2ffffc0; valaddr_reg:x3; val_offset:63936*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63936*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21313:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2ffffe0; valaddr_reg:x3; val_offset:63939*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63939*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21314:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fffff0; valaddr_reg:x3; val_offset:63942*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63942*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21315:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fffff8; valaddr_reg:x3; val_offset:63945*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63945*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21316:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fffffc; valaddr_reg:x3; val_offset:63948*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63948*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21317:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2fffffe; valaddr_reg:x3; val_offset:63951*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63951*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21318:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xc5 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xe2ffffff; valaddr_reg:x3; val_offset:63954*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63954*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21319:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff000001; valaddr_reg:x3; val_offset:63957*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63957*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21320:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff000003; valaddr_reg:x3; val_offset:63960*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63960*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21321:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff000007; valaddr_reg:x3; val_offset:63963*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63963*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21322:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff199999; valaddr_reg:x3; val_offset:63966*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63966*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21323:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff249249; valaddr_reg:x3; val_offset:63969*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63969*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21324:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff333333; valaddr_reg:x3; val_offset:63972*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63972*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21325:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:63975*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63975*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21326:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:63978*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63978*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21327:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff444444; valaddr_reg:x3; val_offset:63981*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63981*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21328:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:63984*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63984*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21329:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:63987*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63987*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21330:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff666666; valaddr_reg:x3; val_offset:63990*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63990*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21331:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:63993*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63993*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21332:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:63996*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63996*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21333:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:63999*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 63999*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21334:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56577b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x18e09b and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6577b; op2val:0xc018e09b;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:64002*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64002*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21335:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:64005*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64005*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21336:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:64008*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64008*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21337:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:64011*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64011*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21338:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:64014*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64014*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21339:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:64017*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64017*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21340:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:64020*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64020*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21341:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:64023*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64023*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21342:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:64026*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64026*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21343:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:64029*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64029*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21344:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:64032*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64032*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21345:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:64035*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64035*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21346:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:64038*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64038*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21347:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:64041*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64041*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21348:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:64044*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64044*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21349:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:64047*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64047*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21350:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:64050*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64050*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21351:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb000000; valaddr_reg:x3; val_offset:64053*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64053*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21352:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb000001; valaddr_reg:x3; val_offset:64056*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64056*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21353:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb000003; valaddr_reg:x3; val_offset:64059*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64059*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21354:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb000007; valaddr_reg:x3; val_offset:64062*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64062*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21355:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb00000f; valaddr_reg:x3; val_offset:64065*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64065*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21356:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb00001f; valaddr_reg:x3; val_offset:64068*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64068*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21357:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb00003f; valaddr_reg:x3; val_offset:64071*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64071*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21358:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb00007f; valaddr_reg:x3; val_offset:64074*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64074*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21359:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb0000ff; valaddr_reg:x3; val_offset:64077*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64077*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21360:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb0001ff; valaddr_reg:x3; val_offset:64080*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64080*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21361:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb0003ff; valaddr_reg:x3; val_offset:64083*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64083*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21362:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb0007ff; valaddr_reg:x3; val_offset:64086*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64086*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21363:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb000fff; valaddr_reg:x3; val_offset:64089*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64089*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21364:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb001fff; valaddr_reg:x3; val_offset:64092*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64092*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21365:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb003fff; valaddr_reg:x3; val_offset:64095*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64095*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21366:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb007fff; valaddr_reg:x3; val_offset:64098*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64098*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21367:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb00ffff; valaddr_reg:x3; val_offset:64101*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64101*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21368:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb01ffff; valaddr_reg:x3; val_offset:64104*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64104*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21369:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb03ffff; valaddr_reg:x3; val_offset:64107*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64107*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21370:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb07ffff; valaddr_reg:x3; val_offset:64110*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64110*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21371:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb0fffff; valaddr_reg:x3; val_offset:64113*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64113*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21372:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb1fffff; valaddr_reg:x3; val_offset:64116*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64116*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21373:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb3fffff; valaddr_reg:x3; val_offset:64119*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64119*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21374:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb400000; valaddr_reg:x3; val_offset:64122*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64122*0 + 3*166*FLEN/8, x4, x1, x2)

inst_21375:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56f7eb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed6f7eb; op2val:0x0;
op3val:0xb600000; valaddr_reg:x3; val_offset:64125*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 64125*0 + 3*166*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153775104,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154823680,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155347968,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155610112,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155741184,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155806720,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155839488,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155855872,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155864064,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155868160,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155870208,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155871232,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155871744,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872000,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872128,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872192,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872224,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872240,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2127933357,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872255,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039424,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039425,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039427,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039431,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039439,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039455,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039487,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039551,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039679,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800039935,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800040447,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800041471,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800043519,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800047615,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800055807,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800072191,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800104959,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800170495,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800301567,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3800563711,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3801087999,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3802136575,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3804233727,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3804233728,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3806330880,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3807379456,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3807903744,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808165888,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808296960,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808362496,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808395264,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808411648,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808419840,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808423936,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808425984,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808427008,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808427520,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808427776,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808427904,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808427968,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808428000,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808428016,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808428024,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808428028,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808428030,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(3808428031,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2127976315,32,FLEN)
NAN_BOXED(3222855835,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549376,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549377,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549379,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549383,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549391,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549407,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549439,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549503,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549631,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549887,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184550399,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184551423,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184553471,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184557567,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184565759,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184582143,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184614911,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184680447,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184811519,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(185073663,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(185597951,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(186646527,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(188743679,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(188743680,32,FLEN)
NAN_BOXED(2128017387,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(190840832,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
