{"sha": "7b0fe4f42113a4028e50d5882166be975b421657", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2IwZmU0ZjQyMTEzYTQwMjhlNTBkNTg4MjE2NmJlOTc1YjQyMTY1Nw==", "commit": {"author": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2013-01-09T16:53:29Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2013-01-09T16:53:29Z"}, "message": "sse.md (*vec_interleave_highv2df): Change mode attribute of movddup insn to DF.\n\n\t* config/i386/sse.md (*vec_interleave_highv2df): Change mode\n\tattribute of movddup insn to DF.\n\t(*vec_interleave_lowv2df): Ditto.\n\t(vec_dupv2df): Ditto.\n\nFrom-SVN: r195056", "tree": {"sha": "fc24c23842e668d234024b81dd8c6e614a165a0f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fc24c23842e668d234024b81dd8c6e614a165a0f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7b0fe4f42113a4028e50d5882166be975b421657", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7b0fe4f42113a4028e50d5882166be975b421657", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7b0fe4f42113a4028e50d5882166be975b421657", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7b0fe4f42113a4028e50d5882166be975b421657/comments", "author": null, "committer": null, "parents": [{"sha": "d0841b5b27a0e5fcd15ca6361dcb19e9c659640a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d0841b5b27a0e5fcd15ca6361dcb19e9c659640a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d0841b5b27a0e5fcd15ca6361dcb19e9c659640a"}], "stats": {"total": 32, "additions": 19, "deletions": 13}, "files": [{"sha": "6377fe57b90179cb5814187e2980c8ae311bccc6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 16, "deletions": 10, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7b0fe4f42113a4028e50d5882166be975b421657/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7b0fe4f42113a4028e50d5882166be975b421657/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7b0fe4f42113a4028e50d5882166be975b421657", "patch": "@@ -1,15 +1,20 @@\n+2013-01-09  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/sse.md (*vec_interleave_highv2df): Change mode\n+\tattribute of movddup insn to DF.\n+\t(*vec_interleave_lowv2df): Ditto.\n+\t(vec_dupv2df): Ditto.\n+\n 2013-01-09  Jan Hubicka  <jh@suse.cz>\n \n \tPR tree-optimiation/55875\n \t* tree-ssa-loop-niter.c (number_of_iterations_cond): Add\n \tEVERY_ITERATION parameter.\n-\t(number_of_iterations_exit): Check if exit is executed every\n-\titeration.\n+\t(number_of_iterations_exit): Check if exit is executed every iteration.\n \t(idx_infer_loop_bounds): Similarly here.\n \t(n_of_executions_at_most): Simplify\n \tto only test for cases where statement is dominated by the\n-\tparticular bound; handle correctly the \"postdominance\"\n-\ttest.\n+\tparticular bound; handle correctly the \"postdominance\" test.\n \t(scev_probably_wraps_p): Use max loop iterations info\n \tas a global bound first.\n \n@@ -85,7 +90,8 @@\n 2013-01-04  Jan Hubicka  <jh@suse.cz>\n \n \tPR tree-optimization/55823\n-\t* ipa-prop.c (update_indirect_edges_after_inlining): Fix ordering issue.\n+\t* ipa-prop.c (update_indirect_edges_after_inlining): Fix ordering\n+\tissue.\n \n 2012-01-08  Jakub Jelinek  <jakub@redhat.com>\n \t    Uros Bizjak  <ubizjak@gmail.com>\n@@ -98,10 +104,11 @@\n \n 2013-01-08  Tejas Belagod  <tejas.belagod@arm.com>\n \n-\t* config/aarch64/aarch64-simd.md (vec_init<mode>): New. \n-\t* config/aarch64/aarch64-protos.h (aarch64_expand_vector_init): Declare.\n+\t* config/aarch64/aarch64-simd.md (vec_init<mode>): New.\n+\t* config/aarch64/aarch64-protos.h (aarch64_expand_vector_init):\n+\tDeclare.\n \t* config/aarch64/aarch64.c (aarch64_simd_dup_constant,\n-\taarch64_simd_make_constant, aarch64_expand_vector_init): New. \n+\taarch64_simd_make_constant, aarch64_expand_vector_init): New.\n \n 2013-01-08  Jakub Jelinek  <jakub@redhat.com>\n \n@@ -222,8 +229,7 @@\n \n \t* gcc.c (LINK_COMMAND_SPEC): Pass -fuse-ld=* to collect2.\n \n-\t* opts.c (comman_handle_option): Ignore -fuse-ld=bfd and\n-\t-fuse-ld=gold.\n+\t* opts.c (comman_handle_option): Ignore -fuse-ld=bfd and -fuse-ld=gold.\n \n \t* doc/invoke.texi: Document -fuse-ld=bfd and -fuse-ld=gold.\n "}, {"sha": "624a6151bfa506d6bff8550af1edba41a2f6b362", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7b0fe4f42113a4028e50d5882166be975b421657/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7b0fe4f42113a4028e50d5882166be975b421657/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=7b0fe4f42113a4028e50d5882166be975b421657", "patch": "@@ -4622,7 +4622,7 @@\n   (set_attr \"type\" \"sselog,sselog,sselog,ssemov,ssemov,ssemov\")\n    (set_attr \"prefix_data16\" \"*,*,*,1,*,1\")\n    (set_attr \"prefix\" \"orig,vex,maybe_vex,orig,vex,maybe_vex\")\n-   (set_attr \"mode\" \"V2DF,V2DF,V2DF,V1DF,V1DF,V1DF\")])\n+   (set_attr \"mode\" \"V2DF,V2DF,DF,V1DF,V1DF,V1DF\")])\n \n ;; Recall that the 256-bit unpck insns only shuffle within their lanes.\n (define_expand \"avx_movddup256\"\n@@ -4723,7 +4723,7 @@\n    (set_attr \"type\" \"sselog,sselog,sselog,ssemov,ssemov,ssemov\")\n    (set_attr \"prefix_data16\" \"*,*,*,1,*,1\")\n    (set_attr \"prefix\" \"orig,vex,maybe_vex,orig,vex,maybe_vex\")\n-   (set_attr \"mode\" \"V2DF,V2DF,V2DF,V1DF,V1DF,V1DF\")])\n+   (set_attr \"mode\" \"V2DF,V2DF,DF,V1DF,V1DF,V1DF\")])\n \n (define_split\n   [(set (match_operand:V2DF 0 \"memory_operand\")\n@@ -5180,7 +5180,7 @@\n   [(set_attr \"isa\" \"noavx,sse3\")\n    (set_attr \"type\" \"sselog1\")\n    (set_attr \"prefix\" \"orig,maybe_vex\")\n-   (set_attr \"mode\" \"V2DF\")])\n+   (set_attr \"mode\" \"V2DF,DF\")])\n \n (define_insn \"*vec_concatv2df\"\n   [(set (match_operand:V2DF 0 \"register_operand\"     \"=x,x,x,x,x,x,x,x\")"}]}