==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.336 ; gain = 92.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.336 ; gain = 92.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.336 ; gain = 92.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.336 ; gain = 92.883
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' partially with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.336 ; gain = 92.883
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_2' (flat/flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (flat/flat.cpp:7:6) in function 'flat'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.336 ; gain = 92.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2_LOOP_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('max_pool_out_load_2', flat/flat.cpp:14) on array 'max_pool_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.764 seconds; current allocated memory: 101.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 101.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 102.214 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.336 ; gain = 92.883
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 7.896 seconds; peak allocated memory: 102.214 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.078 ; gain = 93.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.078 ; gain = 93.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat(float (*) [5][16], float*)': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.078 ; gain = 93.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.078 ; gain = 93.594
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' has been removed because the loop is unrolled completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.078 ; gain = 93.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.078 ; gain = 93.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.629 seconds; current allocated memory: 101.861 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 102.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 103.111 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.078 ; gain = 93.594
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 7.85 seconds; peak allocated memory: 103.111 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.590 ; gain = 93.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.590 ; gain = 93.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.590 ; gain = 93.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.590 ; gain = 93.109
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' partially with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.590 ; gain = 93.109
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_2' (flat/flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (flat/flat.cpp:7:6) in function 'flat'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.590 ; gain = 93.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2_LOOP_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('max_pool_out_load_2', flat/flat.cpp:14) on array 'max_pool_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.475 seconds; current allocated memory: 101.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 101.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 102.784 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.590 ; gain = 93.109
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 7.615 seconds; peak allocated memory: 102.784 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.211 ; gain = 92.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.211 ; gain = 92.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.211 ; gain = 92.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.211 ; gain = 92.789
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.211 ; gain = 92.789
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.211 ; gain = 92.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.543 seconds; current allocated memory: 148.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 152.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'flat_urem_9ns_6ns_9_13_seq_1' to 'flat_urem_9ns_6nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_urem_10ns_6ns_10_14_seq_1' to 'flat_urem_10ns_6ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_9ns_11ns_20_1_1' to 'flat_mul_mul_9ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_10ns_12ns_22_1_1' to 'flat_mul_mul_10nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_10nseOg': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_9ns_dEe': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_10ns_6ncud': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_9ns_6nsbkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 156.983 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_9ns_6nsbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_10ns_6ncud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 240.719 ; gain = 149.297
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 15.861 seconds; peak allocated memory: 156.983 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.078 ; gain = 92.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.078 ; gain = 92.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.078 ; gain = 92.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.078 ; gain = 92.656
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.078 ; gain = 92.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.078 ; gain = 92.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.652 seconds; current allocated memory: 102.104 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 102.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 103.409 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 184.078 ; gain = 92.656
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 9.091 seconds; peak allocated memory: 103.409 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.879 ; gain = 93.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.879 ; gain = 93.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.879 ; gain = 93.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.879 ; gain = 93.375
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor 16.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.879 ; gain = 93.375
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.879 ; gain = 93.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.539 seconds; current allocated memory: 102.214 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 102.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 103.690 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.879 ; gain = 93.375
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 8.348 seconds; peak allocated memory: 103.690 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.160 ; gain = 92.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.160 ; gain = 92.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.160 ; gain = 92.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.160 ; gain = 92.551
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' partially with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.160 ; gain = 92.551
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_2' (flat/flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (flat/flat.cpp:7:6) in function 'flat'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.160 ; gain = 92.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2_LOOP_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('max_pool_out_load_2', flat/flat.cpp:14) on array 'max_pool_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.572 seconds; current allocated memory: 101.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 101.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 102.229 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.160 ; gain = 92.551
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 7.717 seconds; peak allocated memory: 102.229 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.969 ; gain = 93.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.969 ; gain = 93.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.969 ; gain = 93.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.969 ; gain = 93.527
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' partially with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.969 ; gain = 93.527
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_2' (flat/flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (flat/flat.cpp:7:6) in function 'flat'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.969 ; gain = 93.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2_LOOP_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('max_pool_out_load_2', flat/flat.cpp:14) on array 'max_pool_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.473 seconds; current allocated memory: 101.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 101.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 102.784 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.969 ; gain = 93.527
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 7.616 seconds; peak allocated memory: 102.784 MB.
