Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/wbraun/laser_pinball/FinalVersion/laser_projector/xst/projnav.tmp


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /home/wbraun/laser_pinball/FinalVersion/laser_projector/xst


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: hardware_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hardware_interface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hardware_interface"
Output Format                      : NGC
Target Device                      : xc5vlx50t-3-ff1136

---- Source Options
Top Module Name                    : hardware_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : hardware_interface.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "i2c_master_bit_ctrl.v" in library work
Compiling verilog include file "i2c_master_defines.v"
Compiling verilog file "i2c_master_byte_ctrl.v" in library work
Compiling verilog include file "i2c_master_defines.v"
Module <i2c_master_bit_ctrl> compiled
Compiling verilog file "i2c_master_top.v" in library work
Compiling verilog include file "i2c_master_defines.v"
Module <i2c_master_byte_ctrl> compiled
Compiling verilog file "wb_controller.v" in library work
Module <i2c_master_top> compiled
Compiling verilog file "system_timer.v" in library work
Module <wb_i2c_controller> compiled
Compiling verilog file "spi_io.v" in library work
Module <system_timer> compiled
Compiling verilog file "mul32.v" in library work
Module <spi_io> compiled
Compiling verilog file "load_pixel_block.v" in library work
Module <mul32> compiled
Compiling verilog file "i2c_configure_reg.v" in library work
Module <load_pixel_block> compiled
Compiling verilog file "./frame_buff.v" in library work
Module <i2c_configure_reg> compiled
Compiling verilog file "camera_setup_rom.v" in library work
Module <frame_buff> compiled
WARNING:HDLCompilers:301 - "camera_setup_rom.v" line 61 Too many digits specified in hex constant
Compiling verilog file "camera_read.v" in library work
Module <camera_setup_rom> compiled
Compiling verilog file "beta_shared_mem.v" in library work
Module <camera_read> compiled
Compiling verilog file "vga_setup.v" in library work
Module <beta_shared_mem> compiled
Compiling verilog file "vga_pixel_drive.v" in library work
Module <vga_setup> compiled
Compiling verilog file "vga_drive.v" in library work
Module <vga_pixel_drive> compiled
Compiling verilog file "shared_video_mem.v" in library work
Module <vga_drive> compiled
Compiling verilog file "physics_beta_mem.v" in library work
Module <shared_video_mem> compiled
Compiling verilog file "memory_share.v" in library work
Module <physics_beta_mem> compiled
Compiling verilog file "mapped_IO.v" in library work
Module <memory_share> compiled
Compiling verilog file "image_hunt.v" in library work
Module <mapped_IO> compiled
Compiling verilog file "image_addr_gen.v" in library work
Module <image_hunt> compiled
Compiling verilog file "hardware_beta_mem.v" in library work
Module <image_addr_gen> compiled
Compiling verilog file "color_blob.v" in library work
Module <hardware_beta_mem> compiled
Compiling verilog file "camera_write_to_beta.v" in library work
Module <color_blob> compiled
Compiling verilog file "camera_configure.v" in library work
Module <camera_write_to_beta> compiled
Compiling verilog file "camera_clk.v" in library work
Module <camera_configure> compiled
Compiling verilog file "camera_capture.v" in library work
Module <camera_clk> compiled
Compiling verilog file "beta_read_decode.v" in library work
Module <camera_capture> compiled
Compiling verilog file "beta_addr_decode.v" in library work
Module <beta_read_decode> compiled
Compiling verilog file "beta2.v" in library work
Module <beta_addr_decode> compiled
Module <beta2> compiled
Module <regfile> compiled
Module <decode> compiled
Compiling verilog file "setup_timer.v" in library work
Module <shift_right> compiled
Compiling verilog file "reset_controller.v" in library work
Module <setup_timer> compiled
Compiling verilog file "nes_interface.v" in library work
Module <reset_controller> compiled
Compiling verilog file "laser_projector_full.v" in library work
Module <nes_interface> compiled
Compiling verilog file "debounce.v" in library work
Module <laser_projector_full> compiled
Compiling verilog file "clocking.v" in library work
Module <debounce> compiled
Compiling verilog file "camera_full.v" in library work
Module <clocking> compiled
Compiling verilog file "hardware_interface.v" in library work
Module <camera_full> compiled
Module <hardware_interface> compiled
No errors in compilation
Analysis of file <"hardware_interface.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <hardware_interface> in library <work>.

Analyzing hierarchy for module <clocking> in library <work>.

Analyzing hierarchy for module <laser_projector_full> in library <work> with parameters.
	xadr_laser = "0000000000000000000000000000100"
	xadr_physics = "0000000000000000000000000000100"

Analyzing hierarchy for module <camera_full> in library <work>.

Analyzing hierarchy for module <reset_controller> in library <work>.

Analyzing hierarchy for module <setup_timer> in library <work>.

Analyzing hierarchy for module <nes_interface> in library <work> with parameters.
	clk_period = "00000000000000000000000100101100"
	timer_state = "00000000000000000000000000100100"
	update_delay = "00000000000000000111010100110000"

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <beta2> in library <work>.

Analyzing hierarchy for module <beta_addr_decode> in library <work>.

Analyzing hierarchy for module <beta_read_decode> in library <work>.

Analyzing hierarchy for module <mapped_IO> in library <work>.

Analyzing hierarchy for module <memory_share> in library <work>.

Analyzing hierarchy for module <image_hunt> in library <work> with parameters.
	block_max = "00000000000000000000000000111010"

Analyzing hierarchy for module <camera_clk> in library <work>.

Analyzing hierarchy for module <vga_pixel_drive> in library <work>.

Analyzing hierarchy for module <vga_drive> in library <work>.

Analyzing hierarchy for module <vga_setup> in library <work> with parameters.
	device_id = "11101100"

Analyzing hierarchy for module <camera_configure> in library <work> with parameters.
	device_id = "01000010"
	rom_locations = "00000000000000000000000000011110"

Analyzing hierarchy for module <camera_capture> in library <work>.

Analyzing hierarchy for module <image_addr_gen> in library <work> with parameters.
	div_by = "00000000000000000000000000000001"

Analyzing hierarchy for module <shared_video_mem> in library <work>.

Analyzing hierarchy for module <camera_write_to_beta> in library <work>.

Analyzing hierarchy for module <color_blob> in library <work> with parameters.
	blob_size = "00000000000000000000000000001000"

Analyzing hierarchy for module <decode> in library <work>.

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <mul32> in library <work>.

Analyzing hierarchy for module <shift_right> in library <work>.

Analyzing hierarchy for module <spi_io> in library <work>.

Analyzing hierarchy for module <system_timer> in library <work>.

Analyzing hierarchy for module <load_pixel_block> in library <work>.

Analyzing hierarchy for module <i2c_configure_reg> in library <work>.

Analyzing hierarchy for module <camera_setup_rom> in library <work>.

Analyzing hierarchy for module <camera_read> in library <work>.

Analyzing hierarchy for module <wb_i2c_controller> in library <work>.

Analyzing hierarchy for module <i2c_master_top> in library <work> with parameters.
	ARST_LVL = "0"

Analyzing hierarchy for module <i2c_master_byte_ctrl> in library <work> with parameters.
	ST_ACK = "01000"
	ST_IDLE = "00000"
	ST_READ = "00010"
	ST_START = "00001"
	ST_STOP = "10000"
	ST_WRITE = "00100"

Analyzing hierarchy for module <i2c_master_bit_ctrl> in library <work> with parameters.
	idle = "000000000000000000"
	rd_a = "000000001000000000"
	rd_b = "000000010000000000"
	rd_c = "000000100000000000"
	rd_d = "000001000000000000"
	start_a = "000000000000000001"
	start_b = "000000000000000010"
	start_c = "000000000000000100"
	start_d = "000000000000001000"
	start_e = "000000000000010000"
	stop_a = "000000000000100000"
	stop_b = "000000000001000000"
	stop_c = "000000000010000000"
	stop_d = "000000000100000000"
	wr_a = "000010000000000000"
	wr_b = "000100000000000000"
	wr_c = "001000000000000000"
	wr_d = "010000000000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <hardware_interface>.
WARNING:Xst:852 - "hardware_interface.v" line 177: Unconnected input port 'up_button' of instance 'best_hazor' is tied to GND.
WARNING:Xst:852 - "hardware_interface.v" line 177: Unconnected input port 'down_button' of instance 'best_hazor' is tied to GND.
WARNING:Xst:852 - "hardware_interface.v" line 177: Unconnected input port 'left_button' of instance 'best_hazor' is tied to GND.
WARNING:Xst:852 - "hardware_interface.v" line 177: Unconnected input port 'right_button' of instance 'best_hazor' is tied to GND.
Module <hardware_interface> is correct for synthesis.
 
Analyzing module <clocking> in library <work>.
Module <clocking> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <clocking>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <clocking>.
Analyzing module <laser_projector_full> in library <work>.
	xadr_laser = 31'b0000000000000000000000000000100
	xadr_physics = 31'b0000000000000000000000000000100
Module <laser_projector_full> is correct for synthesis.
 
Analyzing module <beta2> in library <work>.
Module <beta2> is correct for synthesis.
 
Analyzing module <decode> in library <work>.
Module <decode> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
    Set property "ram_style = distributed" for unit <regfile>.
Analyzing module <mul32> in library <work>.
Module <mul32> is correct for synthesis.
 
Analyzing module <shift_right> in library <work>.
Module <shift_right> is correct for synthesis.
 
Analyzing module <beta_addr_decode> in library <work>.
Module <beta_addr_decode> is correct for synthesis.
 
Analyzing module <beta_read_decode> in library <work>.
Module <beta_read_decode> is correct for synthesis.
 
Analyzing module <mapped_IO> in library <work>.
Module <mapped_IO> is correct for synthesis.
 
Analyzing module <spi_io> in library <work>.
Module <spi_io> is correct for synthesis.
 
Analyzing module <system_timer> in library <work>.
Module <system_timer> is correct for synthesis.
 
Analyzing module <memory_share> in library <work>.
Module <memory_share> is correct for synthesis.
 
Analyzing module <camera_full> in library <work>.
Module <camera_full> is correct for synthesis.
 
Analyzing module <image_hunt> in library <work>.
	block_max = 32'sb00000000000000000000000000111010
Module <image_hunt> is correct for synthesis.
 
Analyzing module <load_pixel_block> in library <work>.
Module <load_pixel_block> is correct for synthesis.
 
Analyzing module <camera_clk> in library <work>.
Module <camera_clk> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  4.0000000000000000" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <camera_clk>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <camera_clk>.
Analyzing module <vga_pixel_drive> in library <work>.
Module <vga_pixel_drive> is correct for synthesis.
 
Analyzing module <vga_drive> in library <work>.
Module <vga_drive> is correct for synthesis.
 
Analyzing module <vga_setup> in library <work>.
	device_id = 8'b11101100
Module <vga_setup> is correct for synthesis.
 
Analyzing module <i2c_configure_reg> in library <work>.
Module <i2c_configure_reg> is correct for synthesis.
 
Analyzing module <wb_i2c_controller> in library <work>.
Module <wb_i2c_controller> is correct for synthesis.
 
Analyzing module <i2c_master_top> in library <work>.
	ARST_LVL = 1'b0
WARNING:Xst:916 - "i2c_master_top.v" line 159: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 165: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 166: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 167: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_top.v" line 168: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"i2c_master_top.v" line 164: Found Parallel Case directive in module <i2c_master_top>.
"i2c_master_top.v" line 192: Found Parallel Case directive in module <i2c_master_top>.
Module <i2c_master_top> is correct for synthesis.
 
Analyzing module <i2c_master_byte_ctrl> in library <work>.
	ST_ACK = 5'b01000
	ST_IDLE = 5'b00000
	ST_READ = 5'b00010
	ST_START = 5'b00001
	ST_STOP = 5'b10000
	ST_WRITE = 5'b00100
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 175: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 177: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 179: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 181: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_byte_ctrl.v" line 186: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"i2c_master_byte_ctrl.v" line 230: Found FullParallel Case directive in module <i2c_master_byte_ctrl>.
Module <i2c_master_byte_ctrl> is correct for synthesis.
 
Analyzing module <i2c_master_bit_ctrl> in library <work>.
	idle = 18'b000000000000000000
	rd_a = 18'b000000001000000000
	rd_b = 18'b000000010000000000
	rd_c = 18'b000000100000000000
	rd_d = 18'b000001000000000000
	start_a = 18'b000000000000000001
	start_b = 18'b000000000000000010
	start_c = 18'b000000000000000100
	start_d = 18'b000000000000001000
	start_e = 18'b000000000000010000
	stop_a = 18'b000000000000100000
	stop_b = 18'b000000000001000000
	stop_c = 18'b000000000010000000
	stop_d = 18'b000000000100000000
	wr_a = 18'b000010000000000000
	wr_b = 18'b000100000000000000
	wr_c = 18'b001000000000000000
	wr_d = 18'b010000000000000000
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 194: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 211: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 212: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 216: Delay is ignored for synthesis.
WARNING:Xst:916 - "i2c_master_bit_ctrl.v" line 217: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"i2c_master_bit_ctrl.v" line 410: Found FullParallel Case directive in module <i2c_master_bit_ctrl>.
"i2c_master_bit_ctrl.v" line 406: Found FullParallel Case directive in module <i2c_master_bit_ctrl>.
Module <i2c_master_bit_ctrl> is correct for synthesis.
 
Analyzing module <camera_configure> in library <work>.
	device_id = 8'b01000010
	rom_locations = 32'sb00000000000000000000000000011110
Module <camera_configure> is correct for synthesis.
 
Analyzing module <camera_setup_rom> in library <work>.
Module <camera_setup_rom> is correct for synthesis.
 
Analyzing module <camera_capture> in library <work>.
Module <camera_capture> is correct for synthesis.
 
Analyzing module <camera_read> in library <work>.
Module <camera_read> is correct for synthesis.
 
Analyzing module <image_addr_gen> in library <work>.
	div_by = 32'sb00000000000000000000000000000001
Module <image_addr_gen> is correct for synthesis.
 
Analyzing module <shared_video_mem> in library <work>.
Module <shared_video_mem> is correct for synthesis.
 
Analyzing module <camera_write_to_beta> in library <work>.
Module <camera_write_to_beta> is correct for synthesis.
 
Analyzing module <color_blob> in library <work>.
	blob_size = 32'sb00000000000000000000000000001000
Module <color_blob> is correct for synthesis.
 
Analyzing module <reset_controller> in library <work>.
Module <reset_controller> is correct for synthesis.
 
Analyzing module <setup_timer> in library <work>.
Module <setup_timer> is correct for synthesis.
 
Analyzing module <nes_interface> in library <work>.
	clk_period = 32'sb00000000000000000000000100101100
	timer_state = 32'sb00000000000000000000000000100100
	update_delay = 32'sb00000000000000000111010100110000
Module <nes_interface> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <write_id> in unit <vga_setup> has a constant value of 11101100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <updated> in unit <nes_interface> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <reset_controller>.
    Related source file is "reset_controller.v".
    Found 16-bit register for signal <reset_timer>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reset_controller> synthesized.


Synthesizing Unit <setup_timer>.
    Related source file is "setup_timer.v".
    Found 1-bit register for signal <setup_start>.
    Found 32-bit register for signal <setup_delay>.
    Found 32-bit subtractor for signal <setup_delay$addsub0000> created at line 37.
    Found 32-bit comparator greater for signal <setup_delay$cmp_gt0000> created at line 35.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <setup_timer> synthesized.


Synthesizing Unit <nes_interface>.
    Related source file is "nes_interface.v".
    Found 1-bit register for signal <button_E>.
    Found 1-bit register for signal <button_L>.
    Found 1-bit register for signal <button_N>.
    Found 1-bit register for signal <button_R>.
    Found 1-bit register for signal <button_S>.
    Found 1-bit register for signal <button_W>.
    Found 1-bit register for signal <button_X>.
    Found 1-bit register for signal <button_Y>.
    Found 1-bit register for signal <button_START>.
    Found 1-bit register for signal <controller_latch>.
    Found 1-bit register for signal <button_SELECT>.
    Found 1-bit register for signal <controller_clk>.
    Found 1-bit register for signal <button_A>.
    Found 1-bit register for signal <button_B>.
    Found 32-bit register for signal <counter>.
    Found 32-bit subtractor for signal <counter$addsub0000> created at line 319.
    Found 6-bit register for signal <FSM_state>.
    Found 6-bit register for signal <FSM_state_return>.
    Summary:
	inferred  58 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <nes_interface> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 30.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <beta_addr_decode>.
    Related source file is "beta_addr_decode.v".
WARNING:Xst:647 - Input <addr<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <beta_addr_decode> synthesized.


Synthesizing Unit <beta_read_decode>.
    Related source file is "beta_read_decode.v".
    Found 3-bit register for signal <old_read_select>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <beta_read_decode> synthesized.


Synthesizing Unit <decode>.
    Related source file is "beta2.v".
    Found 1-bit register for signal <msel>.
    Found 1-bit register for signal <annul>.
    Found 1-bit register for signal <mwrite>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <decode> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "beta2.v".
    Found 32x32-bit dual-port RAM <Mram_regfile> for signal <regfile>.
    Found 32x32-bit dual-port RAM <Mram_regfile_ren> for signal <regfile>.
    Found 32x32-bit dual-port RAM <Mram_regfile_ren_1> for signal <regfile>.
    Summary:
	inferred   3 RAM(s).
Unit <regfile> synthesized.


Synthesizing Unit <mul32>.
    Related source file is "mul32.v".
WARNING:Xst:647 - Input <a<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x16-bit multiplier for signal <mult>.
    Summary:
	inferred   1 Multiplier(s).
Unit <mul32> synthesized.


Synthesizing Unit <shift_right>.
    Related source file is "beta2.v".
Unit <shift_right> synthesized.


Synthesizing Unit <spi_io>.
    Related source file is "spi_io.v".
WARNING:Xst:647 - Input <ctrl_reg<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_reg<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <spi_polarity> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spi_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <status_reg>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sclk>.
    Found 32-bit register for signal <dout>.
    Found 8-bit register for signal <clk_counter>.
    Found 8-bit adder for signal <clk_counter$addsub0000>.
    Found 5-bit register for signal <data_index>.
    Found 5-bit subtractor for signal <data_index$share0000> created at line 72.
    Found 8-bit comparator greatequal for signal <FSM_state$cmp_ge0000> created at line 88.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  79 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <spi_io> synthesized.


Synthesizing Unit <system_timer>.
    Related source file is "system_timer.v".
    Found 1-bit register for signal <irq>.
    Found 32-bit register for signal <count_out>.
    Found 1-bit register for signal <overflow>.
    Found 32-bit subtractor for signal <count_out$addsub0000> created at line 60.
    Found 1-bit register for signal <mwe_>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <system_timer> synthesized.


Synthesizing Unit <vga_pixel_drive>.
    Related source file is "vga_pixel_drive.v".
WARNING:Xst:1780 - Signal <stored_pixel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit register for signal <vga_out>.
    Found 1-bit register for signal <hsync_last>.
    Found 1-bit register for signal <pixel_ab>.
    Found 12-bit register for signal <pixel_b>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <vga_pixel_drive> synthesized.


Synthesizing Unit <vga_drive>.
    Related source file is "vga_drive.v".
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 11-bit up counter for signal <hcount_d>.
    Found 1-bit register for signal <vblank>.
    Found 11-bit up accumulator for signal <vcount_d>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred   5 D-type flip-flop(s).
Unit <vga_drive> synthesized.


Synthesizing Unit <image_addr_gen>.
    Related source file is "image_addr_gen.v".
WARNING:Xst:646 - Signal <vcount_trun<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <hnumb<9:1>> is used but never assigned. This sourceless signal will be automatically connected to value 011110000.
WARNING:Xst:1780 - Signal <hnumb<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcount_trun<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "image_addr_gen.v" line 37: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 16-bit adder for signal <addr>.
    Found 9x9-bit multiplier for signal <addr$mult0001> created at line 37.
    Found 10-bit comparator greatequal for signal <hcount_trun$cmp_ge0000> created at line 34.
    Found 10-bit comparator greatequal for signal <vcount_trun$cmp_ge0000> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <image_addr_gen> synthesized.


Synthesizing Unit <camera_write_to_beta>.
    Related source file is "camera_write_to_beta.v".
WARNING:Xst:647 - Input <green_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <beta_addr>.
    Found 1-bit register for signal <beta_mwe>.
    Found 32-bit register for signal <beta_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  65 D-type flip-flop(s).
Unit <camera_write_to_beta> synthesized.


Synthesizing Unit <color_blob>.
    Related source file is "color_blob.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <pixel>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 38.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 38.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 38.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 38.
    Found 11-bit comparator less for signal <pixel$cmp_lt0000> created at line 38.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 38.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <color_blob> synthesized.


Synthesizing Unit <load_pixel_block>.
    Related source file is "load_pixel_block.v".
    Found finite state machine <FSM_2> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 20                                             |
    | Inputs             | 1                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <pixel_d>.
    Found 9-bit register for signal <pixel_e>.
    Found 9-bit register for signal <pixel_f>.
    Found 10-bit adder for signal <mem_hcount>.
    Found 1-bit register for signal <done>.
    Found 10-bit adder for signal <mem_vcount>.
    Found 9-bit register for signal <pixel_0>.
    Found 9-bit register for signal <pixel_1>.
    Found 9-bit register for signal <pixel_2>.
    Found 9-bit register for signal <pixel_3>.
    Found 9-bit register for signal <pixel_4>.
    Found 9-bit register for signal <pixel_5>.
    Found 9-bit register for signal <pixel_6>.
    Found 9-bit register for signal <pixel_7>.
    Found 9-bit register for signal <pixel_8>.
    Found 9-bit register for signal <pixel_9>.
    Found 9-bit register for signal <pixel_a>.
    Found 9-bit register for signal <pixel_b>.
    Found 9-bit register for signal <pixel_c>.
    Found 8-bit register for signal <x_counter>.
    Found 8-bit register for signal <y_counter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 161 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <load_pixel_block> synthesized.


Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "i2c_master_bit_ctrl.v".
    Found finite state machine <FSM_3> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 22                                             |
    | Inputs             | 4                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | clk_en (positive)                              |
    | Reset              | c_state$or0000 (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000000000000                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <cmd_stop>.
    Found 16-bit down counter for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <dSDA>.
    Found 14-bit down counter for signal <filter_cnt>.
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <slave_wait>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  27 D-type flip-flop(s).
Unit <i2c_master_bit_ctrl> synthesized.


Synthesizing Unit <camera_setup_rom>.
    Related source file is "camera_setup_rom.v".
    Found 32x16-bit ROM for signal <$rom0000>.
    Found 8-bit register for signal <value>.
    Found 8-bit register for signal <register>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <camera_setup_rom> synthesized.


Synthesizing Unit <camera_read>.
    Related source file is "camera_read.v".
    Found finite state machine <FSM_4> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | p_clock (rising_edge)                          |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit register for signal <vcount>.
    Found 10-bit register for signal <hcount>.
    Found 1-bit register for signal <pixel_done>.
    Found 1-bit register for signal <done>.
    Found 16-bit register for signal <pixel_data>.
    Found 10-bit adder for signal <hcount$addsub0000> created at line 81.
    Found 1-bit register for signal <href_last>.
    Found 10-bit adder for signal <vcount$addsub0000> created at line 76.
    Found 1-bit register for signal <vsync_last>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <camera_read> synthesized.


Synthesizing Unit <clocking>.
    Related source file is "clocking.v".
Unit <clocking> synthesized.


Synthesizing Unit <beta2>.
    Related source file is "beta2.v".
WARNING:Xst:646 - Signal <npc_inc<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder carry in for signal <addsub>.
    Found 32-bit xor2 for signal <boole$xor0000> created at line 93.
    Found 1-bit xor2 for signal <cmp_0$xor0000> created at line 84.
    Found 32-bit register for signal <inst>.
    Found 32-bit register for signal <npc>.
    Found 32-bit adder for signal <npc_inc>.
    Found 32-bit register for signal <pc_inc>.
    Found 5-bit register for signal <rc_save>.
    Found 32-bit shifter logical left for signal <shift$shift0000> created at line 91.
    Found 32-bit xor2 for signal <xb>.
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <beta2> synthesized.


Synthesizing Unit <mapped_IO>.
    Related source file is "mapped_IO.v".
WARNING:Xst:647 - Input <addr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <out_port_a>.
    Found 32-bit register for signal <out_port_b>.
    Found 32-bit register for signal <dout>.
    Found 32-bit register for signal <spi_config>.
    Found 32-bit register for signal <spi_tx_data>.
    Found 32-bit register for signal <timer1_cin>.
    Found 1-bit register for signal <timer1_irq_enable>.
    Summary:
	inferred 193 D-type flip-flop(s).
Unit <mapped_IO> synthesized.


Synthesizing Unit <memory_share>.
    Related source file is "memory_share.v".
WARNING:Xst:647 - Input <client_addr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <client_addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <host_addr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <host_addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit comparator lessequal for signal <client_mem_read>.
    Found 32-bit register for signal <client_reg_data>.
    Found 32-bit register for signal <client_status>.
    Found 14-bit comparator lessequal for signal <host_mem_read>.
    Found 32-bit register for signal <host_reg_data>.
    Found 32-bit register for signal <host_status>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <memory_share> synthesized.


Synthesizing Unit <image_hunt>.
    Related source file is "image_hunt.v".
    Found finite state machine <FSM_5> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <done>.
    Found 10-bit register for signal <blue_x>.
    Found 10-bit register for signal <blue_y>.
    Found 1-bit register for signal <mem_request>.
    Found 10-bit register for signal <green_x>.
    Found 10-bit register for signal <green_y>.
    Found 10-bit register for signal <red_x>.
    Found 10-bit register for signal <red_y>.
    Found 8-bit register for signal <block_x>.
    Found 8-bit adder for signal <block_x$addsub0000> created at line 149.
    Found 8-bit register for signal <block_y>.
    Found 8-bit adder for signal <block_y$addsub0000> created at line 150.
    Found 32-bit register for signal <blue_cost>.
    Found 9-bit subtractor for signal <blue_cost$addsub0000> created at line 128.
    Found 9-bit subtractor for signal <blue_cost$addsub0001> created at line 128.
    Found 8-bit comparator greater for signal <blue_cost$cmp_gt0000> created at line 128.
    Found 8-bit comparator greater for signal <blue_cost$cmp_gt0001> created at line 128.
    Found 9x9-bit multiplier for signal <blue_cost$mult0000> created at line 128.
    Found 32-bit register for signal <blue_cost_max>.
    Found 32-bit comparator greater for signal <blue_cost_max$cmp_gt0000> created at line 137.
    Found 32-bit comparator less for signal <blue_x$cmp_lt0000> created at line 145.
    Found 8-bit comparator greatequal for signal <FSM_state$cmp_ge0000> created at line 133.
    Found 8-bit comparator greatequal for signal <FSM_state$cmp_ge0001> created at line 133.
    Found 32-bit register for signal <green_cost>.
    Found 9-bit subtractor for signal <green_cost$addsub0000> created at line 125.
    Found 9-bit subtractor for signal <green_cost$addsub0001> created at line 125.
    Found 8-bit comparator greater for signal <green_cost$cmp_gt0000> created at line 125.
    Found 8-bit comparator greater for signal <green_cost$cmp_gt0001> created at line 125.
    Found 9x9-bit multiplier for signal <green_cost$mult0000> created at line 125.
    Found 32-bit register for signal <green_cost_max>.
    Found 32-bit comparator greater for signal <green_cost_max$cmp_gt0000> created at line 136.
    Found 32-bit comparator less for signal <green_x$cmp_lt0000> created at line 142.
    Found 32-bit register for signal <red_cost>.
    Found 9-bit subtractor for signal <red_cost$addsub0000> created at line 122.
    Found 9-bit subtractor for signal <red_cost$addsub0001> created at line 122.
    Found 8-bit comparator greater for signal <red_cost$cmp_gt0000> created at line 122.
    Found 8-bit comparator greater for signal <red_cost$cmp_gt0001> created at line 122.
    Found 9x9-bit multiplier for signal <red_cost$mult0000> created at line 122.
    Found 32-bit register for signal <red_cost_max>.
    Found 32-bit comparator greater for signal <red_cost_max$cmp_gt0000> created at line 135.
    Found 32-bit comparator less for signal <red_x$cmp_lt0000> created at line 139.
    Found 1-bit register for signal <start_fetch>.
    Found 8-bit register for signal <super_pixel_blue>.
    Found 5-bit adder for signal <super_pixel_blue$addsub0002> created at line 114.
    Found 6-bit adder for signal <super_pixel_blue$addsub0004> created at line 114.
    Found 6-bit adder for signal <super_pixel_blue$addsub0005> created at line 114.
    Found 6-bit adder for signal <super_pixel_blue$addsub0006> created at line 114.
    Found 6-bit adder for signal <super_pixel_blue$addsub0007> created at line 114.
    Found 7-bit adder for signal <super_pixel_blue$addsub0009> created at line 114.
    Found 7-bit adder for signal <super_pixel_blue$addsub0010> created at line 114.
    Found 7-bit adder for signal <super_pixel_blue$addsub0011> created at line 114.
    Found 7-bit adder for signal <super_pixel_blue$addsub0012> created at line 114.
    Found 7-bit adder for signal <super_pixel_blue$addsub0013> created at line 114.
    Found 7-bit adder carry out for signal <super_pixel_blue$addsub0014> created at line 114.
    Found 3-bit adder carry out for signal <super_pixel_blue$addsub0015> created at line 114.
    Found 4-bit adder carry out for signal <super_pixel_blue$addsub0016> created at line 114.
    Found 5-bit adder carry out for signal <super_pixel_blue$addsub0017> created at line 114.
    Found 6-bit adder carry out for signal <super_pixel_blue$addsub0018> created at line 114.
    Found 8-bit register for signal <super_pixel_green>.
    Found 5-bit adder for signal <super_pixel_green$addsub0002> created at line 109.
    Found 6-bit adder for signal <super_pixel_green$addsub0004> created at line 109.
    Found 6-bit adder for signal <super_pixel_green$addsub0005> created at line 109.
    Found 6-bit adder for signal <super_pixel_green$addsub0006> created at line 109.
    Found 6-bit adder for signal <super_pixel_green$addsub0007> created at line 109.
    Found 7-bit adder for signal <super_pixel_green$addsub0009> created at line 109.
    Found 7-bit adder for signal <super_pixel_green$addsub0010> created at line 109.
    Found 7-bit adder for signal <super_pixel_green$addsub0011> created at line 109.
    Found 7-bit adder for signal <super_pixel_green$addsub0012> created at line 109.
    Found 7-bit adder for signal <super_pixel_green$addsub0013> created at line 109.
    Found 7-bit adder carry out for signal <super_pixel_green$addsub0014> created at line 109.
    Found 3-bit adder carry out for signal <super_pixel_green$addsub0015> created at line 109.
    Found 4-bit adder carry out for signal <super_pixel_green$addsub0016> created at line 109.
    Found 5-bit adder carry out for signal <super_pixel_green$addsub0017> created at line 109.
    Found 6-bit adder carry out for signal <super_pixel_green$addsub0018> created at line 109.
    Found 8-bit register for signal <super_pixel_red>.
    Found 5-bit adder for signal <super_pixel_red$addsub0002> created at line 104.
    Found 6-bit adder for signal <super_pixel_red$addsub0004> created at line 104.
    Found 6-bit adder for signal <super_pixel_red$addsub0005> created at line 104.
    Found 6-bit adder for signal <super_pixel_red$addsub0006> created at line 104.
    Found 6-bit adder for signal <super_pixel_red$addsub0007> created at line 104.
    Found 7-bit adder for signal <super_pixel_red$addsub0009> created at line 104.
    Found 7-bit adder for signal <super_pixel_red$addsub0010> created at line 104.
    Found 7-bit adder for signal <super_pixel_red$addsub0011> created at line 104.
    Found 7-bit adder for signal <super_pixel_red$addsub0012> created at line 104.
    Found 7-bit adder for signal <super_pixel_red$addsub0013> created at line 104.
    Found 7-bit adder carry out for signal <super_pixel_red$addsub0014> created at line 104.
    Found 3-bit adder carry out for signal <super_pixel_red$addsub0015> created at line 104.
    Found 4-bit adder carry out for signal <super_pixel_red$addsub0016> created at line 104.
    Found 5-bit adder carry out for signal <super_pixel_red$addsub0017> created at line 104.
    Found 6-bit adder carry out for signal <super_pixel_red$addsub0018> created at line 104.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 295 D-type flip-flop(s).
	inferred  53 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred  14 Comparator(s).
Unit <image_hunt> synthesized.


Synthesizing Unit <camera_clk>.
    Related source file is "camera_clk.v".
Unit <camera_clk> synthesized.


Synthesizing Unit <camera_capture>.
    Related source file is "camera_capture.v".
    Found finite state machine <FSM_6> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | camera_clk (rising_edge)                       |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <mem_din>.
    Found 10-bit register for signal <vcount>.
    Found 10-bit register for signal <hcount>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <mem_request>.
    Found 1-bit register for signal <mem_we>.
    Found 1-bit register for signal <camera_start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  40 D-type flip-flop(s).
Unit <camera_capture> synthesized.


Synthesizing Unit <shared_video_mem>.
    Related source file is "shared_video_mem.v".
WARNING:Xst:647 - Input <dout_camera<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dout_camera<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dout_camera<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <shared_video_mem> synthesized.


Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "i2c_master_byte_ctrl.v".
    Found finite state machine <FSM_7> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | c_state$or0000 (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <ack_out>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 3-bit down counter for signal <dcnt>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <shift>.
    Found 8-bit register for signal <sr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <i2c_master_byte_ctrl> synthesized.


Synthesizing Unit <laser_projector_full>.
    Related source file is "laser_projector_full.v".
WARNING:Xst:653 - Signal <shared_write_dout_laser> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <sel_write_shared_laser> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IO_port<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <laser_projector_full> synthesized.


Synthesizing Unit <i2c_master_top>.
    Related source file is "i2c_master_top.v".
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 1-bit register for signal <al>.
    Found 8-bit register for signal <cr>.
    Found 8-bit register for signal <ctr>.
    Found 1-bit register for signal <irq_flag>.
    Found 16-bit register for signal <prer>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 8-bit register for signal <txr>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_dat_o$mux0000> created at line 164.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <i2c_master_top> synthesized.


Synthesizing Unit <wb_i2c_controller>.
    Related source file is "wb_controller.v".
WARNING:Xst:646 - Signal <i2c_addr<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <din_l<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_l<31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ack_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_8> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <done>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 1-bit tristate buffer for signal <scl>.
    Found 32-bit register for signal <dout>.
    Found 32-bit register for signal <addr_l>.
    Found 1-bit register for signal <bus_select>.
    Found 32-bit register for signal <din_l>.
    Found 4-bit register for signal <i2c_addr>.
    Found 8-bit register for signal <i2c_din>.
    Found 1-bit register for signal <i2c_we>.
    Found 1-bit register for signal <wren_l>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 112 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <wb_i2c_controller> synthesized.


Synthesizing Unit <i2c_configure_reg>.
    Related source file is "i2c_configure_reg.v".
WARNING:Xst:646 - Signal <i2c_dout<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2c_dout<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <i2c_clock_div> is used but never assigned. This sourceless signal will be automatically connected to value 01010101.
    Found finite state machine <FSM_9> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 29                                             |
    | Transitions        | 45                                             |
    | Inputs             | 3                                              |
    | Outputs            | 26                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <device_data>.
    Found 8-bit register for signal <device_id>.
    Found 8-bit register for signal <device_reg>.
    Found 3-bit register for signal <i2c_addr>.
    Found 8-bit register for signal <i2c_din>.
    Found 1-bit register for signal <i2c_start>.
    Found 1-bit register for signal <i2c_we>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
Unit <i2c_configure_reg> synthesized.


Synthesizing Unit <vga_setup>.
    Related source file is "vga_setup.v".
    Found finite state machine <FSM_10> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <start_write>.
    Found 8-bit register for signal <write_data>.
    Found 8-bit register for signal <write_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
Unit <vga_setup> synthesized.


Synthesizing Unit <camera_configure>.
    Related source file is "camera_configure.v".
    Found finite state machine <FSM_11> for signal <FSM_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit comparator greatequal for signal <FSM_state$cmp_ge0000> created at line 73.
    Found 6-bit register for signal <rom_addr>.
    Found 6-bit adder for signal <rom_addr$addsub0000> created at line 87.
    Found 1-bit register for signal <start_write>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <camera_configure> synthesized.


Synthesizing Unit <camera_full>.
    Related source file is "camera_full.v".
WARNING:Xst:1780 - Signal <image_process> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <vga_blank>.
    Found 1-bit register for signal <vga_hsync>.
    Found 1-bit register for signal <vga_vsync>.
    Found 1-bit register for signal <blank_temp>.
    Found 1-bit register for signal <hsync_temp>.
    Found 1-bit register for signal <vsync_temp>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <camera_full> synthesized.


Synthesizing Unit <hardware_interface>.
    Related source file is "hardware_interface.v".
WARNING:Xst:1306 - Output <AUDIO_SDATA_OUT> is never assigned.
WARNING:Xst:1306 - Output <HDR1_16> is never assigned.
WARNING:Xst:1306 - Output <HDR1_30> is never assigned.
WARNING:Xst:1306 - Output <HDR1_32> is never assigned.
WARNING:Xst:1306 - Output <HDR1_28> is never assigned.
WARNING:Xst:1306 - Output <HDR1_34> is never assigned.
WARNING:Xst:1306 - Output <HDR1_36> is never assigned.
WARNING:Xst:1306 - Output <HDR1_38> is never assigned.
WARNING:Xst:1306 - Output <AUDIO_BIT_CLK> is never assigned.
WARNING:Xst:1306 - Output <DVI_GPIO1> is never assigned.
WARNING:Xst:647 - Input <AUDIO_SDATA_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <AUDIO_SYNC> is never assigned.
WARNING:Xst:647 - Input <CLK_27MHZ_FPGA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <snes_Y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snes_X> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snes_START> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <snes_SELECT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <process_frame_start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_led> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_100> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <camera_start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <GPIO_SW_S_db> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <GPIO_SW_N_db> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <hardware_interface> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 32x32-bit dual-port RAM                               : 6
# ROMs                                                 : 1
 32x16-bit ROM                                         : 1
# Multipliers                                          : 8
 16x16-bit multiplier                                  : 2
 9x9-bit multiplier                                    : 6
# Adders/Subtractors                                   : 79
 10-bit adder                                          : 4
 10-bit adder carry out                                : 6
 16-bit adder                                          : 3
 3-bit adder carry out                                 : 3
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 2
 32-bit subtractor                                     : 4
 4-bit adder carry out                                 : 3
 5-bit adder                                           : 3
 5-bit adder carry out                                 : 3
 5-bit subtractor                                      : 2
 6-bit adder                                           : 13
 6-bit adder carry out                                 : 3
 7-bit adder                                           : 15
 7-bit adder carry out                                 : 3
 8-bit adder                                           : 4
 9-bit subtractor                                      : 6
# Counters                                             : 11
 11-bit up counter                                     : 1
 14-bit down counter                                   : 2
 16-bit down counter                                   : 2
 20-bit up counter                                     : 4
 3-bit down counter                                    : 2
# Accumulators                                         : 1
 11-bit up accumulator                                 : 1
# Registers                                            : 400
 1-bit register                                        : 267
 10-bit register                                       : 10
 12-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 4
 3-bit register                                        : 8
 32-bit register                                       : 46
 4-bit register                                        : 4
 5-bit register                                        : 4
 6-bit register                                        : 3
 8-bit register                                        : 31
 9-bit register                                        : 19
# Comparators                                          : 40
 10-bit comparator greatequal                          : 12
 11-bit comparator less                                : 6
 14-bit comparator lessequal                           : 4
 32-bit comparator greater                             : 4
 32-bit comparator less                                : 3
 6-bit comparator greatequal                           : 1
 8-bit comparator greatequal                           : 4
 8-bit comparator greater                              : 6
# Multiplexers                                         : 4
 1-bit 32-to-1 multiplexer                             : 2
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 2
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# Xors                                                 : 10
 1-bit xor2                                            : 6
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <camera_main/vga_monitor/instance_name/video_bus/i2c_plz/byte_controller/c_state/FSM> on signal <c_state[1:3]> with sequential encoding.
Optimizing FSM <camera_main/camera_setup/camera_i2c/video_bus/i2c_plz/byte_controller/c_state/FSM> on signal <c_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00100 | 011
 01000 | 101
 10000 | 100
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <camera_main/vga_monitor/instance_name/video_bus/i2c_plz/byte_controller/bit_controller/c_state/FSM> on signal <c_state[1:5]> with sequential encoding.
Optimizing FSM <camera_main/camera_setup/camera_i2c/video_bus/i2c_plz/byte_controller/bit_controller/c_state/FSM> on signal <c_state[1:5]> with sequential encoding.
--------------------------------
 State              | Encoding
--------------------------------
 000000000000000000 | 00000
 000000000000000001 | 00001
 000000000000100000 | 00010
 000010000000000000 | 00011
 000000001000000000 | 00100
 000000000000000010 | 00101
 000000000000000100 | 00110
 000000000000001000 | 00111
 000000000000010000 | 01000
 000000000001000000 | 01001
 000000000010000000 | 01010
 000000000100000000 | 01011
 000000010000000000 | 01100
 000000100000000000 | 01101
 000001000000000000 | 01110
 000100000000000000 | 01111
 001000000000000000 | 10000
 010000000000000000 | 10001
--------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <best_hazor/physics_beta_IO/beta_spi/FSM_state> on signal <FSM_state[1:3]> with gray encoding.
Optimizing FSM <best_hazor/laser_beta_IO/beta_spi/FSM_state> on signal <FSM_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0011  | 010
 0100  | 110
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <camera_main/beta_dump/FSM_state> on signal <FSM_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000
 000001 | 001
 000010 | 011
 000011 | 010
 000100 | 110
 000101 | 111
--------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <camera_main/process_a_frame/data_fetch/FSM_state> on signal <FSM_state[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00011
 00011 | 00010
 00100 | 00110
 00101 | 00111
 00110 | 00101
 00111 | 00100
 01000 | 01100
 01001 | 01101
 01010 | 01111
 01011 | 01110
 01100 | 01010
 01101 | 01011
 01110 | 01001
 01111 | 01000
 10000 | 11000
 10001 | 11001
 10010 | 11011
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <camera_main/get_a_frame/camera_reader/FSM_state> on signal <FSM_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 100
 100   | 101
 101   | 011
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <camera_main/process_a_frame/FSM_state> on signal <FSM_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <camera_main/get_a_frame/FSM_state> on signal <FSM_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <camera_main/vga_monitor/instance_name/video_bus/FSM_state> on signal <FSM_state[1:2]> with gray encoding.
Optimizing FSM <camera_main/camera_setup/camera_i2c/video_bus/FSM_state> on signal <FSM_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <camera_main/vga_monitor/instance_name/FSM_state> on signal <FSM_state[1:5]> with gray encoding.
Optimizing FSM <camera_main/camera_setup/camera_i2c/FSM_state> on signal <FSM_state[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00011
 00011 | 00010
 00100 | 00110
 00101 | 00111
 00110 | 00101
 00111 | 00100
 01000 | 01100
 01001 | 01101
 01010 | 01111
 01011 | 01110
 01100 | 01010
 01101 | 01011
 01110 | 01001
 01111 | 01000
 10000 | 11000
 10001 | 11001
 10010 | 11011
 10011 | 11010
 10100 | 11110
 10101 | 11111
 10110 | 11101
 10111 | 11100
 11000 | 10100
 11001 | 10101
 11010 | 10111
 11011 | 10110
 11100 | 10010
-------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <camera_main/vga_monitor/FSM_state> on signal <FSM_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0001
 00010 | 0011
 00011 | 0010
 00100 | 0110
 00101 | 0111
 00110 | 0101
 00111 | 0100
 01000 | 1100
 01001 | 1101
-------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <camera_main/camera_setup/FSM_state> on signal <FSM_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00011 | 110
 00100 | 111
 00101 | 011
-------------------
Loading device for application Rf_Device from file '5vlx50t.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
ERROR:Portability:79 - Port_Compress::GetNextRecord() : Data corruption error.
WARNING:UtilitiesC - Message file "usenglish/Xdm.msg" wasn't found.
EXCEPTION:Xdm:ModelImp.c:648:$Id: ModelImp.c,v 1.24 2006/05/09 21:33:35 jdl Exp $ - Xdm_Exception::CannotReadFile file='/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/virtex5/data/rf.cfg'
WARNING:UtilitiesC - Message file "usenglish/Rf.msg" wasn't found.
INTERNAL_ERROR:Xst:cmain.c:3378:1.25.10.2 - 

   To resolve this error, please consult the Answers Database and other online resources at http://support.xilinx.com


