circuit RiscV :
  module LongCounter :
    input clock : Clock
    input reset : Reset
    output io : { value : UInt<64>}

    reg counter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[Core.scala 27:24]
    node _counter_T = add(counter, UInt<1>("h1")) @[Core.scala 28:22]
    node _counter_T_1 = tail(_counter_T, 1) @[Core.scala 28:22]
    counter <= _counter_T_1 @[Core.scala 28:11]
    io.value <= counter @[Core.scala 29:12]

  module MachineTimer :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, intr : UInt<1>, mtime : UInt<64>}

    reg mtime : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[MachineTimer.scala 14:22]
    reg mtimecmp : UInt<64>, clock with :
      reset => (reset, UInt<64>("hffffffff")) @[MachineTimer.scala 15:25]
    reg intr : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[MachineTimer.scala 16:21]
    node _mtime_T = add(mtime, UInt<1>("h1")) @[MachineTimer.scala 18:18]
    node _mtime_T_1 = tail(_mtime_T, 1) @[MachineTimer.scala 18:18]
    mtime <= _mtime_T_1 @[MachineTimer.scala 18:9]
    node _intr_T = geq(mtime, mtimecmp) @[MachineTimer.scala 19:17]
    intr <= _intr_T @[MachineTimer.scala 19:8]
    io.intr <= intr @[MachineTimer.scala 20:11]
    io.mtime <= mtime @[MachineTimer.scala 21:12]
    when io.mem.ren : @[MachineTimer.scala 23:21]
      node _T = eq(io.mem.raddr, UInt<1>("h0")) @[MachineTimer.scala 24:24]
      when _T : @[MachineTimer.scala 24:33]
        node _io_mem_rdata_T = bits(mtime, 31, 0) @[MachineTimer.scala 25:28]
        io.mem.rdata <= _io_mem_rdata_T @[MachineTimer.scala 25:20]
      else :
        node _T_1 = eq(io.mem.raddr, UInt<3>("h4")) @[MachineTimer.scala 26:30]
        when _T_1 : @[MachineTimer.scala 26:39]
          node _io_mem_rdata_T_1 = bits(mtime, 63, 32) @[MachineTimer.scala 27:28]
          io.mem.rdata <= _io_mem_rdata_T_1 @[MachineTimer.scala 27:20]
        else :
          node _T_2 = eq(io.mem.raddr, UInt<4>("h8")) @[MachineTimer.scala 28:30]
          when _T_2 : @[MachineTimer.scala 28:39]
            node _io_mem_rdata_T_2 = bits(mtimecmp, 31, 0) @[MachineTimer.scala 29:31]
            io.mem.rdata <= _io_mem_rdata_T_2 @[MachineTimer.scala 29:20]
          else :
            node _T_3 = eq(io.mem.raddr, UInt<4>("hc")) @[MachineTimer.scala 30:30]
            when _T_3 : @[MachineTimer.scala 30:40]
              node _io_mem_rdata_T_3 = bits(mtimecmp, 63, 32) @[MachineTimer.scala 31:31]
              io.mem.rdata <= _io_mem_rdata_T_3 @[MachineTimer.scala 31:20]
            else :
              io.mem.rdata <= UInt<32>("h0") @[MachineTimer.scala 33:20]
      io.mem.rvalid <= UInt<1>("h1") @[MachineTimer.scala 35:19]
    else :
      io.mem.rdata <= UInt<32>("h0") @[MachineTimer.scala 37:18]
      io.mem.rvalid <= UInt<1>("h0") @[MachineTimer.scala 38:19]
    io.mem.rready <= UInt<1>("h1") @[MachineTimer.scala 40:17]
    when io.mem.wen : @[MachineTimer.scala 42:21]
      node _T_4 = eq(io.mem.waddr, UInt<1>("h0")) @[MachineTimer.scala 43:24]
      when _T_4 : @[MachineTimer.scala 43:33]
        node _mtime_T_2 = bits(mtime, 63, 32) @[MachineTimer.scala 44:25]
        node _mtime_T_3 = cat(_mtime_T_2, io.mem.wdata) @[Cat.scala 31:58]
        mtime <= _mtime_T_3 @[MachineTimer.scala 44:13]
      else :
        node _T_5 = eq(io.mem.waddr, UInt<3>("h4")) @[MachineTimer.scala 45:30]
        when _T_5 : @[MachineTimer.scala 45:39]
          node _mtime_T_4 = bits(mtime, 31, 0) @[MachineTimer.scala 46:39]
          node _mtime_T_5 = cat(io.mem.wdata, _mtime_T_4) @[Cat.scala 31:58]
          mtime <= _mtime_T_5 @[MachineTimer.scala 46:13]
        else :
          node _T_6 = eq(io.mem.waddr, UInt<4>("h8")) @[MachineTimer.scala 47:30]
          when _T_6 : @[MachineTimer.scala 47:39]
            node _mtimecmp_T = bits(mtimecmp, 63, 32) @[MachineTimer.scala 48:31]
            node _mtimecmp_T_1 = cat(_mtimecmp_T, io.mem.wdata) @[Cat.scala 31:58]
            mtimecmp <= _mtimecmp_T_1 @[MachineTimer.scala 48:16]
          else :
            node _T_7 = eq(io.mem.waddr, UInt<4>("hc")) @[MachineTimer.scala 49:30]
            when _T_7 : @[MachineTimer.scala 49:40]
              node _mtimecmp_T_2 = bits(mtimecmp, 31, 0) @[MachineTimer.scala 50:45]
              node _mtimecmp_T_3 = cat(io.mem.wdata, _mtimecmp_T_2) @[Cat.scala 31:58]
              mtimecmp <= _mtimecmp_T_3 @[MachineTimer.scala 50:16]
    io.mem.wready <= UInt<1>("h1") @[MachineTimer.scala 53:17]

  module BranchPredictor :
    input clock : Clock
    input reset : Reset
    output io : { flip lu : { inst_pc : UInt<32>, flip br_hit : UInt<1>, flip br_pos : UInt<1>, flip br_addr : UInt<32>}, flip up : { update_en : UInt<1>, inst_pc : UInt<32>, br_pos : UInt<1>, br_addr : UInt<32>}}

    cmem bp_cache : UInt<57> [256] @[BranchPredictor.scala 32:21]
    reg bp_reg_rd : UInt<57>, clock with :
      reset => (reset, UInt<57>("h0")) @[BranchPredictor.scala 40:31]
    reg bp_reg_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 41:31]
    node _bp_reg_tag_T = bits(io.lu.inst_pc, 31, 9) @[BranchPredictor.scala 43:30]
    bp_reg_tag <= _bp_reg_tag_T @[BranchPredictor.scala 43:14]
    node bp_index = bits(io.lu.inst_pc, 8, 1) @[BranchPredictor.scala 44:31]
    read mport bp_reg_rd_MPORT = bp_cache[bp_index], clock @[BranchPredictor.scala 48:29]
    bp_reg_rd <= bp_reg_rd_MPORT @[BranchPredictor.scala 48:13]
    node bp_rd_hist = bits(bp_reg_rd, 56, 55) @[BranchPredictor.scala 49:29]
    node bp_rd_tag = bits(bp_reg_rd, 54, 32) @[BranchPredictor.scala 50:29]
    node bp_rd_br = bits(bp_reg_rd, 31, 0) @[BranchPredictor.scala 51:29]
    node _bp_cache_do_br_T = bits(bp_rd_hist, 1, 1) @[BranchPredictor.scala 52:34]
    node bp_cache_do_br = bits(_bp_cache_do_br_T, 0, 0) @[BranchPredictor.scala 52:71]
    node _io_lu_br_hit_T = eq(bp_reg_tag, bp_rd_tag) @[BranchPredictor.scala 53:30]
    io.lu.br_hit <= _io_lu_br_hit_T @[BranchPredictor.scala 53:16]
    node _io_lu_br_pos_T = and(bp_cache_do_br, io.lu.br_hit) @[BranchPredictor.scala 54:34]
    io.lu.br_pos <= _io_lu_br_pos_T @[BranchPredictor.scala 54:16]
    wire _io_lu_br_addr_WIRE : UInt<32> @[BranchPredictor.scala 55:23]
    _io_lu_br_addr_WIRE is invalid @[BranchPredictor.scala 55:23]
    node _io_lu_br_addr_T = mux(io.lu.br_pos, bp_rd_br, _io_lu_br_addr_WIRE) @[BranchPredictor.scala 55:23]
    io.lu.br_addr <= _io_lu_br_addr_T @[BranchPredictor.scala 55:17]
    reg bp_reg_update_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchPredictor.scala 58:38]
    reg bp_reg_update_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BranchPredictor.scala 59:38]
    reg bp_reg_update_rd : UInt<57>, clock with :
      reset => (reset, UInt<57>("h0")) @[BranchPredictor.scala 60:38]
    reg bp_reg_update_write : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchPredictor.scala 64:38]
    reg bp_reg_update_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 65:38]
    reg bp_reg_update_index : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[BranchPredictor.scala 66:38]
    reg bp_reg_write_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchPredictor.scala 67:38]
    reg bp_reg_write_index : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[BranchPredictor.scala 68:38]
    reg bp_reg_write_hist : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[BranchPredictor.scala 69:38]
    reg bp_reg_write_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 70:38]
    reg bp_reg_write_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BranchPredictor.scala 71:38]
    bp_reg_update_write <= io.up.update_en @[BranchPredictor.scala 72:23]
    bp_reg_update_pos <= io.up.br_pos @[BranchPredictor.scala 73:21]
    bp_reg_update_br_addr <= io.up.br_addr @[BranchPredictor.scala 74:25]
    node bp_update_rd_hist = bits(bp_reg_update_rd, 56, 55) @[BranchPredictor.scala 76:43]
    node bp_update_rd_tag = bits(bp_reg_update_rd, 54, 32) @[BranchPredictor.scala 77:43]
    node bp_update_rd_br = bits(bp_reg_update_rd, 31, 0) @[BranchPredictor.scala 78:43]
    node _bp_reg_update_tag_T = bits(io.up.inst_pc, 31, 9) @[BranchPredictor.scala 80:37]
    bp_reg_update_tag <= _bp_reg_update_tag_T @[BranchPredictor.scala 80:21]
    node bp_update_index = bits(io.up.inst_pc, 8, 1) @[BranchPredictor.scala 81:38]
    bp_reg_update_index <= bp_update_index @[BranchPredictor.scala 82:23]
    node _bp_update_hist_T = eq(bp_update_rd_tag, bp_reg_update_tag) @[BranchPredictor.scala 83:45]
    node _bp_update_hist_T_1 = eq(bp_update_rd_hist, UInt<2>("h3")) @[BranchPredictor.scala 85:47]
    node _bp_update_hist_T_2 = and(bp_reg_update_pos, _bp_update_hist_T_1) @[BranchPredictor.scala 85:26]
    node _bp_update_hist_T_3 = add(bp_update_rd_hist, UInt<2>("h1")) @[BranchPredictor.scala 86:83]
    node _bp_update_hist_T_4 = tail(_bp_update_hist_T_3, 1) @[BranchPredictor.scala 86:83]
    node _bp_update_hist_T_5 = eq(bp_reg_update_pos, UInt<1>("h0")) @[BranchPredictor.scala 87:8]
    node _bp_update_hist_T_6 = eq(bp_update_rd_hist, UInt<1>("h0")) @[BranchPredictor.scala 87:48]
    node _bp_update_hist_T_7 = and(_bp_update_hist_T_5, _bp_update_hist_T_6) @[BranchPredictor.scala 87:27]
    node _bp_update_hist_T_8 = eq(bp_reg_update_pos, UInt<1>("h0")) @[BranchPredictor.scala 88:7]
    node _bp_update_hist_T_9 = sub(bp_update_rd_hist, UInt<2>("h1")) @[BranchPredictor.scala 88:83]
    node _bp_update_hist_T_10 = tail(_bp_update_hist_T_9, 1) @[BranchPredictor.scala 88:83]
    node _bp_update_hist_T_11 = mux(_bp_update_hist_T_8, _bp_update_hist_T_10, UInt<2>("h0")) @[Mux.scala 101:16]
    node _bp_update_hist_T_12 = mux(_bp_update_hist_T_7, UInt<2>("h0"), _bp_update_hist_T_11) @[Mux.scala 101:16]
    node _bp_update_hist_T_13 = mux(bp_reg_update_pos, _bp_update_hist_T_4, _bp_update_hist_T_12) @[Mux.scala 101:16]
    node _bp_update_hist_T_14 = mux(_bp_update_hist_T_2, UInt<2>("h3"), _bp_update_hist_T_13) @[Mux.scala 101:16]
    node _bp_update_hist_T_15 = mux(bp_reg_update_pos, UInt<2>("h2"), UInt<2>("h1")) @[BranchPredictor.scala 90:8]
    node bp_update_hist = mux(_bp_update_hist_T, _bp_update_hist_T_14, _bp_update_hist_T_15) @[BranchPredictor.scala 83:27]
    node bp_update_next_br_addr = mux(bp_reg_update_pos, bp_reg_update_br_addr, bp_update_rd_br) @[BranchPredictor.scala 92:35]
    bp_reg_write_en <= bp_reg_update_write @[BranchPredictor.scala 93:24]
    bp_reg_write_index <= bp_reg_update_index @[BranchPredictor.scala 94:24]
    bp_reg_write_hist <= bp_update_hist @[BranchPredictor.scala 95:24]
    bp_reg_write_tag <= bp_reg_update_tag @[BranchPredictor.scala 96:24]
    bp_reg_write_br_addr <= bp_update_next_br_addr @[BranchPredictor.scala 97:24]
    node bp_update_rw_index = mux(io.up.update_en, bp_update_index, bp_reg_write_index) @[BranchPredictor.scala 98:31]
    when io.up.update_en : @[BranchPredictor.scala 99:25]
      read mport bp_reg_update_rd_MPORT = bp_cache[bp_update_rw_index], clock @[BranchPredictor.scala 103:38]
      bp_reg_update_rd <= bp_reg_update_rd_MPORT @[BranchPredictor.scala 103:22]
    node _T = eq(io.up.update_en, UInt<1>("h0")) @[BranchPredictor.scala 105:8]
    node _T_1 = and(_T, bp_reg_write_en) @[BranchPredictor.scala 105:25]
    when _T_1 : @[BranchPredictor.scala 105:45]
      node hi = cat(bp_reg_write_hist, bp_reg_write_tag) @[Cat.scala 31:58]
      node _T_2 = cat(hi, bp_reg_write_br_addr) @[Cat.scala 31:58]
      write mport MPORT = bp_cache[bp_update_rw_index], clock
      MPORT <= _T_2

  module Core :
    input clock : Clock
    input reset : Reset
    output io : { flip imem : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}, flip icache_control : { flip invalidate : UInt<1>, busy : UInt<1>}, flip dmem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, mtimer_mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip intr : UInt<1>, gp : UInt<32>, exit : UInt<1>, debug_signal : { mem_reg_pc : UInt<32>, mem_is_valid_inst : UInt<1>, csr_rdata : UInt<32>, mem_reg_csr_addr : UInt<12>, me_intr : UInt<1>, cycle_counter : UInt<48>, id_pc : UInt<32>, id_inst : UInt<32>}}

    cmem regfile : UInt<32> [32] @[Core.scala 74:20]
    reg csr_trap_vector : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 76:32]
    inst cycle_counter of LongCounter @[Core.scala 77:29]
    cycle_counter.clock <= clock
    cycle_counter.reset <= reset
    inst mtimer of MachineTimer @[Core.scala 78:22]
    mtimer.clock <= clock
    mtimer.reset <= reset
    reg instret : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[Core.scala 79:24]
    reg csr_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 80:29]
    reg csr_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 81:29]
    reg csr_mepc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 82:29]
    reg csr_mstatus : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 83:29]
    reg csr_mscratch : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 84:29]
    reg csr_mie : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 85:29]
    reg csr_mip : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 86:29]
    mtimer.io.mem.wdata <= io.mtimer_mem.wdata @[Core.scala 88:17]
    mtimer.io.mem.wstrb <= io.mtimer_mem.wstrb @[Core.scala 88:17]
    io.mtimer_mem.wready <= mtimer.io.mem.wready @[Core.scala 88:17]
    mtimer.io.mem.wen <= io.mtimer_mem.wen @[Core.scala 88:17]
    mtimer.io.mem.waddr <= io.mtimer_mem.waddr @[Core.scala 88:17]
    io.mtimer_mem.rready <= mtimer.io.mem.rready @[Core.scala 88:17]
    io.mtimer_mem.rvalid <= mtimer.io.mem.rvalid @[Core.scala 88:17]
    mtimer.io.mem.ren <= io.mtimer_mem.ren @[Core.scala 88:17]
    io.mtimer_mem.rdata <= mtimer.io.mem.rdata @[Core.scala 88:17]
    mtimer.io.mem.raddr <= io.mtimer_mem.raddr @[Core.scala 88:17]
    reg id_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 94:38]
    reg id_reg_pc_cache : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 95:38]
    reg id_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 96:38]
    reg id_reg_stall : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 97:38]
    reg id_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 98:38]
    reg id_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 99:38]
    reg id_reg_inst_cnt : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 100:38]
    reg id_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 101:38]
    reg id_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 102:38]
    reg id_reg_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 103:38]
    reg ex1_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 106:38]
    reg ex1_reg_inst_cnt : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 107:38]
    reg ex1_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 108:38]
    reg ex1_reg_op1_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 109:38]
    reg ex1_reg_op2_sel : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Core.scala 110:38]
    reg ex1_reg_rs1_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 111:38]
    reg ex1_reg_rs2_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 112:38]
    reg ex1_reg_op1_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 113:38]
    reg ex1_reg_op2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 114:38]
    reg ex1_reg_rs2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 115:38]
    reg ex1_reg_exe_fun : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 116:38]
    reg ex1_reg_mem_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 117:38]
    reg ex1_reg_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 118:38]
    reg ex1_reg_wb_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 119:38]
    reg ex1_reg_csr_addr : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 120:38]
    reg ex1_reg_csr_cmd : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 121:38]
    reg ex1_reg_imm_b_sext : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 124:38]
    reg ex1_reg_mem_w : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 127:38]
    reg ex1_reg_is_j : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 128:39]
    reg ex1_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 129:39]
    reg ex1_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 130:39]
    reg ex1_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 131:39]
    reg ex1_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 132:39]
    reg ex1_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 133:39]
    reg ex1_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 134:39]
    reg ex1_reg_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 135:39]
    reg ex2_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 138:38]
    reg ex2_reg_inst_cnt : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 139:38]
    reg ex2_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 140:38]
    reg ex2_reg_op1_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 141:38]
    reg ex2_reg_op2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 142:38]
    reg ex2_reg_rs2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 143:38]
    reg ex2_reg_exe_fun : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 144:38]
    reg ex2_reg_mem_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 145:38]
    reg ex2_reg_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 146:38]
    reg ex2_reg_wb_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 147:38]
    reg ex2_reg_csr_addr : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 148:38]
    reg ex2_reg_csr_cmd : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 149:38]
    reg ex2_reg_imm_b_sext : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 150:38]
    reg ex2_reg_mem_w : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 151:38]
    reg ex2_is_uncond_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 152:38]
    reg ex2_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 153:38]
    reg ex2_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 154:38]
    reg ex2_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 155:38]
    reg ex2_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 156:38]
    reg ex2_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 157:38]
    reg ex2_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 158:38]
    reg ex2_reg_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 159:38]
    reg ex3_reg_bp_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 162:41]
    reg ex3_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 163:41]
    reg ex3_reg_is_cond_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 164:41]
    reg ex3_reg_is_cond_br_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 165:41]
    reg ex3_reg_is_uncond_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 166:41]
    reg ex3_reg_cond_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 167:41]
    reg ex3_reg_uncond_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 168:41]
    reg ex3_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 170:41]
    reg ex3_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 171:41]
    reg ex3_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 172:41]
    reg mem_reg_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 175:38]
    reg mem_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 176:38]
    reg mem_reg_inst_cnt : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 177:38]
    reg mem_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 178:38]
    reg mem_reg_op1_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 179:38]
    reg mem_reg_rs2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 180:38]
    reg mem_reg_mullu : UInt<48>, clock with :
      reset => (reset, UInt<48>("h0")) @[Core.scala 181:38]
    reg mem_reg_mulls : SInt<48>, clock with :
      reset => (reset, asSInt(UInt<48>("h0"))) @[Core.scala 182:38]
    reg mem_reg_mulhuu : UInt<48>, clock with :
      reset => (reset, UInt<48>("h0")) @[Core.scala 183:38]
    reg mem_reg_mulhss : SInt<48>, clock with :
      reset => (reset, asSInt(UInt<48>("h0"))) @[Core.scala 184:38]
    reg mem_reg_mulhsu : SInt<48>, clock with :
      reset => (reset, asSInt(UInt<48>("h0"))) @[Core.scala 185:38]
    reg mem_reg_exe_fun : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 186:38]
    reg mem_reg_mem_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 187:38]
    reg mem_reg_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 188:38]
    reg mem_reg_wb_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 189:38]
    reg mem_reg_csr_addr : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 190:38]
    reg mem_reg_csr_cmd : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 191:38]
    reg mem_reg_alu_out : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 193:38]
    reg mem_reg_pc_bit_out : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 194:38]
    reg mem_reg_mem_w : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 196:38]
    reg mem_reg_mem_wstrb : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Core.scala 197:38]
    reg mem_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 198:38]
    reg mem_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 199:38]
    reg mem_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 200:38]
    reg mem_reg_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 201:38]
    reg mem_reg_divrem : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 204:42]
    reg mem_reg_sign_op1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 205:42]
    reg mem_reg_sign_op12 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 206:42]
    reg mem_reg_zero_op2 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 207:42]
    reg mem_reg_init_dividend : UInt<37>, clock with :
      reset => (reset, UInt<37>("h0")) @[Core.scala 208:42]
    reg mem_reg_init_divisor : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 209:42]
    reg mem_reg_orig_dividend : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 210:42]
    reg wb_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 213:38]
    reg wb_reg_rf_wen : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 214:38]
    reg wb_reg_wb_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 215:38]
    reg wb_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 216:38]
    reg if2_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 218:35]
    reg if2_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 219:35]
    wire id_stall : UInt<1> @[Core.scala 220:32]
    wire ex1_stall : UInt<1> @[Core.scala 221:32]
    wire mem_stall : UInt<1> @[Core.scala 222:32]
    wire mem_div_stall_next : UInt<1> @[Core.scala 223:32]
    reg mem_reg_div_stall : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 224:35]
    reg mem_reg_divrem_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 225:37]
    reg ex3_reg_is_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 226:35]
    reg ex3_reg_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 227:35]
    reg mem_reg_is_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 230:35]
    reg mem_reg_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 231:35]
    wire ic_addr_en : UInt<1> @[Core.scala 236:29]
    wire ic_addr : UInt<32> @[Core.scala 237:29]
    wire ic_read_en2 : UInt<1> @[Core.scala 238:29]
    wire ic_read_en4 : UInt<1> @[Core.scala 239:29]
    reg ic_reg_read_rdy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 240:32]
    reg ic_reg_half_rdy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 241:32]
    wire ic_data_out : UInt<32> @[Core.scala 242:29]
    reg ic_reg_imem_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 243:33]
    reg ic_reg_addr_out : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 244:32]
    wire ic_addr_out : UInt<32> @[Core.scala 245:29]
    reg ic_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 247:34]
    reg ic_reg_inst_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 248:34]
    reg ic_reg_inst2 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 249:34]
    reg ic_reg_inst2_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 250:34]
    reg ic_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 252:25]
    node _ic_imem_addr_2_T = bits(ic_reg_imem_addr, 31, 2) @[Core.scala 254:44]
    node ic_imem_addr_2_hi = cat(_ic_imem_addr_2_T, UInt<1>("h1")) @[Cat.scala 31:58]
    node ic_imem_addr_2 = cat(ic_imem_addr_2_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node _ic_imem_addr_4_T = add(ic_reg_imem_addr, UInt<32>("h4")) @[Core.scala 255:41]
    node ic_imem_addr_4 = tail(_ic_imem_addr_4_T, 1) @[Core.scala 255:41]
    node _ic_inst_addr_2_T = bits(ic_reg_inst_addr, 31, 2) @[Core.scala 256:44]
    node ic_inst_addr_2_hi = cat(_ic_inst_addr_2_T, UInt<1>("h1")) @[Cat.scala 31:58]
    node ic_inst_addr_2 = cat(ic_inst_addr_2_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    io.imem.addr <= ic_reg_imem_addr @[Core.scala 257:16]
    io.imem.en <= UInt<1>("h1") @[Core.scala 258:14]
    ic_reg_read_rdy <= UInt<1>("h1") @[Core.scala 259:19]
    ic_reg_half_rdy <= UInt<1>("h1") @[Core.scala 260:19]
    ic_data_out <= UInt<32>("h13") @[Core.scala 261:15]
    ic_addr_out <= ic_reg_addr_out @[Core.scala 262:15]
    ic_reg_addr_out <= ic_addr_out @[Core.scala 263:19]
    when ic_addr_en : @[Core.scala 265:21]
      node _ic_next_imem_addr_T = bits(ic_addr, 31, 2) @[Core.scala 266:40]
      node _ic_next_imem_addr_T_1 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
      node ic_next_imem_addr = cat(_ic_next_imem_addr_T, _ic_next_imem_addr_T_1) @[Cat.scala 31:58]
      io.imem.addr <= ic_next_imem_addr @[Core.scala 267:18]
      ic_reg_imem_addr <= ic_next_imem_addr @[Core.scala 268:22]
      ic_addr_out <= ic_addr @[Core.scala 269:17]
      node _ic_state_T = bits(ic_addr, 1, 1) @[Core.scala 270:28]
      node _ic_state_T_1 = bits(_ic_state_T, 0, 0) @[Core.scala 270:32]
      node _ic_state_T_2 = mux(_ic_state_T_1, UInt<1>("h1"), UInt<1>("h0")) @[Core.scala 270:20]
      ic_state <= _ic_state_T_2 @[Core.scala 270:14]
      node _ic_reg_read_rdy_T = bits(ic_addr, 1, 1) @[Core.scala 271:32]
      node _ic_reg_read_rdy_T_1 = bits(_ic_reg_read_rdy_T, 0, 0) @[Core.scala 271:36]
      node _ic_reg_read_rdy_T_2 = eq(_ic_reg_read_rdy_T_1, UInt<1>("h0")) @[Core.scala 271:24]
      ic_reg_read_rdy <= _ic_reg_read_rdy_T_2 @[Core.scala 271:21]
    else :
      node _T = neq(ic_state, UInt<2>("h2")) @[Core.scala 272:24]
      node _T_1 = neq(ic_state, UInt<2>("h3")) @[Core.scala 272:53]
      node _T_2 = and(_T, _T_1) @[Core.scala 272:41]
      node _T_3 = eq(io.imem.valid, UInt<1>("h0")) @[Core.scala 272:78]
      node _T_4 = and(_T_2, _T_3) @[Core.scala 272:75]
      when _T_4 : @[Core.scala 272:94]
        ic_reg_read_rdy <= ic_reg_read_rdy @[Core.scala 273:21]
        ic_reg_half_rdy <= ic_reg_half_rdy @[Core.scala 274:21]
      else :
        node _T_5 = asUInt(UInt<1>("h0")) @[Core.scala 276:23]
        node _T_6 = asUInt(ic_state) @[Core.scala 276:23]
        node _T_7 = eq(_T_5, _T_6) @[Core.scala 276:23]
        when _T_7 : @[Core.scala 276:23]
          io.imem.addr <= ic_imem_addr_4 @[Core.scala 278:22]
          ic_reg_imem_addr <= ic_imem_addr_4 @[Core.scala 279:26]
          ic_reg_inst <= io.imem.inst @[Core.scala 280:21]
          ic_reg_inst_addr <= ic_reg_imem_addr @[Core.scala 281:26]
          ic_data_out <= io.imem.inst @[Core.scala 282:21]
          ic_state <= UInt<2>("h2") @[Core.scala 283:18]
          when ic_read_en2 : @[Core.scala 284:28]
            ic_addr_out <= ic_imem_addr_2 @[Core.scala 285:23]
            ic_state <= UInt<3>("h4") @[Core.scala 286:20]
          else :
            when ic_read_en4 : @[Core.scala 287:34]
              ic_addr_out <= ic_imem_addr_4 @[Core.scala 288:23]
              ic_state <= UInt<1>("h0") @[Core.scala 289:20]
        else :
          node _T_8 = asUInt(UInt<1>("h1")) @[Core.scala 276:23]
          node _T_9 = asUInt(ic_state) @[Core.scala 276:23]
          node _T_10 = eq(_T_8, _T_9) @[Core.scala 276:23]
          when _T_10 : @[Core.scala 276:23]
            io.imem.addr <= ic_imem_addr_4 @[Core.scala 293:22]
            ic_reg_imem_addr <= ic_imem_addr_4 @[Core.scala 294:26]
            ic_reg_inst <= io.imem.inst @[Core.scala 295:21]
            ic_reg_inst_addr <= ic_reg_imem_addr @[Core.scala 296:26]
            node _ic_data_out_T = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 74:12]
            node _ic_data_out_T_1 = bits(io.imem.inst, 31, 16) @[Core.scala 297:65]
            node _ic_data_out_T_2 = cat(_ic_data_out_T, _ic_data_out_T_1) @[Cat.scala 31:58]
            ic_data_out <= _ic_data_out_T_2 @[Core.scala 297:21]
            ic_addr_out <= ic_imem_addr_2 @[Core.scala 298:21]
            ic_state <= UInt<3>("h4") @[Core.scala 299:18]
            when ic_read_en2 : @[Core.scala 300:28]
              ic_addr_out <= ic_imem_addr_4 @[Core.scala 301:23]
              ic_state <= UInt<1>("h0") @[Core.scala 302:20]
          else :
            node _T_11 = asUInt(UInt<2>("h2")) @[Core.scala 276:23]
            node _T_12 = asUInt(ic_state) @[Core.scala 276:23]
            node _T_13 = eq(_T_11, _T_12) @[Core.scala 276:23]
            when _T_13 : @[Core.scala 276:23]
              io.imem.addr <= ic_reg_imem_addr @[Core.scala 306:22]
              ic_data_out <= ic_reg_inst @[Core.scala 307:21]
              when ic_read_en2 : @[Core.scala 308:28]
                ic_addr_out <= ic_inst_addr_2 @[Core.scala 309:23]
                ic_state <= UInt<3>("h4") @[Core.scala 310:20]
              else :
                when ic_read_en4 : @[Core.scala 311:33]
                  ic_addr_out <= ic_reg_imem_addr @[Core.scala 312:23]
                  ic_state <= UInt<1>("h0") @[Core.scala 313:20]
            else :
              node _T_14 = asUInt(UInt<3>("h4")) @[Core.scala 276:23]
              node _T_15 = asUInt(ic_state) @[Core.scala 276:23]
              node _T_16 = eq(_T_14, _T_15) @[Core.scala 276:23]
              when _T_16 : @[Core.scala 276:23]
                io.imem.addr <= ic_imem_addr_4 @[Core.scala 317:22]
                ic_reg_imem_addr <= ic_imem_addr_4 @[Core.scala 318:26]
                node _ic_data_out_T_3 = bits(io.imem.inst, 15, 0) @[Core.scala 319:40]
                node _ic_data_out_T_4 = bits(ic_reg_inst, 31, 16) @[Core.scala 319:70]
                node _ic_data_out_T_5 = cat(_ic_data_out_T_3, _ic_data_out_T_4) @[Cat.scala 31:58]
                ic_data_out <= _ic_data_out_T_5 @[Core.scala 319:21]
                ic_reg_inst2 <= io.imem.inst @[Core.scala 320:22]
                ic_reg_inst2_addr <= ic_reg_imem_addr @[Core.scala 321:27]
                ic_state <= UInt<2>("h3") @[Core.scala 322:18]
                when ic_read_en2 : @[Core.scala 323:28]
                  ic_reg_inst <= io.imem.inst @[Core.scala 324:23]
                  ic_reg_inst_addr <= ic_reg_imem_addr @[Core.scala 325:28]
                  ic_addr_out <= ic_reg_imem_addr @[Core.scala 326:23]
                  ic_state <= UInt<2>("h2") @[Core.scala 327:20]
                else :
                  when ic_read_en4 : @[Core.scala 328:33]
                    ic_reg_inst <= io.imem.inst @[Core.scala 329:23]
                    ic_reg_inst_addr <= ic_reg_imem_addr @[Core.scala 330:28]
                    node _ic_addr_out_T = bits(ic_reg_imem_addr, 31, 2) @[Core.scala 331:46]
                    node ic_addr_out_hi = cat(_ic_addr_out_T, UInt<1>("h1")) @[Cat.scala 31:58]
                    node _ic_addr_out_T_1 = cat(ic_addr_out_hi, UInt<1>("h0")) @[Cat.scala 31:58]
                    ic_addr_out <= _ic_addr_out_T_1 @[Core.scala 331:23]
                    ic_state <= UInt<3>("h4") @[Core.scala 332:20]
              else :
                node _T_17 = asUInt(UInt<2>("h3")) @[Core.scala 276:23]
                node _T_18 = asUInt(ic_state) @[Core.scala 276:23]
                node _T_19 = eq(_T_17, _T_18) @[Core.scala 276:23]
                when _T_19 : @[Core.scala 276:23]
                  io.imem.addr <= ic_reg_imem_addr @[Core.scala 336:22]
                  node _ic_data_out_T_6 = bits(ic_reg_inst2, 15, 0) @[Core.scala 337:40]
                  node _ic_data_out_T_7 = bits(ic_reg_inst, 31, 16) @[Core.scala 337:70]
                  node _ic_data_out_T_8 = cat(_ic_data_out_T_6, _ic_data_out_T_7) @[Cat.scala 31:58]
                  ic_data_out <= _ic_data_out_T_8 @[Core.scala 337:21]
                  when ic_read_en2 : @[Core.scala 338:28]
                    ic_reg_inst <= ic_reg_inst2 @[Core.scala 339:23]
                    ic_reg_inst_addr <= ic_reg_inst2_addr @[Core.scala 340:28]
                    ic_addr_out <= ic_reg_inst2_addr @[Core.scala 341:23]
                    ic_state <= UInt<2>("h2") @[Core.scala 342:20]
                  else :
                    when ic_read_en4 : @[Core.scala 343:33]
                      ic_reg_inst <= ic_reg_inst2 @[Core.scala 344:23]
                      ic_reg_inst_addr <= ic_reg_inst2_addr @[Core.scala 345:28]
                      node _ic_addr_out_T_2 = bits(ic_reg_inst2_addr, 31, 2) @[Core.scala 346:47]
                      node ic_addr_out_hi_1 = cat(_ic_addr_out_T_2, UInt<1>("h1")) @[Cat.scala 31:58]
                      node _ic_addr_out_T_3 = cat(ic_addr_out_hi_1, UInt<1>("h0")) @[Cat.scala 31:58]
                      ic_addr_out <= _ic_addr_out_T_3 @[Core.scala 346:23]
                      ic_state <= UInt<3>("h4") @[Core.scala 347:20]
    inst bp of BranchPredictor @[Core.scala 356:18]
    bp.clock <= clock
    bp.reset <= reset
    reg if1_reg_carib_counter : UInt<18>, clock with :
      reset => (reset, UInt<18>("h3ffff")) @[Core.scala 361:38]
    reg if1_reg_first : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Core.scala 362:30]
    if1_reg_first <= UInt<1>("h0") @[Core.scala 363:17]
    node _if1_jump_addr_T = mux(if1_reg_first, UInt<28>("h8000000"), UInt<32>("h0")) @[Mux.scala 101:16]
    node _if1_jump_addr_T_1 = mux(if2_reg_is_bp_pos, if2_reg_bp_addr, _if1_jump_addr_T) @[Mux.scala 101:16]
    node _if1_jump_addr_T_2 = mux(ex3_reg_is_br, ex3_reg_br_target, _if1_jump_addr_T_1) @[Mux.scala 101:16]
    node if1_jump_addr = mux(mem_reg_is_br, mem_reg_br_addr, _if1_jump_addr_T_2) @[Mux.scala 101:16]
    node _if1_is_jump_T = or(mem_reg_is_br, ex3_reg_is_br) @[Core.scala 376:35]
    node _if1_is_jump_T_1 = or(_if1_is_jump_T, if2_reg_is_bp_pos) @[Core.scala 376:52]
    node if1_is_jump = or(_if1_is_jump_T_1, if1_reg_first) @[Core.scala 376:73]
    ic_addr_en <= if1_is_jump @[Core.scala 378:15]
    ic_addr <= if1_jump_addr @[Core.scala 379:15]
    bp.io.lu.inst_pc <= ic_addr_out @[Core.scala 381:20]
    reg if2_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h8000000")) @[Core.scala 389:29]
    reg if2_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 390:29]
    reg if2_reg_inst_cnt : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 391:33]
    node _is_half_inst_T = bits(ic_data_out, 1, 0) @[Core.scala 393:34]
    node is_half_inst = neq(_is_half_inst_T, UInt<2>("h3")) @[Core.scala 393:41]
    node _ic_read_en2_T = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 394:18]
    node _ic_read_en2_T_1 = and(_ic_read_en2_T, is_half_inst) @[Core.scala 394:32]
    ic_read_en2 <= _ic_read_en2_T_1 @[Core.scala 394:15]
    node _ic_read_en4_T = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 395:18]
    node _ic_read_en4_T_1 = eq(is_half_inst, UInt<1>("h0")) @[Core.scala 395:35]
    node _ic_read_en4_T_2 = and(_ic_read_en4_T, _ic_read_en4_T_1) @[Core.scala 395:32]
    ic_read_en4 <= _ic_read_en4_T_2 @[Core.scala 395:15]
    node _if2_pc_T = and(ic_reg_half_rdy, is_half_inst) @[Core.scala 396:74]
    node _if2_pc_T_1 = or(ic_reg_read_rdy, _if2_pc_T) @[Core.scala 396:54]
    node _if2_pc_T_2 = eq(_if2_pc_T_1, UInt<1>("h0")) @[Core.scala 396:36]
    node _if2_pc_T_3 = or(id_reg_stall, _if2_pc_T_2) @[Core.scala 396:33]
    node if2_pc = mux(_if2_pc_T_3, if2_reg_pc, ic_reg_addr_out) @[Core.scala 396:19]
    if2_reg_pc <= if2_pc @[Core.scala 400:14]
    node _if2_inst_T = and(ic_reg_half_rdy, is_half_inst) @[Core.scala 408:22]
    node _if2_inst_T_1 = mux(_if2_inst_T, ic_data_out, UInt<32>("h13")) @[Mux.scala 101:16]
    node _if2_inst_T_2 = mux(ic_reg_read_rdy, ic_data_out, _if2_inst_T_1) @[Mux.scala 101:16]
    node _if2_inst_T_3 = mux(if2_reg_is_bp_pos, UInt<32>("h13"), _if2_inst_T_2) @[Mux.scala 101:16]
    node _if2_inst_T_4 = mux(id_reg_stall, if2_reg_inst, _if2_inst_T_3) @[Mux.scala 101:16]
    node _if2_inst_T_5 = mux(mem_reg_is_br, UInt<32>("h13"), _if2_inst_T_4) @[Mux.scala 101:16]
    node if2_inst = mux(ex3_reg_is_br, UInt<32>("h13"), _if2_inst_T_5) @[Mux.scala 101:16]
    if2_reg_inst <= if2_inst @[Core.scala 410:16]
    node _if2_is_cond_br_w_T = bits(if2_inst, 6, 0) @[Core.scala 411:35]
    node if2_is_cond_br_w = eq(_if2_is_cond_br_w_T, UInt<7>("h63")) @[Core.scala 411:42]
    node _if2_is_cond_br_c_T = bits(if2_inst, 15, 14) @[Core.scala 412:35]
    node _if2_is_cond_br_c_T_1 = eq(_if2_is_cond_br_c_T, UInt<2>("h3")) @[Core.scala 412:44]
    node _if2_is_cond_br_c_T_2 = bits(if2_inst, 1, 0) @[Core.scala 412:63]
    node _if2_is_cond_br_c_T_3 = eq(_if2_is_cond_br_c_T_2, UInt<1>("h1")) @[Core.scala 412:70]
    node if2_is_cond_br_c = and(_if2_is_cond_br_c_T_1, _if2_is_cond_br_c_T_3) @[Core.scala 412:52]
    node if2_is_cond_br = or(if2_is_cond_br_w, if2_is_cond_br_c) @[Core.scala 413:41]
    node _if2_is_jal_w_T = bits(if2_inst, 6, 0) @[Core.scala 414:31]
    node if2_is_jal_w = eq(_if2_is_jal_w_T, UInt<7>("h6f")) @[Core.scala 414:38]
    node _if2_is_jal_c_T = bits(if2_inst, 14, 13) @[Core.scala 415:31]
    node _if2_is_jal_c_T_1 = eq(_if2_is_jal_c_T, UInt<1>("h1")) @[Core.scala 415:40]
    node _if2_is_jal_c_T_2 = bits(if2_inst, 1, 0) @[Core.scala 415:59]
    node _if2_is_jal_c_T_3 = eq(_if2_is_jal_c_T_2, UInt<1>("h1")) @[Core.scala 415:66]
    node if2_is_jal_c = and(_if2_is_jal_c_T_1, _if2_is_jal_c_T_3) @[Core.scala 415:48]
    node if2_is_jal = or(if2_is_jal_w, if2_is_jal_c) @[Core.scala 416:33]
    node _if2_is_jalr_T = bits(if2_inst, 6, 0) @[Core.scala 417:31]
    node _if2_is_jalr_T_1 = eq(_if2_is_jalr_T, UInt<7>("h67")) @[Core.scala 417:38]
    node _if2_is_jalr_T_2 = bits(if2_inst, 15, 13) @[Core.scala 417:62]
    node _if2_is_jalr_T_3 = eq(_if2_is_jalr_T_2, UInt<3>("h4")) @[Core.scala 417:71]
    node _if2_is_jalr_T_4 = bits(if2_inst, 6, 0) @[Core.scala 417:90]
    node _if2_is_jalr_T_5 = eq(_if2_is_jalr_T_4, UInt<2>("h2")) @[Core.scala 417:97]
    node _if2_is_jalr_T_6 = and(_if2_is_jalr_T_3, _if2_is_jalr_T_5) @[Core.scala 417:79]
    node if2_is_jalr = or(_if2_is_jalr_T_1, _if2_is_jalr_T_6) @[Core.scala 417:50]
    node _if2_is_bp_br_T = or(if2_is_cond_br, if2_is_jalr) @[Core.scala 418:37]
    node if2_is_bp_br = or(_if2_is_bp_br_T, if2_is_jal) @[Core.scala 418:52]
    node _if2_is_bp_pos_T = and(if2_is_bp_br, bp.io.lu.br_pos) @[Core.scala 421:19]
    node if2_is_bp_pos = mux(id_reg_stall, if2_reg_is_bp_pos, _if2_is_bp_pos_T) @[Core.scala 419:26]
    if2_reg_is_bp_pos <= if2_is_bp_pos @[Core.scala 423:21]
    node _if2_bp_addr_T = and(if2_is_bp_br, bp.io.lu.br_pos) @[Core.scala 426:19]
    wire _if2_bp_addr_WIRE : UInt<32> @[Mux.scala 101:16]
    _if2_bp_addr_WIRE is invalid @[Mux.scala 101:16]
    node _if2_bp_addr_T_1 = mux(_if2_bp_addr_T, bp.io.lu.br_addr, _if2_bp_addr_WIRE) @[Mux.scala 101:16]
    node if2_bp_addr = mux(id_reg_stall, if2_reg_bp_addr, _if2_bp_addr_T_1) @[Mux.scala 101:16]
    if2_reg_bp_addr <= if2_bp_addr @[Core.scala 428:19]
    node _if2_inst_cnt_T = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 429:26]
    node _if2_inst_cnt_T_1 = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 429:44]
    node _if2_inst_cnt_T_2 = and(_if2_inst_cnt_T, _if2_inst_cnt_T_1) @[Core.scala 429:41]
    node _if2_inst_cnt_T_3 = and(_if2_inst_cnt_T_2, id_reg_stall) @[Core.scala 429:59]
    node _if2_inst_cnt_T_4 = add(if2_reg_inst_cnt, UInt<1>("h1")) @[Core.scala 429:111]
    node _if2_inst_cnt_T_5 = tail(_if2_inst_cnt_T_4, 1) @[Core.scala 429:111]
    node if2_inst_cnt = mux(_if2_inst_cnt_T_3, if2_reg_inst_cnt, _if2_inst_cnt_T_5) @[Core.scala 429:25]
    if2_reg_inst_cnt <= if2_inst_cnt @[Core.scala 430:20]
    node _T_20 = asUInt(reset) @[Core.scala 432:9]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[Core.scala 432:9]
    when _T_21 : @[Core.scala 432:9]
      printf(clock, UInt<1>("h1"), "ic_reg_addr_out: %x, ic_data_out: %x\n", ic_reg_addr_out, ic_data_out) : printf @[Core.scala 432:9]
    node _T_22 = asUInt(ic_state) @[Core.scala 433:102]
    node _T_23 = asUInt(reset) @[Core.scala 433:9]
    node _T_24 = eq(_T_23, UInt<1>("h0")) @[Core.scala 433:9]
    when _T_24 : @[Core.scala 433:9]
      printf(clock, UInt<1>("h1"), "inst: %x, ic_reg_read_rdy: %d, ic_state: %d\n", if2_inst, ic_reg_read_rdy, _T_22) : printf_1 @[Core.scala 433:9]
    node _id_reg_pc_T = mux(id_reg_stall, id_reg_pc, if2_pc) @[Mux.scala 101:16]
    id_reg_pc <= _id_reg_pc_T @[Core.scala 437:15]
    id_reg_pc_cache <= if2_pc @[Core.scala 440:20]
    id_reg_inst <= if2_inst @[Core.scala 441:20]
    node _id_reg_is_bp_pos_T = mux(id_reg_stall, id_reg_is_bp_pos, if2_is_bp_pos) @[Mux.scala 101:16]
    id_reg_is_bp_pos <= _id_reg_is_bp_pos_T @[Core.scala 442:20]
    node _id_reg_bp_addr_T = mux(id_reg_stall, id_reg_bp_addr, if2_bp_addr) @[Mux.scala 101:16]
    id_reg_bp_addr <= _id_reg_bp_addr_T @[Core.scala 445:20]
    id_reg_inst_cnt <= if2_inst_cnt @[Core.scala 448:20]
    node _id_stall_T = or(ex1_stall, mem_stall) @[Core.scala 453:25]
    id_stall <= _id_stall_T @[Core.scala 453:12]
    id_reg_stall <= id_stall @[Core.scala 454:16]
    node _id_inst_T = or(mem_reg_is_br, ex3_reg_is_br) @[Core.scala 457:35]
    node id_inst = mux(_id_inst_T, UInt<32>("h13"), id_reg_inst) @[Core.scala 457:20]
    node _id_is_half_T = bits(id_inst, 1, 0) @[Core.scala 459:28]
    node id_is_half = neq(_id_is_half_T, UInt<2>("h3")) @[Core.scala 459:35]
    node id_rs1_addr = bits(id_inst, 19, 15) @[Core.scala 461:28]
    node id_rs2_addr = bits(id_inst, 24, 20) @[Core.scala 462:28]
    node id_w_wb_addr = bits(id_inst, 11, 7) @[Core.scala 463:30]
    wire mem_wb_data : UInt<32> @[Core.scala 465:25]
    infer mport id_rs1_data_MPORT = regfile[id_rs1_addr], clock @[Core.scala 466:36]
    node _id_rs1_data_T = eq(id_rs1_addr, UInt<1>("h0")) @[Core.scala 467:18]
    node id_rs1_data = mux(_id_rs1_data_T, UInt<32>("h0"), id_rs1_data_MPORT) @[Mux.scala 101:16]
    infer mport id_rs2_data_MPORT = regfile[id_rs2_addr], clock @[Core.scala 469:36]
    node _id_rs2_data_T = eq(id_rs2_addr, UInt<1>("h0")) @[Core.scala 470:18]
    node id_rs2_data = mux(_id_rs2_data_T, UInt<32>("h0"), id_rs2_data_MPORT) @[Mux.scala 101:16]
    node id_c_rs1_addr = bits(id_inst, 11, 7) @[Core.scala 473:31]
    node id_c_rs2_addr = bits(id_inst, 6, 2) @[Core.scala 474:31]
    node id_c_wb_addr = bits(id_inst, 11, 7) @[Core.scala 475:31]
    node _id_c_rs1p_addr_T = bits(id_inst, 9, 7) @[Core.scala 476:45]
    node id_c_rs1p_addr = cat(UInt<2>("h1"), _id_c_rs1p_addr_T) @[Cat.scala 31:58]
    node _id_c_rs2p_addr_T = bits(id_inst, 4, 2) @[Core.scala 477:45]
    node id_c_rs2p_addr = cat(UInt<2>("h1"), _id_c_rs2p_addr_T) @[Cat.scala 31:58]
    node _id_c_wb1p_addr_T = bits(id_inst, 9, 7) @[Core.scala 478:45]
    node id_c_wb1p_addr = cat(UInt<2>("h1"), _id_c_wb1p_addr_T) @[Cat.scala 31:58]
    node _id_c_wb2p_addr_T = bits(id_inst, 4, 2) @[Core.scala 479:45]
    node id_c_wb2p_addr = cat(UInt<2>("h1"), _id_c_wb2p_addr_T) @[Cat.scala 31:58]
    infer mport id_c_rs1_data_MPORT = regfile[id_c_rs1_addr], clock @[Core.scala 481:38]
    node _id_c_rs1_data_T = eq(id_c_rs1_addr, UInt<1>("h0")) @[Core.scala 482:20]
    node id_c_rs1_data = mux(_id_c_rs1_data_T, UInt<32>("h0"), id_c_rs1_data_MPORT) @[Mux.scala 101:16]
    infer mport id_c_rs2_data_MPORT = regfile[id_c_rs2_addr], clock @[Core.scala 484:38]
    node _id_c_rs2_data_T = eq(id_c_rs2_addr, UInt<1>("h0")) @[Core.scala 485:20]
    node id_c_rs2_data = mux(_id_c_rs2_data_T, UInt<32>("h0"), id_c_rs2_data_MPORT) @[Mux.scala 101:16]
    infer mport id_c_rs1p_data = regfile[id_c_rs1p_addr], clock @[Core.scala 487:31]
    infer mport id_c_rs2p_data = regfile[id_c_rs2p_addr], clock @[Core.scala 488:31]
    infer mport id_sp_data = regfile[UInt<5>("h2")], clock @[Core.scala 489:27]
    node id_imm_i = bits(id_inst, 31, 20) @[Core.scala 491:25]
    node _id_imm_i_sext_T = bits(id_imm_i, 11, 11) @[Core.scala 492:44]
    node _id_imm_i_sext_T_1 = bits(_id_imm_i_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_i_sext_T_2 = mux(_id_imm_i_sext_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
    node id_imm_i_sext = cat(_id_imm_i_sext_T_2, id_imm_i) @[Cat.scala 31:58]
    node _id_imm_s_T = bits(id_inst, 31, 25) @[Core.scala 493:29]
    node _id_imm_s_T_1 = bits(id_inst, 11, 7) @[Core.scala 493:46]
    node id_imm_s = cat(_id_imm_s_T, _id_imm_s_T_1) @[Cat.scala 31:58]
    node _id_imm_s_sext_T = bits(id_imm_s, 11, 11) @[Core.scala 494:44]
    node _id_imm_s_sext_T_1 = bits(_id_imm_s_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_s_sext_T_2 = mux(_id_imm_s_sext_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
    node id_imm_s_sext = cat(_id_imm_s_sext_T_2, id_imm_s) @[Cat.scala 31:58]
    node _id_imm_b_T = bits(id_inst, 31, 31) @[Core.scala 495:29]
    node _id_imm_b_T_1 = bits(id_inst, 7, 7) @[Core.scala 495:42]
    node _id_imm_b_T_2 = bits(id_inst, 30, 25) @[Core.scala 495:54]
    node _id_imm_b_T_3 = bits(id_inst, 11, 8) @[Core.scala 495:71]
    node id_imm_b_lo = cat(_id_imm_b_T_2, _id_imm_b_T_3) @[Cat.scala 31:58]
    node id_imm_b_hi = cat(_id_imm_b_T, _id_imm_b_T_1) @[Cat.scala 31:58]
    node id_imm_b = cat(id_imm_b_hi, id_imm_b_lo) @[Cat.scala 31:58]
    node _id_imm_b_sext_T = bits(id_imm_b, 11, 11) @[Core.scala 496:44]
    node _id_imm_b_sext_T_1 = bits(_id_imm_b_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_b_sext_T_2 = mux(_id_imm_b_sext_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 74:12]
    node id_imm_b_sext_hi = cat(_id_imm_b_sext_T_2, id_imm_b) @[Cat.scala 31:58]
    node id_imm_b_sext = cat(id_imm_b_sext_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node _id_imm_j_T = bits(id_inst, 31, 31) @[Core.scala 497:29]
    node _id_imm_j_T_1 = bits(id_inst, 19, 12) @[Core.scala 497:42]
    node _id_imm_j_T_2 = bits(id_inst, 20, 20) @[Core.scala 497:59]
    node _id_imm_j_T_3 = bits(id_inst, 30, 21) @[Core.scala 497:72]
    node id_imm_j_lo = cat(_id_imm_j_T_2, _id_imm_j_T_3) @[Cat.scala 31:58]
    node id_imm_j_hi = cat(_id_imm_j_T, _id_imm_j_T_1) @[Cat.scala 31:58]
    node id_imm_j = cat(id_imm_j_hi, id_imm_j_lo) @[Cat.scala 31:58]
    node _id_imm_j_sext_T = bits(id_imm_j, 19, 19) @[Core.scala 498:44]
    node _id_imm_j_sext_T_1 = bits(_id_imm_j_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_j_sext_T_2 = mux(_id_imm_j_sext_T_1, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 74:12]
    node id_imm_j_sext_hi = cat(_id_imm_j_sext_T_2, id_imm_j) @[Cat.scala 31:58]
    node id_imm_j_sext = cat(id_imm_j_sext_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node id_imm_u = bits(id_inst, 31, 12) @[Core.scala 499:25]
    node _id_imm_u_shifted_T = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
    node id_imm_u_shifted = cat(id_imm_u, _id_imm_u_shifted_T) @[Cat.scala 31:58]
    node id_imm_z = bits(id_inst, 19, 15) @[Core.scala 501:25]
    node _id_imm_z_uext_T = mux(UInt<1>("h0"), UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 74:12]
    node id_imm_z_uext = cat(_id_imm_z_uext_T, id_imm_z) @[Cat.scala 31:58]
    node _id_c_imm_i_T = bits(id_inst, 12, 12) @[Core.scala 504:40]
    node _id_c_imm_i_T_1 = bits(_id_c_imm_i_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_i_T_2 = mux(_id_c_imm_i_T_1, UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_i_T_3 = bits(id_inst, 6, 2) @[Core.scala 504:54]
    node id_c_imm_i = cat(_id_c_imm_i_T_2, _id_c_imm_i_T_3) @[Cat.scala 31:58]
    node _id_c_imm_iu_T = bits(id_inst, 12, 12) @[Core.scala 505:41]
    node _id_c_imm_iu_T_1 = bits(_id_c_imm_iu_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_iu_T_2 = mux(_id_c_imm_iu_T_1, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_iu_T_3 = bits(id_inst, 6, 2) @[Core.scala 505:55]
    node _id_c_imm_iu_T_4 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_iu_hi = cat(_id_c_imm_iu_T_2, _id_c_imm_iu_T_3) @[Cat.scala 31:58]
    node id_c_imm_iu = cat(id_c_imm_iu_hi, _id_c_imm_iu_T_4) @[Cat.scala 31:58]
    node _id_c_imm_i16_T = bits(id_inst, 12, 12) @[Core.scala 506:42]
    node _id_c_imm_i16_T_1 = bits(_id_c_imm_i16_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_i16_T_2 = mux(_id_c_imm_i16_T_1, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_i16_T_3 = bits(id_inst, 4, 3) @[Core.scala 506:56]
    node _id_c_imm_i16_T_4 = bits(id_inst, 5, 5) @[Core.scala 506:71]
    node _id_c_imm_i16_T_5 = bits(id_inst, 2, 2) @[Core.scala 506:83]
    node _id_c_imm_i16_T_6 = bits(id_inst, 6, 6) @[Core.scala 506:95]
    node _id_c_imm_i16_T_7 = mux(UInt<1>("h0"), UInt<4>("hf"), UInt<4>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_i16_lo_hi = cat(_id_c_imm_i16_T_5, _id_c_imm_i16_T_6) @[Cat.scala 31:58]
    node id_c_imm_i16_lo = cat(id_c_imm_i16_lo_hi, _id_c_imm_i16_T_7) @[Cat.scala 31:58]
    node id_c_imm_i16_hi_hi = cat(_id_c_imm_i16_T_2, _id_c_imm_i16_T_3) @[Cat.scala 31:58]
    node id_c_imm_i16_hi = cat(id_c_imm_i16_hi_hi, _id_c_imm_i16_T_4) @[Cat.scala 31:58]
    node id_c_imm_i16 = cat(id_c_imm_i16_hi, id_c_imm_i16_lo) @[Cat.scala 31:58]
    node _id_c_imm_sl_T = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_sl_T_1 = bits(id_inst, 3, 2) @[Core.scala 507:47]
    node _id_c_imm_sl_T_2 = bits(id_inst, 12, 12) @[Core.scala 507:62]
    node _id_c_imm_sl_T_3 = bits(id_inst, 6, 4) @[Core.scala 507:75]
    node _id_c_imm_sl_T_4 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_sl_lo = cat(_id_c_imm_sl_T_3, _id_c_imm_sl_T_4) @[Cat.scala 31:58]
    node id_c_imm_sl_hi_hi = cat(_id_c_imm_sl_T, _id_c_imm_sl_T_1) @[Cat.scala 31:58]
    node id_c_imm_sl_hi = cat(id_c_imm_sl_hi_hi, _id_c_imm_sl_T_2) @[Cat.scala 31:58]
    node id_c_imm_sl = cat(id_c_imm_sl_hi, id_c_imm_sl_lo) @[Cat.scala 31:58]
    node _id_c_imm_ss_T = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_ss_T_1 = bits(id_inst, 8, 7) @[Core.scala 508:47]
    node _id_c_imm_ss_T_2 = bits(id_inst, 12, 9) @[Core.scala 508:62]
    node _id_c_imm_ss_T_3 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_ss_lo = cat(_id_c_imm_ss_T_2, _id_c_imm_ss_T_3) @[Cat.scala 31:58]
    node id_c_imm_ss_hi = cat(_id_c_imm_ss_T, _id_c_imm_ss_T_1) @[Cat.scala 31:58]
    node id_c_imm_ss = cat(id_c_imm_ss_hi, id_c_imm_ss_lo) @[Cat.scala 31:58]
    node _id_c_imm_iw_T = mux(UInt<1>("h0"), UInt<22>("h3fffff"), UInt<22>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_iw_T_1 = bits(id_inst, 10, 7) @[Core.scala 509:47]
    node _id_c_imm_iw_T_2 = bits(id_inst, 12, 11) @[Core.scala 509:63]
    node _id_c_imm_iw_T_3 = bits(id_inst, 5, 5) @[Core.scala 509:80]
    node _id_c_imm_iw_T_4 = bits(id_inst, 6, 6) @[Core.scala 509:92]
    node _id_c_imm_iw_T_5 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_iw_lo_hi = cat(_id_c_imm_iw_T_3, _id_c_imm_iw_T_4) @[Cat.scala 31:58]
    node id_c_imm_iw_lo = cat(id_c_imm_iw_lo_hi, _id_c_imm_iw_T_5) @[Cat.scala 31:58]
    node id_c_imm_iw_hi_hi = cat(_id_c_imm_iw_T, _id_c_imm_iw_T_1) @[Cat.scala 31:58]
    node id_c_imm_iw_hi = cat(id_c_imm_iw_hi_hi, _id_c_imm_iw_T_2) @[Cat.scala 31:58]
    node id_c_imm_iw = cat(id_c_imm_iw_hi, id_c_imm_iw_lo) @[Cat.scala 31:58]
    node _id_c_imm_ls_T = mux(UInt<1>("h0"), UInt<25>("h1ffffff"), UInt<25>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_ls_T_1 = bits(id_inst, 5, 5) @[Core.scala 510:47]
    node _id_c_imm_ls_T_2 = bits(id_inst, 12, 10) @[Core.scala 510:59]
    node _id_c_imm_ls_T_3 = bits(id_inst, 6, 6) @[Core.scala 510:76]
    node _id_c_imm_ls_T_4 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_ls_lo = cat(_id_c_imm_ls_T_3, _id_c_imm_ls_T_4) @[Cat.scala 31:58]
    node id_c_imm_ls_hi_hi = cat(_id_c_imm_ls_T, _id_c_imm_ls_T_1) @[Cat.scala 31:58]
    node id_c_imm_ls_hi = cat(id_c_imm_ls_hi_hi, _id_c_imm_ls_T_2) @[Cat.scala 31:58]
    node id_c_imm_ls = cat(id_c_imm_ls_hi, id_c_imm_ls_lo) @[Cat.scala 31:58]
    node _id_c_imm_b_T = bits(id_inst, 12, 12) @[Core.scala 511:40]
    node _id_c_imm_b_T_1 = bits(_id_c_imm_b_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_b_T_2 = mux(_id_c_imm_b_T_1, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_b_T_3 = bits(id_inst, 6, 5) @[Core.scala 511:54]
    node _id_c_imm_b_T_4 = bits(id_inst, 2, 2) @[Core.scala 511:69]
    node _id_c_imm_b_T_5 = bits(id_inst, 11, 10) @[Core.scala 511:81]
    node _id_c_imm_b_T_6 = bits(id_inst, 4, 3) @[Core.scala 511:98]
    node id_c_imm_b_lo_hi = cat(_id_c_imm_b_T_5, _id_c_imm_b_T_6) @[Cat.scala 31:58]
    node id_c_imm_b_lo = cat(id_c_imm_b_lo_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node id_c_imm_b_hi_hi = cat(_id_c_imm_b_T_2, _id_c_imm_b_T_3) @[Cat.scala 31:58]
    node id_c_imm_b_hi = cat(id_c_imm_b_hi_hi, _id_c_imm_b_T_4) @[Cat.scala 31:58]
    node id_c_imm_b = cat(id_c_imm_b_hi, id_c_imm_b_lo) @[Cat.scala 31:58]
    node _id_c_imm_j_T = bits(id_inst, 12, 12) @[Core.scala 512:40]
    node _id_c_imm_j_T_1 = bits(_id_c_imm_j_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_j_T_2 = mux(_id_c_imm_j_T_1, UInt<21>("h1fffff"), UInt<21>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_j_T_3 = bits(id_inst, 8, 8) @[Core.scala 512:54]
    node _id_c_imm_j_T_4 = bits(id_inst, 10, 9) @[Core.scala 512:66]
    node _id_c_imm_j_T_5 = bits(id_inst, 6, 6) @[Core.scala 512:82]
    node _id_c_imm_j_T_6 = bits(id_inst, 7, 7) @[Core.scala 512:94]
    node _id_c_imm_j_T_7 = bits(id_inst, 2, 2) @[Core.scala 512:106]
    node _id_c_imm_j_T_8 = bits(id_inst, 11, 11) @[Core.scala 512:118]
    node _id_c_imm_j_T_9 = bits(id_inst, 5, 3) @[Core.scala 512:131]
    node id_c_imm_j_lo_lo = cat(_id_c_imm_j_T_9, UInt<1>("h0")) @[Cat.scala 31:58]
    node id_c_imm_j_lo_hi = cat(_id_c_imm_j_T_7, _id_c_imm_j_T_8) @[Cat.scala 31:58]
    node id_c_imm_j_lo = cat(id_c_imm_j_lo_hi, id_c_imm_j_lo_lo) @[Cat.scala 31:58]
    node id_c_imm_j_hi_lo = cat(_id_c_imm_j_T_5, _id_c_imm_j_T_6) @[Cat.scala 31:58]
    node id_c_imm_j_hi_hi_hi = cat(_id_c_imm_j_T_2, _id_c_imm_j_T_3) @[Cat.scala 31:58]
    node id_c_imm_j_hi_hi = cat(id_c_imm_j_hi_hi_hi, _id_c_imm_j_T_4) @[Cat.scala 31:58]
    node id_c_imm_j_hi = cat(id_c_imm_j_hi_hi, id_c_imm_j_hi_lo) @[Cat.scala 31:58]
    node id_c_imm_j = cat(id_c_imm_j_hi, id_c_imm_j_lo) @[Cat.scala 31:58]
    node _csignals_T = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_1 = eq(UInt<2>("h3"), _csignals_T) @[Lookup.scala 31:38]
    node _csignals_T_2 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_3 = eq(UInt<15>("h4003"), _csignals_T_2) @[Lookup.scala 31:38]
    node _csignals_T_4 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_5 = eq(UInt<6>("h23"), _csignals_T_4) @[Lookup.scala 31:38]
    node _csignals_T_6 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_7 = eq(UInt<13>("h1003"), _csignals_T_6) @[Lookup.scala 31:38]
    node _csignals_T_8 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_9 = eq(UInt<15>("h5003"), _csignals_T_8) @[Lookup.scala 31:38]
    node _csignals_T_10 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_11 = eq(UInt<13>("h1023"), _csignals_T_10) @[Lookup.scala 31:38]
    node _csignals_T_12 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_13 = eq(UInt<14>("h2003"), _csignals_T_12) @[Lookup.scala 31:38]
    node _csignals_T_14 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_15 = eq(UInt<14>("h2023"), _csignals_T_14) @[Lookup.scala 31:38]
    node _csignals_T_16 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_17 = eq(UInt<6>("h33"), _csignals_T_16) @[Lookup.scala 31:38]
    node _csignals_T_18 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_19 = eq(UInt<5>("h13"), _csignals_T_18) @[Lookup.scala 31:38]
    node _csignals_T_20 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_21 = eq(UInt<31>("h40000033"), _csignals_T_20) @[Lookup.scala 31:38]
    node _csignals_T_22 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_23 = eq(UInt<15>("h7033"), _csignals_T_22) @[Lookup.scala 31:38]
    node _csignals_T_24 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_25 = eq(UInt<15>("h6033"), _csignals_T_24) @[Lookup.scala 31:38]
    node _csignals_T_26 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_27 = eq(UInt<15>("h4033"), _csignals_T_26) @[Lookup.scala 31:38]
    node _csignals_T_28 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_29 = eq(UInt<15>("h7013"), _csignals_T_28) @[Lookup.scala 31:38]
    node _csignals_T_30 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_31 = eq(UInt<15>("h6013"), _csignals_T_30) @[Lookup.scala 31:38]
    node _csignals_T_32 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_33 = eq(UInt<15>("h4013"), _csignals_T_32) @[Lookup.scala 31:38]
    node _csignals_T_34 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_35 = eq(UInt<13>("h1033"), _csignals_T_34) @[Lookup.scala 31:38]
    node _csignals_T_36 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_37 = eq(UInt<15>("h5033"), _csignals_T_36) @[Lookup.scala 31:38]
    node _csignals_T_38 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_39 = eq(UInt<31>("h40005033"), _csignals_T_38) @[Lookup.scala 31:38]
    node _csignals_T_40 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_41 = eq(UInt<13>("h1013"), _csignals_T_40) @[Lookup.scala 31:38]
    node _csignals_T_42 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_43 = eq(UInt<15>("h5013"), _csignals_T_42) @[Lookup.scala 31:38]
    node _csignals_T_44 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_45 = eq(UInt<31>("h40005013"), _csignals_T_44) @[Lookup.scala 31:38]
    node _csignals_T_46 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_47 = eq(UInt<14>("h2033"), _csignals_T_46) @[Lookup.scala 31:38]
    node _csignals_T_48 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_49 = eq(UInt<14>("h3033"), _csignals_T_48) @[Lookup.scala 31:38]
    node _csignals_T_50 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_51 = eq(UInt<14>("h2013"), _csignals_T_50) @[Lookup.scala 31:38]
    node _csignals_T_52 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_53 = eq(UInt<14>("h3013"), _csignals_T_52) @[Lookup.scala 31:38]
    node _csignals_T_54 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_55 = eq(UInt<7>("h63"), _csignals_T_54) @[Lookup.scala 31:38]
    node _csignals_T_56 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_57 = eq(UInt<13>("h1063"), _csignals_T_56) @[Lookup.scala 31:38]
    node _csignals_T_58 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_59 = eq(UInt<15>("h5063"), _csignals_T_58) @[Lookup.scala 31:38]
    node _csignals_T_60 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_61 = eq(UInt<15>("h7063"), _csignals_T_60) @[Lookup.scala 31:38]
    node _csignals_T_62 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_63 = eq(UInt<15>("h4063"), _csignals_T_62) @[Lookup.scala 31:38]
    node _csignals_T_64 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_65 = eq(UInt<15>("h6063"), _csignals_T_64) @[Lookup.scala 31:38]
    node _csignals_T_66 = and(id_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_67 = eq(UInt<7>("h6f"), _csignals_T_66) @[Lookup.scala 31:38]
    node _csignals_T_68 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_69 = eq(UInt<7>("h67"), _csignals_T_68) @[Lookup.scala 31:38]
    node _csignals_T_70 = and(id_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_71 = eq(UInt<6>("h37"), _csignals_T_70) @[Lookup.scala 31:38]
    node _csignals_T_72 = and(id_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_73 = eq(UInt<5>("h17"), _csignals_T_72) @[Lookup.scala 31:38]
    node _csignals_T_74 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_75 = eq(UInt<13>("h1073"), _csignals_T_74) @[Lookup.scala 31:38]
    node _csignals_T_76 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_77 = eq(UInt<15>("h5073"), _csignals_T_76) @[Lookup.scala 31:38]
    node _csignals_T_78 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_79 = eq(UInt<14>("h2073"), _csignals_T_78) @[Lookup.scala 31:38]
    node _csignals_T_80 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_81 = eq(UInt<15>("h6073"), _csignals_T_80) @[Lookup.scala 31:38]
    node _csignals_T_82 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_83 = eq(UInt<14>("h3073"), _csignals_T_82) @[Lookup.scala 31:38]
    node _csignals_T_84 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_85 = eq(UInt<15>("h7073"), _csignals_T_84) @[Lookup.scala 31:38]
    node _csignals_T_86 = and(id_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _csignals_T_87 = eq(UInt<7>("h73"), _csignals_T_86) @[Lookup.scala 31:38]
    node _csignals_T_88 = and(id_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _csignals_T_89 = eq(UInt<30>("h30200073"), _csignals_T_88) @[Lookup.scala 31:38]
    node _csignals_T_90 = and(id_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _csignals_T_91 = eq(UInt<13>("h100f"), _csignals_T_90) @[Lookup.scala 31:38]
    node _csignals_T_92 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_93 = eq(UInt<26>("h2000033"), _csignals_T_92) @[Lookup.scala 31:38]
    node _csignals_T_94 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_95 = eq(UInt<26>("h2001033"), _csignals_T_94) @[Lookup.scala 31:38]
    node _csignals_T_96 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_97 = eq(UInt<26>("h2003033"), _csignals_T_96) @[Lookup.scala 31:38]
    node _csignals_T_98 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_99 = eq(UInt<26>("h2002033"), _csignals_T_98) @[Lookup.scala 31:38]
    node _csignals_T_100 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_101 = eq(UInt<26>("h2004033"), _csignals_T_100) @[Lookup.scala 31:38]
    node _csignals_T_102 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_103 = eq(UInt<26>("h2005033"), _csignals_T_102) @[Lookup.scala 31:38]
    node _csignals_T_104 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_105 = eq(UInt<26>("h2006033"), _csignals_T_104) @[Lookup.scala 31:38]
    node _csignals_T_106 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_107 = eq(UInt<26>("h2007033"), _csignals_T_106) @[Lookup.scala 31:38]
    node _csignals_T_108 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_109 = eq(UInt<28>("ha006033"), _csignals_T_108) @[Lookup.scala 31:38]
    node _csignals_T_110 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_111 = eq(UInt<28>("ha007033"), _csignals_T_110) @[Lookup.scala 31:38]
    node _csignals_T_112 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_113 = eq(UInt<28>("ha004033"), _csignals_T_112) @[Lookup.scala 31:38]
    node _csignals_T_114 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_115 = eq(UInt<28>("ha005033"), _csignals_T_114) @[Lookup.scala 31:38]
    node _csignals_T_116 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_117 = eq(UInt<31>("h60001013"), _csignals_T_116) @[Lookup.scala 31:38]
    node _csignals_T_118 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_119 = eq(UInt<31>("h60101013"), _csignals_T_118) @[Lookup.scala 31:38]
    node _csignals_T_120 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_121 = eq(UInt<31>("h60201013"), _csignals_T_120) @[Lookup.scala 31:38]
    node _csignals_T_122 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_123 = eq(UInt<31>("h69805013"), _csignals_T_122) @[Lookup.scala 31:38]
    node _csignals_T_124 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_125 = eq(UInt<31>("h60401013"), _csignals_T_124) @[Lookup.scala 31:38]
    node _csignals_T_126 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_127 = eq(UInt<31>("h60501013"), _csignals_T_126) @[Lookup.scala 31:38]
    node _csignals_T_128 = and(id_inst, UInt<32>("hfff0707f")) @[Lookup.scala 31:38]
    node _csignals_T_129 = eq(UInt<28>("h8004033"), _csignals_T_128) @[Lookup.scala 31:38]
    node _csignals_T_130 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_131 = eq(UInt<31>("h40007033"), _csignals_T_130) @[Lookup.scala 31:38]
    node _csignals_T_132 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_133 = eq(UInt<31>("h40006033"), _csignals_T_132) @[Lookup.scala 31:38]
    node _csignals_T_134 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_135 = eq(UInt<31>("h40004033"), _csignals_T_134) @[Lookup.scala 31:38]
    node _csignals_T_136 = and(id_inst, UInt<16>("hffff")) @[Lookup.scala 31:38]
    node _csignals_T_137 = eq(UInt<1>("h0"), _csignals_T_136) @[Lookup.scala 31:38]
    node _csignals_T_138 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_139 = eq(UInt<1>("h0"), _csignals_T_138) @[Lookup.scala 31:38]
    node _csignals_T_140 = and(id_inst, UInt<16>("hef83")) @[Lookup.scala 31:38]
    node _csignals_T_141 = eq(UInt<15>("h6101"), _csignals_T_140) @[Lookup.scala 31:38]
    node _csignals_T_142 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_143 = eq(UInt<1>("h1"), _csignals_T_142) @[Lookup.scala 31:38]
    node _csignals_T_144 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_145 = eq(UInt<15>("h4000"), _csignals_T_144) @[Lookup.scala 31:38]
    node _csignals_T_146 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_147 = eq(UInt<16>("hc000"), _csignals_T_146) @[Lookup.scala 31:38]
    node _csignals_T_148 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_149 = eq(UInt<15>("h4001"), _csignals_T_148) @[Lookup.scala 31:38]
    node _csignals_T_150 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_151 = eq(UInt<15>("h6001"), _csignals_T_150) @[Lookup.scala 31:38]
    node _csignals_T_152 = and(id_inst, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _csignals_T_153 = eq(UInt<16>("h8401"), _csignals_T_152) @[Lookup.scala 31:38]
    node _csignals_T_154 = and(id_inst, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _csignals_T_155 = eq(UInt<16>("h8001"), _csignals_T_154) @[Lookup.scala 31:38]
    node _csignals_T_156 = and(id_inst, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _csignals_T_157 = eq(UInt<16>("h8801"), _csignals_T_156) @[Lookup.scala 31:38]
    node _csignals_T_158 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_159 = eq(UInt<16>("h8c01"), _csignals_T_158) @[Lookup.scala 31:38]
    node _csignals_T_160 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_161 = eq(UInt<16>("h8c21"), _csignals_T_160) @[Lookup.scala 31:38]
    node _csignals_T_162 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_163 = eq(UInt<16>("h8c41"), _csignals_T_162) @[Lookup.scala 31:38]
    node _csignals_T_164 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_165 = eq(UInt<16>("h8c61"), _csignals_T_164) @[Lookup.scala 31:38]
    node _csignals_T_166 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_167 = eq(UInt<2>("h2"), _csignals_T_166) @[Lookup.scala 31:38]
    node _csignals_T_168 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_169 = eq(UInt<16>("ha001"), _csignals_T_168) @[Lookup.scala 31:38]
    node _csignals_T_170 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_171 = eq(UInt<16>("hc001"), _csignals_T_170) @[Lookup.scala 31:38]
    node _csignals_T_172 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_173 = eq(UInt<16>("he001"), _csignals_T_172) @[Lookup.scala 31:38]
    node _csignals_T_174 = and(id_inst, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _csignals_T_175 = eq(UInt<16>("h8002"), _csignals_T_174) @[Lookup.scala 31:38]
    node _csignals_T_176 = and(id_inst, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _csignals_T_177 = eq(UInt<16>("h9002"), _csignals_T_176) @[Lookup.scala 31:38]
    node _csignals_T_178 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_179 = eq(UInt<14>("h2001"), _csignals_T_178) @[Lookup.scala 31:38]
    node _csignals_T_180 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_181 = eq(UInt<15>("h4002"), _csignals_T_180) @[Lookup.scala 31:38]
    node _csignals_T_182 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_183 = eq(UInt<16>("hc002"), _csignals_T_182) @[Lookup.scala 31:38]
    node _csignals_T_184 = and(id_inst, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _csignals_T_185 = eq(UInt<16>("h8002"), _csignals_T_184) @[Lookup.scala 31:38]
    node _csignals_T_186 = and(id_inst, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _csignals_T_187 = eq(UInt<16>("h9002"), _csignals_T_186) @[Lookup.scala 31:38]
    node _csignals_T_188 = mux(_csignals_T_187, UInt<5>("h0"), UInt<5>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_189 = mux(_csignals_T_185, UInt<5>("h0"), _csignals_T_188) @[Lookup.scala 34:39]
    node _csignals_T_190 = mux(_csignals_T_183, UInt<5>("h0"), _csignals_T_189) @[Lookup.scala 34:39]
    node _csignals_T_191 = mux(_csignals_T_181, UInt<5>("h0"), _csignals_T_190) @[Lookup.scala 34:39]
    node _csignals_T_192 = mux(_csignals_T_179, UInt<5>("h0"), _csignals_T_191) @[Lookup.scala 34:39]
    node _csignals_T_193 = mux(_csignals_T_177, UInt<5>("h0"), _csignals_T_192) @[Lookup.scala 34:39]
    node _csignals_T_194 = mux(_csignals_T_175, UInt<5>("h0"), _csignals_T_193) @[Lookup.scala 34:39]
    node _csignals_T_195 = mux(_csignals_T_173, UInt<5>("h13"), _csignals_T_194) @[Lookup.scala 34:39]
    node _csignals_T_196 = mux(_csignals_T_171, UInt<5>("h12"), _csignals_T_195) @[Lookup.scala 34:39]
    node _csignals_T_197 = mux(_csignals_T_169, UInt<5>("h0"), _csignals_T_196) @[Lookup.scala 34:39]
    node _csignals_T_198 = mux(_csignals_T_167, UInt<5>("h5"), _csignals_T_197) @[Lookup.scala 34:39]
    node _csignals_T_199 = mux(_csignals_T_165, UInt<5>("h3"), _csignals_T_198) @[Lookup.scala 34:39]
    node _csignals_T_200 = mux(_csignals_T_163, UInt<5>("h4"), _csignals_T_199) @[Lookup.scala 34:39]
    node _csignals_T_201 = mux(_csignals_T_161, UInt<5>("h2"), _csignals_T_200) @[Lookup.scala 34:39]
    node _csignals_T_202 = mux(_csignals_T_159, UInt<5>("h1"), _csignals_T_201) @[Lookup.scala 34:39]
    node _csignals_T_203 = mux(_csignals_T_157, UInt<5>("h3"), _csignals_T_202) @[Lookup.scala 34:39]
    node _csignals_T_204 = mux(_csignals_T_155, UInt<5>("h6"), _csignals_T_203) @[Lookup.scala 34:39]
    node _csignals_T_205 = mux(_csignals_T_153, UInt<5>("h7"), _csignals_T_204) @[Lookup.scala 34:39]
    node _csignals_T_206 = mux(_csignals_T_151, UInt<5>("h0"), _csignals_T_205) @[Lookup.scala 34:39]
    node _csignals_T_207 = mux(_csignals_T_149, UInt<5>("h0"), _csignals_T_206) @[Lookup.scala 34:39]
    node _csignals_T_208 = mux(_csignals_T_147, UInt<5>("h0"), _csignals_T_207) @[Lookup.scala 34:39]
    node _csignals_T_209 = mux(_csignals_T_145, UInt<5>("h0"), _csignals_T_208) @[Lookup.scala 34:39]
    node _csignals_T_210 = mux(_csignals_T_143, UInt<5>("h0"), _csignals_T_209) @[Lookup.scala 34:39]
    node _csignals_T_211 = mux(_csignals_T_141, UInt<5>("h0"), _csignals_T_210) @[Lookup.scala 34:39]
    node _csignals_T_212 = mux(_csignals_T_139, UInt<5>("h0"), _csignals_T_211) @[Lookup.scala 34:39]
    node _csignals_T_213 = mux(_csignals_T_137, UInt<5>("h0"), _csignals_T_212) @[Lookup.scala 34:39]
    node _csignals_T_214 = mux(_csignals_T_135, UInt<5>("he"), _csignals_T_213) @[Lookup.scala 34:39]
    node _csignals_T_215 = mux(_csignals_T_133, UInt<5>("h10"), _csignals_T_214) @[Lookup.scala 34:39]
    node _csignals_T_216 = mux(_csignals_T_131, UInt<5>("hf"), _csignals_T_215) @[Lookup.scala 34:39]
    node _csignals_T_217 = mux(_csignals_T_129, UInt<5>("hb"), _csignals_T_216) @[Lookup.scala 34:39]
    node _csignals_T_218 = mux(_csignals_T_127, UInt<5>("ha"), _csignals_T_217) @[Lookup.scala 34:39]
    node _csignals_T_219 = mux(_csignals_T_125, UInt<5>("h9"), _csignals_T_218) @[Lookup.scala 34:39]
    node _csignals_T_220 = mux(_csignals_T_123, UInt<5>("h8"), _csignals_T_219) @[Lookup.scala 34:39]
    node _csignals_T_221 = mux(_csignals_T_121, UInt<5>("h7"), _csignals_T_220) @[Lookup.scala 34:39]
    node _csignals_T_222 = mux(_csignals_T_119, UInt<5>("h6"), _csignals_T_221) @[Lookup.scala 34:39]
    node _csignals_T_223 = mux(_csignals_T_117, UInt<5>("h5"), _csignals_T_222) @[Lookup.scala 34:39]
    node _csignals_T_224 = mux(_csignals_T_115, UInt<5>("hd"), _csignals_T_223) @[Lookup.scala 34:39]
    node _csignals_T_225 = mux(_csignals_T_113, UInt<5>("hc"), _csignals_T_224) @[Lookup.scala 34:39]
    node _csignals_T_226 = mux(_csignals_T_111, UInt<5>("hb"), _csignals_T_225) @[Lookup.scala 34:39]
    node _csignals_T_227 = mux(_csignals_T_109, UInt<5>("ha"), _csignals_T_226) @[Lookup.scala 34:39]
    node _csignals_T_228 = mux(_csignals_T_107, UInt<5>("h1f"), _csignals_T_227) @[Lookup.scala 34:39]
    node _csignals_T_229 = mux(_csignals_T_105, UInt<5>("h1d"), _csignals_T_228) @[Lookup.scala 34:39]
    node _csignals_T_230 = mux(_csignals_T_103, UInt<5>("h1e"), _csignals_T_229) @[Lookup.scala 34:39]
    node _csignals_T_231 = mux(_csignals_T_101, UInt<5>("h1c"), _csignals_T_230) @[Lookup.scala 34:39]
    node _csignals_T_232 = mux(_csignals_T_99, UInt<5>("h1b"), _csignals_T_231) @[Lookup.scala 34:39]
    node _csignals_T_233 = mux(_csignals_T_97, UInt<5>("h1a"), _csignals_T_232) @[Lookup.scala 34:39]
    node _csignals_T_234 = mux(_csignals_T_95, UInt<5>("h19"), _csignals_T_233) @[Lookup.scala 34:39]
    node _csignals_T_235 = mux(_csignals_T_93, UInt<5>("h18"), _csignals_T_234) @[Lookup.scala 34:39]
    node _csignals_T_236 = mux(_csignals_T_91, UInt<5>("h0"), _csignals_T_235) @[Lookup.scala 34:39]
    node _csignals_T_237 = mux(_csignals_T_89, UInt<5>("h0"), _csignals_T_236) @[Lookup.scala 34:39]
    node _csignals_T_238 = mux(_csignals_T_87, UInt<5>("h0"), _csignals_T_237) @[Lookup.scala 34:39]
    node _csignals_T_239 = mux(_csignals_T_85, UInt<5>("h0"), _csignals_T_238) @[Lookup.scala 34:39]
    node _csignals_T_240 = mux(_csignals_T_83, UInt<5>("h0"), _csignals_T_239) @[Lookup.scala 34:39]
    node _csignals_T_241 = mux(_csignals_T_81, UInt<5>("h0"), _csignals_T_240) @[Lookup.scala 34:39]
    node _csignals_T_242 = mux(_csignals_T_79, UInt<5>("h0"), _csignals_T_241) @[Lookup.scala 34:39]
    node _csignals_T_243 = mux(_csignals_T_77, UInt<5>("h0"), _csignals_T_242) @[Lookup.scala 34:39]
    node _csignals_T_244 = mux(_csignals_T_75, UInt<5>("h0"), _csignals_T_243) @[Lookup.scala 34:39]
    node _csignals_T_245 = mux(_csignals_T_73, UInt<5>("h0"), _csignals_T_244) @[Lookup.scala 34:39]
    node _csignals_T_246 = mux(_csignals_T_71, UInt<5>("h0"), _csignals_T_245) @[Lookup.scala 34:39]
    node _csignals_T_247 = mux(_csignals_T_69, UInt<5>("h0"), _csignals_T_246) @[Lookup.scala 34:39]
    node _csignals_T_248 = mux(_csignals_T_67, UInt<5>("h0"), _csignals_T_247) @[Lookup.scala 34:39]
    node _csignals_T_249 = mux(_csignals_T_65, UInt<5>("h16"), _csignals_T_248) @[Lookup.scala 34:39]
    node _csignals_T_250 = mux(_csignals_T_63, UInt<5>("h14"), _csignals_T_249) @[Lookup.scala 34:39]
    node _csignals_T_251 = mux(_csignals_T_61, UInt<5>("h17"), _csignals_T_250) @[Lookup.scala 34:39]
    node _csignals_T_252 = mux(_csignals_T_59, UInt<5>("h15"), _csignals_T_251) @[Lookup.scala 34:39]
    node _csignals_T_253 = mux(_csignals_T_57, UInt<5>("h13"), _csignals_T_252) @[Lookup.scala 34:39]
    node _csignals_T_254 = mux(_csignals_T_55, UInt<5>("h12"), _csignals_T_253) @[Lookup.scala 34:39]
    node _csignals_T_255 = mux(_csignals_T_53, UInt<5>("h9"), _csignals_T_254) @[Lookup.scala 34:39]
    node _csignals_T_256 = mux(_csignals_T_51, UInt<5>("h8"), _csignals_T_255) @[Lookup.scala 34:39]
    node _csignals_T_257 = mux(_csignals_T_49, UInt<5>("h9"), _csignals_T_256) @[Lookup.scala 34:39]
    node _csignals_T_258 = mux(_csignals_T_47, UInt<5>("h8"), _csignals_T_257) @[Lookup.scala 34:39]
    node _csignals_T_259 = mux(_csignals_T_45, UInt<5>("h7"), _csignals_T_258) @[Lookup.scala 34:39]
    node _csignals_T_260 = mux(_csignals_T_43, UInt<5>("h6"), _csignals_T_259) @[Lookup.scala 34:39]
    node _csignals_T_261 = mux(_csignals_T_41, UInt<5>("h5"), _csignals_T_260) @[Lookup.scala 34:39]
    node _csignals_T_262 = mux(_csignals_T_39, UInt<5>("h7"), _csignals_T_261) @[Lookup.scala 34:39]
    node _csignals_T_263 = mux(_csignals_T_37, UInt<5>("h6"), _csignals_T_262) @[Lookup.scala 34:39]
    node _csignals_T_264 = mux(_csignals_T_35, UInt<5>("h5"), _csignals_T_263) @[Lookup.scala 34:39]
    node _csignals_T_265 = mux(_csignals_T_33, UInt<5>("h2"), _csignals_T_264) @[Lookup.scala 34:39]
    node _csignals_T_266 = mux(_csignals_T_31, UInt<5>("h4"), _csignals_T_265) @[Lookup.scala 34:39]
    node _csignals_T_267 = mux(_csignals_T_29, UInt<5>("h3"), _csignals_T_266) @[Lookup.scala 34:39]
    node _csignals_T_268 = mux(_csignals_T_27, UInt<5>("h2"), _csignals_T_267) @[Lookup.scala 34:39]
    node _csignals_T_269 = mux(_csignals_T_25, UInt<5>("h4"), _csignals_T_268) @[Lookup.scala 34:39]
    node _csignals_T_270 = mux(_csignals_T_23, UInt<5>("h3"), _csignals_T_269) @[Lookup.scala 34:39]
    node _csignals_T_271 = mux(_csignals_T_21, UInt<5>("h1"), _csignals_T_270) @[Lookup.scala 34:39]
    node _csignals_T_272 = mux(_csignals_T_19, UInt<5>("h0"), _csignals_T_271) @[Lookup.scala 34:39]
    node _csignals_T_273 = mux(_csignals_T_17, UInt<5>("h0"), _csignals_T_272) @[Lookup.scala 34:39]
    node _csignals_T_274 = mux(_csignals_T_15, UInt<5>("h0"), _csignals_T_273) @[Lookup.scala 34:39]
    node _csignals_T_275 = mux(_csignals_T_13, UInt<5>("h0"), _csignals_T_274) @[Lookup.scala 34:39]
    node _csignals_T_276 = mux(_csignals_T_11, UInt<5>("h0"), _csignals_T_275) @[Lookup.scala 34:39]
    node _csignals_T_277 = mux(_csignals_T_9, UInt<5>("h0"), _csignals_T_276) @[Lookup.scala 34:39]
    node _csignals_T_278 = mux(_csignals_T_7, UInt<5>("h0"), _csignals_T_277) @[Lookup.scala 34:39]
    node _csignals_T_279 = mux(_csignals_T_5, UInt<5>("h0"), _csignals_T_278) @[Lookup.scala 34:39]
    node _csignals_T_280 = mux(_csignals_T_3, UInt<5>("h0"), _csignals_T_279) @[Lookup.scala 34:39]
    node csignals_0 = mux(_csignals_T_1, UInt<5>("h0"), _csignals_T_280) @[Lookup.scala 34:39]
    node _csignals_T_281 = mux(_csignals_T_187, UInt<3>("h4"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_282 = mux(_csignals_T_185, UInt<3>("h2"), _csignals_T_281) @[Lookup.scala 34:39]
    node _csignals_T_283 = mux(_csignals_T_183, UInt<3>("h5"), _csignals_T_282) @[Lookup.scala 34:39]
    node _csignals_T_284 = mux(_csignals_T_181, UInt<3>("h5"), _csignals_T_283) @[Lookup.scala 34:39]
    node _csignals_T_285 = mux(_csignals_T_179, UInt<3>("h1"), _csignals_T_284) @[Lookup.scala 34:39]
    node _csignals_T_286 = mux(_csignals_T_177, UInt<3>("h4"), _csignals_T_285) @[Lookup.scala 34:39]
    node _csignals_T_287 = mux(_csignals_T_175, UInt<3>("h4"), _csignals_T_286) @[Lookup.scala 34:39]
    node _csignals_T_288 = mux(_csignals_T_173, UInt<3>("h6"), _csignals_T_287) @[Lookup.scala 34:39]
    node _csignals_T_289 = mux(_csignals_T_171, UInt<3>("h6"), _csignals_T_288) @[Lookup.scala 34:39]
    node _csignals_T_290 = mux(_csignals_T_169, UInt<3>("h1"), _csignals_T_289) @[Lookup.scala 34:39]
    node _csignals_T_291 = mux(_csignals_T_167, UInt<3>("h4"), _csignals_T_290) @[Lookup.scala 34:39]
    node _csignals_T_292 = mux(_csignals_T_165, UInt<3>("h6"), _csignals_T_291) @[Lookup.scala 34:39]
    node _csignals_T_293 = mux(_csignals_T_163, UInt<3>("h6"), _csignals_T_292) @[Lookup.scala 34:39]
    node _csignals_T_294 = mux(_csignals_T_161, UInt<3>("h6"), _csignals_T_293) @[Lookup.scala 34:39]
    node _csignals_T_295 = mux(_csignals_T_159, UInt<3>("h6"), _csignals_T_294) @[Lookup.scala 34:39]
    node _csignals_T_296 = mux(_csignals_T_157, UInt<3>("h6"), _csignals_T_295) @[Lookup.scala 34:39]
    node _csignals_T_297 = mux(_csignals_T_155, UInt<3>("h6"), _csignals_T_296) @[Lookup.scala 34:39]
    node _csignals_T_298 = mux(_csignals_T_153, UInt<3>("h6"), _csignals_T_297) @[Lookup.scala 34:39]
    node _csignals_T_299 = mux(_csignals_T_151, UInt<3>("h2"), _csignals_T_298) @[Lookup.scala 34:39]
    node _csignals_T_300 = mux(_csignals_T_149, UInt<3>("h2"), _csignals_T_299) @[Lookup.scala 34:39]
    node _csignals_T_301 = mux(_csignals_T_147, UInt<3>("h6"), _csignals_T_300) @[Lookup.scala 34:39]
    node _csignals_T_302 = mux(_csignals_T_145, UInt<3>("h6"), _csignals_T_301) @[Lookup.scala 34:39]
    node _csignals_T_303 = mux(_csignals_T_143, UInt<3>("h4"), _csignals_T_302) @[Lookup.scala 34:39]
    node _csignals_T_304 = mux(_csignals_T_141, UInt<3>("h4"), _csignals_T_303) @[Lookup.scala 34:39]
    node _csignals_T_305 = mux(_csignals_T_139, UInt<3>("h5"), _csignals_T_304) @[Lookup.scala 34:39]
    node _csignals_T_306 = mux(_csignals_T_137, UInt<3>("h2"), _csignals_T_305) @[Lookup.scala 34:39]
    node _csignals_T_307 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_306) @[Lookup.scala 34:39]
    node _csignals_T_308 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_307) @[Lookup.scala 34:39]
    node _csignals_T_309 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_308) @[Lookup.scala 34:39]
    node _csignals_T_310 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_309) @[Lookup.scala 34:39]
    node _csignals_T_311 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_310) @[Lookup.scala 34:39]
    node _csignals_T_312 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_311) @[Lookup.scala 34:39]
    node _csignals_T_313 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_312) @[Lookup.scala 34:39]
    node _csignals_T_314 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_313) @[Lookup.scala 34:39]
    node _csignals_T_315 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_314) @[Lookup.scala 34:39]
    node _csignals_T_316 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_315) @[Lookup.scala 34:39]
    node _csignals_T_317 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_316) @[Lookup.scala 34:39]
    node _csignals_T_318 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_317) @[Lookup.scala 34:39]
    node _csignals_T_319 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_318) @[Lookup.scala 34:39]
    node _csignals_T_320 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_319) @[Lookup.scala 34:39]
    node _csignals_T_321 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_320) @[Lookup.scala 34:39]
    node _csignals_T_322 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_321) @[Lookup.scala 34:39]
    node _csignals_T_323 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_322) @[Lookup.scala 34:39]
    node _csignals_T_324 = mux(_csignals_T_101, UInt<3>("h0"), _csignals_T_323) @[Lookup.scala 34:39]
    node _csignals_T_325 = mux(_csignals_T_99, UInt<3>("h0"), _csignals_T_324) @[Lookup.scala 34:39]
    node _csignals_T_326 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_325) @[Lookup.scala 34:39]
    node _csignals_T_327 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_326) @[Lookup.scala 34:39]
    node _csignals_T_328 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_327) @[Lookup.scala 34:39]
    node _csignals_T_329 = mux(_csignals_T_91, UInt<3>("h2"), _csignals_T_328) @[Lookup.scala 34:39]
    node _csignals_T_330 = mux(_csignals_T_89, UInt<3>("h2"), _csignals_T_329) @[Lookup.scala 34:39]
    node _csignals_T_331 = mux(_csignals_T_87, UInt<3>("h2"), _csignals_T_330) @[Lookup.scala 34:39]
    node _csignals_T_332 = mux(_csignals_T_85, UInt<3>("h3"), _csignals_T_331) @[Lookup.scala 34:39]
    node _csignals_T_333 = mux(_csignals_T_83, UInt<3>("h0"), _csignals_T_332) @[Lookup.scala 34:39]
    node _csignals_T_334 = mux(_csignals_T_81, UInt<3>("h3"), _csignals_T_333) @[Lookup.scala 34:39]
    node _csignals_T_335 = mux(_csignals_T_79, UInt<3>("h0"), _csignals_T_334) @[Lookup.scala 34:39]
    node _csignals_T_336 = mux(_csignals_T_77, UInt<3>("h3"), _csignals_T_335) @[Lookup.scala 34:39]
    node _csignals_T_337 = mux(_csignals_T_75, UInt<3>("h0"), _csignals_T_336) @[Lookup.scala 34:39]
    node _csignals_T_338 = mux(_csignals_T_73, UInt<3>("h1"), _csignals_T_337) @[Lookup.scala 34:39]
    node _csignals_T_339 = mux(_csignals_T_71, UInt<3>("h2"), _csignals_T_338) @[Lookup.scala 34:39]
    node _csignals_T_340 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_339) @[Lookup.scala 34:39]
    node _csignals_T_341 = mux(_csignals_T_67, UInt<3>("h1"), _csignals_T_340) @[Lookup.scala 34:39]
    node _csignals_T_342 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_341) @[Lookup.scala 34:39]
    node _csignals_T_343 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_342) @[Lookup.scala 34:39]
    node _csignals_T_344 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_343) @[Lookup.scala 34:39]
    node _csignals_T_345 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_344) @[Lookup.scala 34:39]
    node _csignals_T_346 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_345) @[Lookup.scala 34:39]
    node _csignals_T_347 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_346) @[Lookup.scala 34:39]
    node _csignals_T_348 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_347) @[Lookup.scala 34:39]
    node _csignals_T_349 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_348) @[Lookup.scala 34:39]
    node _csignals_T_350 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_349) @[Lookup.scala 34:39]
    node _csignals_T_351 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_350) @[Lookup.scala 34:39]
    node _csignals_T_352 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_351) @[Lookup.scala 34:39]
    node _csignals_T_353 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_352) @[Lookup.scala 34:39]
    node _csignals_T_354 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_353) @[Lookup.scala 34:39]
    node _csignals_T_355 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_354) @[Lookup.scala 34:39]
    node _csignals_T_356 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_355) @[Lookup.scala 34:39]
    node _csignals_T_357 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_356) @[Lookup.scala 34:39]
    node _csignals_T_358 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_357) @[Lookup.scala 34:39]
    node _csignals_T_359 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_358) @[Lookup.scala 34:39]
    node _csignals_T_360 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_359) @[Lookup.scala 34:39]
    node _csignals_T_361 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_360) @[Lookup.scala 34:39]
    node _csignals_T_362 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_361) @[Lookup.scala 34:39]
    node _csignals_T_363 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_362) @[Lookup.scala 34:39]
    node _csignals_T_364 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_363) @[Lookup.scala 34:39]
    node _csignals_T_365 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_364) @[Lookup.scala 34:39]
    node _csignals_T_366 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_365) @[Lookup.scala 34:39]
    node _csignals_T_367 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_366) @[Lookup.scala 34:39]
    node _csignals_T_368 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_367) @[Lookup.scala 34:39]
    node _csignals_T_369 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_368) @[Lookup.scala 34:39]
    node _csignals_T_370 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_369) @[Lookup.scala 34:39]
    node _csignals_T_371 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_370) @[Lookup.scala 34:39]
    node _csignals_T_372 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_371) @[Lookup.scala 34:39]
    node _csignals_T_373 = mux(_csignals_T_3, UInt<3>("h0"), _csignals_T_372) @[Lookup.scala 34:39]
    node csignals_1 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_373) @[Lookup.scala 34:39]
    node _csignals_T_374 = mux(_csignals_T_187, UInt<4>("h6"), UInt<4>("h1")) @[Lookup.scala 34:39]
    node _csignals_T_375 = mux(_csignals_T_185, UInt<4>("h6"), _csignals_T_374) @[Lookup.scala 34:39]
    node _csignals_T_376 = mux(_csignals_T_183, UInt<4>("hf"), _csignals_T_375) @[Lookup.scala 34:39]
    node _csignals_T_377 = mux(_csignals_T_181, UInt<4>("he"), _csignals_T_376) @[Lookup.scala 34:39]
    node _csignals_T_378 = mux(_csignals_T_179, UInt<4>("hd"), _csignals_T_377) @[Lookup.scala 34:39]
    node _csignals_T_379 = mux(_csignals_T_177, UInt<4>("h0"), _csignals_T_378) @[Lookup.scala 34:39]
    node _csignals_T_380 = mux(_csignals_T_175, UInt<4>("h0"), _csignals_T_379) @[Lookup.scala 34:39]
    node _csignals_T_381 = mux(_csignals_T_173, UInt<4>("h0"), _csignals_T_380) @[Lookup.scala 34:39]
    node _csignals_T_382 = mux(_csignals_T_171, UInt<4>("h0"), _csignals_T_381) @[Lookup.scala 34:39]
    node _csignals_T_383 = mux(_csignals_T_169, UInt<4>("hd"), _csignals_T_382) @[Lookup.scala 34:39]
    node _csignals_T_384 = mux(_csignals_T_167, UInt<4>("ha"), _csignals_T_383) @[Lookup.scala 34:39]
    node _csignals_T_385 = mux(_csignals_T_165, UInt<4>("h7"), _csignals_T_384) @[Lookup.scala 34:39]
    node _csignals_T_386 = mux(_csignals_T_163, UInt<4>("h7"), _csignals_T_385) @[Lookup.scala 34:39]
    node _csignals_T_387 = mux(_csignals_T_161, UInt<4>("h7"), _csignals_T_386) @[Lookup.scala 34:39]
    node _csignals_T_388 = mux(_csignals_T_159, UInt<4>("h7"), _csignals_T_387) @[Lookup.scala 34:39]
    node _csignals_T_389 = mux(_csignals_T_157, UInt<4>("ha"), _csignals_T_388) @[Lookup.scala 34:39]
    node _csignals_T_390 = mux(_csignals_T_155, UInt<4>("ha"), _csignals_T_389) @[Lookup.scala 34:39]
    node _csignals_T_391 = mux(_csignals_T_153, UInt<4>("ha"), _csignals_T_390) @[Lookup.scala 34:39]
    node _csignals_T_392 = mux(_csignals_T_151, UInt<4>("hc"), _csignals_T_391) @[Lookup.scala 34:39]
    node _csignals_T_393 = mux(_csignals_T_149, UInt<4>("ha"), _csignals_T_392) @[Lookup.scala 34:39]
    node _csignals_T_394 = mux(_csignals_T_147, UInt<4>("hb"), _csignals_T_393) @[Lookup.scala 34:39]
    node _csignals_T_395 = mux(_csignals_T_145, UInt<4>("hb"), _csignals_T_394) @[Lookup.scala 34:39]
    node _csignals_T_396 = mux(_csignals_T_143, UInt<4>("ha"), _csignals_T_395) @[Lookup.scala 34:39]
    node _csignals_T_397 = mux(_csignals_T_141, UInt<4>("h9"), _csignals_T_396) @[Lookup.scala 34:39]
    node _csignals_T_398 = mux(_csignals_T_139, UInt<4>("h8"), _csignals_T_397) @[Lookup.scala 34:39]
    node _csignals_T_399 = mux(_csignals_T_137, UInt<4>("h0"), _csignals_T_398) @[Lookup.scala 34:39]
    node _csignals_T_400 = mux(_csignals_T_135, UInt<4>("h1"), _csignals_T_399) @[Lookup.scala 34:39]
    node _csignals_T_401 = mux(_csignals_T_133, UInt<4>("h1"), _csignals_T_400) @[Lookup.scala 34:39]
    node _csignals_T_402 = mux(_csignals_T_131, UInt<4>("h1"), _csignals_T_401) @[Lookup.scala 34:39]
    node _csignals_T_403 = mux(_csignals_T_129, UInt<4>("h0"), _csignals_T_402) @[Lookup.scala 34:39]
    node _csignals_T_404 = mux(_csignals_T_127, UInt<4>("h0"), _csignals_T_403) @[Lookup.scala 34:39]
    node _csignals_T_405 = mux(_csignals_T_125, UInt<4>("h0"), _csignals_T_404) @[Lookup.scala 34:39]
    node _csignals_T_406 = mux(_csignals_T_123, UInt<4>("h0"), _csignals_T_405) @[Lookup.scala 34:39]
    node _csignals_T_407 = mux(_csignals_T_121, UInt<4>("h0"), _csignals_T_406) @[Lookup.scala 34:39]
    node _csignals_T_408 = mux(_csignals_T_119, UInt<4>("h0"), _csignals_T_407) @[Lookup.scala 34:39]
    node _csignals_T_409 = mux(_csignals_T_117, UInt<4>("h0"), _csignals_T_408) @[Lookup.scala 34:39]
    node _csignals_T_410 = mux(_csignals_T_115, UInt<4>("h1"), _csignals_T_409) @[Lookup.scala 34:39]
    node _csignals_T_411 = mux(_csignals_T_113, UInt<4>("h1"), _csignals_T_410) @[Lookup.scala 34:39]
    node _csignals_T_412 = mux(_csignals_T_111, UInt<4>("h1"), _csignals_T_411) @[Lookup.scala 34:39]
    node _csignals_T_413 = mux(_csignals_T_109, UInt<4>("h1"), _csignals_T_412) @[Lookup.scala 34:39]
    node _csignals_T_414 = mux(_csignals_T_107, UInt<4>("h1"), _csignals_T_413) @[Lookup.scala 34:39]
    node _csignals_T_415 = mux(_csignals_T_105, UInt<4>("h1"), _csignals_T_414) @[Lookup.scala 34:39]
    node _csignals_T_416 = mux(_csignals_T_103, UInt<4>("h1"), _csignals_T_415) @[Lookup.scala 34:39]
    node _csignals_T_417 = mux(_csignals_T_101, UInt<4>("h1"), _csignals_T_416) @[Lookup.scala 34:39]
    node _csignals_T_418 = mux(_csignals_T_99, UInt<4>("h1"), _csignals_T_417) @[Lookup.scala 34:39]
    node _csignals_T_419 = mux(_csignals_T_97, UInt<4>("h1"), _csignals_T_418) @[Lookup.scala 34:39]
    node _csignals_T_420 = mux(_csignals_T_95, UInt<4>("h1"), _csignals_T_419) @[Lookup.scala 34:39]
    node _csignals_T_421 = mux(_csignals_T_93, UInt<4>("h1"), _csignals_T_420) @[Lookup.scala 34:39]
    node _csignals_T_422 = mux(_csignals_T_91, UInt<4>("h0"), _csignals_T_421) @[Lookup.scala 34:39]
    node _csignals_T_423 = mux(_csignals_T_89, UInt<4>("h0"), _csignals_T_422) @[Lookup.scala 34:39]
    node _csignals_T_424 = mux(_csignals_T_87, UInt<4>("h0"), _csignals_T_423) @[Lookup.scala 34:39]
    node _csignals_T_425 = mux(_csignals_T_85, UInt<4>("h0"), _csignals_T_424) @[Lookup.scala 34:39]
    node _csignals_T_426 = mux(_csignals_T_83, UInt<4>("h0"), _csignals_T_425) @[Lookup.scala 34:39]
    node _csignals_T_427 = mux(_csignals_T_81, UInt<4>("h0"), _csignals_T_426) @[Lookup.scala 34:39]
    node _csignals_T_428 = mux(_csignals_T_79, UInt<4>("h0"), _csignals_T_427) @[Lookup.scala 34:39]
    node _csignals_T_429 = mux(_csignals_T_77, UInt<4>("h0"), _csignals_T_428) @[Lookup.scala 34:39]
    node _csignals_T_430 = mux(_csignals_T_75, UInt<4>("h0"), _csignals_T_429) @[Lookup.scala 34:39]
    node _csignals_T_431 = mux(_csignals_T_73, UInt<4>("h5"), _csignals_T_430) @[Lookup.scala 34:39]
    node _csignals_T_432 = mux(_csignals_T_71, UInt<4>("h5"), _csignals_T_431) @[Lookup.scala 34:39]
    node _csignals_T_433 = mux(_csignals_T_69, UInt<4>("h2"), _csignals_T_432) @[Lookup.scala 34:39]
    node _csignals_T_434 = mux(_csignals_T_67, UInt<4>("h4"), _csignals_T_433) @[Lookup.scala 34:39]
    node _csignals_T_435 = mux(_csignals_T_65, UInt<4>("h1"), _csignals_T_434) @[Lookup.scala 34:39]
    node _csignals_T_436 = mux(_csignals_T_63, UInt<4>("h1"), _csignals_T_435) @[Lookup.scala 34:39]
    node _csignals_T_437 = mux(_csignals_T_61, UInt<4>("h1"), _csignals_T_436) @[Lookup.scala 34:39]
    node _csignals_T_438 = mux(_csignals_T_59, UInt<4>("h1"), _csignals_T_437) @[Lookup.scala 34:39]
    node _csignals_T_439 = mux(_csignals_T_57, UInt<4>("h1"), _csignals_T_438) @[Lookup.scala 34:39]
    node _csignals_T_440 = mux(_csignals_T_55, UInt<4>("h1"), _csignals_T_439) @[Lookup.scala 34:39]
    node _csignals_T_441 = mux(_csignals_T_53, UInt<4>("h2"), _csignals_T_440) @[Lookup.scala 34:39]
    node _csignals_T_442 = mux(_csignals_T_51, UInt<4>("h2"), _csignals_T_441) @[Lookup.scala 34:39]
    node _csignals_T_443 = mux(_csignals_T_49, UInt<4>("h1"), _csignals_T_442) @[Lookup.scala 34:39]
    node _csignals_T_444 = mux(_csignals_T_47, UInt<4>("h1"), _csignals_T_443) @[Lookup.scala 34:39]
    node _csignals_T_445 = mux(_csignals_T_45, UInt<4>("h2"), _csignals_T_444) @[Lookup.scala 34:39]
    node _csignals_T_446 = mux(_csignals_T_43, UInt<4>("h2"), _csignals_T_445) @[Lookup.scala 34:39]
    node _csignals_T_447 = mux(_csignals_T_41, UInt<4>("h2"), _csignals_T_446) @[Lookup.scala 34:39]
    node _csignals_T_448 = mux(_csignals_T_39, UInt<4>("h1"), _csignals_T_447) @[Lookup.scala 34:39]
    node _csignals_T_449 = mux(_csignals_T_37, UInt<4>("h1"), _csignals_T_448) @[Lookup.scala 34:39]
    node _csignals_T_450 = mux(_csignals_T_35, UInt<4>("h1"), _csignals_T_449) @[Lookup.scala 34:39]
    node _csignals_T_451 = mux(_csignals_T_33, UInt<4>("h2"), _csignals_T_450) @[Lookup.scala 34:39]
    node _csignals_T_452 = mux(_csignals_T_31, UInt<4>("h2"), _csignals_T_451) @[Lookup.scala 34:39]
    node _csignals_T_453 = mux(_csignals_T_29, UInt<4>("h2"), _csignals_T_452) @[Lookup.scala 34:39]
    node _csignals_T_454 = mux(_csignals_T_27, UInt<4>("h1"), _csignals_T_453) @[Lookup.scala 34:39]
    node _csignals_T_455 = mux(_csignals_T_25, UInt<4>("h1"), _csignals_T_454) @[Lookup.scala 34:39]
    node _csignals_T_456 = mux(_csignals_T_23, UInt<4>("h1"), _csignals_T_455) @[Lookup.scala 34:39]
    node _csignals_T_457 = mux(_csignals_T_21, UInt<4>("h1"), _csignals_T_456) @[Lookup.scala 34:39]
    node _csignals_T_458 = mux(_csignals_T_19, UInt<4>("h2"), _csignals_T_457) @[Lookup.scala 34:39]
    node _csignals_T_459 = mux(_csignals_T_17, UInt<4>("h1"), _csignals_T_458) @[Lookup.scala 34:39]
    node _csignals_T_460 = mux(_csignals_T_15, UInt<4>("h3"), _csignals_T_459) @[Lookup.scala 34:39]
    node _csignals_T_461 = mux(_csignals_T_13, UInt<4>("h2"), _csignals_T_460) @[Lookup.scala 34:39]
    node _csignals_T_462 = mux(_csignals_T_11, UInt<4>("h3"), _csignals_T_461) @[Lookup.scala 34:39]
    node _csignals_T_463 = mux(_csignals_T_9, UInt<4>("h2"), _csignals_T_462) @[Lookup.scala 34:39]
    node _csignals_T_464 = mux(_csignals_T_7, UInt<4>("h2"), _csignals_T_463) @[Lookup.scala 34:39]
    node _csignals_T_465 = mux(_csignals_T_5, UInt<4>("h3"), _csignals_T_464) @[Lookup.scala 34:39]
    node _csignals_T_466 = mux(_csignals_T_3, UInt<4>("h2"), _csignals_T_465) @[Lookup.scala 34:39]
    node csignals_2 = mux(_csignals_T_1, UInt<4>("h2"), _csignals_T_466) @[Lookup.scala 34:39]
    node _csignals_T_467 = mux(_csignals_T_187, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_468 = mux(_csignals_T_185, UInt<2>("h0"), _csignals_T_467) @[Lookup.scala 34:39]
    node _csignals_T_469 = mux(_csignals_T_183, UInt<2>("h1"), _csignals_T_468) @[Lookup.scala 34:39]
    node _csignals_T_470 = mux(_csignals_T_181, UInt<2>("h0"), _csignals_T_469) @[Lookup.scala 34:39]
    node _csignals_T_471 = mux(_csignals_T_179, UInt<2>("h0"), _csignals_T_470) @[Lookup.scala 34:39]
    node _csignals_T_472 = mux(_csignals_T_177, UInt<2>("h0"), _csignals_T_471) @[Lookup.scala 34:39]
    node _csignals_T_473 = mux(_csignals_T_175, UInt<2>("h0"), _csignals_T_472) @[Lookup.scala 34:39]
    node _csignals_T_474 = mux(_csignals_T_173, UInt<2>("h0"), _csignals_T_473) @[Lookup.scala 34:39]
    node _csignals_T_475 = mux(_csignals_T_171, UInt<2>("h0"), _csignals_T_474) @[Lookup.scala 34:39]
    node _csignals_T_476 = mux(_csignals_T_169, UInt<2>("h0"), _csignals_T_475) @[Lookup.scala 34:39]
    node _csignals_T_477 = mux(_csignals_T_167, UInt<2>("h0"), _csignals_T_476) @[Lookup.scala 34:39]
    node _csignals_T_478 = mux(_csignals_T_165, UInt<2>("h0"), _csignals_T_477) @[Lookup.scala 34:39]
    node _csignals_T_479 = mux(_csignals_T_163, UInt<2>("h0"), _csignals_T_478) @[Lookup.scala 34:39]
    node _csignals_T_480 = mux(_csignals_T_161, UInt<2>("h0"), _csignals_T_479) @[Lookup.scala 34:39]
    node _csignals_T_481 = mux(_csignals_T_159, UInt<2>("h0"), _csignals_T_480) @[Lookup.scala 34:39]
    node _csignals_T_482 = mux(_csignals_T_157, UInt<2>("h0"), _csignals_T_481) @[Lookup.scala 34:39]
    node _csignals_T_483 = mux(_csignals_T_155, UInt<2>("h0"), _csignals_T_482) @[Lookup.scala 34:39]
    node _csignals_T_484 = mux(_csignals_T_153, UInt<2>("h0"), _csignals_T_483) @[Lookup.scala 34:39]
    node _csignals_T_485 = mux(_csignals_T_151, UInt<2>("h0"), _csignals_T_484) @[Lookup.scala 34:39]
    node _csignals_T_486 = mux(_csignals_T_149, UInt<2>("h0"), _csignals_T_485) @[Lookup.scala 34:39]
    node _csignals_T_487 = mux(_csignals_T_147, UInt<2>("h1"), _csignals_T_486) @[Lookup.scala 34:39]
    node _csignals_T_488 = mux(_csignals_T_145, UInt<2>("h0"), _csignals_T_487) @[Lookup.scala 34:39]
    node _csignals_T_489 = mux(_csignals_T_143, UInt<2>("h0"), _csignals_T_488) @[Lookup.scala 34:39]
    node _csignals_T_490 = mux(_csignals_T_141, UInt<2>("h0"), _csignals_T_489) @[Lookup.scala 34:39]
    node _csignals_T_491 = mux(_csignals_T_139, UInt<2>("h0"), _csignals_T_490) @[Lookup.scala 34:39]
    node _csignals_T_492 = mux(_csignals_T_137, UInt<2>("h0"), _csignals_T_491) @[Lookup.scala 34:39]
    node _csignals_T_493 = mux(_csignals_T_135, UInt<2>("h0"), _csignals_T_492) @[Lookup.scala 34:39]
    node _csignals_T_494 = mux(_csignals_T_133, UInt<2>("h0"), _csignals_T_493) @[Lookup.scala 34:39]
    node _csignals_T_495 = mux(_csignals_T_131, UInt<2>("h0"), _csignals_T_494) @[Lookup.scala 34:39]
    node _csignals_T_496 = mux(_csignals_T_129, UInt<2>("h0"), _csignals_T_495) @[Lookup.scala 34:39]
    node _csignals_T_497 = mux(_csignals_T_127, UInt<2>("h0"), _csignals_T_496) @[Lookup.scala 34:39]
    node _csignals_T_498 = mux(_csignals_T_125, UInt<2>("h0"), _csignals_T_497) @[Lookup.scala 34:39]
    node _csignals_T_499 = mux(_csignals_T_123, UInt<2>("h0"), _csignals_T_498) @[Lookup.scala 34:39]
    node _csignals_T_500 = mux(_csignals_T_121, UInt<2>("h0"), _csignals_T_499) @[Lookup.scala 34:39]
    node _csignals_T_501 = mux(_csignals_T_119, UInt<2>("h0"), _csignals_T_500) @[Lookup.scala 34:39]
    node _csignals_T_502 = mux(_csignals_T_117, UInt<2>("h0"), _csignals_T_501) @[Lookup.scala 34:39]
    node _csignals_T_503 = mux(_csignals_T_115, UInt<2>("h0"), _csignals_T_502) @[Lookup.scala 34:39]
    node _csignals_T_504 = mux(_csignals_T_113, UInt<2>("h0"), _csignals_T_503) @[Lookup.scala 34:39]
    node _csignals_T_505 = mux(_csignals_T_111, UInt<2>("h0"), _csignals_T_504) @[Lookup.scala 34:39]
    node _csignals_T_506 = mux(_csignals_T_109, UInt<2>("h0"), _csignals_T_505) @[Lookup.scala 34:39]
    node _csignals_T_507 = mux(_csignals_T_107, UInt<2>("h0"), _csignals_T_506) @[Lookup.scala 34:39]
    node _csignals_T_508 = mux(_csignals_T_105, UInt<2>("h0"), _csignals_T_507) @[Lookup.scala 34:39]
    node _csignals_T_509 = mux(_csignals_T_103, UInt<2>("h0"), _csignals_T_508) @[Lookup.scala 34:39]
    node _csignals_T_510 = mux(_csignals_T_101, UInt<2>("h0"), _csignals_T_509) @[Lookup.scala 34:39]
    node _csignals_T_511 = mux(_csignals_T_99, UInt<2>("h0"), _csignals_T_510) @[Lookup.scala 34:39]
    node _csignals_T_512 = mux(_csignals_T_97, UInt<2>("h0"), _csignals_T_511) @[Lookup.scala 34:39]
    node _csignals_T_513 = mux(_csignals_T_95, UInt<2>("h0"), _csignals_T_512) @[Lookup.scala 34:39]
    node _csignals_T_514 = mux(_csignals_T_93, UInt<2>("h0"), _csignals_T_513) @[Lookup.scala 34:39]
    node _csignals_T_515 = mux(_csignals_T_91, UInt<2>("h3"), _csignals_T_514) @[Lookup.scala 34:39]
    node _csignals_T_516 = mux(_csignals_T_89, UInt<2>("h0"), _csignals_T_515) @[Lookup.scala 34:39]
    node _csignals_T_517 = mux(_csignals_T_87, UInt<2>("h0"), _csignals_T_516) @[Lookup.scala 34:39]
    node _csignals_T_518 = mux(_csignals_T_85, UInt<2>("h0"), _csignals_T_517) @[Lookup.scala 34:39]
    node _csignals_T_519 = mux(_csignals_T_83, UInt<2>("h0"), _csignals_T_518) @[Lookup.scala 34:39]
    node _csignals_T_520 = mux(_csignals_T_81, UInt<2>("h0"), _csignals_T_519) @[Lookup.scala 34:39]
    node _csignals_T_521 = mux(_csignals_T_79, UInt<2>("h0"), _csignals_T_520) @[Lookup.scala 34:39]
    node _csignals_T_522 = mux(_csignals_T_77, UInt<2>("h0"), _csignals_T_521) @[Lookup.scala 34:39]
    node _csignals_T_523 = mux(_csignals_T_75, UInt<2>("h0"), _csignals_T_522) @[Lookup.scala 34:39]
    node _csignals_T_524 = mux(_csignals_T_73, UInt<2>("h0"), _csignals_T_523) @[Lookup.scala 34:39]
    node _csignals_T_525 = mux(_csignals_T_71, UInt<2>("h0"), _csignals_T_524) @[Lookup.scala 34:39]
    node _csignals_T_526 = mux(_csignals_T_69, UInt<2>("h0"), _csignals_T_525) @[Lookup.scala 34:39]
    node _csignals_T_527 = mux(_csignals_T_67, UInt<2>("h0"), _csignals_T_526) @[Lookup.scala 34:39]
    node _csignals_T_528 = mux(_csignals_T_65, UInt<2>("h0"), _csignals_T_527) @[Lookup.scala 34:39]
    node _csignals_T_529 = mux(_csignals_T_63, UInt<2>("h0"), _csignals_T_528) @[Lookup.scala 34:39]
    node _csignals_T_530 = mux(_csignals_T_61, UInt<2>("h0"), _csignals_T_529) @[Lookup.scala 34:39]
    node _csignals_T_531 = mux(_csignals_T_59, UInt<2>("h0"), _csignals_T_530) @[Lookup.scala 34:39]
    node _csignals_T_532 = mux(_csignals_T_57, UInt<2>("h0"), _csignals_T_531) @[Lookup.scala 34:39]
    node _csignals_T_533 = mux(_csignals_T_55, UInt<2>("h0"), _csignals_T_532) @[Lookup.scala 34:39]
    node _csignals_T_534 = mux(_csignals_T_53, UInt<2>("h0"), _csignals_T_533) @[Lookup.scala 34:39]
    node _csignals_T_535 = mux(_csignals_T_51, UInt<2>("h0"), _csignals_T_534) @[Lookup.scala 34:39]
    node _csignals_T_536 = mux(_csignals_T_49, UInt<2>("h0"), _csignals_T_535) @[Lookup.scala 34:39]
    node _csignals_T_537 = mux(_csignals_T_47, UInt<2>("h0"), _csignals_T_536) @[Lookup.scala 34:39]
    node _csignals_T_538 = mux(_csignals_T_45, UInt<2>("h0"), _csignals_T_537) @[Lookup.scala 34:39]
    node _csignals_T_539 = mux(_csignals_T_43, UInt<2>("h0"), _csignals_T_538) @[Lookup.scala 34:39]
    node _csignals_T_540 = mux(_csignals_T_41, UInt<2>("h0"), _csignals_T_539) @[Lookup.scala 34:39]
    node _csignals_T_541 = mux(_csignals_T_39, UInt<2>("h0"), _csignals_T_540) @[Lookup.scala 34:39]
    node _csignals_T_542 = mux(_csignals_T_37, UInt<2>("h0"), _csignals_T_541) @[Lookup.scala 34:39]
    node _csignals_T_543 = mux(_csignals_T_35, UInt<2>("h0"), _csignals_T_542) @[Lookup.scala 34:39]
    node _csignals_T_544 = mux(_csignals_T_33, UInt<2>("h0"), _csignals_T_543) @[Lookup.scala 34:39]
    node _csignals_T_545 = mux(_csignals_T_31, UInt<2>("h0"), _csignals_T_544) @[Lookup.scala 34:39]
    node _csignals_T_546 = mux(_csignals_T_29, UInt<2>("h0"), _csignals_T_545) @[Lookup.scala 34:39]
    node _csignals_T_547 = mux(_csignals_T_27, UInt<2>("h0"), _csignals_T_546) @[Lookup.scala 34:39]
    node _csignals_T_548 = mux(_csignals_T_25, UInt<2>("h0"), _csignals_T_547) @[Lookup.scala 34:39]
    node _csignals_T_549 = mux(_csignals_T_23, UInt<2>("h0"), _csignals_T_548) @[Lookup.scala 34:39]
    node _csignals_T_550 = mux(_csignals_T_21, UInt<2>("h0"), _csignals_T_549) @[Lookup.scala 34:39]
    node _csignals_T_551 = mux(_csignals_T_19, UInt<2>("h0"), _csignals_T_550) @[Lookup.scala 34:39]
    node _csignals_T_552 = mux(_csignals_T_17, UInt<2>("h0"), _csignals_T_551) @[Lookup.scala 34:39]
    node _csignals_T_553 = mux(_csignals_T_15, UInt<2>("h1"), _csignals_T_552) @[Lookup.scala 34:39]
    node _csignals_T_554 = mux(_csignals_T_13, UInt<2>("h0"), _csignals_T_553) @[Lookup.scala 34:39]
    node _csignals_T_555 = mux(_csignals_T_11, UInt<2>("h1"), _csignals_T_554) @[Lookup.scala 34:39]
    node _csignals_T_556 = mux(_csignals_T_9, UInt<2>("h0"), _csignals_T_555) @[Lookup.scala 34:39]
    node _csignals_T_557 = mux(_csignals_T_7, UInt<2>("h0"), _csignals_T_556) @[Lookup.scala 34:39]
    node _csignals_T_558 = mux(_csignals_T_5, UInt<2>("h1"), _csignals_T_557) @[Lookup.scala 34:39]
    node _csignals_T_559 = mux(_csignals_T_3, UInt<2>("h0"), _csignals_T_558) @[Lookup.scala 34:39]
    node csignals_3 = mux(_csignals_T_1, UInt<2>("h0"), _csignals_T_559) @[Lookup.scala 34:39]
    node _csignals_T_560 = mux(_csignals_T_187, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_561 = mux(_csignals_T_185, UInt<1>("h1"), _csignals_T_560) @[Lookup.scala 34:39]
    node _csignals_T_562 = mux(_csignals_T_183, UInt<1>("h0"), _csignals_T_561) @[Lookup.scala 34:39]
    node _csignals_T_563 = mux(_csignals_T_181, UInt<1>("h1"), _csignals_T_562) @[Lookup.scala 34:39]
    node _csignals_T_564 = mux(_csignals_T_179, UInt<1>("h1"), _csignals_T_563) @[Lookup.scala 34:39]
    node _csignals_T_565 = mux(_csignals_T_177, UInt<1>("h1"), _csignals_T_564) @[Lookup.scala 34:39]
    node _csignals_T_566 = mux(_csignals_T_175, UInt<1>("h0"), _csignals_T_565) @[Lookup.scala 34:39]
    node _csignals_T_567 = mux(_csignals_T_173, UInt<1>("h0"), _csignals_T_566) @[Lookup.scala 34:39]
    node _csignals_T_568 = mux(_csignals_T_171, UInt<1>("h0"), _csignals_T_567) @[Lookup.scala 34:39]
    node _csignals_T_569 = mux(_csignals_T_169, UInt<1>("h0"), _csignals_T_568) @[Lookup.scala 34:39]
    node _csignals_T_570 = mux(_csignals_T_167, UInt<1>("h1"), _csignals_T_569) @[Lookup.scala 34:39]
    node _csignals_T_571 = mux(_csignals_T_165, UInt<1>("h1"), _csignals_T_570) @[Lookup.scala 34:39]
    node _csignals_T_572 = mux(_csignals_T_163, UInt<1>("h1"), _csignals_T_571) @[Lookup.scala 34:39]
    node _csignals_T_573 = mux(_csignals_T_161, UInt<1>("h1"), _csignals_T_572) @[Lookup.scala 34:39]
    node _csignals_T_574 = mux(_csignals_T_159, UInt<1>("h1"), _csignals_T_573) @[Lookup.scala 34:39]
    node _csignals_T_575 = mux(_csignals_T_157, UInt<1>("h1"), _csignals_T_574) @[Lookup.scala 34:39]
    node _csignals_T_576 = mux(_csignals_T_155, UInt<1>("h1"), _csignals_T_575) @[Lookup.scala 34:39]
    node _csignals_T_577 = mux(_csignals_T_153, UInt<1>("h1"), _csignals_T_576) @[Lookup.scala 34:39]
    node _csignals_T_578 = mux(_csignals_T_151, UInt<1>("h1"), _csignals_T_577) @[Lookup.scala 34:39]
    node _csignals_T_579 = mux(_csignals_T_149, UInt<1>("h1"), _csignals_T_578) @[Lookup.scala 34:39]
    node _csignals_T_580 = mux(_csignals_T_147, UInt<1>("h0"), _csignals_T_579) @[Lookup.scala 34:39]
    node _csignals_T_581 = mux(_csignals_T_145, UInt<1>("h1"), _csignals_T_580) @[Lookup.scala 34:39]
    node _csignals_T_582 = mux(_csignals_T_143, UInt<1>("h1"), _csignals_T_581) @[Lookup.scala 34:39]
    node _csignals_T_583 = mux(_csignals_T_141, UInt<1>("h1"), _csignals_T_582) @[Lookup.scala 34:39]
    node _csignals_T_584 = mux(_csignals_T_139, UInt<1>("h1"), _csignals_T_583) @[Lookup.scala 34:39]
    node _csignals_T_585 = mux(_csignals_T_137, UInt<1>("h0"), _csignals_T_584) @[Lookup.scala 34:39]
    node _csignals_T_586 = mux(_csignals_T_135, UInt<1>("h1"), _csignals_T_585) @[Lookup.scala 34:39]
    node _csignals_T_587 = mux(_csignals_T_133, UInt<1>("h1"), _csignals_T_586) @[Lookup.scala 34:39]
    node _csignals_T_588 = mux(_csignals_T_131, UInt<1>("h1"), _csignals_T_587) @[Lookup.scala 34:39]
    node _csignals_T_589 = mux(_csignals_T_129, UInt<1>("h1"), _csignals_T_588) @[Lookup.scala 34:39]
    node _csignals_T_590 = mux(_csignals_T_127, UInt<1>("h1"), _csignals_T_589) @[Lookup.scala 34:39]
    node _csignals_T_591 = mux(_csignals_T_125, UInt<1>("h1"), _csignals_T_590) @[Lookup.scala 34:39]
    node _csignals_T_592 = mux(_csignals_T_123, UInt<1>("h1"), _csignals_T_591) @[Lookup.scala 34:39]
    node _csignals_T_593 = mux(_csignals_T_121, UInt<1>("h1"), _csignals_T_592) @[Lookup.scala 34:39]
    node _csignals_T_594 = mux(_csignals_T_119, UInt<1>("h1"), _csignals_T_593) @[Lookup.scala 34:39]
    node _csignals_T_595 = mux(_csignals_T_117, UInt<1>("h1"), _csignals_T_594) @[Lookup.scala 34:39]
    node _csignals_T_596 = mux(_csignals_T_115, UInt<1>("h1"), _csignals_T_595) @[Lookup.scala 34:39]
    node _csignals_T_597 = mux(_csignals_T_113, UInt<1>("h1"), _csignals_T_596) @[Lookup.scala 34:39]
    node _csignals_T_598 = mux(_csignals_T_111, UInt<1>("h1"), _csignals_T_597) @[Lookup.scala 34:39]
    node _csignals_T_599 = mux(_csignals_T_109, UInt<1>("h1"), _csignals_T_598) @[Lookup.scala 34:39]
    node _csignals_T_600 = mux(_csignals_T_107, UInt<1>("h1"), _csignals_T_599) @[Lookup.scala 34:39]
    node _csignals_T_601 = mux(_csignals_T_105, UInt<1>("h1"), _csignals_T_600) @[Lookup.scala 34:39]
    node _csignals_T_602 = mux(_csignals_T_103, UInt<1>("h1"), _csignals_T_601) @[Lookup.scala 34:39]
    node _csignals_T_603 = mux(_csignals_T_101, UInt<1>("h1"), _csignals_T_602) @[Lookup.scala 34:39]
    node _csignals_T_604 = mux(_csignals_T_99, UInt<1>("h1"), _csignals_T_603) @[Lookup.scala 34:39]
    node _csignals_T_605 = mux(_csignals_T_97, UInt<1>("h1"), _csignals_T_604) @[Lookup.scala 34:39]
    node _csignals_T_606 = mux(_csignals_T_95, UInt<1>("h1"), _csignals_T_605) @[Lookup.scala 34:39]
    node _csignals_T_607 = mux(_csignals_T_93, UInt<1>("h1"), _csignals_T_606) @[Lookup.scala 34:39]
    node _csignals_T_608 = mux(_csignals_T_91, UInt<1>("h0"), _csignals_T_607) @[Lookup.scala 34:39]
    node _csignals_T_609 = mux(_csignals_T_89, UInt<1>("h0"), _csignals_T_608) @[Lookup.scala 34:39]
    node _csignals_T_610 = mux(_csignals_T_87, UInt<1>("h0"), _csignals_T_609) @[Lookup.scala 34:39]
    node _csignals_T_611 = mux(_csignals_T_85, UInt<1>("h1"), _csignals_T_610) @[Lookup.scala 34:39]
    node _csignals_T_612 = mux(_csignals_T_83, UInt<1>("h1"), _csignals_T_611) @[Lookup.scala 34:39]
    node _csignals_T_613 = mux(_csignals_T_81, UInt<1>("h1"), _csignals_T_612) @[Lookup.scala 34:39]
    node _csignals_T_614 = mux(_csignals_T_79, UInt<1>("h1"), _csignals_T_613) @[Lookup.scala 34:39]
    node _csignals_T_615 = mux(_csignals_T_77, UInt<1>("h1"), _csignals_T_614) @[Lookup.scala 34:39]
    node _csignals_T_616 = mux(_csignals_T_75, UInt<1>("h1"), _csignals_T_615) @[Lookup.scala 34:39]
    node _csignals_T_617 = mux(_csignals_T_73, UInt<1>("h1"), _csignals_T_616) @[Lookup.scala 34:39]
    node _csignals_T_618 = mux(_csignals_T_71, UInt<1>("h1"), _csignals_T_617) @[Lookup.scala 34:39]
    node _csignals_T_619 = mux(_csignals_T_69, UInt<1>("h1"), _csignals_T_618) @[Lookup.scala 34:39]
    node _csignals_T_620 = mux(_csignals_T_67, UInt<1>("h1"), _csignals_T_619) @[Lookup.scala 34:39]
    node _csignals_T_621 = mux(_csignals_T_65, UInt<1>("h0"), _csignals_T_620) @[Lookup.scala 34:39]
    node _csignals_T_622 = mux(_csignals_T_63, UInt<1>("h0"), _csignals_T_621) @[Lookup.scala 34:39]
    node _csignals_T_623 = mux(_csignals_T_61, UInt<1>("h0"), _csignals_T_622) @[Lookup.scala 34:39]
    node _csignals_T_624 = mux(_csignals_T_59, UInt<1>("h0"), _csignals_T_623) @[Lookup.scala 34:39]
    node _csignals_T_625 = mux(_csignals_T_57, UInt<1>("h0"), _csignals_T_624) @[Lookup.scala 34:39]
    node _csignals_T_626 = mux(_csignals_T_55, UInt<1>("h0"), _csignals_T_625) @[Lookup.scala 34:39]
    node _csignals_T_627 = mux(_csignals_T_53, UInt<1>("h1"), _csignals_T_626) @[Lookup.scala 34:39]
    node _csignals_T_628 = mux(_csignals_T_51, UInt<1>("h1"), _csignals_T_627) @[Lookup.scala 34:39]
    node _csignals_T_629 = mux(_csignals_T_49, UInt<1>("h1"), _csignals_T_628) @[Lookup.scala 34:39]
    node _csignals_T_630 = mux(_csignals_T_47, UInt<1>("h1"), _csignals_T_629) @[Lookup.scala 34:39]
    node _csignals_T_631 = mux(_csignals_T_45, UInt<1>("h1"), _csignals_T_630) @[Lookup.scala 34:39]
    node _csignals_T_632 = mux(_csignals_T_43, UInt<1>("h1"), _csignals_T_631) @[Lookup.scala 34:39]
    node _csignals_T_633 = mux(_csignals_T_41, UInt<1>("h1"), _csignals_T_632) @[Lookup.scala 34:39]
    node _csignals_T_634 = mux(_csignals_T_39, UInt<1>("h1"), _csignals_T_633) @[Lookup.scala 34:39]
    node _csignals_T_635 = mux(_csignals_T_37, UInt<1>("h1"), _csignals_T_634) @[Lookup.scala 34:39]
    node _csignals_T_636 = mux(_csignals_T_35, UInt<1>("h1"), _csignals_T_635) @[Lookup.scala 34:39]
    node _csignals_T_637 = mux(_csignals_T_33, UInt<1>("h1"), _csignals_T_636) @[Lookup.scala 34:39]
    node _csignals_T_638 = mux(_csignals_T_31, UInt<1>("h1"), _csignals_T_637) @[Lookup.scala 34:39]
    node _csignals_T_639 = mux(_csignals_T_29, UInt<1>("h1"), _csignals_T_638) @[Lookup.scala 34:39]
    node _csignals_T_640 = mux(_csignals_T_27, UInt<1>("h1"), _csignals_T_639) @[Lookup.scala 34:39]
    node _csignals_T_641 = mux(_csignals_T_25, UInt<1>("h1"), _csignals_T_640) @[Lookup.scala 34:39]
    node _csignals_T_642 = mux(_csignals_T_23, UInt<1>("h1"), _csignals_T_641) @[Lookup.scala 34:39]
    node _csignals_T_643 = mux(_csignals_T_21, UInt<1>("h1"), _csignals_T_642) @[Lookup.scala 34:39]
    node _csignals_T_644 = mux(_csignals_T_19, UInt<1>("h1"), _csignals_T_643) @[Lookup.scala 34:39]
    node _csignals_T_645 = mux(_csignals_T_17, UInt<1>("h1"), _csignals_T_644) @[Lookup.scala 34:39]
    node _csignals_T_646 = mux(_csignals_T_15, UInt<1>("h0"), _csignals_T_645) @[Lookup.scala 34:39]
    node _csignals_T_647 = mux(_csignals_T_13, UInt<1>("h1"), _csignals_T_646) @[Lookup.scala 34:39]
    node _csignals_T_648 = mux(_csignals_T_11, UInt<1>("h0"), _csignals_T_647) @[Lookup.scala 34:39]
    node _csignals_T_649 = mux(_csignals_T_9, UInt<1>("h1"), _csignals_T_648) @[Lookup.scala 34:39]
    node _csignals_T_650 = mux(_csignals_T_7, UInt<1>("h1"), _csignals_T_649) @[Lookup.scala 34:39]
    node _csignals_T_651 = mux(_csignals_T_5, UInt<1>("h0"), _csignals_T_650) @[Lookup.scala 34:39]
    node _csignals_T_652 = mux(_csignals_T_3, UInt<1>("h1"), _csignals_T_651) @[Lookup.scala 34:39]
    node csignals_4 = mux(_csignals_T_1, UInt<1>("h1"), _csignals_T_652) @[Lookup.scala 34:39]
    node _csignals_T_653 = mux(_csignals_T_187, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_654 = mux(_csignals_T_185, UInt<3>("h0"), _csignals_T_653) @[Lookup.scala 34:39]
    node _csignals_T_655 = mux(_csignals_T_183, UInt<3>("h0"), _csignals_T_654) @[Lookup.scala 34:39]
    node _csignals_T_656 = mux(_csignals_T_181, UInt<3>("h6"), _csignals_T_655) @[Lookup.scala 34:39]
    node _csignals_T_657 = mux(_csignals_T_179, UInt<3>("h1"), _csignals_T_656) @[Lookup.scala 34:39]
    node _csignals_T_658 = mux(_csignals_T_177, UInt<3>("h1"), _csignals_T_657) @[Lookup.scala 34:39]
    node _csignals_T_659 = mux(_csignals_T_175, UInt<3>("h1"), _csignals_T_658) @[Lookup.scala 34:39]
    node _csignals_T_660 = mux(_csignals_T_173, UInt<3>("h0"), _csignals_T_659) @[Lookup.scala 34:39]
    node _csignals_T_661 = mux(_csignals_T_171, UInt<3>("h0"), _csignals_T_660) @[Lookup.scala 34:39]
    node _csignals_T_662 = mux(_csignals_T_169, UInt<3>("h1"), _csignals_T_661) @[Lookup.scala 34:39]
    node _csignals_T_663 = mux(_csignals_T_167, UInt<3>("h0"), _csignals_T_662) @[Lookup.scala 34:39]
    node _csignals_T_664 = mux(_csignals_T_165, UInt<3>("h0"), _csignals_T_663) @[Lookup.scala 34:39]
    node _csignals_T_665 = mux(_csignals_T_163, UInt<3>("h0"), _csignals_T_664) @[Lookup.scala 34:39]
    node _csignals_T_666 = mux(_csignals_T_161, UInt<3>("h0"), _csignals_T_665) @[Lookup.scala 34:39]
    node _csignals_T_667 = mux(_csignals_T_159, UInt<3>("h0"), _csignals_T_666) @[Lookup.scala 34:39]
    node _csignals_T_668 = mux(_csignals_T_157, UInt<3>("h0"), _csignals_T_667) @[Lookup.scala 34:39]
    node _csignals_T_669 = mux(_csignals_T_155, UInt<3>("h0"), _csignals_T_668) @[Lookup.scala 34:39]
    node _csignals_T_670 = mux(_csignals_T_153, UInt<3>("h0"), _csignals_T_669) @[Lookup.scala 34:39]
    node _csignals_T_671 = mux(_csignals_T_151, UInt<3>("h0"), _csignals_T_670) @[Lookup.scala 34:39]
    node _csignals_T_672 = mux(_csignals_T_149, UInt<3>("h0"), _csignals_T_671) @[Lookup.scala 34:39]
    node _csignals_T_673 = mux(_csignals_T_147, UInt<3>("h0"), _csignals_T_672) @[Lookup.scala 34:39]
    node _csignals_T_674 = mux(_csignals_T_145, UInt<3>("h6"), _csignals_T_673) @[Lookup.scala 34:39]
    node _csignals_T_675 = mux(_csignals_T_143, UInt<3>("h0"), _csignals_T_674) @[Lookup.scala 34:39]
    node _csignals_T_676 = mux(_csignals_T_141, UInt<3>("h0"), _csignals_T_675) @[Lookup.scala 34:39]
    node _csignals_T_677 = mux(_csignals_T_139, UInt<3>("h0"), _csignals_T_676) @[Lookup.scala 34:39]
    node _csignals_T_678 = mux(_csignals_T_137, UInt<3>("h0"), _csignals_T_677) @[Lookup.scala 34:39]
    node _csignals_T_679 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_678) @[Lookup.scala 34:39]
    node _csignals_T_680 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_679) @[Lookup.scala 34:39]
    node _csignals_T_681 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_680) @[Lookup.scala 34:39]
    node _csignals_T_682 = mux(_csignals_T_129, UInt<3>("h5"), _csignals_T_681) @[Lookup.scala 34:39]
    node _csignals_T_683 = mux(_csignals_T_127, UInt<3>("h5"), _csignals_T_682) @[Lookup.scala 34:39]
    node _csignals_T_684 = mux(_csignals_T_125, UInt<3>("h5"), _csignals_T_683) @[Lookup.scala 34:39]
    node _csignals_T_685 = mux(_csignals_T_123, UInt<3>("h5"), _csignals_T_684) @[Lookup.scala 34:39]
    node _csignals_T_686 = mux(_csignals_T_121, UInt<3>("h5"), _csignals_T_685) @[Lookup.scala 34:39]
    node _csignals_T_687 = mux(_csignals_T_119, UInt<3>("h5"), _csignals_T_686) @[Lookup.scala 34:39]
    node _csignals_T_688 = mux(_csignals_T_117, UInt<3>("h5"), _csignals_T_687) @[Lookup.scala 34:39]
    node _csignals_T_689 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_688) @[Lookup.scala 34:39]
    node _csignals_T_690 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_689) @[Lookup.scala 34:39]
    node _csignals_T_691 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_690) @[Lookup.scala 34:39]
    node _csignals_T_692 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_691) @[Lookup.scala 34:39]
    node _csignals_T_693 = mux(_csignals_T_107, UInt<3>("h4"), _csignals_T_692) @[Lookup.scala 34:39]
    node _csignals_T_694 = mux(_csignals_T_105, UInt<3>("h4"), _csignals_T_693) @[Lookup.scala 34:39]
    node _csignals_T_695 = mux(_csignals_T_103, UInt<3>("h4"), _csignals_T_694) @[Lookup.scala 34:39]
    node _csignals_T_696 = mux(_csignals_T_101, UInt<3>("h4"), _csignals_T_695) @[Lookup.scala 34:39]
    node _csignals_T_697 = mux(_csignals_T_99, UInt<3>("h4"), _csignals_T_696) @[Lookup.scala 34:39]
    node _csignals_T_698 = mux(_csignals_T_97, UInt<3>("h4"), _csignals_T_697) @[Lookup.scala 34:39]
    node _csignals_T_699 = mux(_csignals_T_95, UInt<3>("h4"), _csignals_T_698) @[Lookup.scala 34:39]
    node _csignals_T_700 = mux(_csignals_T_93, UInt<3>("h4"), _csignals_T_699) @[Lookup.scala 34:39]
    node _csignals_T_701 = mux(_csignals_T_91, UInt<3>("h0"), _csignals_T_700) @[Lookup.scala 34:39]
    node _csignals_T_702 = mux(_csignals_T_89, UInt<3>("h0"), _csignals_T_701) @[Lookup.scala 34:39]
    node _csignals_T_703 = mux(_csignals_T_87, UInt<3>("h0"), _csignals_T_702) @[Lookup.scala 34:39]
    node _csignals_T_704 = mux(_csignals_T_85, UInt<3>("h7"), _csignals_T_703) @[Lookup.scala 34:39]
    node _csignals_T_705 = mux(_csignals_T_83, UInt<3>("h7"), _csignals_T_704) @[Lookup.scala 34:39]
    node _csignals_T_706 = mux(_csignals_T_81, UInt<3>("h7"), _csignals_T_705) @[Lookup.scala 34:39]
    node _csignals_T_707 = mux(_csignals_T_79, UInt<3>("h7"), _csignals_T_706) @[Lookup.scala 34:39]
    node _csignals_T_708 = mux(_csignals_T_77, UInt<3>("h7"), _csignals_T_707) @[Lookup.scala 34:39]
    node _csignals_T_709 = mux(_csignals_T_75, UInt<3>("h7"), _csignals_T_708) @[Lookup.scala 34:39]
    node _csignals_T_710 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_709) @[Lookup.scala 34:39]
    node _csignals_T_711 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_710) @[Lookup.scala 34:39]
    node _csignals_T_712 = mux(_csignals_T_69, UInt<3>("h1"), _csignals_T_711) @[Lookup.scala 34:39]
    node _csignals_T_713 = mux(_csignals_T_67, UInt<3>("h1"), _csignals_T_712) @[Lookup.scala 34:39]
    node _csignals_T_714 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_713) @[Lookup.scala 34:39]
    node _csignals_T_715 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_714) @[Lookup.scala 34:39]
    node _csignals_T_716 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_715) @[Lookup.scala 34:39]
    node _csignals_T_717 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_716) @[Lookup.scala 34:39]
    node _csignals_T_718 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_717) @[Lookup.scala 34:39]
    node _csignals_T_719 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_718) @[Lookup.scala 34:39]
    node _csignals_T_720 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_719) @[Lookup.scala 34:39]
    node _csignals_T_721 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_720) @[Lookup.scala 34:39]
    node _csignals_T_722 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_721) @[Lookup.scala 34:39]
    node _csignals_T_723 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_722) @[Lookup.scala 34:39]
    node _csignals_T_724 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_723) @[Lookup.scala 34:39]
    node _csignals_T_725 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_724) @[Lookup.scala 34:39]
    node _csignals_T_726 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_725) @[Lookup.scala 34:39]
    node _csignals_T_727 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_726) @[Lookup.scala 34:39]
    node _csignals_T_728 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_727) @[Lookup.scala 34:39]
    node _csignals_T_729 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_728) @[Lookup.scala 34:39]
    node _csignals_T_730 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_729) @[Lookup.scala 34:39]
    node _csignals_T_731 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_730) @[Lookup.scala 34:39]
    node _csignals_T_732 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_731) @[Lookup.scala 34:39]
    node _csignals_T_733 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_732) @[Lookup.scala 34:39]
    node _csignals_T_734 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_733) @[Lookup.scala 34:39]
    node _csignals_T_735 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_734) @[Lookup.scala 34:39]
    node _csignals_T_736 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_735) @[Lookup.scala 34:39]
    node _csignals_T_737 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_736) @[Lookup.scala 34:39]
    node _csignals_T_738 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_737) @[Lookup.scala 34:39]
    node _csignals_T_739 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_738) @[Lookup.scala 34:39]
    node _csignals_T_740 = mux(_csignals_T_13, UInt<3>("h6"), _csignals_T_739) @[Lookup.scala 34:39]
    node _csignals_T_741 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_740) @[Lookup.scala 34:39]
    node _csignals_T_742 = mux(_csignals_T_9, UInt<3>("h6"), _csignals_T_741) @[Lookup.scala 34:39]
    node _csignals_T_743 = mux(_csignals_T_7, UInt<3>("h6"), _csignals_T_742) @[Lookup.scala 34:39]
    node _csignals_T_744 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_743) @[Lookup.scala 34:39]
    node _csignals_T_745 = mux(_csignals_T_3, UInt<3>("h6"), _csignals_T_744) @[Lookup.scala 34:39]
    node csignals_5 = mux(_csignals_T_1, UInt<3>("h6"), _csignals_T_745) @[Lookup.scala 34:39]
    node _csignals_T_746 = mux(_csignals_T_187, UInt<3>("h1"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_747 = mux(_csignals_T_185, UInt<3>("h1"), _csignals_T_746) @[Lookup.scala 34:39]
    node _csignals_T_748 = mux(_csignals_T_183, UInt<3>("h1"), _csignals_T_747) @[Lookup.scala 34:39]
    node _csignals_T_749 = mux(_csignals_T_181, UInt<3>("h1"), _csignals_T_748) @[Lookup.scala 34:39]
    node _csignals_T_750 = mux(_csignals_T_179, UInt<3>("h4"), _csignals_T_749) @[Lookup.scala 34:39]
    node _csignals_T_751 = mux(_csignals_T_177, UInt<3>("h4"), _csignals_T_750) @[Lookup.scala 34:39]
    node _csignals_T_752 = mux(_csignals_T_175, UInt<3>("h1"), _csignals_T_751) @[Lookup.scala 34:39]
    node _csignals_T_753 = mux(_csignals_T_173, UInt<3>("h1"), _csignals_T_752) @[Lookup.scala 34:39]
    node _csignals_T_754 = mux(_csignals_T_171, UInt<3>("h1"), _csignals_T_753) @[Lookup.scala 34:39]
    node _csignals_T_755 = mux(_csignals_T_169, UInt<3>("h1"), _csignals_T_754) @[Lookup.scala 34:39]
    node _csignals_T_756 = mux(_csignals_T_167, UInt<3>("h1"), _csignals_T_755) @[Lookup.scala 34:39]
    node _csignals_T_757 = mux(_csignals_T_165, UInt<3>("h2"), _csignals_T_756) @[Lookup.scala 34:39]
    node _csignals_T_758 = mux(_csignals_T_163, UInt<3>("h2"), _csignals_T_757) @[Lookup.scala 34:39]
    node _csignals_T_759 = mux(_csignals_T_161, UInt<3>("h2"), _csignals_T_758) @[Lookup.scala 34:39]
    node _csignals_T_760 = mux(_csignals_T_159, UInt<3>("h2"), _csignals_T_759) @[Lookup.scala 34:39]
    node _csignals_T_761 = mux(_csignals_T_157, UInt<3>("h2"), _csignals_T_760) @[Lookup.scala 34:39]
    node _csignals_T_762 = mux(_csignals_T_155, UInt<3>("h2"), _csignals_T_761) @[Lookup.scala 34:39]
    node _csignals_T_763 = mux(_csignals_T_153, UInt<3>("h2"), _csignals_T_762) @[Lookup.scala 34:39]
    node _csignals_T_764 = mux(_csignals_T_151, UInt<3>("h1"), _csignals_T_763) @[Lookup.scala 34:39]
    node _csignals_T_765 = mux(_csignals_T_149, UInt<3>("h1"), _csignals_T_764) @[Lookup.scala 34:39]
    node _csignals_T_766 = mux(_csignals_T_147, UInt<3>("h1"), _csignals_T_765) @[Lookup.scala 34:39]
    node _csignals_T_767 = mux(_csignals_T_145, UInt<3>("h3"), _csignals_T_766) @[Lookup.scala 34:39]
    node _csignals_T_768 = mux(_csignals_T_143, UInt<3>("h1"), _csignals_T_767) @[Lookup.scala 34:39]
    node _csignals_T_769 = mux(_csignals_T_141, UInt<3>("h1"), _csignals_T_768) @[Lookup.scala 34:39]
    node _csignals_T_770 = mux(_csignals_T_139, UInt<3>("h3"), _csignals_T_769) @[Lookup.scala 34:39]
    node _csignals_T_771 = mux(_csignals_T_137, UInt<3>("h1"), _csignals_T_770) @[Lookup.scala 34:39]
    node _csignals_T_772 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_771) @[Lookup.scala 34:39]
    node _csignals_T_773 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_772) @[Lookup.scala 34:39]
    node _csignals_T_774 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_773) @[Lookup.scala 34:39]
    node _csignals_T_775 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_774) @[Lookup.scala 34:39]
    node _csignals_T_776 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_775) @[Lookup.scala 34:39]
    node _csignals_T_777 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_776) @[Lookup.scala 34:39]
    node _csignals_T_778 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_777) @[Lookup.scala 34:39]
    node _csignals_T_779 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_778) @[Lookup.scala 34:39]
    node _csignals_T_780 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_779) @[Lookup.scala 34:39]
    node _csignals_T_781 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_780) @[Lookup.scala 34:39]
    node _csignals_T_782 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_781) @[Lookup.scala 34:39]
    node _csignals_T_783 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_782) @[Lookup.scala 34:39]
    node _csignals_T_784 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_783) @[Lookup.scala 34:39]
    node _csignals_T_785 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_784) @[Lookup.scala 34:39]
    node _csignals_T_786 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_785) @[Lookup.scala 34:39]
    node _csignals_T_787 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_786) @[Lookup.scala 34:39]
    node _csignals_T_788 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_787) @[Lookup.scala 34:39]
    node _csignals_T_789 = mux(_csignals_T_101, UInt<3>("h0"), _csignals_T_788) @[Lookup.scala 34:39]
    node _csignals_T_790 = mux(_csignals_T_99, UInt<3>("h0"), _csignals_T_789) @[Lookup.scala 34:39]
    node _csignals_T_791 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_790) @[Lookup.scala 34:39]
    node _csignals_T_792 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_791) @[Lookup.scala 34:39]
    node _csignals_T_793 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_792) @[Lookup.scala 34:39]
    node _csignals_T_794 = mux(_csignals_T_91, UInt<3>("h0"), _csignals_T_793) @[Lookup.scala 34:39]
    node _csignals_T_795 = mux(_csignals_T_89, UInt<3>("h0"), _csignals_T_794) @[Lookup.scala 34:39]
    node _csignals_T_796 = mux(_csignals_T_87, UInt<3>("h0"), _csignals_T_795) @[Lookup.scala 34:39]
    node _csignals_T_797 = mux(_csignals_T_85, UInt<3>("h0"), _csignals_T_796) @[Lookup.scala 34:39]
    node _csignals_T_798 = mux(_csignals_T_83, UInt<3>("h0"), _csignals_T_797) @[Lookup.scala 34:39]
    node _csignals_T_799 = mux(_csignals_T_81, UInt<3>("h0"), _csignals_T_798) @[Lookup.scala 34:39]
    node _csignals_T_800 = mux(_csignals_T_79, UInt<3>("h0"), _csignals_T_799) @[Lookup.scala 34:39]
    node _csignals_T_801 = mux(_csignals_T_77, UInt<3>("h0"), _csignals_T_800) @[Lookup.scala 34:39]
    node _csignals_T_802 = mux(_csignals_T_75, UInt<3>("h0"), _csignals_T_801) @[Lookup.scala 34:39]
    node _csignals_T_803 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_802) @[Lookup.scala 34:39]
    node _csignals_T_804 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_803) @[Lookup.scala 34:39]
    node _csignals_T_805 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_804) @[Lookup.scala 34:39]
    node _csignals_T_806 = mux(_csignals_T_67, UInt<3>("h0"), _csignals_T_805) @[Lookup.scala 34:39]
    node _csignals_T_807 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_806) @[Lookup.scala 34:39]
    node _csignals_T_808 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_807) @[Lookup.scala 34:39]
    node _csignals_T_809 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_808) @[Lookup.scala 34:39]
    node _csignals_T_810 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_809) @[Lookup.scala 34:39]
    node _csignals_T_811 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_810) @[Lookup.scala 34:39]
    node _csignals_T_812 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_811) @[Lookup.scala 34:39]
    node _csignals_T_813 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_812) @[Lookup.scala 34:39]
    node _csignals_T_814 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_813) @[Lookup.scala 34:39]
    node _csignals_T_815 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_814) @[Lookup.scala 34:39]
    node _csignals_T_816 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_815) @[Lookup.scala 34:39]
    node _csignals_T_817 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_816) @[Lookup.scala 34:39]
    node _csignals_T_818 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_817) @[Lookup.scala 34:39]
    node _csignals_T_819 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_818) @[Lookup.scala 34:39]
    node _csignals_T_820 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_819) @[Lookup.scala 34:39]
    node _csignals_T_821 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_820) @[Lookup.scala 34:39]
    node _csignals_T_822 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_821) @[Lookup.scala 34:39]
    node _csignals_T_823 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_822) @[Lookup.scala 34:39]
    node _csignals_T_824 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_823) @[Lookup.scala 34:39]
    node _csignals_T_825 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_824) @[Lookup.scala 34:39]
    node _csignals_T_826 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_825) @[Lookup.scala 34:39]
    node _csignals_T_827 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_826) @[Lookup.scala 34:39]
    node _csignals_T_828 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_827) @[Lookup.scala 34:39]
    node _csignals_T_829 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_828) @[Lookup.scala 34:39]
    node _csignals_T_830 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_829) @[Lookup.scala 34:39]
    node _csignals_T_831 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_830) @[Lookup.scala 34:39]
    node _csignals_T_832 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_831) @[Lookup.scala 34:39]
    node _csignals_T_833 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_832) @[Lookup.scala 34:39]
    node _csignals_T_834 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_833) @[Lookup.scala 34:39]
    node _csignals_T_835 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_834) @[Lookup.scala 34:39]
    node _csignals_T_836 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_835) @[Lookup.scala 34:39]
    node _csignals_T_837 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_836) @[Lookup.scala 34:39]
    node _csignals_T_838 = mux(_csignals_T_3, UInt<3>("h0"), _csignals_T_837) @[Lookup.scala 34:39]
    node csignals_6 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_838) @[Lookup.scala 34:39]
    node _csignals_T_839 = mux(_csignals_T_187, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_840 = mux(_csignals_T_185, UInt<3>("h0"), _csignals_T_839) @[Lookup.scala 34:39]
    node _csignals_T_841 = mux(_csignals_T_183, UInt<3>("h0"), _csignals_T_840) @[Lookup.scala 34:39]
    node _csignals_T_842 = mux(_csignals_T_181, UInt<3>("h0"), _csignals_T_841) @[Lookup.scala 34:39]
    node _csignals_T_843 = mux(_csignals_T_179, UInt<3>("h0"), _csignals_T_842) @[Lookup.scala 34:39]
    node _csignals_T_844 = mux(_csignals_T_177, UInt<3>("h0"), _csignals_T_843) @[Lookup.scala 34:39]
    node _csignals_T_845 = mux(_csignals_T_175, UInt<3>("h0"), _csignals_T_844) @[Lookup.scala 34:39]
    node _csignals_T_846 = mux(_csignals_T_173, UInt<3>("h0"), _csignals_T_845) @[Lookup.scala 34:39]
    node _csignals_T_847 = mux(_csignals_T_171, UInt<3>("h0"), _csignals_T_846) @[Lookup.scala 34:39]
    node _csignals_T_848 = mux(_csignals_T_169, UInt<3>("h0"), _csignals_T_847) @[Lookup.scala 34:39]
    node _csignals_T_849 = mux(_csignals_T_167, UInt<3>("h0"), _csignals_T_848) @[Lookup.scala 34:39]
    node _csignals_T_850 = mux(_csignals_T_165, UInt<3>("h0"), _csignals_T_849) @[Lookup.scala 34:39]
    node _csignals_T_851 = mux(_csignals_T_163, UInt<3>("h0"), _csignals_T_850) @[Lookup.scala 34:39]
    node _csignals_T_852 = mux(_csignals_T_161, UInt<3>("h0"), _csignals_T_851) @[Lookup.scala 34:39]
    node _csignals_T_853 = mux(_csignals_T_159, UInt<3>("h0"), _csignals_T_852) @[Lookup.scala 34:39]
    node _csignals_T_854 = mux(_csignals_T_157, UInt<3>("h0"), _csignals_T_853) @[Lookup.scala 34:39]
    node _csignals_T_855 = mux(_csignals_T_155, UInt<3>("h0"), _csignals_T_854) @[Lookup.scala 34:39]
    node _csignals_T_856 = mux(_csignals_T_153, UInt<3>("h0"), _csignals_T_855) @[Lookup.scala 34:39]
    node _csignals_T_857 = mux(_csignals_T_151, UInt<3>("h0"), _csignals_T_856) @[Lookup.scala 34:39]
    node _csignals_T_858 = mux(_csignals_T_149, UInt<3>("h0"), _csignals_T_857) @[Lookup.scala 34:39]
    node _csignals_T_859 = mux(_csignals_T_147, UInt<3>("h0"), _csignals_T_858) @[Lookup.scala 34:39]
    node _csignals_T_860 = mux(_csignals_T_145, UInt<3>("h0"), _csignals_T_859) @[Lookup.scala 34:39]
    node _csignals_T_861 = mux(_csignals_T_143, UInt<3>("h0"), _csignals_T_860) @[Lookup.scala 34:39]
    node _csignals_T_862 = mux(_csignals_T_141, UInt<3>("h0"), _csignals_T_861) @[Lookup.scala 34:39]
    node _csignals_T_863 = mux(_csignals_T_139, UInt<3>("h0"), _csignals_T_862) @[Lookup.scala 34:39]
    node _csignals_T_864 = mux(_csignals_T_137, UInt<3>("h0"), _csignals_T_863) @[Lookup.scala 34:39]
    node _csignals_T_865 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_864) @[Lookup.scala 34:39]
    node _csignals_T_866 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_865) @[Lookup.scala 34:39]
    node _csignals_T_867 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_866) @[Lookup.scala 34:39]
    node _csignals_T_868 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_867) @[Lookup.scala 34:39]
    node _csignals_T_869 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_868) @[Lookup.scala 34:39]
    node _csignals_T_870 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_869) @[Lookup.scala 34:39]
    node _csignals_T_871 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_870) @[Lookup.scala 34:39]
    node _csignals_T_872 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_871) @[Lookup.scala 34:39]
    node _csignals_T_873 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_872) @[Lookup.scala 34:39]
    node _csignals_T_874 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_873) @[Lookup.scala 34:39]
    node _csignals_T_875 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_874) @[Lookup.scala 34:39]
    node _csignals_T_876 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_875) @[Lookup.scala 34:39]
    node _csignals_T_877 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_876) @[Lookup.scala 34:39]
    node _csignals_T_878 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_877) @[Lookup.scala 34:39]
    node _csignals_T_879 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_878) @[Lookup.scala 34:39]
    node _csignals_T_880 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_879) @[Lookup.scala 34:39]
    node _csignals_T_881 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_880) @[Lookup.scala 34:39]
    node _csignals_T_882 = mux(_csignals_T_101, UInt<3>("h0"), _csignals_T_881) @[Lookup.scala 34:39]
    node _csignals_T_883 = mux(_csignals_T_99, UInt<3>("h0"), _csignals_T_882) @[Lookup.scala 34:39]
    node _csignals_T_884 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_883) @[Lookup.scala 34:39]
    node _csignals_T_885 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_884) @[Lookup.scala 34:39]
    node _csignals_T_886 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_885) @[Lookup.scala 34:39]
    node _csignals_T_887 = mux(_csignals_T_91, UInt<3>("h0"), _csignals_T_886) @[Lookup.scala 34:39]
    node _csignals_T_888 = mux(_csignals_T_89, UInt<3>("h6"), _csignals_T_887) @[Lookup.scala 34:39]
    node _csignals_T_889 = mux(_csignals_T_87, UInt<3>("h4"), _csignals_T_888) @[Lookup.scala 34:39]
    node _csignals_T_890 = mux(_csignals_T_85, UInt<3>("h3"), _csignals_T_889) @[Lookup.scala 34:39]
    node _csignals_T_891 = mux(_csignals_T_83, UInt<3>("h3"), _csignals_T_890) @[Lookup.scala 34:39]
    node _csignals_T_892 = mux(_csignals_T_81, UInt<3>("h2"), _csignals_T_891) @[Lookup.scala 34:39]
    node _csignals_T_893 = mux(_csignals_T_79, UInt<3>("h2"), _csignals_T_892) @[Lookup.scala 34:39]
    node _csignals_T_894 = mux(_csignals_T_77, UInt<3>("h1"), _csignals_T_893) @[Lookup.scala 34:39]
    node _csignals_T_895 = mux(_csignals_T_75, UInt<3>("h1"), _csignals_T_894) @[Lookup.scala 34:39]
    node _csignals_T_896 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_895) @[Lookup.scala 34:39]
    node _csignals_T_897 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_896) @[Lookup.scala 34:39]
    node _csignals_T_898 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_897) @[Lookup.scala 34:39]
    node _csignals_T_899 = mux(_csignals_T_67, UInt<3>("h0"), _csignals_T_898) @[Lookup.scala 34:39]
    node _csignals_T_900 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_899) @[Lookup.scala 34:39]
    node _csignals_T_901 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_900) @[Lookup.scala 34:39]
    node _csignals_T_902 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_901) @[Lookup.scala 34:39]
    node _csignals_T_903 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_902) @[Lookup.scala 34:39]
    node _csignals_T_904 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_903) @[Lookup.scala 34:39]
    node _csignals_T_905 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_904) @[Lookup.scala 34:39]
    node _csignals_T_906 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_905) @[Lookup.scala 34:39]
    node _csignals_T_907 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_906) @[Lookup.scala 34:39]
    node _csignals_T_908 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_907) @[Lookup.scala 34:39]
    node _csignals_T_909 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_908) @[Lookup.scala 34:39]
    node _csignals_T_910 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_909) @[Lookup.scala 34:39]
    node _csignals_T_911 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_910) @[Lookup.scala 34:39]
    node _csignals_T_912 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_911) @[Lookup.scala 34:39]
    node _csignals_T_913 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_912) @[Lookup.scala 34:39]
    node _csignals_T_914 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_913) @[Lookup.scala 34:39]
    node _csignals_T_915 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_914) @[Lookup.scala 34:39]
    node _csignals_T_916 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_915) @[Lookup.scala 34:39]
    node _csignals_T_917 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_916) @[Lookup.scala 34:39]
    node _csignals_T_918 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_917) @[Lookup.scala 34:39]
    node _csignals_T_919 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_918) @[Lookup.scala 34:39]
    node _csignals_T_920 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_919) @[Lookup.scala 34:39]
    node _csignals_T_921 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_920) @[Lookup.scala 34:39]
    node _csignals_T_922 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_921) @[Lookup.scala 34:39]
    node _csignals_T_923 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_922) @[Lookup.scala 34:39]
    node _csignals_T_924 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_923) @[Lookup.scala 34:39]
    node _csignals_T_925 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_924) @[Lookup.scala 34:39]
    node _csignals_T_926 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_925) @[Lookup.scala 34:39]
    node _csignals_T_927 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_926) @[Lookup.scala 34:39]
    node _csignals_T_928 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_927) @[Lookup.scala 34:39]
    node _csignals_T_929 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_928) @[Lookup.scala 34:39]
    node _csignals_T_930 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_929) @[Lookup.scala 34:39]
    node _csignals_T_931 = mux(_csignals_T_3, UInt<3>("h0"), _csignals_T_930) @[Lookup.scala 34:39]
    node csignals_7 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_931) @[Lookup.scala 34:39]
    node _csignals_T_932 = mux(_csignals_T_187, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_933 = mux(_csignals_T_185, UInt<3>("h0"), _csignals_T_932) @[Lookup.scala 34:39]
    node _csignals_T_934 = mux(_csignals_T_183, UInt<3>("h1"), _csignals_T_933) @[Lookup.scala 34:39]
    node _csignals_T_935 = mux(_csignals_T_181, UInt<3>("h1"), _csignals_T_934) @[Lookup.scala 34:39]
    node _csignals_T_936 = mux(_csignals_T_179, UInt<3>("h0"), _csignals_T_935) @[Lookup.scala 34:39]
    node _csignals_T_937 = mux(_csignals_T_177, UInt<3>("h0"), _csignals_T_936) @[Lookup.scala 34:39]
    node _csignals_T_938 = mux(_csignals_T_175, UInt<3>("h0"), _csignals_T_937) @[Lookup.scala 34:39]
    node _csignals_T_939 = mux(_csignals_T_173, UInt<3>("h0"), _csignals_T_938) @[Lookup.scala 34:39]
    node _csignals_T_940 = mux(_csignals_T_171, UInt<3>("h0"), _csignals_T_939) @[Lookup.scala 34:39]
    node _csignals_T_941 = mux(_csignals_T_169, UInt<3>("h0"), _csignals_T_940) @[Lookup.scala 34:39]
    node _csignals_T_942 = mux(_csignals_T_167, UInt<3>("h0"), _csignals_T_941) @[Lookup.scala 34:39]
    node _csignals_T_943 = mux(_csignals_T_165, UInt<3>("h0"), _csignals_T_942) @[Lookup.scala 34:39]
    node _csignals_T_944 = mux(_csignals_T_163, UInt<3>("h0"), _csignals_T_943) @[Lookup.scala 34:39]
    node _csignals_T_945 = mux(_csignals_T_161, UInt<3>("h0"), _csignals_T_944) @[Lookup.scala 34:39]
    node _csignals_T_946 = mux(_csignals_T_159, UInt<3>("h0"), _csignals_T_945) @[Lookup.scala 34:39]
    node _csignals_T_947 = mux(_csignals_T_157, UInt<3>("h0"), _csignals_T_946) @[Lookup.scala 34:39]
    node _csignals_T_948 = mux(_csignals_T_155, UInt<3>("h0"), _csignals_T_947) @[Lookup.scala 34:39]
    node _csignals_T_949 = mux(_csignals_T_153, UInt<3>("h0"), _csignals_T_948) @[Lookup.scala 34:39]
    node _csignals_T_950 = mux(_csignals_T_151, UInt<3>("h0"), _csignals_T_949) @[Lookup.scala 34:39]
    node _csignals_T_951 = mux(_csignals_T_149, UInt<3>("h0"), _csignals_T_950) @[Lookup.scala 34:39]
    node _csignals_T_952 = mux(_csignals_T_147, UInt<3>("h1"), _csignals_T_951) @[Lookup.scala 34:39]
    node _csignals_T_953 = mux(_csignals_T_145, UInt<3>("h1"), _csignals_T_952) @[Lookup.scala 34:39]
    node _csignals_T_954 = mux(_csignals_T_143, UInt<3>("h0"), _csignals_T_953) @[Lookup.scala 34:39]
    node _csignals_T_955 = mux(_csignals_T_141, UInt<3>("h0"), _csignals_T_954) @[Lookup.scala 34:39]
    node _csignals_T_956 = mux(_csignals_T_139, UInt<3>("h0"), _csignals_T_955) @[Lookup.scala 34:39]
    node _csignals_T_957 = mux(_csignals_T_137, UInt<3>("h0"), _csignals_T_956) @[Lookup.scala 34:39]
    node _csignals_T_958 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_957) @[Lookup.scala 34:39]
    node _csignals_T_959 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_958) @[Lookup.scala 34:39]
    node _csignals_T_960 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_959) @[Lookup.scala 34:39]
    node _csignals_T_961 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_960) @[Lookup.scala 34:39]
    node _csignals_T_962 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_961) @[Lookup.scala 34:39]
    node _csignals_T_963 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_962) @[Lookup.scala 34:39]
    node _csignals_T_964 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_963) @[Lookup.scala 34:39]
    node _csignals_T_965 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_964) @[Lookup.scala 34:39]
    node _csignals_T_966 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_965) @[Lookup.scala 34:39]
    node _csignals_T_967 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_966) @[Lookup.scala 34:39]
    node _csignals_T_968 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_967) @[Lookup.scala 34:39]
    node _csignals_T_969 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_968) @[Lookup.scala 34:39]
    node _csignals_T_970 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_969) @[Lookup.scala 34:39]
    node _csignals_T_971 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_970) @[Lookup.scala 34:39]
    node _csignals_T_972 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_971) @[Lookup.scala 34:39]
    node _csignals_T_973 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_972) @[Lookup.scala 34:39]
    node _csignals_T_974 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_973) @[Lookup.scala 34:39]
    node _csignals_T_975 = mux(_csignals_T_101, UInt<3>("h0"), _csignals_T_974) @[Lookup.scala 34:39]
    node _csignals_T_976 = mux(_csignals_T_99, UInt<3>("h0"), _csignals_T_975) @[Lookup.scala 34:39]
    node _csignals_T_977 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_976) @[Lookup.scala 34:39]
    node _csignals_T_978 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_977) @[Lookup.scala 34:39]
    node _csignals_T_979 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_978) @[Lookup.scala 34:39]
    node _csignals_T_980 = mux(_csignals_T_91, UInt<3>("h0"), _csignals_T_979) @[Lookup.scala 34:39]
    node _csignals_T_981 = mux(_csignals_T_89, UInt<3>("h0"), _csignals_T_980) @[Lookup.scala 34:39]
    node _csignals_T_982 = mux(_csignals_T_87, UInt<3>("h0"), _csignals_T_981) @[Lookup.scala 34:39]
    node _csignals_T_983 = mux(_csignals_T_85, UInt<3>("h0"), _csignals_T_982) @[Lookup.scala 34:39]
    node _csignals_T_984 = mux(_csignals_T_83, UInt<3>("h0"), _csignals_T_983) @[Lookup.scala 34:39]
    node _csignals_T_985 = mux(_csignals_T_81, UInt<3>("h0"), _csignals_T_984) @[Lookup.scala 34:39]
    node _csignals_T_986 = mux(_csignals_T_79, UInt<3>("h0"), _csignals_T_985) @[Lookup.scala 34:39]
    node _csignals_T_987 = mux(_csignals_T_77, UInt<3>("h0"), _csignals_T_986) @[Lookup.scala 34:39]
    node _csignals_T_988 = mux(_csignals_T_75, UInt<3>("h0"), _csignals_T_987) @[Lookup.scala 34:39]
    node _csignals_T_989 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_988) @[Lookup.scala 34:39]
    node _csignals_T_990 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_989) @[Lookup.scala 34:39]
    node _csignals_T_991 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_990) @[Lookup.scala 34:39]
    node _csignals_T_992 = mux(_csignals_T_67, UInt<3>("h0"), _csignals_T_991) @[Lookup.scala 34:39]
    node _csignals_T_993 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_992) @[Lookup.scala 34:39]
    node _csignals_T_994 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_993) @[Lookup.scala 34:39]
    node _csignals_T_995 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_994) @[Lookup.scala 34:39]
    node _csignals_T_996 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_995) @[Lookup.scala 34:39]
    node _csignals_T_997 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_996) @[Lookup.scala 34:39]
    node _csignals_T_998 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_997) @[Lookup.scala 34:39]
    node _csignals_T_999 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_998) @[Lookup.scala 34:39]
    node _csignals_T_1000 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_999) @[Lookup.scala 34:39]
    node _csignals_T_1001 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_1000) @[Lookup.scala 34:39]
    node _csignals_T_1002 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_1001) @[Lookup.scala 34:39]
    node _csignals_T_1003 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_1002) @[Lookup.scala 34:39]
    node _csignals_T_1004 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_1003) @[Lookup.scala 34:39]
    node _csignals_T_1005 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_1004) @[Lookup.scala 34:39]
    node _csignals_T_1006 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_1005) @[Lookup.scala 34:39]
    node _csignals_T_1007 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_1006) @[Lookup.scala 34:39]
    node _csignals_T_1008 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_1007) @[Lookup.scala 34:39]
    node _csignals_T_1009 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_1008) @[Lookup.scala 34:39]
    node _csignals_T_1010 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_1009) @[Lookup.scala 34:39]
    node _csignals_T_1011 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_1010) @[Lookup.scala 34:39]
    node _csignals_T_1012 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_1011) @[Lookup.scala 34:39]
    node _csignals_T_1013 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_1012) @[Lookup.scala 34:39]
    node _csignals_T_1014 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_1013) @[Lookup.scala 34:39]
    node _csignals_T_1015 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_1014) @[Lookup.scala 34:39]
    node _csignals_T_1016 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_1015) @[Lookup.scala 34:39]
    node _csignals_T_1017 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_1016) @[Lookup.scala 34:39]
    node _csignals_T_1018 = mux(_csignals_T_15, UInt<3>("h1"), _csignals_T_1017) @[Lookup.scala 34:39]
    node _csignals_T_1019 = mux(_csignals_T_13, UInt<3>("h1"), _csignals_T_1018) @[Lookup.scala 34:39]
    node _csignals_T_1020 = mux(_csignals_T_11, UInt<3>("h2"), _csignals_T_1019) @[Lookup.scala 34:39]
    node _csignals_T_1021 = mux(_csignals_T_9, UInt<3>("h4"), _csignals_T_1020) @[Lookup.scala 34:39]
    node _csignals_T_1022 = mux(_csignals_T_7, UInt<3>("h2"), _csignals_T_1021) @[Lookup.scala 34:39]
    node _csignals_T_1023 = mux(_csignals_T_5, UInt<3>("h3"), _csignals_T_1022) @[Lookup.scala 34:39]
    node _csignals_T_1024 = mux(_csignals_T_3, UInt<3>("h5"), _csignals_T_1023) @[Lookup.scala 34:39]
    node csignals_8 = mux(_csignals_T_1, UInt<3>("h3"), _csignals_T_1024) @[Lookup.scala 34:39]
    node _id_wb_addr_T = eq(csignals_6, UInt<3>("h1")) @[Core.scala 619:13]
    node _id_wb_addr_T_1 = eq(csignals_6, UInt<3>("h2")) @[Core.scala 620:13]
    node _id_wb_addr_T_2 = eq(csignals_6, UInt<3>("h3")) @[Core.scala 621:13]
    node _id_wb_addr_T_3 = eq(csignals_6, UInt<3>("h4")) @[Core.scala 622:13]
    node _id_wb_addr_T_4 = mux(_id_wb_addr_T_3, UInt<5>("h1"), id_w_wb_addr) @[Mux.scala 101:16]
    node _id_wb_addr_T_5 = mux(_id_wb_addr_T_2, id_c_wb2p_addr, _id_wb_addr_T_4) @[Mux.scala 101:16]
    node _id_wb_addr_T_6 = mux(_id_wb_addr_T_1, id_c_wb1p_addr, _id_wb_addr_T_5) @[Mux.scala 101:16]
    node id_wb_addr = mux(_id_wb_addr_T, id_c_wb_addr, _id_wb_addr_T_6) @[Mux.scala 101:16]
    node _id_op1_data_T = eq(csignals_1, UInt<3>("h0")) @[Core.scala 626:17]
    node _id_op1_data_T_1 = eq(csignals_1, UInt<3>("h1")) @[Core.scala 627:17]
    node _id_op1_data_T_2 = eq(csignals_1, UInt<3>("h3")) @[Core.scala 628:17]
    node _id_op1_data_T_3 = eq(csignals_1, UInt<3>("h4")) @[Core.scala 629:17]
    node _id_op1_data_T_4 = eq(csignals_1, UInt<3>("h5")) @[Core.scala 630:17]
    node _id_op1_data_T_5 = eq(csignals_1, UInt<3>("h6")) @[Core.scala 631:17]
    node _id_op1_data_T_6 = mux(_id_op1_data_T_5, id_c_rs1p_data, UInt<32>("h0")) @[Mux.scala 101:16]
    node _id_op1_data_T_7 = mux(_id_op1_data_T_4, id_sp_data, _id_op1_data_T_6) @[Mux.scala 101:16]
    node _id_op1_data_T_8 = mux(_id_op1_data_T_3, id_c_rs1_data, _id_op1_data_T_7) @[Mux.scala 101:16]
    node _id_op1_data_T_9 = mux(_id_op1_data_T_2, id_imm_z_uext, _id_op1_data_T_8) @[Mux.scala 101:16]
    node _id_op1_data_T_10 = mux(_id_op1_data_T_1, id_reg_pc, _id_op1_data_T_9) @[Mux.scala 101:16]
    node id_op1_data = mux(_id_op1_data_T, id_rs1_data, _id_op1_data_T_10) @[Mux.scala 101:16]
    node _id_op2_data_T = eq(csignals_2, UInt<4>("h1")) @[Core.scala 634:17]
    node _id_op2_data_T_1 = eq(csignals_2, UInt<4>("h2")) @[Core.scala 635:17]
    node _id_op2_data_T_2 = eq(csignals_2, UInt<4>("h3")) @[Core.scala 636:17]
    node _id_op2_data_T_3 = eq(csignals_2, UInt<4>("h4")) @[Core.scala 637:17]
    node _id_op2_data_T_4 = eq(csignals_2, UInt<4>("h5")) @[Core.scala 638:17]
    node _id_op2_data_T_5 = eq(csignals_2, UInt<4>("h6")) @[Core.scala 639:17]
    node _id_op2_data_T_6 = eq(csignals_2, UInt<4>("h7")) @[Core.scala 640:17]
    node _id_op2_data_T_7 = eq(csignals_2, UInt<4>("h8")) @[Core.scala 641:17]
    node _id_op2_data_T_8 = eq(csignals_2, UInt<4>("h9")) @[Core.scala 642:17]
    node _id_op2_data_T_9 = eq(csignals_2, UInt<4>("ha")) @[Core.scala 643:17]
    node _id_op2_data_T_10 = eq(csignals_2, UInt<4>("hb")) @[Core.scala 644:17]
    node _id_op2_data_T_11 = eq(csignals_2, UInt<4>("hc")) @[Core.scala 645:17]
    node _id_op2_data_T_12 = eq(csignals_2, UInt<4>("hd")) @[Core.scala 646:17]
    node _id_op2_data_T_13 = eq(csignals_2, UInt<4>("he")) @[Core.scala 647:17]
    node _id_op2_data_T_14 = eq(csignals_2, UInt<4>("hf")) @[Core.scala 648:17]
    node _id_op2_data_T_15 = mux(_id_op2_data_T_14, id_c_imm_ss, UInt<32>("h0")) @[Mux.scala 101:16]
    node _id_op2_data_T_16 = mux(_id_op2_data_T_13, id_c_imm_sl, _id_op2_data_T_15) @[Mux.scala 101:16]
    node _id_op2_data_T_17 = mux(_id_op2_data_T_12, id_c_imm_j, _id_op2_data_T_16) @[Mux.scala 101:16]
    node _id_op2_data_T_18 = mux(_id_op2_data_T_11, id_c_imm_iu, _id_op2_data_T_17) @[Mux.scala 101:16]
    node _id_op2_data_T_19 = mux(_id_op2_data_T_10, id_c_imm_ls, _id_op2_data_T_18) @[Mux.scala 101:16]
    node _id_op2_data_T_20 = mux(_id_op2_data_T_9, id_c_imm_i, _id_op2_data_T_19) @[Mux.scala 101:16]
    node _id_op2_data_T_21 = mux(_id_op2_data_T_8, id_c_imm_i16, _id_op2_data_T_20) @[Mux.scala 101:16]
    node _id_op2_data_T_22 = mux(_id_op2_data_T_7, id_c_imm_iw, _id_op2_data_T_21) @[Mux.scala 101:16]
    node _id_op2_data_T_23 = mux(_id_op2_data_T_6, id_c_rs2p_data, _id_op2_data_T_22) @[Mux.scala 101:16]
    node _id_op2_data_T_24 = mux(_id_op2_data_T_5, id_c_rs2_data, _id_op2_data_T_23) @[Mux.scala 101:16]
    node _id_op2_data_T_25 = mux(_id_op2_data_T_4, id_imm_u_shifted, _id_op2_data_T_24) @[Mux.scala 101:16]
    node _id_op2_data_T_26 = mux(_id_op2_data_T_3, id_imm_j_sext, _id_op2_data_T_25) @[Mux.scala 101:16]
    node _id_op2_data_T_27 = mux(_id_op2_data_T_2, id_imm_s_sext, _id_op2_data_T_26) @[Mux.scala 101:16]
    node _id_op2_data_T_28 = mux(_id_op2_data_T_1, id_imm_i_sext, _id_op2_data_T_27) @[Mux.scala 101:16]
    node id_op2_data = mux(_id_op2_data_T, id_rs2_data, _id_op2_data_T_28) @[Mux.scala 101:16]
    node _id_csr_addr_T = eq(csignals_7, UInt<3>("h4")) @[Core.scala 651:36]
    node _id_csr_addr_T_1 = bits(id_inst, 31, 20) @[Core.scala 651:71]
    node id_csr_addr = mux(_id_csr_addr_T, UInt<12>("h342"), _id_csr_addr_T_1) @[Core.scala 651:24]
    node _id_m_op1_sel_T = eq(csignals_1, UInt<3>("h4")) @[Core.scala 654:17]
    node _id_m_op1_sel_T_1 = eq(csignals_1, UInt<3>("h5")) @[Core.scala 655:17]
    node _id_m_op1_sel_T_2 = eq(csignals_1, UInt<3>("h6")) @[Core.scala 656:17]
    node _id_m_op1_sel_T_3 = mux(_id_m_op1_sel_T_2, UInt<3>("h0"), csignals_1) @[Mux.scala 101:16]
    node _id_m_op1_sel_T_4 = mux(_id_m_op1_sel_T_1, UInt<3>("h0"), _id_m_op1_sel_T_3) @[Mux.scala 101:16]
    node id_m_op1_sel = mux(_id_m_op1_sel_T, UInt<3>("h0"), _id_m_op1_sel_T_4) @[Mux.scala 101:16]
    node _id_m_op2_sel_T = eq(csignals_2, UInt<4>("h6")) @[Core.scala 659:17]
    node _id_m_op2_sel_T_1 = eq(csignals_2, UInt<4>("h7")) @[Core.scala 660:17]
    node _id_m_op2_sel_T_2 = mux(_id_m_op2_sel_T_1, UInt<4>("h1"), csignals_2) @[Mux.scala 101:16]
    node id_m_op2_sel = mux(_id_m_op2_sel_T, UInt<4>("h1"), _id_m_op2_sel_T_2) @[Mux.scala 101:16]
    node _id_m_rs1_addr_T = eq(csignals_1, UInt<3>("h4")) @[Core.scala 663:17]
    node _id_m_rs1_addr_T_1 = eq(csignals_1, UInt<3>("h5")) @[Core.scala 664:17]
    node _id_m_rs1_addr_T_2 = eq(csignals_1, UInt<3>("h6")) @[Core.scala 665:17]
    node _id_m_rs1_addr_T_3 = mux(_id_m_rs1_addr_T_2, id_c_rs1p_addr, id_rs1_addr) @[Mux.scala 101:16]
    node _id_m_rs1_addr_T_4 = mux(_id_m_rs1_addr_T_1, UInt<5>("h2"), _id_m_rs1_addr_T_3) @[Mux.scala 101:16]
    node id_m_rs1_addr = mux(_id_m_rs1_addr_T, id_c_rs1_addr, _id_m_rs1_addr_T_4) @[Mux.scala 101:16]
    node _id_m_rs2_addr_T = eq(csignals_2, UInt<4>("h6")) @[Core.scala 668:17]
    node _id_m_rs2_addr_T_1 = eq(csignals_2, UInt<4>("h7")) @[Core.scala 669:17]
    node _id_m_rs2_addr_T_2 = eq(csignals_2, UInt<4>("hb")) @[Core.scala 670:17]
    node _id_m_rs2_addr_T_3 = eq(csignals_2, UInt<4>("hf")) @[Core.scala 671:17]
    node _id_m_rs2_addr_T_4 = mux(_id_m_rs2_addr_T_3, id_c_rs2_addr, id_rs2_addr) @[Mux.scala 101:16]
    node _id_m_rs2_addr_T_5 = mux(_id_m_rs2_addr_T_2, id_c_rs2p_addr, _id_m_rs2_addr_T_4) @[Mux.scala 101:16]
    node _id_m_rs2_addr_T_6 = mux(_id_m_rs2_addr_T_1, id_c_rs2p_addr, _id_m_rs2_addr_T_5) @[Mux.scala 101:16]
    node id_m_rs2_addr = mux(_id_m_rs2_addr_T, id_c_rs2_addr, _id_m_rs2_addr_T_6) @[Mux.scala 101:16]
    node _id_m_rs2_data_T = eq(csignals_2, UInt<4>("hb")) @[Core.scala 674:17]
    node _id_m_rs2_data_T_1 = eq(csignals_2, UInt<4>("hf")) @[Core.scala 675:17]
    node _id_m_rs2_data_T_2 = mux(_id_m_rs2_data_T_1, id_c_rs2_data, id_rs2_data) @[Mux.scala 101:16]
    node id_m_rs2_data = mux(_id_m_rs2_data_T, id_c_rs2p_data, _id_m_rs2_data_T_2) @[Mux.scala 101:16]
    node _id_m_imm_b_sext_T = eq(csignals_6, UInt<3>("h1")) @[Core.scala 678:13]
    node id_m_imm_b_sext = mux(_id_m_imm_b_sext_T, id_c_imm_b, id_imm_b_sext) @[Mux.scala 101:16]
    node id_is_j = eq(csignals_5, UInt<3>("h1")) @[Core.scala 682:28]
    node id_is_trap = eq(csignals_7, UInt<3>("h4")) @[Core.scala 683:32]
    reg id_reg_pc_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 687:40]
    reg id_reg_inst_cnt_delay : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 688:40]
    reg id_reg_wb_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 689:40]
    reg id_reg_op1_sel_delay : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 690:40]
    reg id_reg_op2_sel_delay : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Core.scala 691:40]
    reg id_reg_rs1_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 692:40]
    reg id_reg_rs2_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 693:40]
    reg id_reg_op1_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 694:40]
    reg id_reg_op2_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 695:40]
    reg id_reg_rs2_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 696:40]
    reg id_reg_exe_fun_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 697:40]
    reg id_reg_mem_wen_delay : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 698:40]
    reg id_reg_rf_wen_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 699:40]
    reg id_reg_wb_sel_delay : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 700:40]
    reg id_reg_csr_addr_delay : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 701:40]
    reg id_reg_csr_cmd_delay : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 702:40]
    reg id_reg_imm_b_sext_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 705:40]
    reg id_reg_mem_w_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 708:40]
    reg id_reg_is_j_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 709:40]
    reg id_reg_is_bp_pos_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 710:40]
    reg id_reg_bp_addr_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 711:40]
    reg id_reg_is_half_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 712:40]
    reg id_reg_is_valid_inst_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 713:43]
    reg id_reg_is_trap_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 714:40]
    reg id_reg_mcause_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 715:40]
    reg id_reg_mtval_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 716:40]
    node _T_25 = or(mem_reg_is_br, ex3_reg_is_br) @[Core.scala 718:23]
    when _T_25 : @[Core.scala 718:41]
      node _T_26 = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 719:11]
      when _T_26 : @[Core.scala 719:26]
        id_reg_pc_delay <= id_reg_pc @[Core.scala 720:32]
        id_reg_inst_cnt_delay <= id_reg_inst_cnt @[Core.scala 721:32]
      id_reg_rf_wen_delay <= UInt<1>("h0") @[Core.scala 723:32]
      id_reg_exe_fun_delay <= UInt<5>("h0") @[Core.scala 724:32]
      id_reg_wb_sel_delay <= UInt<3>("h0") @[Core.scala 725:32]
      id_reg_csr_cmd_delay <= UInt<3>("h0") @[Core.scala 726:32]
      id_reg_mem_wen_delay <= UInt<2>("h0") @[Core.scala 727:32]
      id_reg_mem_w_delay <= UInt<3>("h0") @[Core.scala 728:32]
      id_reg_is_j_delay <= UInt<1>("h0") @[Core.scala 729:32]
      id_reg_is_bp_pos_delay <= UInt<1>("h0") @[Core.scala 730:32]
      id_reg_is_valid_inst_delay <= UInt<1>("h0") @[Core.scala 731:32]
      id_reg_is_trap_delay <= UInt<1>("h0") @[Core.scala 732:32]
    else :
      node _T_27 = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 733:15]
      when _T_27 : @[Core.scala 733:30]
        id_reg_pc_delay <= id_reg_pc @[Core.scala 734:29]
        id_reg_inst_cnt_delay <= id_reg_inst_cnt @[Core.scala 735:29]
        id_reg_op1_sel_delay <= id_m_op1_sel @[Core.scala 736:29]
        id_reg_op2_sel_delay <= id_m_op2_sel @[Core.scala 737:29]
        id_reg_rs1_addr_delay <= id_m_rs1_addr @[Core.scala 738:29]
        id_reg_rs2_addr_delay <= id_m_rs2_addr @[Core.scala 739:29]
        id_reg_op1_data_delay <= id_op1_data @[Core.scala 740:29]
        id_reg_op2_data_delay <= id_op2_data @[Core.scala 741:29]
        id_reg_rs2_data_delay <= id_m_rs2_data @[Core.scala 742:29]
        id_reg_wb_addr_delay <= id_wb_addr @[Core.scala 743:29]
        id_reg_rf_wen_delay <= csignals_4 @[Core.scala 744:29]
        id_reg_exe_fun_delay <= csignals_0 @[Core.scala 745:29]
        id_reg_wb_sel_delay <= csignals_5 @[Core.scala 746:29]
        id_reg_imm_b_sext_delay <= id_m_imm_b_sext @[Core.scala 749:29]
        id_reg_csr_addr_delay <= id_csr_addr @[Core.scala 752:29]
        id_reg_csr_cmd_delay <= csignals_7 @[Core.scala 753:29]
        id_reg_mem_wen_delay <= csignals_3 @[Core.scala 754:29]
        id_reg_mem_w_delay <= csignals_8 @[Core.scala 755:29]
        id_reg_is_j_delay <= id_is_j @[Core.scala 756:29]
        id_reg_is_bp_pos_delay <= id_reg_is_bp_pos @[Core.scala 757:29]
        id_reg_bp_addr_delay <= id_reg_bp_addr @[Core.scala 758:29]
        id_reg_is_half_delay <= id_is_half @[Core.scala 759:29]
        node _id_reg_is_valid_inst_delay_T = neq(id_inst, UInt<32>("h13")) @[Core.scala 760:43]
        id_reg_is_valid_inst_delay <= _id_reg_is_valid_inst_delay_T @[Core.scala 760:32]
        id_reg_is_trap_delay <= id_is_trap @[Core.scala 761:29]
        id_reg_mcause_delay <= UInt<32>("hb") @[Core.scala 762:29]
        id_reg_mtval_delay <= UInt<32>("h0") @[Core.scala 763:29]
    node _T_28 = or(mem_reg_is_br, ex3_reg_is_br) @[Core.scala 768:23]
    when _T_28 : @[Core.scala 768:41]
      when id_reg_stall : @[Core.scala 769:24]
        ex1_reg_pc <= id_reg_pc_delay @[Core.scala 770:29]
        ex1_reg_inst_cnt <= id_reg_inst_cnt_delay @[Core.scala 771:29]
        ex1_reg_op1_sel <= id_reg_op1_sel_delay @[Core.scala 772:29]
        ex1_reg_op2_sel <= id_reg_op2_sel_delay @[Core.scala 773:29]
        ex1_reg_rs1_addr <= id_reg_rs1_addr_delay @[Core.scala 774:29]
        ex1_reg_rs2_addr <= id_reg_rs2_addr_delay @[Core.scala 775:29]
        ex1_reg_op1_data <= id_reg_op1_data_delay @[Core.scala 776:29]
        ex1_reg_op2_data <= id_reg_op2_data_delay @[Core.scala 777:29]
        ex1_reg_rs2_data <= id_reg_rs2_data_delay @[Core.scala 778:29]
        ex1_reg_wb_addr <= id_reg_wb_addr_delay @[Core.scala 779:29]
        ex1_reg_rf_wen <= UInt<1>("h0") @[Core.scala 780:29]
        ex1_reg_exe_fun <= UInt<5>("h0") @[Core.scala 781:29]
        ex1_reg_wb_sel <= UInt<3>("h0") @[Core.scala 782:29]
        ex1_reg_imm_b_sext <= id_reg_imm_b_sext_delay @[Core.scala 783:29]
        ex1_reg_csr_addr <= id_reg_csr_addr_delay @[Core.scala 784:29]
        ex1_reg_csr_cmd <= UInt<3>("h0") @[Core.scala 785:29]
        ex1_reg_mem_wen <= UInt<2>("h0") @[Core.scala 786:29]
        ex1_reg_mem_w <= UInt<3>("h0") @[Core.scala 787:29]
        ex1_reg_is_j <= UInt<1>("h0") @[Core.scala 788:29]
        ex1_reg_is_bp_pos <= UInt<1>("h0") @[Core.scala 789:29]
        ex1_reg_bp_addr <= id_reg_bp_addr_delay @[Core.scala 790:29]
        ex1_reg_is_half <= id_reg_is_half_delay @[Core.scala 791:29]
        ex1_reg_is_valid_inst <= UInt<1>("h0") @[Core.scala 792:29]
        ex1_reg_is_trap <= UInt<1>("h0") @[Core.scala 793:29]
        ex1_reg_mcause <= id_reg_mcause_delay @[Core.scala 794:29]
        ex1_reg_mtval <= id_reg_mtval_delay @[Core.scala 795:29]
      else :
        ex1_reg_pc <= id_reg_pc @[Core.scala 797:29]
        ex1_reg_inst_cnt <= id_reg_inst_cnt @[Core.scala 798:29]
        ex1_reg_op1_sel <= id_m_op1_sel @[Core.scala 799:29]
        ex1_reg_op2_sel <= id_m_op2_sel @[Core.scala 800:29]
        ex1_reg_rs1_addr <= id_m_rs1_addr @[Core.scala 801:29]
        ex1_reg_rs2_addr <= id_m_rs2_addr @[Core.scala 802:29]
        ex1_reg_op1_data <= id_op1_data @[Core.scala 803:29]
        ex1_reg_op2_data <= id_op2_data @[Core.scala 804:29]
        ex1_reg_rs2_data <= id_m_rs2_data @[Core.scala 805:29]
        ex1_reg_wb_addr <= id_wb_addr @[Core.scala 806:29]
        ex1_reg_rf_wen <= UInt<1>("h0") @[Core.scala 807:29]
        ex1_reg_exe_fun <= UInt<5>("h0") @[Core.scala 808:29]
        ex1_reg_wb_sel <= UInt<3>("h0") @[Core.scala 809:29]
        ex1_reg_imm_b_sext <= id_m_imm_b_sext @[Core.scala 810:29]
        ex1_reg_csr_addr <= id_csr_addr @[Core.scala 811:29]
        ex1_reg_csr_cmd <= UInt<3>("h0") @[Core.scala 812:29]
        ex1_reg_mem_wen <= UInt<2>("h0") @[Core.scala 813:29]
        ex1_reg_mem_w <= UInt<3>("h0") @[Core.scala 814:29]
        ex1_reg_is_j <= UInt<1>("h0") @[Core.scala 815:29]
        ex1_reg_is_bp_pos <= UInt<1>("h0") @[Core.scala 816:29]
        ex1_reg_bp_addr <= id_reg_bp_addr @[Core.scala 817:29]
        ex1_reg_is_half <= id_is_half @[Core.scala 818:29]
        ex1_reg_is_valid_inst <= UInt<1>("h0") @[Core.scala 819:29]
        ex1_reg_is_trap <= UInt<1>("h0") @[Core.scala 820:29]
        ex1_reg_mcause <= UInt<32>("hb") @[Core.scala 821:29]
        ex1_reg_mtval <= UInt<32>("h0") @[Core.scala 822:29]
    else :
      node _T_29 = eq(ex1_stall, UInt<1>("h0")) @[Core.scala 824:14]
      node _T_30 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 824:28]
      node _T_31 = and(_T_29, _T_30) @[Core.scala 824:25]
      when _T_31 : @[Core.scala 824:40]
        when id_reg_stall : @[Core.scala 826:24]
          ex1_reg_pc <= id_reg_pc_delay @[Core.scala 827:29]
          ex1_reg_inst_cnt <= id_reg_inst_cnt_delay @[Core.scala 828:29]
          ex1_reg_op1_sel <= id_reg_op1_sel_delay @[Core.scala 829:29]
          ex1_reg_op2_sel <= id_reg_op2_sel_delay @[Core.scala 830:29]
          ex1_reg_rs1_addr <= id_reg_rs1_addr_delay @[Core.scala 831:29]
          ex1_reg_rs2_addr <= id_reg_rs2_addr_delay @[Core.scala 832:29]
          ex1_reg_op1_data <= id_reg_op1_data_delay @[Core.scala 833:29]
          ex1_reg_op2_data <= id_reg_op2_data_delay @[Core.scala 834:29]
          ex1_reg_rs2_data <= id_reg_rs2_data_delay @[Core.scala 835:29]
          ex1_reg_wb_addr <= id_reg_wb_addr_delay @[Core.scala 836:29]
          ex1_reg_rf_wen <= id_reg_rf_wen_delay @[Core.scala 837:29]
          ex1_reg_exe_fun <= id_reg_exe_fun_delay @[Core.scala 838:29]
          ex1_reg_wb_sel <= id_reg_wb_sel_delay @[Core.scala 839:29]
          ex1_reg_imm_b_sext <= id_reg_imm_b_sext_delay @[Core.scala 842:29]
          ex1_reg_csr_addr <= id_reg_csr_addr_delay @[Core.scala 845:29]
          ex1_reg_csr_cmd <= id_reg_csr_cmd_delay @[Core.scala 846:29]
          ex1_reg_mem_wen <= id_reg_mem_wen_delay @[Core.scala 847:29]
          ex1_reg_mem_w <= id_reg_mem_w_delay @[Core.scala 848:29]
          ex1_reg_is_j <= id_reg_is_j_delay @[Core.scala 849:29]
          ex1_reg_is_bp_pos <= id_reg_is_bp_pos_delay @[Core.scala 850:29]
          ex1_reg_bp_addr <= id_reg_bp_addr_delay @[Core.scala 851:29]
          ex1_reg_is_half <= id_reg_is_half_delay @[Core.scala 852:29]
          ex1_reg_is_valid_inst <= id_reg_is_valid_inst_delay @[Core.scala 853:29]
          ex1_reg_is_trap <= id_reg_is_trap_delay @[Core.scala 854:29]
          ex1_reg_mcause <= id_reg_mcause_delay @[Core.scala 855:29]
          ex1_reg_mtval <= id_reg_mtval_delay @[Core.scala 856:29]
        else :
          ex1_reg_pc <= id_reg_pc @[Core.scala 858:29]
          ex1_reg_inst_cnt <= id_reg_inst_cnt @[Core.scala 859:29]
          ex1_reg_op1_sel <= id_m_op1_sel @[Core.scala 860:29]
          ex1_reg_op2_sel <= id_m_op2_sel @[Core.scala 861:29]
          ex1_reg_rs1_addr <= id_m_rs1_addr @[Core.scala 862:29]
          ex1_reg_rs2_addr <= id_m_rs2_addr @[Core.scala 863:29]
          ex1_reg_op1_data <= id_op1_data @[Core.scala 864:29]
          ex1_reg_op2_data <= id_op2_data @[Core.scala 865:29]
          ex1_reg_rs2_data <= id_m_rs2_data @[Core.scala 866:29]
          ex1_reg_wb_addr <= id_wb_addr @[Core.scala 867:29]
          ex1_reg_rf_wen <= csignals_4 @[Core.scala 868:29]
          ex1_reg_exe_fun <= csignals_0 @[Core.scala 869:29]
          ex1_reg_wb_sel <= csignals_5 @[Core.scala 870:29]
          ex1_reg_imm_b_sext <= id_m_imm_b_sext @[Core.scala 873:29]
          ex1_reg_csr_addr <= id_csr_addr @[Core.scala 876:29]
          ex1_reg_csr_cmd <= csignals_7 @[Core.scala 877:29]
          ex1_reg_mem_wen <= csignals_3 @[Core.scala 878:29]
          ex1_reg_mem_w <= csignals_8 @[Core.scala 879:29]
          ex1_reg_is_j <= id_is_j @[Core.scala 880:29]
          ex1_reg_is_bp_pos <= id_reg_is_bp_pos @[Core.scala 881:29]
          ex1_reg_bp_addr <= id_reg_bp_addr @[Core.scala 882:29]
          ex1_reg_is_half <= id_is_half @[Core.scala 883:29]
          node _ex1_reg_is_valid_inst_T = neq(id_inst, UInt<32>("h13")) @[Core.scala 884:40]
          ex1_reg_is_valid_inst <= _ex1_reg_is_valid_inst_T @[Core.scala 884:29]
          ex1_reg_is_trap <= id_is_trap @[Core.scala 885:29]
          ex1_reg_mcause <= UInt<32>("hb") @[Core.scala 886:29]
          ex1_reg_mtval <= UInt<32>("h0") @[Core.scala 887:29]
    reg ex1_reg_fw_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 893:38]
    reg ex1_reg_hazard : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 894:38]
    wire ex1_fw_data : UInt<32> @[Core.scala 895:35]
    reg ex2_reg_fw_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 896:38]
    reg ex2_reg_hazard : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 897:38]
    wire mem_fw_data : UInt<32> @[Core.scala 899:31]
    reg mem_reg_rf_wen_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 900:38]
    wire mem_wb_addr_delay : UInt<5> @[Core.scala 901:35]
    reg mem_reg_wb_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 902:38]
    reg wb_reg_rf_wen_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 903:38]
    reg wb_reg_wb_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 904:38]
    reg wb_reg_wb_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 905:38]
    node _ex1_stall_T = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 909:23]
    node _ex1_stall_T_1 = and(ex1_reg_hazard, _ex1_stall_T) @[Core.scala 908:21]
    node _ex1_stall_T_2 = eq(ex1_reg_rs1_addr, ex2_reg_wb_addr) @[Core.scala 910:24]
    node _ex1_stall_T_3 = and(_ex1_stall_T_1, _ex1_stall_T_2) @[Core.scala 909:36]
    node _ex1_stall_T_4 = neq(ex1_reg_inst_cnt, ex2_reg_inst_cnt) @[Core.scala 911:24]
    node _ex1_stall_T_5 = and(_ex1_stall_T_3, _ex1_stall_T_4) @[Core.scala 910:45]
    node _ex1_stall_T_6 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 913:23]
    node _ex1_stall_T_7 = and(ex2_reg_hazard, _ex1_stall_T_6) @[Core.scala 912:21]
    node _ex1_stall_T_8 = eq(ex1_reg_rs1_addr, mem_reg_wb_addr) @[Core.scala 914:24]
    node _ex1_stall_T_9 = and(_ex1_stall_T_7, _ex1_stall_T_8) @[Core.scala 913:36]
    node _ex1_stall_T_10 = neq(ex1_reg_inst_cnt, mem_reg_inst_cnt) @[Core.scala 915:24]
    node _ex1_stall_T_11 = and(_ex1_stall_T_9, _ex1_stall_T_10) @[Core.scala 914:45]
    node _ex1_stall_T_12 = or(_ex1_stall_T_5, _ex1_stall_T_11) @[Core.scala 911:47]
    node _ex1_stall_T_13 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 917:23]
    node _ex1_stall_T_14 = eq(ex1_reg_mem_wen, UInt<2>("h1")) @[Core.scala 917:54]
    node _ex1_stall_T_15 = or(_ex1_stall_T_13, _ex1_stall_T_14) @[Core.scala 917:35]
    node _ex1_stall_T_16 = and(ex1_reg_hazard, _ex1_stall_T_15) @[Core.scala 916:21]
    node _ex1_stall_T_17 = eq(ex1_reg_rs2_addr, ex2_reg_wb_addr) @[Core.scala 918:24]
    node _ex1_stall_T_18 = and(_ex1_stall_T_16, _ex1_stall_T_17) @[Core.scala 917:65]
    node _ex1_stall_T_19 = neq(ex1_reg_inst_cnt, ex2_reg_inst_cnt) @[Core.scala 919:24]
    node _ex1_stall_T_20 = and(_ex1_stall_T_18, _ex1_stall_T_19) @[Core.scala 918:45]
    node _ex1_stall_T_21 = or(_ex1_stall_T_12, _ex1_stall_T_20) @[Core.scala 915:47]
    node _ex1_stall_T_22 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 921:23]
    node _ex1_stall_T_23 = eq(ex1_reg_mem_wen, UInt<2>("h1")) @[Core.scala 921:54]
    node _ex1_stall_T_24 = or(_ex1_stall_T_22, _ex1_stall_T_23) @[Core.scala 921:35]
    node _ex1_stall_T_25 = and(ex2_reg_hazard, _ex1_stall_T_24) @[Core.scala 920:21]
    node _ex1_stall_T_26 = eq(ex1_reg_rs2_addr, mem_reg_wb_addr) @[Core.scala 922:24]
    node _ex1_stall_T_27 = and(_ex1_stall_T_25, _ex1_stall_T_26) @[Core.scala 921:65]
    node _ex1_stall_T_28 = neq(ex1_reg_inst_cnt, mem_reg_inst_cnt) @[Core.scala 923:24]
    node _ex1_stall_T_29 = and(_ex1_stall_T_27, _ex1_stall_T_28) @[Core.scala 922:45]
    node _ex1_stall_T_30 = or(_ex1_stall_T_21, _ex1_stall_T_29) @[Core.scala 919:47]
    ex1_stall <= _ex1_stall_T_30 @[Core.scala 907:13]
    node _ex1_op1_data_T = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 926:22]
    node _ex1_op1_data_T_1 = eq(ex1_reg_rs1_addr, UInt<1>("h0")) @[Core.scala 926:54]
    node _ex1_op1_data_T_2 = and(_ex1_op1_data_T, _ex1_op1_data_T_1) @[Core.scala 926:34]
    node _ex1_op1_data_T_3 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 928:23]
    node _ex1_op1_data_T_4 = and(ex1_reg_fw_en, _ex1_op1_data_T_3) @[Core.scala 927:20]
    node _ex1_op1_data_T_5 = eq(ex1_reg_rs1_addr, ex2_reg_wb_addr) @[Core.scala 929:24]
    node _ex1_op1_data_T_6 = and(_ex1_op1_data_T_4, _ex1_op1_data_T_5) @[Core.scala 928:36]
    node _ex1_op1_data_T_7 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 931:23]
    node _ex1_op1_data_T_8 = and(ex2_reg_fw_en, _ex1_op1_data_T_7) @[Core.scala 930:20]
    node _ex1_op1_data_T_9 = eq(ex1_reg_rs1_addr, mem_reg_wb_addr) @[Core.scala 932:24]
    node _ex1_op1_data_T_10 = and(_ex1_op1_data_T_8, _ex1_op1_data_T_9) @[Core.scala 931:36]
    node _ex1_op1_data_T_11 = eq(mem_reg_rf_wen_delay, UInt<1>("h1")) @[Core.scala 933:28]
    node _ex1_op1_data_T_12 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 934:23]
    node _ex1_op1_data_T_13 = and(_ex1_op1_data_T_11, _ex1_op1_data_T_12) @[Core.scala 933:39]
    node _ex1_op1_data_T_14 = eq(ex1_reg_rs1_addr, mem_wb_addr_delay) @[Core.scala 935:24]
    node _ex1_op1_data_T_15 = and(_ex1_op1_data_T_13, _ex1_op1_data_T_14) @[Core.scala 934:36]
    node _ex1_op1_data_T_16 = eq(wb_reg_rf_wen_delay, UInt<1>("h1")) @[Core.scala 936:27]
    node _ex1_op1_data_T_17 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 937:23]
    node _ex1_op1_data_T_18 = and(_ex1_op1_data_T_16, _ex1_op1_data_T_17) @[Core.scala 936:38]
    node _ex1_op1_data_T_19 = eq(ex1_reg_rs1_addr, wb_reg_wb_addr_delay) @[Core.scala 938:24]
    node _ex1_op1_data_T_20 = and(_ex1_op1_data_T_18, _ex1_op1_data_T_19) @[Core.scala 937:36]
    node _ex1_op1_data_T_21 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 939:22]
    infer mport ex1_op1_data_MPORT = regfile[ex1_reg_rs1_addr], clock @[Core.scala 939:45]
    node _ex1_op1_data_T_22 = mux(_ex1_op1_data_T_21, ex1_op1_data_MPORT, ex1_reg_op1_data) @[Mux.scala 101:16]
    node _ex1_op1_data_T_23 = mux(_ex1_op1_data_T_20, wb_reg_wb_data_delay, _ex1_op1_data_T_22) @[Mux.scala 101:16]
    node _ex1_op1_data_T_24 = mux(_ex1_op1_data_T_15, mem_reg_wb_data_delay, _ex1_op1_data_T_23) @[Mux.scala 101:16]
    node _ex1_op1_data_T_25 = mux(_ex1_op1_data_T_10, mem_fw_data, _ex1_op1_data_T_24) @[Mux.scala 101:16]
    node _ex1_op1_data_T_26 = mux(_ex1_op1_data_T_6, ex1_fw_data, _ex1_op1_data_T_25) @[Mux.scala 101:16]
    node ex1_op1_data = mux(_ex1_op1_data_T_2, UInt<32>("h0"), _ex1_op1_data_T_26) @[Mux.scala 101:16]
    node _ex1_op2_data_T = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 942:22]
    node _ex1_op2_data_T_1 = eq(ex1_reg_rs2_addr, UInt<1>("h0")) @[Core.scala 942:54]
    node _ex1_op2_data_T_2 = and(_ex1_op2_data_T, _ex1_op2_data_T_1) @[Core.scala 942:34]
    node _ex1_op2_data_T_3 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 944:23]
    node _ex1_op2_data_T_4 = and(ex1_reg_fw_en, _ex1_op2_data_T_3) @[Core.scala 943:20]
    node _ex1_op2_data_T_5 = eq(ex1_reg_rs2_addr, ex2_reg_wb_addr) @[Core.scala 945:24]
    node _ex1_op2_data_T_6 = and(_ex1_op2_data_T_4, _ex1_op2_data_T_5) @[Core.scala 944:36]
    node _ex1_op2_data_T_7 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 947:23]
    node _ex1_op2_data_T_8 = and(ex2_reg_fw_en, _ex1_op2_data_T_7) @[Core.scala 946:20]
    node _ex1_op2_data_T_9 = eq(ex1_reg_rs2_addr, mem_reg_wb_addr) @[Core.scala 948:24]
    node _ex1_op2_data_T_10 = and(_ex1_op2_data_T_8, _ex1_op2_data_T_9) @[Core.scala 947:36]
    node _ex1_op2_data_T_11 = eq(mem_reg_rf_wen_delay, UInt<1>("h1")) @[Core.scala 949:28]
    node _ex1_op2_data_T_12 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 950:23]
    node _ex1_op2_data_T_13 = and(_ex1_op2_data_T_11, _ex1_op2_data_T_12) @[Core.scala 949:39]
    node _ex1_op2_data_T_14 = eq(ex1_reg_rs2_addr, mem_wb_addr_delay) @[Core.scala 951:24]
    node _ex1_op2_data_T_15 = and(_ex1_op2_data_T_13, _ex1_op2_data_T_14) @[Core.scala 950:36]
    node _ex1_op2_data_T_16 = eq(wb_reg_rf_wen_delay, UInt<1>("h1")) @[Core.scala 952:27]
    node _ex1_op2_data_T_17 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 953:23]
    node _ex1_op2_data_T_18 = and(_ex1_op2_data_T_16, _ex1_op2_data_T_17) @[Core.scala 952:38]
    node _ex1_op2_data_T_19 = eq(ex1_reg_rs2_addr, wb_reg_wb_addr_delay) @[Core.scala 954:24]
    node _ex1_op2_data_T_20 = and(_ex1_op2_data_T_18, _ex1_op2_data_T_19) @[Core.scala 953:36]
    node _ex1_op2_data_T_21 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 955:22]
    infer mport ex1_op2_data_MPORT = regfile[ex1_reg_rs2_addr], clock @[Core.scala 955:45]
    node _ex1_op2_data_T_22 = mux(_ex1_op2_data_T_21, ex1_op2_data_MPORT, ex1_reg_op2_data) @[Mux.scala 101:16]
    node _ex1_op2_data_T_23 = mux(_ex1_op2_data_T_20, wb_reg_wb_data_delay, _ex1_op2_data_T_22) @[Mux.scala 101:16]
    node _ex1_op2_data_T_24 = mux(_ex1_op2_data_T_15, mem_reg_wb_data_delay, _ex1_op2_data_T_23) @[Mux.scala 101:16]
    node _ex1_op2_data_T_25 = mux(_ex1_op2_data_T_10, mem_fw_data, _ex1_op2_data_T_24) @[Mux.scala 101:16]
    node _ex1_op2_data_T_26 = mux(_ex1_op2_data_T_6, ex1_fw_data, _ex1_op2_data_T_25) @[Mux.scala 101:16]
    node ex1_op2_data = mux(_ex1_op2_data_T_2, UInt<32>("h0"), _ex1_op2_data_T_26) @[Mux.scala 101:16]
    infer mport ex1_rs2_data_MPORT = regfile[ex1_reg_rs2_addr], clock @[Core.scala 957:37]
    node _ex1_rs2_data_T = eq(ex1_reg_rs2_addr, UInt<1>("h0")) @[Core.scala 958:23]
    node _ex1_rs2_data_T_1 = eq(ex1_reg_rs2_addr, ex2_reg_wb_addr) @[Core.scala 960:24]
    node _ex1_rs2_data_T_2 = and(ex1_reg_fw_en, _ex1_rs2_data_T_1) @[Core.scala 959:20]
    node _ex1_rs2_data_T_3 = eq(ex1_reg_rs2_addr, mem_reg_wb_addr) @[Core.scala 962:24]
    node _ex1_rs2_data_T_4 = and(ex2_reg_fw_en, _ex1_rs2_data_T_3) @[Core.scala 961:20]
    node _ex1_rs2_data_T_5 = eq(mem_reg_rf_wen_delay, UInt<1>("h1")) @[Core.scala 963:28]
    node _ex1_rs2_data_T_6 = eq(ex1_reg_rs2_addr, mem_wb_addr_delay) @[Core.scala 964:24]
    node _ex1_rs2_data_T_7 = and(_ex1_rs2_data_T_5, _ex1_rs2_data_T_6) @[Core.scala 963:39]
    node _ex1_rs2_data_T_8 = eq(wb_reg_rf_wen_delay, UInt<1>("h1")) @[Core.scala 965:27]
    node _ex1_rs2_data_T_9 = eq(ex1_reg_rs2_addr, wb_reg_wb_addr_delay) @[Core.scala 966:24]
    node _ex1_rs2_data_T_10 = and(_ex1_rs2_data_T_8, _ex1_rs2_data_T_9) @[Core.scala 965:38]
    node _ex1_rs2_data_T_11 = mux(_ex1_rs2_data_T_10, wb_reg_wb_data_delay, ex1_rs2_data_MPORT) @[Mux.scala 101:16]
    node _ex1_rs2_data_T_12 = mux(_ex1_rs2_data_T_7, mem_reg_wb_data_delay, _ex1_rs2_data_T_11) @[Mux.scala 101:16]
    node _ex1_rs2_data_T_13 = mux(_ex1_rs2_data_T_4, mem_fw_data, _ex1_rs2_data_T_12) @[Mux.scala 101:16]
    node _ex1_rs2_data_T_14 = mux(_ex1_rs2_data_T_2, ex1_fw_data, _ex1_rs2_data_T_13) @[Mux.scala 101:16]
    node ex1_rs2_data = mux(_ex1_rs2_data_T, UInt<32>("h0"), _ex1_rs2_data_T_14) @[Mux.scala 101:16]
    node _T_32 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 975:8]
    when _T_32 : @[Core.scala 975:20]
      node _ex1_hazard_T = eq(ex1_reg_rf_wen, UInt<1>("h1")) @[Core.scala 976:38]
      node _ex1_hazard_T_1 = neq(ex1_reg_wb_addr, UInt<1>("h0")) @[Core.scala 976:69]
      node _ex1_hazard_T_2 = and(_ex1_hazard_T, _ex1_hazard_T_1) @[Core.scala 976:49]
      node _ex1_hazard_T_3 = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 976:81]
      node _ex1_hazard_T_4 = and(_ex1_hazard_T_2, _ex1_hazard_T_3) @[Core.scala 976:78]
      node _ex1_hazard_T_5 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 976:99]
      node ex1_hazard = and(_ex1_hazard_T_4, _ex1_hazard_T_5) @[Core.scala 976:96]
      node _ex1_reg_fw_en_T = eq(ex1_stall, UInt<1>("h0")) @[Core.scala 977:22]
      node _ex1_reg_fw_en_T_1 = and(_ex1_reg_fw_en_T, ex1_hazard) @[Core.scala 977:33]
      node _ex1_reg_fw_en_T_2 = neq(ex1_reg_wb_sel, UInt<3>("h6")) @[Core.scala 977:66]
      node _ex1_reg_fw_en_T_3 = and(_ex1_reg_fw_en_T_1, _ex1_reg_fw_en_T_2) @[Core.scala 977:47]
      node _ex1_reg_fw_en_T_4 = neq(ex1_reg_wb_sel, UInt<3>("h7")) @[Core.scala 977:97]
      node _ex1_reg_fw_en_T_5 = and(_ex1_reg_fw_en_T_3, _ex1_reg_fw_en_T_4) @[Core.scala 977:78]
      ex1_reg_fw_en <= _ex1_reg_fw_en_T_5 @[Core.scala 977:19]
      node _ex1_reg_hazard_T = eq(ex1_reg_wb_sel, UInt<3>("h6")) @[Core.scala 978:54]
      node _ex1_reg_hazard_T_1 = eq(ex1_reg_wb_sel, UInt<3>("h7")) @[Core.scala 978:85]
      node _ex1_reg_hazard_T_2 = or(_ex1_reg_hazard_T, _ex1_reg_hazard_T_1) @[Core.scala 978:66]
      node _ex1_reg_hazard_T_3 = eq(ex1_reg_wb_sel, UInt<3>("h4")) @[Core.scala 978:116]
      node _ex1_reg_hazard_T_4 = or(_ex1_reg_hazard_T_2, _ex1_reg_hazard_T_3) @[Core.scala 978:97]
      node _ex1_reg_hazard_T_5 = eq(ex1_reg_wb_sel, UInt<3>("h5")) @[Core.scala 978:146]
      node _ex1_reg_hazard_T_6 = or(_ex1_reg_hazard_T_4, _ex1_reg_hazard_T_5) @[Core.scala 978:127]
      node _ex1_reg_hazard_T_7 = and(ex1_hazard, _ex1_reg_hazard_T_6) @[Core.scala 978:34]
      ex1_reg_hazard <= _ex1_reg_hazard_T_7 @[Core.scala 978:20]
    node _T_33 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 983:8]
    when _T_33 : @[Core.scala 983:20]
      node _ex_is_bubble_T = or(ex1_stall, mem_reg_is_br) @[Core.scala 984:34]
      node ex_is_bubble = or(_ex_is_bubble_T, ex3_reg_is_br) @[Core.scala 984:51]
      ex2_reg_pc <= ex1_reg_pc @[Core.scala 985:27]
      ex2_reg_inst_cnt <= ex1_reg_inst_cnt @[Core.scala 986:27]
      ex2_reg_op1_data <= ex1_op1_data @[Core.scala 987:27]
      ex2_reg_op2_data <= ex1_op2_data @[Core.scala 988:27]
      ex2_reg_rs2_data <= ex1_rs2_data @[Core.scala 989:27]
      ex2_reg_wb_addr <= ex1_reg_wb_addr @[Core.scala 990:27]
      node _ex2_reg_rf_wen_T = mux(ex_is_bubble, UInt<1>("h0"), ex1_reg_rf_wen) @[Core.scala 991:33]
      ex2_reg_rf_wen <= _ex2_reg_rf_wen_T @[Core.scala 991:27]
      node _ex2_reg_exe_fun_T = mux(ex_is_bubble, UInt<5>("h0"), ex1_reg_exe_fun) @[Core.scala 992:33]
      ex2_reg_exe_fun <= _ex2_reg_exe_fun_T @[Core.scala 992:27]
      node _ex2_reg_wb_sel_T = mux(ex_is_bubble, UInt<3>("h0"), ex1_reg_wb_sel) @[Core.scala 993:33]
      ex2_reg_wb_sel <= _ex2_reg_wb_sel_T @[Core.scala 993:27]
      ex2_reg_imm_b_sext <= ex1_reg_imm_b_sext @[Core.scala 994:27]
      ex2_reg_csr_addr <= ex1_reg_csr_addr @[Core.scala 995:27]
      node _ex2_reg_csr_cmd_T = mux(ex_is_bubble, UInt<3>("h0"), ex1_reg_csr_cmd) @[Core.scala 996:33]
      ex2_reg_csr_cmd <= _ex2_reg_csr_cmd_T @[Core.scala 996:27]
      node _ex2_reg_mem_wen_T = mux(ex_is_bubble, UInt<2>("h0"), ex1_reg_mem_wen) @[Core.scala 997:33]
      ex2_reg_mem_wen <= _ex2_reg_mem_wen_T @[Core.scala 997:27]
      ex2_reg_mem_w <= ex1_reg_mem_w @[Core.scala 998:27]
      ex2_is_uncond_br <= ex1_reg_is_j @[Core.scala 999:27]
      ex2_reg_is_bp_pos <= ex1_reg_is_bp_pos @[Core.scala 1000:27]
      ex2_reg_bp_addr <= ex1_reg_bp_addr @[Core.scala 1001:27]
      ex2_reg_is_half <= ex1_reg_is_half @[Core.scala 1002:27]
      node _ex2_reg_is_valid_inst_T = eq(ex_is_bubble, UInt<1>("h0")) @[Core.scala 1003:55]
      node _ex2_reg_is_valid_inst_T_1 = and(ex1_reg_is_valid_inst, _ex2_reg_is_valid_inst_T) @[Core.scala 1003:52]
      ex2_reg_is_valid_inst <= _ex2_reg_is_valid_inst_T_1 @[Core.scala 1003:27]
      node _ex2_reg_is_trap_T = mux(ex_is_bubble, UInt<1>("h0"), ex1_reg_is_trap) @[Core.scala 1004:33]
      ex2_reg_is_trap <= _ex2_reg_is_trap_T @[Core.scala 1004:27]
      ex2_reg_mcause <= ex1_reg_mcause @[Core.scala 1005:27]
      ex2_reg_mtval <= ex1_reg_mtval @[Core.scala 1006:27]
    node _ex2_alu_out_T = eq(ex2_reg_exe_fun, UInt<5>("h0")) @[Core.scala 1013:22]
    node _ex2_alu_out_T_1 = add(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1013:58]
    node _ex2_alu_out_T_2 = tail(_ex2_alu_out_T_1, 1) @[Core.scala 1013:58]
    node _ex2_alu_out_T_3 = eq(ex2_reg_exe_fun, UInt<5>("h1")) @[Core.scala 1014:22]
    node _ex2_alu_out_T_4 = sub(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1014:58]
    node _ex2_alu_out_T_5 = tail(_ex2_alu_out_T_4, 1) @[Core.scala 1014:58]
    node _ex2_alu_out_T_6 = eq(ex2_reg_exe_fun, UInt<5>("h3")) @[Core.scala 1015:22]
    node _ex2_alu_out_T_7 = and(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1015:58]
    node _ex2_alu_out_T_8 = eq(ex2_reg_exe_fun, UInt<5>("h4")) @[Core.scala 1016:22]
    node _ex2_alu_out_T_9 = or(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1016:58]
    node _ex2_alu_out_T_10 = eq(ex2_reg_exe_fun, UInt<5>("h2")) @[Core.scala 1017:22]
    node _ex2_alu_out_T_11 = xor(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1017:58]
    node _ex2_alu_out_T_12 = eq(ex2_reg_exe_fun, UInt<5>("h5")) @[Core.scala 1018:22]
    node _ex2_alu_out_T_13 = bits(ex2_reg_op2_data, 4, 0) @[Core.scala 1018:77]
    node _ex2_alu_out_T_14 = dshl(ex2_reg_op1_data, _ex2_alu_out_T_13) @[Core.scala 1018:58]
    node _ex2_alu_out_T_15 = bits(_ex2_alu_out_T_14, 31, 0) @[Core.scala 1018:84]
    node _ex2_alu_out_T_16 = eq(ex2_reg_exe_fun, UInt<5>("h6")) @[Core.scala 1019:22]
    node _ex2_alu_out_T_17 = bits(ex2_reg_op2_data, 4, 0) @[Core.scala 1019:77]
    node _ex2_alu_out_T_18 = dshr(ex2_reg_op1_data, _ex2_alu_out_T_17) @[Core.scala 1019:58]
    node _ex2_alu_out_T_19 = eq(ex2_reg_exe_fun, UInt<5>("h7")) @[Core.scala 1020:22]
    node _ex2_alu_out_T_20 = asSInt(ex2_reg_op1_data) @[Core.scala 1020:64]
    node _ex2_alu_out_T_21 = bits(ex2_reg_op2_data, 4, 0) @[Core.scala 1020:86]
    node _ex2_alu_out_T_22 = dshr(_ex2_alu_out_T_20, _ex2_alu_out_T_21) @[Core.scala 1020:67]
    node _ex2_alu_out_T_23 = asUInt(_ex2_alu_out_T_22) @[Core.scala 1020:100]
    node _ex2_alu_out_T_24 = eq(ex2_reg_exe_fun, UInt<5>("h8")) @[Core.scala 1021:22]
    node _ex2_alu_out_T_25 = asSInt(ex2_reg_op1_data) @[Core.scala 1021:64]
    node _ex2_alu_out_T_26 = asSInt(ex2_reg_op2_data) @[Core.scala 1021:92]
    node _ex2_alu_out_T_27 = lt(_ex2_alu_out_T_25, _ex2_alu_out_T_26) @[Core.scala 1021:67]
    node _ex2_alu_out_T_28 = eq(ex2_reg_exe_fun, UInt<5>("h9")) @[Core.scala 1022:22]
    node _ex2_alu_out_T_29 = lt(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1022:58]
    node _ex2_alu_out_T_30 = eq(ex2_reg_exe_fun, UInt<5>("ha")) @[Core.scala 1024:22]
    node _ex2_alu_out_T_31 = asSInt(ex2_reg_op1_data) @[Core.scala 1024:67]
    node _ex2_alu_out_T_32 = asSInt(ex2_reg_op2_data) @[Core.scala 1024:95]
    node _ex2_alu_out_T_33 = lt(_ex2_alu_out_T_31, _ex2_alu_out_T_32) @[Core.scala 1024:70]
    node _ex2_alu_out_T_34 = mux(_ex2_alu_out_T_33, ex2_reg_op2_data, ex2_reg_op1_data) @[Core.scala 1024:43]
    node _ex2_alu_out_T_35 = eq(ex2_reg_exe_fun, UInt<5>("hb")) @[Core.scala 1025:22]
    node _ex2_alu_out_T_36 = lt(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1025:61]
    node _ex2_alu_out_T_37 = mux(_ex2_alu_out_T_36, ex2_reg_op2_data, ex2_reg_op1_data) @[Core.scala 1025:43]
    node _ex2_alu_out_T_38 = eq(ex2_reg_exe_fun, UInt<5>("hc")) @[Core.scala 1026:22]
    node _ex2_alu_out_T_39 = asSInt(ex2_reg_op1_data) @[Core.scala 1026:67]
    node _ex2_alu_out_T_40 = asSInt(ex2_reg_op2_data) @[Core.scala 1026:95]
    node _ex2_alu_out_T_41 = lt(_ex2_alu_out_T_39, _ex2_alu_out_T_40) @[Core.scala 1026:70]
    node _ex2_alu_out_T_42 = mux(_ex2_alu_out_T_41, ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1026:43]
    node _ex2_alu_out_T_43 = eq(ex2_reg_exe_fun, UInt<5>("hd")) @[Core.scala 1027:22]
    node _ex2_alu_out_T_44 = lt(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1027:61]
    node _ex2_alu_out_T_45 = mux(_ex2_alu_out_T_44, ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1027:43]
    node _ex2_alu_out_T_46 = eq(ex2_reg_exe_fun, UInt<5>("hf")) @[Core.scala 1028:22]
    node _ex2_alu_out_T_47 = not(ex2_reg_op2_data) @[Core.scala 1028:60]
    node _ex2_alu_out_T_48 = and(ex2_reg_op1_data, _ex2_alu_out_T_47) @[Core.scala 1028:58]
    node _ex2_alu_out_T_49 = eq(ex2_reg_exe_fun, UInt<5>("he")) @[Core.scala 1029:22]
    node _ex2_alu_out_T_50 = not(ex2_reg_op2_data) @[Core.scala 1029:60]
    node _ex2_alu_out_T_51 = xor(ex2_reg_op1_data, _ex2_alu_out_T_50) @[Core.scala 1029:58]
    node _ex2_alu_out_T_52 = eq(ex2_reg_exe_fun, UInt<5>("h10")) @[Core.scala 1030:22]
    node _ex2_alu_out_T_53 = not(ex2_reg_op2_data) @[Core.scala 1030:60]
    node _ex2_alu_out_T_54 = or(ex2_reg_op1_data, _ex2_alu_out_T_53) @[Core.scala 1030:58]
    node _ex2_alu_out_T_55 = mux(_ex2_alu_out_T_52, _ex2_alu_out_T_54, UInt<32>("h0")) @[Mux.scala 101:16]
    node _ex2_alu_out_T_56 = mux(_ex2_alu_out_T_49, _ex2_alu_out_T_51, _ex2_alu_out_T_55) @[Mux.scala 101:16]
    node _ex2_alu_out_T_57 = mux(_ex2_alu_out_T_46, _ex2_alu_out_T_48, _ex2_alu_out_T_56) @[Mux.scala 101:16]
    node _ex2_alu_out_T_58 = mux(_ex2_alu_out_T_43, _ex2_alu_out_T_45, _ex2_alu_out_T_57) @[Mux.scala 101:16]
    node _ex2_alu_out_T_59 = mux(_ex2_alu_out_T_38, _ex2_alu_out_T_42, _ex2_alu_out_T_58) @[Mux.scala 101:16]
    node _ex2_alu_out_T_60 = mux(_ex2_alu_out_T_35, _ex2_alu_out_T_37, _ex2_alu_out_T_59) @[Mux.scala 101:16]
    node _ex2_alu_out_T_61 = mux(_ex2_alu_out_T_30, _ex2_alu_out_T_34, _ex2_alu_out_T_60) @[Mux.scala 101:16]
    node _ex2_alu_out_T_62 = mux(_ex2_alu_out_T_28, _ex2_alu_out_T_29, _ex2_alu_out_T_61) @[Mux.scala 101:16]
    node _ex2_alu_out_T_63 = mux(_ex2_alu_out_T_24, _ex2_alu_out_T_27, _ex2_alu_out_T_62) @[Mux.scala 101:16]
    node _ex2_alu_out_T_64 = mux(_ex2_alu_out_T_19, _ex2_alu_out_T_23, _ex2_alu_out_T_63) @[Mux.scala 101:16]
    node _ex2_alu_out_T_65 = mux(_ex2_alu_out_T_16, _ex2_alu_out_T_18, _ex2_alu_out_T_64) @[Mux.scala 101:16]
    node _ex2_alu_out_T_66 = mux(_ex2_alu_out_T_12, _ex2_alu_out_T_15, _ex2_alu_out_T_65) @[Mux.scala 101:16]
    node _ex2_alu_out_T_67 = mux(_ex2_alu_out_T_10, _ex2_alu_out_T_11, _ex2_alu_out_T_66) @[Mux.scala 101:16]
    node _ex2_alu_out_T_68 = mux(_ex2_alu_out_T_8, _ex2_alu_out_T_9, _ex2_alu_out_T_67) @[Mux.scala 101:16]
    node _ex2_alu_out_T_69 = mux(_ex2_alu_out_T_6, _ex2_alu_out_T_7, _ex2_alu_out_T_68) @[Mux.scala 101:16]
    node _ex2_alu_out_T_70 = mux(_ex2_alu_out_T_3, _ex2_alu_out_T_5, _ex2_alu_out_T_69) @[Mux.scala 101:16]
    node ex2_alu_out = mux(_ex2_alu_out_T, _ex2_alu_out_T_2, _ex2_alu_out_T_70) @[Mux.scala 101:16]
    node _ex2_mullu_T = bits(ex2_reg_op2_data, 15, 0) @[Core.scala 1033:56]
    node ex2_mullu = mul(ex2_reg_op1_data, _ex2_mullu_T) @[Core.scala 1033:38]
    node _ex2_mulls_T = asSInt(ex2_reg_op1_data) @[Core.scala 1034:44]
    node _ex2_mulls_T_1 = bits(ex2_reg_op2_data, 15, 0) @[Core.scala 1034:65]
    node _ex2_mulls_T_2 = cvt(_ex2_mulls_T_1) @[Core.scala 1034:47]
    node _ex2_mulls_T_3 = mul(_ex2_mulls_T, _ex2_mulls_T_2) @[Core.scala 1034:47]
    node _ex2_mulls_T_4 = tail(_ex2_mulls_T_3, 1) @[Core.scala 1034:47]
    node ex2_mulls = asSInt(_ex2_mulls_T_4) @[Core.scala 1034:47]
    node _ex2_mulhuu_T = bits(ex2_reg_op2_data, 31, 16) @[Core.scala 1035:56]
    node ex2_mulhuu = mul(ex2_reg_op1_data, _ex2_mulhuu_T) @[Core.scala 1035:38]
    node _ex2_mulhss_T = asSInt(ex2_reg_op1_data) @[Core.scala 1036:44]
    node _ex2_mulhss_T_1 = bits(ex2_reg_op2_data, 31, 16) @[Core.scala 1036:65]
    node _ex2_mulhss_T_2 = asSInt(_ex2_mulhss_T_1) @[Core.scala 1036:96]
    node ex2_mulhss = mul(_ex2_mulhss_T, _ex2_mulhss_T_2) @[Core.scala 1036:47]
    node _ex2_mulhsu_T = asSInt(ex2_reg_op1_data) @[Core.scala 1037:44]
    node _ex2_mulhsu_T_1 = bits(ex2_reg_op2_data, 31, 16) @[Core.scala 1037:65]
    node _ex2_mulhsu_T_2 = cvt(_ex2_mulhsu_T_1) @[Core.scala 1037:47]
    node _ex2_mulhsu_T_3 = mul(_ex2_mulhsu_T, _ex2_mulhsu_T_2) @[Core.scala 1037:47]
    node _ex2_mulhsu_T_4 = tail(_ex2_mulhsu_T_3, 1) @[Core.scala 1037:47]
    node ex2_mulhsu = asSInt(_ex2_mulhsu_T_4) @[Core.scala 1037:47]
    node _ex2_next_pc_T = add(ex2_reg_pc, UInt<32>("h2")) @[Core.scala 1039:53]
    node _ex2_next_pc_T_1 = tail(_ex2_next_pc_T, 1) @[Core.scala 1039:53]
    node _ex2_next_pc_T_2 = add(ex2_reg_pc, UInt<32>("h4")) @[Core.scala 1039:83]
    node _ex2_next_pc_T_3 = tail(_ex2_next_pc_T_2, 1) @[Core.scala 1039:83]
    node ex2_next_pc = mux(ex2_reg_is_half, _ex2_next_pc_T_1, _ex2_next_pc_T_3) @[Core.scala 1039:24]
    node _ex2_pc_bit_out_T = eq(ex2_reg_wb_sel, UInt<3>("h1")) @[Core.scala 1041:21]
    node _ex2_pc_bit_out_T_1 = eq(ex2_reg_exe_fun, UInt<5>("hb")) @[Core.scala 1042:22]
    node _ex2_pc_bit_out_T_2 = bits(ex2_reg_op1_data, 15, 0) @[Core.scala 1042:71]
    node _ex2_pc_bit_out_T_3 = cat(UInt<16>("h0"), _ex2_pc_bit_out_T_2) @[Cat.scala 31:58]
    node _ex2_pc_bit_out_T_4 = eq(ex2_reg_exe_fun, UInt<5>("h7")) @[Core.scala 1043:22]
    node _ex2_pc_bit_out_T_5 = bits(ex2_reg_op1_data, 0, 0) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_6 = bits(ex2_reg_op1_data, 1, 1) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_7 = bits(ex2_reg_op1_data, 2, 2) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_8 = bits(ex2_reg_op1_data, 3, 3) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_9 = bits(ex2_reg_op1_data, 4, 4) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_10 = bits(ex2_reg_op1_data, 5, 5) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_11 = bits(ex2_reg_op1_data, 6, 6) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_12 = bits(ex2_reg_op1_data, 7, 7) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_13 = bits(ex2_reg_op1_data, 8, 8) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_14 = bits(ex2_reg_op1_data, 9, 9) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_15 = bits(ex2_reg_op1_data, 10, 10) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_16 = bits(ex2_reg_op1_data, 11, 11) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_17 = bits(ex2_reg_op1_data, 12, 12) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_18 = bits(ex2_reg_op1_data, 13, 13) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_19 = bits(ex2_reg_op1_data, 14, 14) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_20 = bits(ex2_reg_op1_data, 15, 15) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_21 = bits(ex2_reg_op1_data, 16, 16) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_22 = bits(ex2_reg_op1_data, 17, 17) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_23 = bits(ex2_reg_op1_data, 18, 18) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_24 = bits(ex2_reg_op1_data, 19, 19) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_25 = bits(ex2_reg_op1_data, 20, 20) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_26 = bits(ex2_reg_op1_data, 21, 21) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_27 = bits(ex2_reg_op1_data, 22, 22) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_28 = bits(ex2_reg_op1_data, 23, 23) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_29 = bits(ex2_reg_op1_data, 24, 24) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_30 = bits(ex2_reg_op1_data, 25, 25) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_31 = bits(ex2_reg_op1_data, 26, 26) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_32 = bits(ex2_reg_op1_data, 27, 27) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_33 = bits(ex2_reg_op1_data, 28, 28) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_34 = bits(ex2_reg_op1_data, 29, 29) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_35 = bits(ex2_reg_op1_data, 30, 30) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_36 = bits(ex2_reg_op1_data, 31, 31) @[Bitwise.scala 50:65]
    node _ex2_pc_bit_out_T_37 = add(_ex2_pc_bit_out_T_5, _ex2_pc_bit_out_T_6) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_38 = bits(_ex2_pc_bit_out_T_37, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_39 = add(_ex2_pc_bit_out_T_7, _ex2_pc_bit_out_T_8) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_40 = bits(_ex2_pc_bit_out_T_39, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_41 = add(_ex2_pc_bit_out_T_38, _ex2_pc_bit_out_T_40) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_42 = bits(_ex2_pc_bit_out_T_41, 2, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_43 = add(_ex2_pc_bit_out_T_9, _ex2_pc_bit_out_T_10) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_44 = bits(_ex2_pc_bit_out_T_43, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_45 = add(_ex2_pc_bit_out_T_11, _ex2_pc_bit_out_T_12) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_46 = bits(_ex2_pc_bit_out_T_45, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_47 = add(_ex2_pc_bit_out_T_44, _ex2_pc_bit_out_T_46) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_48 = bits(_ex2_pc_bit_out_T_47, 2, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_49 = add(_ex2_pc_bit_out_T_42, _ex2_pc_bit_out_T_48) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_50 = bits(_ex2_pc_bit_out_T_49, 3, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_51 = add(_ex2_pc_bit_out_T_13, _ex2_pc_bit_out_T_14) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_52 = bits(_ex2_pc_bit_out_T_51, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_53 = add(_ex2_pc_bit_out_T_15, _ex2_pc_bit_out_T_16) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_54 = bits(_ex2_pc_bit_out_T_53, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_55 = add(_ex2_pc_bit_out_T_52, _ex2_pc_bit_out_T_54) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_56 = bits(_ex2_pc_bit_out_T_55, 2, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_57 = add(_ex2_pc_bit_out_T_17, _ex2_pc_bit_out_T_18) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_58 = bits(_ex2_pc_bit_out_T_57, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_59 = add(_ex2_pc_bit_out_T_19, _ex2_pc_bit_out_T_20) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_60 = bits(_ex2_pc_bit_out_T_59, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_61 = add(_ex2_pc_bit_out_T_58, _ex2_pc_bit_out_T_60) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_62 = bits(_ex2_pc_bit_out_T_61, 2, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_63 = add(_ex2_pc_bit_out_T_56, _ex2_pc_bit_out_T_62) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_64 = bits(_ex2_pc_bit_out_T_63, 3, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_65 = add(_ex2_pc_bit_out_T_50, _ex2_pc_bit_out_T_64) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_66 = bits(_ex2_pc_bit_out_T_65, 4, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_67 = add(_ex2_pc_bit_out_T_21, _ex2_pc_bit_out_T_22) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_68 = bits(_ex2_pc_bit_out_T_67, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_69 = add(_ex2_pc_bit_out_T_23, _ex2_pc_bit_out_T_24) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_70 = bits(_ex2_pc_bit_out_T_69, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_71 = add(_ex2_pc_bit_out_T_68, _ex2_pc_bit_out_T_70) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_72 = bits(_ex2_pc_bit_out_T_71, 2, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_73 = add(_ex2_pc_bit_out_T_25, _ex2_pc_bit_out_T_26) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_74 = bits(_ex2_pc_bit_out_T_73, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_75 = add(_ex2_pc_bit_out_T_27, _ex2_pc_bit_out_T_28) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_76 = bits(_ex2_pc_bit_out_T_75, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_77 = add(_ex2_pc_bit_out_T_74, _ex2_pc_bit_out_T_76) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_78 = bits(_ex2_pc_bit_out_T_77, 2, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_79 = add(_ex2_pc_bit_out_T_72, _ex2_pc_bit_out_T_78) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_80 = bits(_ex2_pc_bit_out_T_79, 3, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_81 = add(_ex2_pc_bit_out_T_29, _ex2_pc_bit_out_T_30) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_82 = bits(_ex2_pc_bit_out_T_81, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_83 = add(_ex2_pc_bit_out_T_31, _ex2_pc_bit_out_T_32) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_84 = bits(_ex2_pc_bit_out_T_83, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_85 = add(_ex2_pc_bit_out_T_82, _ex2_pc_bit_out_T_84) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_86 = bits(_ex2_pc_bit_out_T_85, 2, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_87 = add(_ex2_pc_bit_out_T_33, _ex2_pc_bit_out_T_34) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_88 = bits(_ex2_pc_bit_out_T_87, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_89 = add(_ex2_pc_bit_out_T_35, _ex2_pc_bit_out_T_36) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_90 = bits(_ex2_pc_bit_out_T_89, 1, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_91 = add(_ex2_pc_bit_out_T_88, _ex2_pc_bit_out_T_90) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_92 = bits(_ex2_pc_bit_out_T_91, 2, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_93 = add(_ex2_pc_bit_out_T_86, _ex2_pc_bit_out_T_92) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_94 = bits(_ex2_pc_bit_out_T_93, 3, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_95 = add(_ex2_pc_bit_out_T_80, _ex2_pc_bit_out_T_94) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_96 = bits(_ex2_pc_bit_out_T_95, 4, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_97 = add(_ex2_pc_bit_out_T_66, _ex2_pc_bit_out_T_96) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_98 = bits(_ex2_pc_bit_out_T_97, 5, 0) @[Bitwise.scala 48:55]
    node _ex2_pc_bit_out_T_99 = eq(ex2_reg_exe_fun, UInt<5>("h5")) @[Core.scala 1044:22]
    node _ex2_pc_bit_out_T_100 = shl(UInt<16>("hffff"), 16) @[Bitwise.scala 104:52]
    node _ex2_pc_bit_out_T_101 = xor(UInt<32>("hffffffff"), _ex2_pc_bit_out_T_100) @[Bitwise.scala 104:21]
    node _ex2_pc_bit_out_T_102 = shr(ex2_reg_op1_data, 16) @[Bitwise.scala 105:21]
    node _ex2_pc_bit_out_T_103 = and(_ex2_pc_bit_out_T_102, _ex2_pc_bit_out_T_101) @[Bitwise.scala 105:31]
    node _ex2_pc_bit_out_T_104 = bits(ex2_reg_op1_data, 15, 0) @[Bitwise.scala 105:46]
    node _ex2_pc_bit_out_T_105 = shl(_ex2_pc_bit_out_T_104, 16) @[Bitwise.scala 105:70]
    node _ex2_pc_bit_out_T_106 = not(_ex2_pc_bit_out_T_101) @[Bitwise.scala 105:82]
    node _ex2_pc_bit_out_T_107 = and(_ex2_pc_bit_out_T_105, _ex2_pc_bit_out_T_106) @[Bitwise.scala 105:80]
    node _ex2_pc_bit_out_T_108 = or(_ex2_pc_bit_out_T_103, _ex2_pc_bit_out_T_107) @[Bitwise.scala 105:39]
    node _ex2_pc_bit_out_T_109 = bits(_ex2_pc_bit_out_T_101, 23, 0) @[Bitwise.scala 104:28]
    node _ex2_pc_bit_out_T_110 = shl(_ex2_pc_bit_out_T_109, 8) @[Bitwise.scala 104:52]
    node _ex2_pc_bit_out_T_111 = xor(_ex2_pc_bit_out_T_101, _ex2_pc_bit_out_T_110) @[Bitwise.scala 104:21]
    node _ex2_pc_bit_out_T_112 = shr(_ex2_pc_bit_out_T_108, 8) @[Bitwise.scala 105:21]
    node _ex2_pc_bit_out_T_113 = and(_ex2_pc_bit_out_T_112, _ex2_pc_bit_out_T_111) @[Bitwise.scala 105:31]
    node _ex2_pc_bit_out_T_114 = bits(_ex2_pc_bit_out_T_108, 23, 0) @[Bitwise.scala 105:46]
    node _ex2_pc_bit_out_T_115 = shl(_ex2_pc_bit_out_T_114, 8) @[Bitwise.scala 105:70]
    node _ex2_pc_bit_out_T_116 = not(_ex2_pc_bit_out_T_111) @[Bitwise.scala 105:82]
    node _ex2_pc_bit_out_T_117 = and(_ex2_pc_bit_out_T_115, _ex2_pc_bit_out_T_116) @[Bitwise.scala 105:80]
    node _ex2_pc_bit_out_T_118 = or(_ex2_pc_bit_out_T_113, _ex2_pc_bit_out_T_117) @[Bitwise.scala 105:39]
    node _ex2_pc_bit_out_T_119 = bits(_ex2_pc_bit_out_T_111, 27, 0) @[Bitwise.scala 104:28]
    node _ex2_pc_bit_out_T_120 = shl(_ex2_pc_bit_out_T_119, 4) @[Bitwise.scala 104:52]
    node _ex2_pc_bit_out_T_121 = xor(_ex2_pc_bit_out_T_111, _ex2_pc_bit_out_T_120) @[Bitwise.scala 104:21]
    node _ex2_pc_bit_out_T_122 = shr(_ex2_pc_bit_out_T_118, 4) @[Bitwise.scala 105:21]
    node _ex2_pc_bit_out_T_123 = and(_ex2_pc_bit_out_T_122, _ex2_pc_bit_out_T_121) @[Bitwise.scala 105:31]
    node _ex2_pc_bit_out_T_124 = bits(_ex2_pc_bit_out_T_118, 27, 0) @[Bitwise.scala 105:46]
    node _ex2_pc_bit_out_T_125 = shl(_ex2_pc_bit_out_T_124, 4) @[Bitwise.scala 105:70]
    node _ex2_pc_bit_out_T_126 = not(_ex2_pc_bit_out_T_121) @[Bitwise.scala 105:82]
    node _ex2_pc_bit_out_T_127 = and(_ex2_pc_bit_out_T_125, _ex2_pc_bit_out_T_126) @[Bitwise.scala 105:80]
    node _ex2_pc_bit_out_T_128 = or(_ex2_pc_bit_out_T_123, _ex2_pc_bit_out_T_127) @[Bitwise.scala 105:39]
    node _ex2_pc_bit_out_T_129 = bits(_ex2_pc_bit_out_T_121, 29, 0) @[Bitwise.scala 104:28]
    node _ex2_pc_bit_out_T_130 = shl(_ex2_pc_bit_out_T_129, 2) @[Bitwise.scala 104:52]
    node _ex2_pc_bit_out_T_131 = xor(_ex2_pc_bit_out_T_121, _ex2_pc_bit_out_T_130) @[Bitwise.scala 104:21]
    node _ex2_pc_bit_out_T_132 = shr(_ex2_pc_bit_out_T_128, 2) @[Bitwise.scala 105:21]
    node _ex2_pc_bit_out_T_133 = and(_ex2_pc_bit_out_T_132, _ex2_pc_bit_out_T_131) @[Bitwise.scala 105:31]
    node _ex2_pc_bit_out_T_134 = bits(_ex2_pc_bit_out_T_128, 29, 0) @[Bitwise.scala 105:46]
    node _ex2_pc_bit_out_T_135 = shl(_ex2_pc_bit_out_T_134, 2) @[Bitwise.scala 105:70]
    node _ex2_pc_bit_out_T_136 = not(_ex2_pc_bit_out_T_131) @[Bitwise.scala 105:82]
    node _ex2_pc_bit_out_T_137 = and(_ex2_pc_bit_out_T_135, _ex2_pc_bit_out_T_136) @[Bitwise.scala 105:80]
    node _ex2_pc_bit_out_T_138 = or(_ex2_pc_bit_out_T_133, _ex2_pc_bit_out_T_137) @[Bitwise.scala 105:39]
    node _ex2_pc_bit_out_T_139 = bits(_ex2_pc_bit_out_T_131, 30, 0) @[Bitwise.scala 104:28]
    node _ex2_pc_bit_out_T_140 = shl(_ex2_pc_bit_out_T_139, 1) @[Bitwise.scala 104:52]
    node _ex2_pc_bit_out_T_141 = xor(_ex2_pc_bit_out_T_131, _ex2_pc_bit_out_T_140) @[Bitwise.scala 104:21]
    node _ex2_pc_bit_out_T_142 = shr(_ex2_pc_bit_out_T_138, 1) @[Bitwise.scala 105:21]
    node _ex2_pc_bit_out_T_143 = and(_ex2_pc_bit_out_T_142, _ex2_pc_bit_out_T_141) @[Bitwise.scala 105:31]
    node _ex2_pc_bit_out_T_144 = bits(_ex2_pc_bit_out_T_138, 30, 0) @[Bitwise.scala 105:46]
    node _ex2_pc_bit_out_T_145 = shl(_ex2_pc_bit_out_T_144, 1) @[Bitwise.scala 105:70]
    node _ex2_pc_bit_out_T_146 = not(_ex2_pc_bit_out_T_141) @[Bitwise.scala 105:82]
    node _ex2_pc_bit_out_T_147 = and(_ex2_pc_bit_out_T_145, _ex2_pc_bit_out_T_146) @[Bitwise.scala 105:80]
    node _ex2_pc_bit_out_T_148 = or(_ex2_pc_bit_out_T_143, _ex2_pc_bit_out_T_147) @[Bitwise.scala 105:39]
    node _ex2_pc_bit_out_T_149 = cat(UInt<1>("h1"), _ex2_pc_bit_out_T_148) @[Cat.scala 31:58]
    node _ex2_pc_bit_out_T_150 = bits(_ex2_pc_bit_out_T_149, 0, 0) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_151 = bits(_ex2_pc_bit_out_T_149, 1, 1) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_152 = bits(_ex2_pc_bit_out_T_149, 2, 2) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_153 = bits(_ex2_pc_bit_out_T_149, 3, 3) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_154 = bits(_ex2_pc_bit_out_T_149, 4, 4) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_155 = bits(_ex2_pc_bit_out_T_149, 5, 5) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_156 = bits(_ex2_pc_bit_out_T_149, 6, 6) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_157 = bits(_ex2_pc_bit_out_T_149, 7, 7) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_158 = bits(_ex2_pc_bit_out_T_149, 8, 8) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_159 = bits(_ex2_pc_bit_out_T_149, 9, 9) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_160 = bits(_ex2_pc_bit_out_T_149, 10, 10) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_161 = bits(_ex2_pc_bit_out_T_149, 11, 11) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_162 = bits(_ex2_pc_bit_out_T_149, 12, 12) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_163 = bits(_ex2_pc_bit_out_T_149, 13, 13) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_164 = bits(_ex2_pc_bit_out_T_149, 14, 14) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_165 = bits(_ex2_pc_bit_out_T_149, 15, 15) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_166 = bits(_ex2_pc_bit_out_T_149, 16, 16) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_167 = bits(_ex2_pc_bit_out_T_149, 17, 17) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_168 = bits(_ex2_pc_bit_out_T_149, 18, 18) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_169 = bits(_ex2_pc_bit_out_T_149, 19, 19) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_170 = bits(_ex2_pc_bit_out_T_149, 20, 20) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_171 = bits(_ex2_pc_bit_out_T_149, 21, 21) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_172 = bits(_ex2_pc_bit_out_T_149, 22, 22) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_173 = bits(_ex2_pc_bit_out_T_149, 23, 23) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_174 = bits(_ex2_pc_bit_out_T_149, 24, 24) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_175 = bits(_ex2_pc_bit_out_T_149, 25, 25) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_176 = bits(_ex2_pc_bit_out_T_149, 26, 26) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_177 = bits(_ex2_pc_bit_out_T_149, 27, 27) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_178 = bits(_ex2_pc_bit_out_T_149, 28, 28) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_179 = bits(_ex2_pc_bit_out_T_149, 29, 29) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_180 = bits(_ex2_pc_bit_out_T_149, 30, 30) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_181 = bits(_ex2_pc_bit_out_T_149, 31, 31) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_182 = bits(_ex2_pc_bit_out_T_149, 32, 32) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_183 = mux(_ex2_pc_bit_out_T_181, UInt<5>("h1f"), UInt<6>("h20")) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_184 = mux(_ex2_pc_bit_out_T_180, UInt<5>("h1e"), _ex2_pc_bit_out_T_183) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_185 = mux(_ex2_pc_bit_out_T_179, UInt<5>("h1d"), _ex2_pc_bit_out_T_184) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_186 = mux(_ex2_pc_bit_out_T_178, UInt<5>("h1c"), _ex2_pc_bit_out_T_185) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_187 = mux(_ex2_pc_bit_out_T_177, UInt<5>("h1b"), _ex2_pc_bit_out_T_186) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_188 = mux(_ex2_pc_bit_out_T_176, UInt<5>("h1a"), _ex2_pc_bit_out_T_187) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_189 = mux(_ex2_pc_bit_out_T_175, UInt<5>("h19"), _ex2_pc_bit_out_T_188) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_190 = mux(_ex2_pc_bit_out_T_174, UInt<5>("h18"), _ex2_pc_bit_out_T_189) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_191 = mux(_ex2_pc_bit_out_T_173, UInt<5>("h17"), _ex2_pc_bit_out_T_190) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_192 = mux(_ex2_pc_bit_out_T_172, UInt<5>("h16"), _ex2_pc_bit_out_T_191) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_193 = mux(_ex2_pc_bit_out_T_171, UInt<5>("h15"), _ex2_pc_bit_out_T_192) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_194 = mux(_ex2_pc_bit_out_T_170, UInt<5>("h14"), _ex2_pc_bit_out_T_193) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_195 = mux(_ex2_pc_bit_out_T_169, UInt<5>("h13"), _ex2_pc_bit_out_T_194) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_196 = mux(_ex2_pc_bit_out_T_168, UInt<5>("h12"), _ex2_pc_bit_out_T_195) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_197 = mux(_ex2_pc_bit_out_T_167, UInt<5>("h11"), _ex2_pc_bit_out_T_196) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_198 = mux(_ex2_pc_bit_out_T_166, UInt<5>("h10"), _ex2_pc_bit_out_T_197) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_199 = mux(_ex2_pc_bit_out_T_165, UInt<4>("hf"), _ex2_pc_bit_out_T_198) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_200 = mux(_ex2_pc_bit_out_T_164, UInt<4>("he"), _ex2_pc_bit_out_T_199) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_201 = mux(_ex2_pc_bit_out_T_163, UInt<4>("hd"), _ex2_pc_bit_out_T_200) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_202 = mux(_ex2_pc_bit_out_T_162, UInt<4>("hc"), _ex2_pc_bit_out_T_201) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_203 = mux(_ex2_pc_bit_out_T_161, UInt<4>("hb"), _ex2_pc_bit_out_T_202) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_204 = mux(_ex2_pc_bit_out_T_160, UInt<4>("ha"), _ex2_pc_bit_out_T_203) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_205 = mux(_ex2_pc_bit_out_T_159, UInt<4>("h9"), _ex2_pc_bit_out_T_204) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_206 = mux(_ex2_pc_bit_out_T_158, UInt<4>("h8"), _ex2_pc_bit_out_T_205) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_207 = mux(_ex2_pc_bit_out_T_157, UInt<3>("h7"), _ex2_pc_bit_out_T_206) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_208 = mux(_ex2_pc_bit_out_T_156, UInt<3>("h6"), _ex2_pc_bit_out_T_207) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_209 = mux(_ex2_pc_bit_out_T_155, UInt<3>("h5"), _ex2_pc_bit_out_T_208) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_210 = mux(_ex2_pc_bit_out_T_154, UInt<3>("h4"), _ex2_pc_bit_out_T_209) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_211 = mux(_ex2_pc_bit_out_T_153, UInt<2>("h3"), _ex2_pc_bit_out_T_210) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_212 = mux(_ex2_pc_bit_out_T_152, UInt<2>("h2"), _ex2_pc_bit_out_T_211) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_213 = mux(_ex2_pc_bit_out_T_151, UInt<1>("h1"), _ex2_pc_bit_out_T_212) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_214 = mux(_ex2_pc_bit_out_T_150, UInt<1>("h0"), _ex2_pc_bit_out_T_213) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_215 = eq(ex2_reg_exe_fun, UInt<5>("h6")) @[Core.scala 1045:22]
    node _ex2_pc_bit_out_T_216 = cat(UInt<1>("h1"), ex2_reg_op1_data) @[Cat.scala 31:58]
    node _ex2_pc_bit_out_T_217 = bits(_ex2_pc_bit_out_T_216, 0, 0) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_218 = bits(_ex2_pc_bit_out_T_216, 1, 1) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_219 = bits(_ex2_pc_bit_out_T_216, 2, 2) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_220 = bits(_ex2_pc_bit_out_T_216, 3, 3) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_221 = bits(_ex2_pc_bit_out_T_216, 4, 4) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_222 = bits(_ex2_pc_bit_out_T_216, 5, 5) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_223 = bits(_ex2_pc_bit_out_T_216, 6, 6) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_224 = bits(_ex2_pc_bit_out_T_216, 7, 7) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_225 = bits(_ex2_pc_bit_out_T_216, 8, 8) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_226 = bits(_ex2_pc_bit_out_T_216, 9, 9) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_227 = bits(_ex2_pc_bit_out_T_216, 10, 10) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_228 = bits(_ex2_pc_bit_out_T_216, 11, 11) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_229 = bits(_ex2_pc_bit_out_T_216, 12, 12) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_230 = bits(_ex2_pc_bit_out_T_216, 13, 13) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_231 = bits(_ex2_pc_bit_out_T_216, 14, 14) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_232 = bits(_ex2_pc_bit_out_T_216, 15, 15) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_233 = bits(_ex2_pc_bit_out_T_216, 16, 16) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_234 = bits(_ex2_pc_bit_out_T_216, 17, 17) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_235 = bits(_ex2_pc_bit_out_T_216, 18, 18) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_236 = bits(_ex2_pc_bit_out_T_216, 19, 19) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_237 = bits(_ex2_pc_bit_out_T_216, 20, 20) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_238 = bits(_ex2_pc_bit_out_T_216, 21, 21) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_239 = bits(_ex2_pc_bit_out_T_216, 22, 22) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_240 = bits(_ex2_pc_bit_out_T_216, 23, 23) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_241 = bits(_ex2_pc_bit_out_T_216, 24, 24) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_242 = bits(_ex2_pc_bit_out_T_216, 25, 25) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_243 = bits(_ex2_pc_bit_out_T_216, 26, 26) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_244 = bits(_ex2_pc_bit_out_T_216, 27, 27) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_245 = bits(_ex2_pc_bit_out_T_216, 28, 28) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_246 = bits(_ex2_pc_bit_out_T_216, 29, 29) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_247 = bits(_ex2_pc_bit_out_T_216, 30, 30) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_248 = bits(_ex2_pc_bit_out_T_216, 31, 31) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_249 = bits(_ex2_pc_bit_out_T_216, 32, 32) @[OneHot.scala 47:45]
    node _ex2_pc_bit_out_T_250 = mux(_ex2_pc_bit_out_T_248, UInt<5>("h1f"), UInt<6>("h20")) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_251 = mux(_ex2_pc_bit_out_T_247, UInt<5>("h1e"), _ex2_pc_bit_out_T_250) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_252 = mux(_ex2_pc_bit_out_T_246, UInt<5>("h1d"), _ex2_pc_bit_out_T_251) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_253 = mux(_ex2_pc_bit_out_T_245, UInt<5>("h1c"), _ex2_pc_bit_out_T_252) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_254 = mux(_ex2_pc_bit_out_T_244, UInt<5>("h1b"), _ex2_pc_bit_out_T_253) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_255 = mux(_ex2_pc_bit_out_T_243, UInt<5>("h1a"), _ex2_pc_bit_out_T_254) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_256 = mux(_ex2_pc_bit_out_T_242, UInt<5>("h19"), _ex2_pc_bit_out_T_255) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_257 = mux(_ex2_pc_bit_out_T_241, UInt<5>("h18"), _ex2_pc_bit_out_T_256) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_258 = mux(_ex2_pc_bit_out_T_240, UInt<5>("h17"), _ex2_pc_bit_out_T_257) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_259 = mux(_ex2_pc_bit_out_T_239, UInt<5>("h16"), _ex2_pc_bit_out_T_258) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_260 = mux(_ex2_pc_bit_out_T_238, UInt<5>("h15"), _ex2_pc_bit_out_T_259) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_261 = mux(_ex2_pc_bit_out_T_237, UInt<5>("h14"), _ex2_pc_bit_out_T_260) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_262 = mux(_ex2_pc_bit_out_T_236, UInt<5>("h13"), _ex2_pc_bit_out_T_261) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_263 = mux(_ex2_pc_bit_out_T_235, UInt<5>("h12"), _ex2_pc_bit_out_T_262) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_264 = mux(_ex2_pc_bit_out_T_234, UInt<5>("h11"), _ex2_pc_bit_out_T_263) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_265 = mux(_ex2_pc_bit_out_T_233, UInt<5>("h10"), _ex2_pc_bit_out_T_264) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_266 = mux(_ex2_pc_bit_out_T_232, UInt<4>("hf"), _ex2_pc_bit_out_T_265) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_267 = mux(_ex2_pc_bit_out_T_231, UInt<4>("he"), _ex2_pc_bit_out_T_266) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_268 = mux(_ex2_pc_bit_out_T_230, UInt<4>("hd"), _ex2_pc_bit_out_T_267) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_269 = mux(_ex2_pc_bit_out_T_229, UInt<4>("hc"), _ex2_pc_bit_out_T_268) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_270 = mux(_ex2_pc_bit_out_T_228, UInt<4>("hb"), _ex2_pc_bit_out_T_269) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_271 = mux(_ex2_pc_bit_out_T_227, UInt<4>("ha"), _ex2_pc_bit_out_T_270) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_272 = mux(_ex2_pc_bit_out_T_226, UInt<4>("h9"), _ex2_pc_bit_out_T_271) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_273 = mux(_ex2_pc_bit_out_T_225, UInt<4>("h8"), _ex2_pc_bit_out_T_272) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_274 = mux(_ex2_pc_bit_out_T_224, UInt<3>("h7"), _ex2_pc_bit_out_T_273) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_275 = mux(_ex2_pc_bit_out_T_223, UInt<3>("h6"), _ex2_pc_bit_out_T_274) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_276 = mux(_ex2_pc_bit_out_T_222, UInt<3>("h5"), _ex2_pc_bit_out_T_275) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_277 = mux(_ex2_pc_bit_out_T_221, UInt<3>("h4"), _ex2_pc_bit_out_T_276) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_278 = mux(_ex2_pc_bit_out_T_220, UInt<2>("h3"), _ex2_pc_bit_out_T_277) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_279 = mux(_ex2_pc_bit_out_T_219, UInt<2>("h2"), _ex2_pc_bit_out_T_278) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_280 = mux(_ex2_pc_bit_out_T_218, UInt<1>("h1"), _ex2_pc_bit_out_T_279) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_281 = mux(_ex2_pc_bit_out_T_217, UInt<1>("h0"), _ex2_pc_bit_out_T_280) @[Mux.scala 47:70]
    node _ex2_pc_bit_out_T_282 = eq(ex2_reg_exe_fun, UInt<5>("h8")) @[Core.scala 1046:22]
    node _ex2_pc_bit_out_T_283 = bits(ex2_reg_op1_data, 7, 0) @[Core.scala 1046:60]
    node _ex2_pc_bit_out_T_284 = bits(ex2_reg_op1_data, 15, 8) @[Core.scala 1046:84]
    node _ex2_pc_bit_out_T_285 = bits(ex2_reg_op1_data, 23, 16) @[Core.scala 1046:109]
    node _ex2_pc_bit_out_T_286 = bits(ex2_reg_op1_data, 31, 24) @[Core.scala 1046:135]
    node ex2_pc_bit_out_lo = cat(_ex2_pc_bit_out_T_285, _ex2_pc_bit_out_T_286) @[Cat.scala 31:58]
    node ex2_pc_bit_out_hi = cat(_ex2_pc_bit_out_T_283, _ex2_pc_bit_out_T_284) @[Cat.scala 31:58]
    node _ex2_pc_bit_out_T_287 = cat(ex2_pc_bit_out_hi, ex2_pc_bit_out_lo) @[Cat.scala 31:58]
    node _ex2_pc_bit_out_T_288 = eq(ex2_reg_exe_fun, UInt<5>("h9")) @[Core.scala 1047:22]
    node _ex2_pc_bit_out_T_289 = bits(ex2_reg_op1_data, 7, 7) @[Core.scala 1047:69]
    node _ex2_pc_bit_out_T_290 = bits(_ex2_pc_bit_out_T_289, 0, 0) @[Bitwise.scala 74:15]
    node _ex2_pc_bit_out_T_291 = mux(_ex2_pc_bit_out_T_290, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _ex2_pc_bit_out_T_292 = bits(ex2_reg_op1_data, 7, 0) @[Core.scala 1047:91]
    node _ex2_pc_bit_out_T_293 = cat(_ex2_pc_bit_out_T_291, _ex2_pc_bit_out_T_292) @[Cat.scala 31:58]
    node _ex2_pc_bit_out_T_294 = eq(ex2_reg_exe_fun, UInt<5>("ha")) @[Core.scala 1048:22]
    node _ex2_pc_bit_out_T_295 = bits(ex2_reg_op1_data, 15, 15) @[Core.scala 1048:69]
    node _ex2_pc_bit_out_T_296 = bits(_ex2_pc_bit_out_T_295, 0, 0) @[Bitwise.scala 74:15]
    node _ex2_pc_bit_out_T_297 = mux(_ex2_pc_bit_out_T_296, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _ex2_pc_bit_out_T_298 = bits(ex2_reg_op1_data, 15, 0) @[Core.scala 1048:92]
    node _ex2_pc_bit_out_T_299 = cat(_ex2_pc_bit_out_T_297, _ex2_pc_bit_out_T_298) @[Cat.scala 31:58]
    node _ex2_pc_bit_out_T_300 = mux(_ex2_pc_bit_out_T_294, _ex2_pc_bit_out_T_299, UInt<32>("h0")) @[Mux.scala 101:16]
    node _ex2_pc_bit_out_T_301 = mux(_ex2_pc_bit_out_T_288, _ex2_pc_bit_out_T_293, _ex2_pc_bit_out_T_300) @[Mux.scala 101:16]
    node _ex2_pc_bit_out_T_302 = mux(_ex2_pc_bit_out_T_282, _ex2_pc_bit_out_T_287, _ex2_pc_bit_out_T_301) @[Mux.scala 101:16]
    node _ex2_pc_bit_out_T_303 = mux(_ex2_pc_bit_out_T_215, _ex2_pc_bit_out_T_281, _ex2_pc_bit_out_T_302) @[Mux.scala 101:16]
    node _ex2_pc_bit_out_T_304 = mux(_ex2_pc_bit_out_T_99, _ex2_pc_bit_out_T_214, _ex2_pc_bit_out_T_303) @[Mux.scala 101:16]
    node _ex2_pc_bit_out_T_305 = mux(_ex2_pc_bit_out_T_4, _ex2_pc_bit_out_T_98, _ex2_pc_bit_out_T_304) @[Mux.scala 101:16]
    node _ex2_pc_bit_out_T_306 = mux(_ex2_pc_bit_out_T_1, _ex2_pc_bit_out_T_3, _ex2_pc_bit_out_T_305) @[Mux.scala 101:16]
    node ex2_pc_bit_out = mux(_ex2_pc_bit_out_T, ex2_next_pc, _ex2_pc_bit_out_T_306) @[Mux.scala 101:16]
    wire ex2_divrem : UInt<1>
    ex2_divrem <= UInt<1>("h0")
    wire ex2_sign_op1 : UInt<1>
    ex2_sign_op1 <= UInt<1>("h0")
    wire ex2_sign_op12 : UInt<1>
    ex2_sign_op12 <= UInt<1>("h0")
    wire ex2_zero_op2 : UInt<1> @[Core.scala 1056:26]
    wire ex2_dividend : UInt<37>
    ex2_dividend <= UInt<37>("h0")
    wire ex2_divisor : UInt<32>
    ex2_divisor <= UInt<32>("h0")
    wire ex2_orig_dividend : UInt<32> @[Core.scala 1059:31]
    node _T_34 = eq(ex2_reg_exe_fun, UInt<5>("h1c")) @[Core.scala 1061:25]
    node _T_35 = eq(ex2_reg_exe_fun, UInt<5>("h1d")) @[Core.scala 1061:56]
    node _T_36 = or(_T_34, _T_35) @[Core.scala 1061:37]
    when _T_36 : @[Core.scala 1061:69]
      ex2_divrem <= UInt<1>("h1") @[Core.scala 1062:16]
      node _T_37 = bits(ex2_reg_op1_data, 31, 31) @[Core.scala 1063:27]
      node _T_38 = eq(_T_37, UInt<1>("h1")) @[Core.scala 1063:40]
      when _T_38 : @[Core.scala 1063:49]
        node _ex2_dividend_T = mux(UInt<1>("h0"), UInt<5>("h1f"), UInt<5>("h0")) @[Bitwise.scala 74:12]
        node _ex2_dividend_T_1 = not(ex2_reg_op1_data) @[Core.scala 1064:47]
        node _ex2_dividend_T_2 = add(_ex2_dividend_T_1, UInt<1>("h1")) @[Core.scala 1064:65]
        node _ex2_dividend_T_3 = tail(_ex2_dividend_T_2, 1) @[Core.scala 1064:65]
        node _ex2_dividend_T_4 = bits(_ex2_dividend_T_3, 31, 0) @[Core.scala 1064:71]
        node _ex2_dividend_T_5 = cat(_ex2_dividend_T, _ex2_dividend_T_4) @[Cat.scala 31:58]
        ex2_dividend <= _ex2_dividend_T_5 @[Core.scala 1064:20]
      else :
        node _ex2_dividend_T_6 = mux(UInt<1>("h0"), UInt<5>("h1f"), UInt<5>("h0")) @[Bitwise.scala 74:12]
        node _ex2_dividend_T_7 = bits(ex2_reg_op1_data, 31, 0) @[Core.scala 1066:62]
        node _ex2_dividend_T_8 = cat(_ex2_dividend_T_6, _ex2_dividend_T_7) @[Cat.scala 31:58]
        ex2_dividend <= _ex2_dividend_T_8 @[Core.scala 1066:20]
      node _ex2_sign_op1_T = bits(ex2_reg_op1_data, 31, 31) @[Core.scala 1068:37]
      ex2_sign_op1 <= _ex2_sign_op1_T @[Core.scala 1068:18]
      node _T_39 = bits(ex2_reg_op2_data, 31, 31) @[Core.scala 1069:27]
      node _T_40 = eq(_T_39, UInt<1>("h1")) @[Core.scala 1069:40]
      when _T_40 : @[Core.scala 1069:49]
        node _ex2_divisor_T = not(ex2_reg_op2_data) @[Core.scala 1070:23]
        node _ex2_divisor_T_1 = add(_ex2_divisor_T, UInt<1>("h1")) @[Core.scala 1070:41]
        node _ex2_divisor_T_2 = tail(_ex2_divisor_T_1, 1) @[Core.scala 1070:41]
        node _ex2_divisor_T_3 = bits(_ex2_divisor_T_2, 31, 0) @[Core.scala 1070:47]
        ex2_divisor <= _ex2_divisor_T_3 @[Core.scala 1070:19]
        node _ex2_sign_op12_T = eq(ex2_sign_op1, UInt<1>("h0")) @[Core.scala 1071:38]
        ex2_sign_op12 <= _ex2_sign_op12_T @[Core.scala 1071:21]
      else :
        ex2_divisor <= ex2_reg_op2_data @[Core.scala 1073:19]
        node _ex2_sign_op12_T_1 = eq(ex2_sign_op1, UInt<1>("h1")) @[Core.scala 1074:38]
        ex2_sign_op12 <= _ex2_sign_op12_T_1 @[Core.scala 1074:21]
    else :
      node _T_41 = eq(ex2_reg_exe_fun, UInt<5>("h1e")) @[Core.scala 1076:31]
      node _T_42 = eq(ex2_reg_exe_fun, UInt<5>("h1f")) @[Core.scala 1076:63]
      node _T_43 = or(_T_41, _T_42) @[Core.scala 1076:44]
      when _T_43 : @[Core.scala 1076:77]
        ex2_divrem <= UInt<1>("h1") @[Core.scala 1077:16]
        node _ex2_dividend_T_9 = mux(UInt<1>("h0"), UInt<5>("h1f"), UInt<5>("h0")) @[Bitwise.scala 74:12]
        node _ex2_dividend_T_10 = bits(ex2_reg_op1_data, 31, 0) @[Core.scala 1078:60]
        node _ex2_dividend_T_11 = cat(_ex2_dividend_T_9, _ex2_dividend_T_10) @[Cat.scala 31:58]
        ex2_dividend <= _ex2_dividend_T_11 @[Core.scala 1078:18]
        ex2_sign_op1 <= UInt<1>("h0") @[Core.scala 1079:18]
        ex2_divisor <= ex2_reg_op2_data @[Core.scala 1080:17]
        ex2_sign_op12 <= UInt<1>("h0") @[Core.scala 1081:19]
    node _ex2_zero_op2_T = eq(ex2_reg_op2_data, UInt<1>("h0")) @[Core.scala 1083:37]
    ex2_zero_op2 <= _ex2_zero_op2_T @[Core.scala 1083:16]
    ex2_orig_dividend <= ex2_reg_op1_data @[Core.scala 1084:21]
    node _ex2_is_cond_br_T = eq(ex2_reg_exe_fun, UInt<5>("h12")) @[Core.scala 1088:22]
    node _ex2_is_cond_br_T_1 = eq(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1088:57]
    node _ex2_is_cond_br_T_2 = eq(ex2_reg_exe_fun, UInt<5>("h13")) @[Core.scala 1089:22]
    node _ex2_is_cond_br_T_3 = eq(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1089:57]
    node _ex2_is_cond_br_T_4 = eq(_ex2_is_cond_br_T_3, UInt<1>("h0")) @[Core.scala 1089:38]
    node _ex2_is_cond_br_T_5 = eq(ex2_reg_exe_fun, UInt<5>("h14")) @[Core.scala 1090:22]
    node _ex2_is_cond_br_T_6 = asSInt(ex2_reg_op1_data) @[Core.scala 1090:63]
    node _ex2_is_cond_br_T_7 = asSInt(ex2_reg_op2_data) @[Core.scala 1090:91]
    node _ex2_is_cond_br_T_8 = lt(_ex2_is_cond_br_T_6, _ex2_is_cond_br_T_7) @[Core.scala 1090:66]
    node _ex2_is_cond_br_T_9 = eq(ex2_reg_exe_fun, UInt<5>("h15")) @[Core.scala 1091:22]
    node _ex2_is_cond_br_T_10 = asSInt(ex2_reg_op1_data) @[Core.scala 1091:63]
    node _ex2_is_cond_br_T_11 = asSInt(ex2_reg_op2_data) @[Core.scala 1091:91]
    node _ex2_is_cond_br_T_12 = lt(_ex2_is_cond_br_T_10, _ex2_is_cond_br_T_11) @[Core.scala 1091:66]
    node _ex2_is_cond_br_T_13 = eq(_ex2_is_cond_br_T_12, UInt<1>("h0")) @[Core.scala 1091:38]
    node _ex2_is_cond_br_T_14 = eq(ex2_reg_exe_fun, UInt<5>("h16")) @[Core.scala 1092:22]
    node _ex2_is_cond_br_T_15 = lt(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1092:57]
    node _ex2_is_cond_br_T_16 = eq(ex2_reg_exe_fun, UInt<5>("h17")) @[Core.scala 1093:22]
    node _ex2_is_cond_br_T_17 = lt(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 1093:57]
    node _ex2_is_cond_br_T_18 = eq(_ex2_is_cond_br_T_17, UInt<1>("h0")) @[Core.scala 1093:38]
    node _ex2_is_cond_br_T_19 = mux(_ex2_is_cond_br_T_16, _ex2_is_cond_br_T_18, UInt<1>("h0")) @[Mux.scala 101:16]
    node _ex2_is_cond_br_T_20 = mux(_ex2_is_cond_br_T_14, _ex2_is_cond_br_T_15, _ex2_is_cond_br_T_19) @[Mux.scala 101:16]
    node _ex2_is_cond_br_T_21 = mux(_ex2_is_cond_br_T_9, _ex2_is_cond_br_T_13, _ex2_is_cond_br_T_20) @[Mux.scala 101:16]
    node _ex2_is_cond_br_T_22 = mux(_ex2_is_cond_br_T_5, _ex2_is_cond_br_T_8, _ex2_is_cond_br_T_21) @[Mux.scala 101:16]
    node _ex2_is_cond_br_T_23 = mux(_ex2_is_cond_br_T_2, _ex2_is_cond_br_T_4, _ex2_is_cond_br_T_22) @[Mux.scala 101:16]
    node ex2_is_cond_br = mux(_ex2_is_cond_br_T, _ex2_is_cond_br_T_1, _ex2_is_cond_br_T_23) @[Mux.scala 101:16]
    node _ex2_is_cond_br_inst_T = eq(ex2_reg_exe_fun, UInt<5>("h12")) @[Core.scala 1096:22]
    node _ex2_is_cond_br_inst_T_1 = eq(ex2_reg_exe_fun, UInt<5>("h13")) @[Core.scala 1097:22]
    node _ex2_is_cond_br_inst_T_2 = or(_ex2_is_cond_br_inst_T, _ex2_is_cond_br_inst_T_1) @[Core.scala 1096:34]
    node _ex2_is_cond_br_inst_T_3 = eq(ex2_reg_exe_fun, UInt<5>("h14")) @[Core.scala 1098:22]
    node _ex2_is_cond_br_inst_T_4 = or(_ex2_is_cond_br_inst_T_2, _ex2_is_cond_br_inst_T_3) @[Core.scala 1097:34]
    node _ex2_is_cond_br_inst_T_5 = eq(ex2_reg_exe_fun, UInt<5>("h15")) @[Core.scala 1099:22]
    node _ex2_is_cond_br_inst_T_6 = or(_ex2_is_cond_br_inst_T_4, _ex2_is_cond_br_inst_T_5) @[Core.scala 1098:34]
    node _ex2_is_cond_br_inst_T_7 = eq(ex2_reg_exe_fun, UInt<5>("h16")) @[Core.scala 1100:22]
    node _ex2_is_cond_br_inst_T_8 = or(_ex2_is_cond_br_inst_T_6, _ex2_is_cond_br_inst_T_7) @[Core.scala 1099:34]
    node _ex2_is_cond_br_inst_T_9 = eq(ex2_reg_exe_fun, UInt<5>("h17")) @[Core.scala 1101:22]
    node ex2_is_cond_br_inst = or(_ex2_is_cond_br_inst_T_8, _ex2_is_cond_br_inst_T_9) @[Core.scala 1100:35]
    node _ex2_cond_br_target_T = add(ex2_reg_pc, ex2_reg_imm_b_sext) @[Core.scala 1104:39]
    node ex2_cond_br_target = tail(_ex2_cond_br_target_T, 1) @[Core.scala 1104:39]
    node _ex2_uncond_br_target_T = not(UInt<32>("h1")) @[Core.scala 1105:44]
    node ex2_uncond_br_target = and(ex2_alu_out, _ex2_uncond_br_target_T) @[Core.scala 1105:42]
    node _ex1_fw_data_T = eq(ex2_reg_wb_sel, UInt<3>("h1")) @[Core.scala 1108:21]
    node _ex1_fw_data_T_1 = mux(_ex1_fw_data_T, ex2_next_pc, ex2_alu_out) @[Mux.scala 101:16]
    ex1_fw_data <= _ex1_fw_data_T_1 @[Core.scala 1107:15]
    node _T_44 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 1111:8]
    when _T_44 : @[Core.scala 1111:20]
      node _ex2_hazard_T = eq(ex2_reg_rf_wen, UInt<1>("h1")) @[Core.scala 1112:38]
      node _ex2_hazard_T_1 = neq(ex2_reg_wb_addr, UInt<1>("h0")) @[Core.scala 1112:69]
      node _ex2_hazard_T_2 = and(_ex2_hazard_T, _ex2_hazard_T_1) @[Core.scala 1112:49]
      node _ex2_hazard_T_3 = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1112:81]
      node _ex2_hazard_T_4 = and(_ex2_hazard_T_2, _ex2_hazard_T_3) @[Core.scala 1112:78]
      node _ex2_hazard_T_5 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1112:99]
      node ex2_hazard = and(_ex2_hazard_T_4, _ex2_hazard_T_5) @[Core.scala 1112:96]
      node _ex2_reg_fw_en_T = neq(ex2_reg_wb_sel, UInt<3>("h6")) @[Core.scala 1113:52]
      node _ex2_reg_fw_en_T_1 = and(ex2_hazard, _ex2_reg_fw_en_T) @[Core.scala 1113:33]
      node _ex2_reg_fw_en_T_2 = neq(ex2_reg_wb_sel, UInt<3>("h7")) @[Core.scala 1113:83]
      node _ex2_reg_fw_en_T_3 = and(_ex2_reg_fw_en_T_1, _ex2_reg_fw_en_T_2) @[Core.scala 1113:64]
      ex2_reg_fw_en <= _ex2_reg_fw_en_T_3 @[Core.scala 1113:19]
      node _ex2_reg_hazard_T = eq(ex2_reg_wb_sel, UInt<3>("h6")) @[Core.scala 1114:54]
      node _ex2_reg_hazard_T_1 = eq(ex2_reg_wb_sel, UInt<3>("h7")) @[Core.scala 1114:85]
      node _ex2_reg_hazard_T_2 = or(_ex2_reg_hazard_T, _ex2_reg_hazard_T_1) @[Core.scala 1114:66]
      node _ex2_reg_hazard_T_3 = eq(ex2_reg_wb_sel, UInt<3>("h4")) @[Core.scala 1114:116]
      node _ex2_reg_hazard_T_4 = or(_ex2_reg_hazard_T_2, _ex2_reg_hazard_T_3) @[Core.scala 1114:97]
      node _ex2_reg_hazard_T_5 = and(ex2_hazard, _ex2_reg_hazard_T_4) @[Core.scala 1114:34]
      ex2_reg_hazard <= _ex2_reg_hazard_T_5 @[Core.scala 1114:20]
    node _T_45 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 1120:9]
    when _T_45 : @[Core.scala 1120:21]
      node _ex3_reg_bp_en_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1121:58]
      node _ex3_reg_bp_en_T_1 = and(ex2_reg_is_valid_inst, _ex3_reg_bp_en_T) @[Core.scala 1121:55]
      node _ex3_reg_bp_en_T_2 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1121:76]
      node _ex3_reg_bp_en_T_3 = and(_ex3_reg_bp_en_T_1, _ex3_reg_bp_en_T_2) @[Core.scala 1121:73]
      ex3_reg_bp_en <= _ex3_reg_bp_en_T_3 @[Core.scala 1121:30]
      ex3_reg_pc <= ex2_reg_pc @[Core.scala 1122:30]
      ex3_reg_is_cond_br <= ex2_is_cond_br @[Core.scala 1123:30]
      ex3_reg_is_cond_br_inst <= ex2_is_cond_br_inst @[Core.scala 1124:30]
      ex3_reg_is_uncond_br <= ex2_is_uncond_br @[Core.scala 1125:30]
      ex3_reg_cond_br_target <= ex2_cond_br_target @[Core.scala 1126:30]
      ex3_reg_uncond_br_target <= ex2_uncond_br_target @[Core.scala 1127:30]
      ex3_reg_is_bp_pos <= ex2_reg_is_bp_pos @[Core.scala 1129:30]
      ex3_reg_bp_addr <= ex2_reg_bp_addr @[Core.scala 1130:30]
      ex3_reg_is_half <= ex2_reg_is_half @[Core.scala 1131:30]
    node _ex3_bp_en_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1137:36]
    node _ex3_bp_en_T_1 = and(ex3_reg_bp_en, _ex3_bp_en_T) @[Core.scala 1137:33]
    node _ex3_bp_en_T_2 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1137:54]
    node ex3_bp_en = and(_ex3_bp_en_T_1, _ex3_bp_en_T_2) @[Core.scala 1137:51]
    node _ex3_cond_bp_fail_T = eq(ex3_reg_is_bp_pos, UInt<1>("h0")) @[Core.scala 1139:6]
    node _ex3_cond_bp_fail_T_1 = and(_ex3_cond_bp_fail_T, ex3_reg_is_cond_br) @[Core.scala 1139:25]
    node _ex3_cond_bp_fail_T_2 = and(ex3_reg_is_bp_pos, ex3_reg_is_cond_br) @[Core.scala 1140:24]
    node _ex3_cond_bp_fail_T_3 = neq(ex3_reg_bp_addr, ex3_reg_cond_br_target) @[Core.scala 1140:66]
    node _ex3_cond_bp_fail_T_4 = and(_ex3_cond_bp_fail_T_2, _ex3_cond_bp_fail_T_3) @[Core.scala 1140:46]
    node _ex3_cond_bp_fail_T_5 = or(_ex3_cond_bp_fail_T_1, _ex3_cond_bp_fail_T_4) @[Core.scala 1139:48]
    node ex3_cond_bp_fail = and(ex3_bp_en, _ex3_cond_bp_fail_T_5) @[Core.scala 1138:36]
    node _ex3_cond_nbp_fail_T = and(ex3_bp_en, ex3_reg_is_bp_pos) @[Core.scala 1142:37]
    node _ex3_cond_nbp_fail_T_1 = and(_ex3_cond_nbp_fail_T, ex3_reg_is_cond_br_inst) @[Core.scala 1142:58]
    node _ex3_cond_nbp_fail_T_2 = eq(ex3_reg_is_cond_br, UInt<1>("h0")) @[Core.scala 1142:88]
    node ex3_cond_nbp_fail = and(_ex3_cond_nbp_fail_T_1, _ex3_cond_nbp_fail_T_2) @[Core.scala 1142:85]
    node _ex3_uncond_bp_fail_T = and(ex3_bp_en, ex3_reg_is_uncond_br) @[Core.scala 1143:39]
    node _ex3_uncond_bp_fail_T_1 = eq(ex3_reg_is_bp_pos, UInt<1>("h0")) @[Core.scala 1144:5]
    node _ex3_uncond_bp_fail_T_2 = neq(ex3_reg_bp_addr, ex3_reg_uncond_br_target) @[Core.scala 1145:44]
    node _ex3_uncond_bp_fail_T_3 = and(ex3_reg_is_bp_pos, _ex3_uncond_bp_fail_T_2) @[Core.scala 1145:24]
    node _ex3_uncond_bp_fail_T_4 = or(_ex3_uncond_bp_fail_T_1, _ex3_uncond_bp_fail_T_3) @[Core.scala 1144:24]
    node ex3_uncond_bp_fail = and(_ex3_uncond_bp_fail_T, _ex3_uncond_bp_fail_T_4) @[Core.scala 1143:64]
    node _ex3_reg_br_target_T = add(ex3_reg_pc, UInt<32>("h2")) @[Core.scala 1149:59]
    node _ex3_reg_br_target_T_1 = tail(_ex3_reg_br_target_T, 1) @[Core.scala 1149:59]
    node _ex3_reg_br_target_T_2 = add(ex3_reg_pc, UInt<32>("h4")) @[Core.scala 1149:89]
    node _ex3_reg_br_target_T_3 = tail(_ex3_reg_br_target_T_2, 1) @[Core.scala 1149:89]
    node _ex3_reg_br_target_T_4 = mux(ex3_reg_is_half, _ex3_reg_br_target_T_1, _ex3_reg_br_target_T_3) @[Core.scala 1149:30]
    wire _ex3_reg_br_target_WIRE : UInt<32> @[Mux.scala 101:16]
    _ex3_reg_br_target_WIRE is invalid @[Mux.scala 101:16]
    node _ex3_reg_br_target_T_5 = mux(ex3_uncond_bp_fail, ex3_reg_uncond_br_target, _ex3_reg_br_target_WIRE) @[Mux.scala 101:16]
    node _ex3_reg_br_target_T_6 = mux(ex3_cond_nbp_fail, _ex3_reg_br_target_T_4, _ex3_reg_br_target_T_5) @[Mux.scala 101:16]
    node _ex3_reg_br_target_T_7 = mux(ex3_cond_bp_fail, ex3_reg_cond_br_target, _ex3_reg_br_target_T_6) @[Mux.scala 101:16]
    ex3_reg_br_target <= _ex3_reg_br_target_T_7 @[Core.scala 1147:21]
    node _ex3_reg_is_br_T = or(ex3_cond_bp_fail, ex3_cond_nbp_fail) @[Core.scala 1152:37]
    node _ex3_reg_is_br_T_1 = or(_ex3_reg_is_br_T, ex3_uncond_bp_fail) @[Core.scala 1152:58]
    ex3_reg_is_br <= _ex3_reg_is_br_T_1 @[Core.scala 1152:17]
    node _bp_io_up_update_en_T = or(ex3_reg_is_cond_br_inst, ex3_reg_is_uncond_br) @[Core.scala 1154:63]
    node _bp_io_up_update_en_T_1 = and(ex3_bp_en, _bp_io_up_update_en_T) @[Core.scala 1154:35]
    bp.io.up.update_en <= _bp_io_up_update_en_T_1 @[Core.scala 1154:22]
    bp.io.up.inst_pc <= ex3_reg_pc @[Core.scala 1155:20]
    node _bp_io_up_br_pos_T = or(ex3_reg_is_cond_br, ex3_reg_is_uncond_br) @[Core.scala 1156:41]
    bp.io.up.br_pos <= _bp_io_up_br_pos_T @[Core.scala 1156:19]
    wire _bp_io_up_br_addr_WIRE : UInt<32> @[Mux.scala 101:16]
    _bp_io_up_br_addr_WIRE is invalid @[Mux.scala 101:16]
    node _bp_io_up_br_addr_T = mux(ex3_reg_is_uncond_br, ex3_reg_uncond_br_target, _bp_io_up_br_addr_WIRE) @[Mux.scala 101:16]
    node _bp_io_up_br_addr_T_1 = mux(ex3_reg_is_cond_br, ex3_reg_cond_br_target, _bp_io_up_br_addr_T) @[Mux.scala 101:16]
    bp.io.up.br_addr <= _bp_io_up_br_addr_T_1 @[Core.scala 1157:20]
    node _T_46 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 1178:9]
    when _T_46 : @[Core.scala 1178:22]
      node _mem_reg_en_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1179:27]
      node _mem_reg_en_T_1 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1179:45]
      node _mem_reg_en_T_2 = and(_mem_reg_en_T, _mem_reg_en_T_1) @[Core.scala 1179:42]
      mem_reg_en <= _mem_reg_en_T_2 @[Core.scala 1179:24]
      mem_reg_pc <= ex2_reg_pc @[Core.scala 1180:24]
      mem_reg_inst_cnt <= ex2_reg_inst_cnt @[Core.scala 1181:24]
      mem_reg_op1_data <= ex2_reg_op1_data @[Core.scala 1182:24]
      mem_reg_rs2_data <= ex2_reg_rs2_data @[Core.scala 1183:24]
      mem_reg_wb_addr <= ex2_reg_wb_addr @[Core.scala 1184:24]
      mem_reg_alu_out <= ex2_alu_out @[Core.scala 1185:24]
      mem_reg_mullu <= ex2_mullu @[Core.scala 1186:24]
      mem_reg_mulls <= ex2_mulls @[Core.scala 1187:24]
      mem_reg_mulhuu <= ex2_mulhuu @[Core.scala 1188:24]
      mem_reg_mulhss <= ex2_mulhss @[Core.scala 1189:24]
      mem_reg_mulhsu <= ex2_mulhsu @[Core.scala 1190:24]
      mem_reg_pc_bit_out <= ex2_pc_bit_out @[Core.scala 1191:24]
      mem_reg_exe_fun <= ex2_reg_exe_fun @[Core.scala 1192:24]
      mem_reg_rf_wen <= ex2_reg_rf_wen @[Core.scala 1193:24]
      mem_reg_wb_sel <= ex2_reg_wb_sel @[Core.scala 1194:24]
      mem_reg_csr_addr <= ex2_reg_csr_addr @[Core.scala 1195:24]
      mem_reg_csr_cmd <= ex2_reg_csr_cmd @[Core.scala 1196:24]
      mem_reg_mem_wen <= ex2_reg_mem_wen @[Core.scala 1198:24]
      mem_reg_mem_w <= ex2_reg_mem_w @[Core.scala 1199:24]
      node _mem_reg_mem_wstrb_T = eq(ex2_reg_mem_w, UInt<3>("h3")) @[Core.scala 1201:22]
      node _mem_reg_mem_wstrb_T_1 = eq(ex2_reg_mem_w, UInt<3>("h2")) @[Core.scala 1202:22]
      node _mem_reg_mem_wstrb_T_2 = eq(ex2_reg_mem_w, UInt<3>("h1")) @[Core.scala 1203:22]
      node _mem_reg_mem_wstrb_T_3 = mux(_mem_reg_mem_wstrb_T_2, UInt<4>("hf"), UInt<4>("hf")) @[Mux.scala 101:16]
      node _mem_reg_mem_wstrb_T_4 = mux(_mem_reg_mem_wstrb_T_1, UInt<2>("h3"), _mem_reg_mem_wstrb_T_3) @[Mux.scala 101:16]
      node _mem_reg_mem_wstrb_T_5 = mux(_mem_reg_mem_wstrb_T, UInt<1>("h1"), _mem_reg_mem_wstrb_T_4) @[Mux.scala 101:16]
      node _mem_reg_mem_wstrb_T_6 = bits(ex2_alu_out, 1, 0) @[Core.scala 1204:23]
      node _mem_reg_mem_wstrb_T_7 = dshl(_mem_reg_mem_wstrb_T_5, _mem_reg_mem_wstrb_T_6) @[Core.scala 1204:8]
      node _mem_reg_mem_wstrb_T_8 = bits(_mem_reg_mem_wstrb_T_7, 3, 0) @[Core.scala 1204:31]
      mem_reg_mem_wstrb <= _mem_reg_mem_wstrb_T_8 @[Core.scala 1200:24]
      node _mem_reg_is_valid_inst_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1205:55]
      node _mem_reg_is_valid_inst_T_1 = and(ex2_reg_is_valid_inst, _mem_reg_is_valid_inst_T) @[Core.scala 1205:52]
      node _mem_reg_is_valid_inst_T_2 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1205:73]
      node _mem_reg_is_valid_inst_T_3 = and(_mem_reg_is_valid_inst_T_1, _mem_reg_is_valid_inst_T_2) @[Core.scala 1205:70]
      mem_reg_is_valid_inst <= _mem_reg_is_valid_inst_T_3 @[Core.scala 1205:27]
      mem_reg_is_trap <= ex2_reg_is_trap @[Core.scala 1206:24]
      mem_reg_mcause <= ex2_reg_mcause @[Core.scala 1207:24]
      mem_reg_mtval <= ex2_reg_mtval @[Core.scala 1208:24]
      mem_reg_divrem <= ex2_divrem @[Core.scala 1209:31]
      node _mem_reg_div_stall_T = eq(mem_reg_divrem_state, UInt<1>("h0")) @[Core.scala 1211:44]
      node _mem_reg_div_stall_T_1 = eq(mem_reg_divrem_state, UInt<3>("h5")) @[Core.scala 1211:89]
      node _mem_reg_div_stall_T_2 = or(_mem_reg_div_stall_T, _mem_reg_div_stall_T_1) @[Core.scala 1211:65]
      node _mem_reg_div_stall_T_3 = and(ex2_divrem, _mem_reg_div_stall_T_2) @[Core.scala 1211:19]
      node _mem_reg_div_stall_T_4 = or(mem_div_stall_next, _mem_reg_div_stall_T_3) @[Core.scala 1210:53]
      mem_reg_div_stall <= _mem_reg_div_stall_T_4 @[Core.scala 1210:31]
      mem_reg_sign_op1 <= ex2_sign_op1 @[Core.scala 1212:31]
      mem_reg_sign_op12 <= ex2_sign_op12 @[Core.scala 1213:31]
      mem_reg_zero_op2 <= ex2_zero_op2 @[Core.scala 1214:31]
      mem_reg_init_dividend <= ex2_dividend @[Core.scala 1215:31]
      mem_reg_init_divisor <= ex2_divisor @[Core.scala 1216:31]
      mem_reg_orig_dividend <= ex2_orig_dividend @[Core.scala 1217:31]
    else :
      node _mem_reg_div_stall_T_5 = eq(mem_reg_divrem_state, UInt<1>("h0")) @[Core.scala 1220:48]
      node _mem_reg_div_stall_T_6 = eq(mem_reg_divrem_state, UInt<3>("h5")) @[Core.scala 1220:93]
      node _mem_reg_div_stall_T_7 = or(_mem_reg_div_stall_T_5, _mem_reg_div_stall_T_6) @[Core.scala 1220:69]
      node _mem_reg_div_stall_T_8 = and(mem_reg_divrem, _mem_reg_div_stall_T_7) @[Core.scala 1220:23]
      node _mem_reg_div_stall_T_9 = or(mem_div_stall_next, _mem_reg_div_stall_T_8) @[Core.scala 1219:45]
      mem_reg_div_stall <= _mem_reg_div_stall_T_9 @[Core.scala 1219:23]
    node _mem_is_valid_inst_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1226:53]
    node _mem_is_valid_inst_T_1 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1226:71]
    node _mem_is_valid_inst_T_2 = and(_mem_is_valid_inst_T, _mem_is_valid_inst_T_1) @[Core.scala 1226:68]
    node mem_is_valid_inst = and(mem_reg_is_valid_inst, _mem_is_valid_inst_T_2) @[Core.scala 1226:49]
    node _mem_is_meintr_T = bits(csr_mstatus, 3, 3) @[Core.scala 1227:34]
    node _mem_is_meintr_T_1 = bits(_mem_is_meintr_T, 0, 0) @[Core.scala 1227:38]
    node _mem_is_meintr_T_2 = bits(csr_mie, 11, 11) @[Core.scala 1227:67]
    node _mem_is_meintr_T_3 = and(io.intr, _mem_is_meintr_T_2) @[Core.scala 1227:57]
    node _mem_is_meintr_T_4 = and(_mem_is_meintr_T_1, _mem_is_meintr_T_3) @[Core.scala 1227:45]
    node mem_is_meintr = and(_mem_is_meintr_T_4, mem_is_valid_inst) @[Core.scala 1227:73]
    node _mem_is_mtintr_T = bits(csr_mstatus, 3, 3) @[Core.scala 1228:34]
    node _mem_is_mtintr_T_1 = bits(_mem_is_mtintr_T, 0, 0) @[Core.scala 1228:38]
    node _mem_is_mtintr_T_2 = bits(csr_mie, 7, 7) @[Core.scala 1228:74]
    node _mem_is_mtintr_T_3 = and(mtimer.io.intr, _mem_is_mtintr_T_2) @[Core.scala 1228:64]
    node _mem_is_mtintr_T_4 = and(_mem_is_mtintr_T_1, _mem_is_mtintr_T_3) @[Core.scala 1228:45]
    node mem_is_mtintr = and(_mem_is_mtintr_T_4, mem_is_valid_inst) @[Core.scala 1228:79]
    node _mem_is_trap_T = and(mem_reg_is_trap, mem_is_valid_inst) @[Core.scala 1229:37]
    node _mem_is_trap_T_1 = eq(mem_is_meintr, UInt<1>("h0")) @[Core.scala 1229:61]
    node _mem_is_trap_T_2 = and(_mem_is_trap_T, _mem_is_trap_T_1) @[Core.scala 1229:58]
    node _mem_is_trap_T_3 = eq(mem_is_mtintr, UInt<1>("h0")) @[Core.scala 1229:79]
    node mem_is_trap = and(_mem_is_trap_T_2, _mem_is_trap_T_3) @[Core.scala 1229:76]
    node _mem_en_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1230:30]
    node _mem_en_T_1 = and(mem_reg_en, _mem_en_T) @[Core.scala 1230:27]
    node _mem_en_T_2 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1230:48]
    node _mem_en_T_3 = and(_mem_en_T_1, _mem_en_T_2) @[Core.scala 1230:45]
    node _mem_en_T_4 = eq(mem_reg_is_trap, UInt<1>("h0")) @[Core.scala 1230:66]
    node _mem_en_T_5 = and(_mem_en_T_3, _mem_en_T_4) @[Core.scala 1230:63]
    node _mem_en_T_6 = eq(mem_is_meintr, UInt<1>("h0")) @[Core.scala 1230:86]
    node _mem_en_T_7 = and(_mem_en_T_5, _mem_en_T_6) @[Core.scala 1230:83]
    node _mem_en_T_8 = eq(mem_is_mtintr, UInt<1>("h0")) @[Core.scala 1230:104]
    node mem_en = and(_mem_en_T_7, _mem_en_T_8) @[Core.scala 1230:101]
    node mem_rf_wen = mux(mem_en, mem_reg_rf_wen, UInt<1>("h0")) @[Core.scala 1231:23]
    node mem_wb_sel = mux(mem_en, mem_reg_wb_sel, UInt<3>("h0")) @[Core.scala 1232:23]
    node mem_csr_cmd = mux(mem_en, mem_reg_csr_cmd, UInt<3>("h0")) @[Core.scala 1233:24]
    node mem_mem_wen = mux(mem_en, mem_reg_mem_wen, UInt<2>("h0")) @[Core.scala 1234:24]
    reg mem_stall_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 1235:32]
    io.dmem.raddr <= mem_reg_alu_out @[Core.scala 1237:17]
    io.dmem.waddr <= mem_reg_alu_out @[Core.scala 1238:17]
    node _io_dmem_ren_T = eq(mem_wb_sel, UInt<3>("h6")) @[Core.scala 1239:54]
    io.dmem.ren <= _io_dmem_ren_T @[Core.scala 1239:17]
    node _io_dmem_wen_T = eq(mem_mem_wen, UInt<2>("h1")) @[Core.scala 1240:51]
    node _io_dmem_wen_T_1 = and(io.dmem.wready, _io_dmem_wen_T) @[Core.scala 1240:35]
    io.dmem.wen <= _io_dmem_wen_T_1 @[Core.scala 1240:17]
    io.dmem.wstrb <= mem_reg_mem_wstrb @[Core.scala 1241:17]
    node _io_dmem_wdata_T = bits(mem_reg_alu_out, 1, 0) @[Core.scala 1242:63]
    node _io_dmem_wdata_T_1 = mul(UInt<4>("h8"), _io_dmem_wdata_T) @[Core.scala 1242:46]
    node _io_dmem_wdata_T_2 = dshl(mem_reg_rs2_data, _io_dmem_wdata_T_1) @[Core.scala 1242:38]
    node _io_dmem_wdata_T_3 = bits(_io_dmem_wdata_T_2, 31, 0) @[Core.scala 1242:71]
    io.dmem.wdata <= _io_dmem_wdata_T_3 @[Core.scala 1242:17]
    node _mem_stall_T = eq(mem_wb_sel, UInt<3>("h6")) @[Core.scala 1243:29]
    node _mem_stall_T_1 = eq(io.dmem.rvalid, UInt<1>("h0")) @[Core.scala 1243:45]
    node _mem_stall_T_2 = or(_mem_stall_T_1, mem_stall_delay) @[Core.scala 1243:84]
    node _mem_stall_T_3 = and(_mem_stall_T, _mem_stall_T_2) @[Core.scala 1243:41]
    node _mem_stall_T_4 = eq(mem_mem_wen, UInt<2>("h1")) @[Core.scala 1244:19]
    node _mem_stall_T_5 = eq(io.dmem.wready, UInt<1>("h0")) @[Core.scala 1244:33]
    node _mem_stall_T_6 = and(_mem_stall_T_4, _mem_stall_T_5) @[Core.scala 1244:30]
    node _mem_stall_T_7 = or(_mem_stall_T_3, _mem_stall_T_6) @[Core.scala 1243:105]
    node _mem_stall_T_8 = eq(mem_mem_wen, UInt<2>("h3")) @[Core.scala 1245:19]
    node _mem_stall_T_9 = and(_mem_stall_T_8, io.icache_control.busy) @[Core.scala 1245:34]
    node _mem_stall_T_10 = or(_mem_stall_T_7, _mem_stall_T_9) @[Core.scala 1244:50]
    node _mem_stall_T_11 = or(_mem_stall_T_10, mem_reg_div_stall) @[Core.scala 1245:61]
    mem_stall <= _mem_stall_T_11 @[Core.scala 1243:13]
    node _mem_stall_delay_T = eq(mem_wb_sel, UInt<3>("h6")) @[Core.scala 1247:34]
    node _mem_stall_delay_T_1 = and(_mem_stall_delay_T, io.dmem.rvalid) @[Core.scala 1247:46]
    node _mem_stall_delay_T_2 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 1247:67]
    node _mem_stall_delay_T_3 = and(_mem_stall_delay_T_1, _mem_stall_delay_T_2) @[Core.scala 1247:64]
    mem_stall_delay <= _mem_stall_delay_T_3 @[Core.scala 1247:19]
    node _csr_rdata_T = bits(mtimer.io.mtime, 31, 0) @[Core.scala 1252:41]
    node _csr_rdata_T_1 = bits(cycle_counter.io.value, 31, 0) @[Core.scala 1253:48]
    node _csr_rdata_T_2 = bits(instret, 31, 0) @[Core.scala 1254:33]
    node _csr_rdata_T_3 = bits(cycle_counter.io.value, 63, 32) @[Core.scala 1255:48]
    node _csr_rdata_T_4 = bits(mtimer.io.mtime, 63, 32) @[Core.scala 1256:41]
    node _csr_rdata_T_5 = bits(instret, 63, 32) @[Core.scala 1257:33]
    node _csr_rdata_T_6 = eq(UInt<12>("h305"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_7 = mux(_csr_rdata_T_6, csr_trap_vector, UInt<32>("h0")) @[Mux.scala 81:58]
    node _csr_rdata_T_8 = eq(UInt<12>("hc01"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_9 = mux(_csr_rdata_T_8, _csr_rdata_T, _csr_rdata_T_7) @[Mux.scala 81:58]
    node _csr_rdata_T_10 = eq(UInt<12>("hc00"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_11 = mux(_csr_rdata_T_10, _csr_rdata_T_1, _csr_rdata_T_9) @[Mux.scala 81:58]
    node _csr_rdata_T_12 = eq(UInt<12>("hc02"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_13 = mux(_csr_rdata_T_12, _csr_rdata_T_2, _csr_rdata_T_11) @[Mux.scala 81:58]
    node _csr_rdata_T_14 = eq(UInt<12>("hc80"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_15 = mux(_csr_rdata_T_14, _csr_rdata_T_3, _csr_rdata_T_13) @[Mux.scala 81:58]
    node _csr_rdata_T_16 = eq(UInt<12>("hc81"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_17 = mux(_csr_rdata_T_16, _csr_rdata_T_4, _csr_rdata_T_15) @[Mux.scala 81:58]
    node _csr_rdata_T_18 = eq(UInt<12>("hc82"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_19 = mux(_csr_rdata_T_18, _csr_rdata_T_5, _csr_rdata_T_17) @[Mux.scala 81:58]
    node _csr_rdata_T_20 = eq(UInt<12>("h341"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_21 = mux(_csr_rdata_T_20, csr_mepc, _csr_rdata_T_19) @[Mux.scala 81:58]
    node _csr_rdata_T_22 = eq(UInt<12>("h342"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_23 = mux(_csr_rdata_T_22, csr_mcause, _csr_rdata_T_21) @[Mux.scala 81:58]
    node _csr_rdata_T_24 = eq(UInt<12>("h343"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_25 = mux(_csr_rdata_T_24, csr_mtval, _csr_rdata_T_23) @[Mux.scala 81:58]
    node _csr_rdata_T_26 = eq(UInt<12>("h300"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_27 = mux(_csr_rdata_T_26, csr_mstatus, _csr_rdata_T_25) @[Mux.scala 81:58]
    node _csr_rdata_T_28 = eq(UInt<12>("h340"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_29 = mux(_csr_rdata_T_28, csr_mscratch, _csr_rdata_T_27) @[Mux.scala 81:58]
    node _csr_rdata_T_30 = eq(UInt<12>("h304"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_31 = mux(_csr_rdata_T_30, csr_mie, _csr_rdata_T_29) @[Mux.scala 81:58]
    node _csr_rdata_T_32 = eq(UInt<12>("h344"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node csr_rdata = mux(_csr_rdata_T_32, csr_mip, _csr_rdata_T_31) @[Mux.scala 81:58]
    node _csr_wdata_T = eq(mem_csr_cmd, UInt<3>("h1")) @[Core.scala 1268:18]
    node _csr_wdata_T_1 = eq(mem_csr_cmd, UInt<3>("h2")) @[Core.scala 1269:18]
    node _csr_wdata_T_2 = or(csr_rdata, mem_reg_op1_data) @[Core.scala 1269:43]
    node _csr_wdata_T_3 = eq(mem_csr_cmd, UInt<3>("h3")) @[Core.scala 1270:18]
    node _csr_wdata_T_4 = not(mem_reg_op1_data) @[Core.scala 1270:45]
    node _csr_wdata_T_5 = and(csr_rdata, _csr_wdata_T_4) @[Core.scala 1270:43]
    node _csr_wdata_T_6 = mux(_csr_wdata_T_3, _csr_wdata_T_5, UInt<32>("h0")) @[Mux.scala 101:16]
    node _csr_wdata_T_7 = mux(_csr_wdata_T_1, _csr_wdata_T_2, _csr_wdata_T_6) @[Mux.scala 101:16]
    node csr_wdata = mux(_csr_wdata_T, mem_reg_op1_data, _csr_wdata_T_7) @[Mux.scala 101:16]
    node _T_47 = eq(mem_csr_cmd, UInt<3>("h1")) @[Core.scala 1273:21]
    node _T_48 = eq(mem_csr_cmd, UInt<3>("h2")) @[Core.scala 1273:46]
    node _T_49 = or(_T_47, _T_48) @[Core.scala 1273:31]
    node _T_50 = eq(mem_csr_cmd, UInt<3>("h3")) @[Core.scala 1273:71]
    node _T_51 = or(_T_49, _T_50) @[Core.scala 1273:56]
    when _T_51 : @[Core.scala 1273:82]
      node _T_52 = eq(mem_reg_csr_addr, UInt<12>("h305")) @[Core.scala 1274:28]
      when _T_52 : @[Core.scala 1274:48]
        csr_trap_vector <= csr_wdata @[Core.scala 1275:23]
      else :
        node _T_53 = eq(mem_reg_csr_addr, UInt<12>("h341")) @[Core.scala 1276:34]
        when _T_53 : @[Core.scala 1276:53]
          csr_mepc <= csr_wdata @[Core.scala 1277:16]
        else :
          node _T_54 = eq(mem_reg_csr_addr, UInt<12>("h300")) @[Core.scala 1278:34]
          when _T_54 : @[Core.scala 1278:56]
            csr_mstatus <= csr_wdata @[Core.scala 1279:19]
          else :
            node _T_55 = eq(mem_reg_csr_addr, UInt<12>("h340")) @[Core.scala 1280:34]
            when _T_55 : @[Core.scala 1280:57]
              csr_mscratch <= csr_wdata @[Core.scala 1281:20]
            else :
              node _T_56 = eq(mem_reg_csr_addr, UInt<12>("h304")) @[Core.scala 1282:34]
              when _T_56 : @[Core.scala 1282:52]
                csr_mie <= csr_wdata @[Core.scala 1283:15]
    node _csr_mip_T = bits(csr_mip, 31, 12) @[Core.scala 1287:25]
    node _csr_mip_T_1 = bits(csr_mip, 10, 8) @[Core.scala 1287:58]
    node _csr_mip_T_2 = bits(csr_mip, 6, 0) @[Core.scala 1287:97]
    node csr_mip_lo = cat(mtimer.io.intr, _csr_mip_T_2) @[Cat.scala 31:58]
    node csr_mip_hi_hi = cat(_csr_mip_T, io.intr) @[Cat.scala 31:58]
    node csr_mip_hi = cat(csr_mip_hi_hi, _csr_mip_T_1) @[Cat.scala 31:58]
    node _csr_mip_T_3 = cat(csr_mip_hi, csr_mip_lo) @[Cat.scala 31:58]
    csr_mip <= _csr_mip_T_3 @[Core.scala 1287:11]
    when mem_is_meintr : @[Core.scala 1289:24]
      csr_mcause <= UInt<32>("h8000000b") @[Core.scala 1290:21]
      csr_mtval <= UInt<32>("h0") @[Core.scala 1291:21]
      csr_mepc <= mem_reg_pc @[Core.scala 1292:21]
      node _csr_mstatus_T = bits(csr_mstatus, 31, 8) @[Core.scala 1298:39]
      node _csr_mstatus_T_1 = bits(csr_mstatus, 3, 3) @[Core.scala 1298:59]
      node _csr_mstatus_T_2 = bits(csr_mstatus, 6, 4) @[Core.scala 1298:75]
      node _csr_mstatus_T_3 = bits(csr_mstatus, 2, 0) @[Core.scala 1298:104]
      node csr_mstatus_lo = cat(UInt<1>("h0"), _csr_mstatus_T_3) @[Cat.scala 31:58]
      node csr_mstatus_hi_hi = cat(_csr_mstatus_T, _csr_mstatus_T_1) @[Cat.scala 31:58]
      node csr_mstatus_hi = cat(csr_mstatus_hi_hi, _csr_mstatus_T_2) @[Cat.scala 31:58]
      node _csr_mstatus_T_4 = cat(csr_mstatus_hi, csr_mstatus_lo) @[Cat.scala 31:58]
      csr_mstatus <= _csr_mstatus_T_4 @[Core.scala 1298:21]
      mem_reg_is_br <= UInt<1>("h1") @[Core.scala 1299:21]
      mem_reg_br_addr <= csr_trap_vector @[Core.scala 1300:21]
    else :
      when mem_is_mtintr : @[Core.scala 1301:30]
        csr_mcause <= UInt<32>("h80000007") @[Core.scala 1302:21]
        csr_mtval <= UInt<32>("h0") @[Core.scala 1303:21]
        csr_mepc <= mem_reg_pc @[Core.scala 1304:21]
        node _csr_mstatus_T_5 = bits(csr_mstatus, 31, 8) @[Core.scala 1310:39]
        node _csr_mstatus_T_6 = bits(csr_mstatus, 3, 3) @[Core.scala 1310:59]
        node _csr_mstatus_T_7 = bits(csr_mstatus, 6, 4) @[Core.scala 1310:75]
        node _csr_mstatus_T_8 = bits(csr_mstatus, 2, 0) @[Core.scala 1310:104]
        node csr_mstatus_lo_1 = cat(UInt<1>("h0"), _csr_mstatus_T_8) @[Cat.scala 31:58]
        node csr_mstatus_hi_hi_1 = cat(_csr_mstatus_T_5, _csr_mstatus_T_6) @[Cat.scala 31:58]
        node csr_mstatus_hi_1 = cat(csr_mstatus_hi_hi_1, _csr_mstatus_T_7) @[Cat.scala 31:58]
        node _csr_mstatus_T_9 = cat(csr_mstatus_hi_1, csr_mstatus_lo_1) @[Cat.scala 31:58]
        csr_mstatus <= _csr_mstatus_T_9 @[Core.scala 1310:21]
        mem_reg_is_br <= UInt<1>("h1") @[Core.scala 1311:21]
        mem_reg_br_addr <= csr_trap_vector @[Core.scala 1312:21]
      else :
        when mem_is_trap : @[Core.scala 1313:28]
          csr_mcause <= mem_reg_mcause @[Core.scala 1314:21]
          csr_mtval <= mem_reg_mtval @[Core.scala 1315:21]
          csr_mepc <= mem_reg_pc @[Core.scala 1316:21]
          node _csr_mstatus_T_10 = bits(csr_mstatus, 31, 8) @[Core.scala 1322:39]
          node _csr_mstatus_T_11 = bits(csr_mstatus, 3, 3) @[Core.scala 1322:59]
          node _csr_mstatus_T_12 = bits(csr_mstatus, 6, 4) @[Core.scala 1322:75]
          node _csr_mstatus_T_13 = bits(csr_mstatus, 2, 0) @[Core.scala 1322:104]
          node csr_mstatus_lo_2 = cat(UInt<1>("h0"), _csr_mstatus_T_13) @[Cat.scala 31:58]
          node csr_mstatus_hi_hi_2 = cat(_csr_mstatus_T_10, _csr_mstatus_T_11) @[Cat.scala 31:58]
          node csr_mstatus_hi_2 = cat(csr_mstatus_hi_hi_2, _csr_mstatus_T_12) @[Cat.scala 31:58]
          node _csr_mstatus_T_14 = cat(csr_mstatus_hi_2, csr_mstatus_lo_2) @[Cat.scala 31:58]
          csr_mstatus <= _csr_mstatus_T_14 @[Core.scala 1322:21]
          mem_reg_is_br <= UInt<1>("h1") @[Core.scala 1323:21]
          mem_reg_br_addr <= csr_trap_vector @[Core.scala 1324:21]
        else :
          node _T_57 = eq(mem_csr_cmd, UInt<3>("h6")) @[Core.scala 1325:27]
          when _T_57 : @[Core.scala 1325:38]
            node _csr_mstatus_T_15 = bits(csr_mstatus, 31, 8) @[Core.scala 1326:39]
            node _csr_mstatus_T_16 = bits(csr_mstatus, 6, 4) @[Core.scala 1326:69]
            node _csr_mstatus_T_17 = bits(csr_mstatus, 7, 7) @[Core.scala 1326:88]
            node _csr_mstatus_T_18 = bits(csr_mstatus, 2, 0) @[Core.scala 1326:104]
            node csr_mstatus_lo_3 = cat(_csr_mstatus_T_17, _csr_mstatus_T_18) @[Cat.scala 31:58]
            node csr_mstatus_hi_hi_3 = cat(_csr_mstatus_T_15, UInt<1>("h1")) @[Cat.scala 31:58]
            node csr_mstatus_hi_3 = cat(csr_mstatus_hi_hi_3, _csr_mstatus_T_16) @[Cat.scala 31:58]
            node _csr_mstatus_T_19 = cat(csr_mstatus_hi_3, csr_mstatus_lo_3) @[Cat.scala 31:58]
            csr_mstatus <= _csr_mstatus_T_19 @[Core.scala 1326:21]
            mem_reg_is_br <= UInt<1>("h1") @[Core.scala 1327:21]
            mem_reg_br_addr <= csr_mepc @[Core.scala 1328:21]
          else :
            mem_reg_is_br <= UInt<1>("h0") @[Core.scala 1330:21]
    reg mem_reg_dividend : SInt<37>, clock with :
      reset => (reset, asSInt(UInt<37>("h0"))) @[Core.scala 1340:37]
    reg mem_reg_divisor : UInt<36>, clock with :
      reset => (reset, UInt<36>("h0")) @[Core.scala 1341:37]
    reg mem_reg_p_divisor : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[Core.scala 1342:37]
    reg mem_reg_divrem_count : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 1343:37]
    reg mem_reg_rem_shift : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 1344:37]
    reg mem_reg_extra_shift : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 1345:37]
    reg mem_reg_d : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 1346:37]
    reg mem_reg_reminder : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 1347:37]
    reg mem_reg_quotient : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 1348:37]
    node _mem_alu_muldiv_out_T = eq(mem_reg_exe_fun, UInt<5>("h18")) @[Core.scala 1351:22]
    node _mem_alu_muldiv_out_T_1 = bits(mem_reg_mullu, 31, 0) @[Core.scala 1351:55]
    node _mem_alu_muldiv_out_T_2 = bits(mem_reg_mulhuu, 15, 0) @[Core.scala 1351:88]
    node _mem_alu_muldiv_out_T_3 = shl(_mem_alu_muldiv_out_T_2, 16) @[Core.scala 1351:106]
    node _mem_alu_muldiv_out_T_4 = add(_mem_alu_muldiv_out_T_1, _mem_alu_muldiv_out_T_3) @[Core.scala 1351:71]
    node _mem_alu_muldiv_out_T_5 = tail(_mem_alu_muldiv_out_T_4, 1) @[Core.scala 1351:71]
    node _mem_alu_muldiv_out_T_6 = eq(mem_reg_exe_fun, UInt<5>("h19")) @[Core.scala 1352:22]
    node _mem_alu_muldiv_out_T_7 = bits(mem_reg_mulls, 47, 16) @[Core.scala 1352:68]
    node _mem_alu_muldiv_out_T_8 = bits(_mem_alu_muldiv_out_T_7, 31, 31) @[Core.scala 1334:36]
    node _mem_alu_muldiv_out_T_9 = bits(_mem_alu_muldiv_out_T_8, 0, 0) @[Bitwise.scala 74:15]
    node _mem_alu_muldiv_out_T_10 = mux(_mem_alu_muldiv_out_T_9, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _mem_alu_muldiv_out_T_11 = bits(_mem_alu_muldiv_out_T_7, 31, 0) @[Core.scala 1334:53]
    node _mem_alu_muldiv_out_T_12 = cat(_mem_alu_muldiv_out_T_10, _mem_alu_muldiv_out_T_11) @[Core.scala 1334:45]
    node _mem_alu_muldiv_out_T_13 = asSInt(_mem_alu_muldiv_out_T_12) @[Core.scala 1334:71]
    node _mem_alu_muldiv_out_T_14 = add(_mem_alu_muldiv_out_T_13, mem_reg_mulhss) @[Core.scala 1352:108]
    node _mem_alu_muldiv_out_T_15 = tail(_mem_alu_muldiv_out_T_14, 1) @[Core.scala 1352:108]
    node _mem_alu_muldiv_out_T_16 = asSInt(_mem_alu_muldiv_out_T_15) @[Core.scala 1352:108]
    node _mem_alu_muldiv_out_T_17 = bits(_mem_alu_muldiv_out_T_16, 47, 16) @[Core.scala 1352:125]
    node _mem_alu_muldiv_out_T_18 = eq(mem_reg_exe_fun, UInt<5>("h1a")) @[Core.scala 1353:22]
    node _mem_alu_muldiv_out_T_19 = bits(mem_reg_mullu, 47, 16) @[Core.scala 1353:68]
    node _mem_alu_muldiv_out_T_20 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _mem_alu_muldiv_out_T_21 = bits(_mem_alu_muldiv_out_T_19, 31, 0) @[Core.scala 1337:43]
    node _mem_alu_muldiv_out_T_22 = cat(_mem_alu_muldiv_out_T_20, _mem_alu_muldiv_out_T_21) @[Core.scala 1337:35]
    node _mem_alu_muldiv_out_T_23 = add(_mem_alu_muldiv_out_T_22, mem_reg_mulhuu) @[Core.scala 1353:108]
    node _mem_alu_muldiv_out_T_24 = tail(_mem_alu_muldiv_out_T_23, 1) @[Core.scala 1353:108]
    node _mem_alu_muldiv_out_T_25 = bits(_mem_alu_muldiv_out_T_24, 47, 16) @[Core.scala 1353:125]
    node _mem_alu_muldiv_out_T_26 = eq(mem_reg_exe_fun, UInt<5>("h1b")) @[Core.scala 1354:22]
    node _mem_alu_muldiv_out_T_27 = bits(mem_reg_mulls, 47, 16) @[Core.scala 1354:68]
    node _mem_alu_muldiv_out_T_28 = bits(_mem_alu_muldiv_out_T_27, 31, 31) @[Core.scala 1334:36]
    node _mem_alu_muldiv_out_T_29 = bits(_mem_alu_muldiv_out_T_28, 0, 0) @[Bitwise.scala 74:15]
    node _mem_alu_muldiv_out_T_30 = mux(_mem_alu_muldiv_out_T_29, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _mem_alu_muldiv_out_T_31 = bits(_mem_alu_muldiv_out_T_27, 31, 0) @[Core.scala 1334:53]
    node _mem_alu_muldiv_out_T_32 = cat(_mem_alu_muldiv_out_T_30, _mem_alu_muldiv_out_T_31) @[Core.scala 1334:45]
    node _mem_alu_muldiv_out_T_33 = asSInt(_mem_alu_muldiv_out_T_32) @[Core.scala 1334:71]
    node _mem_alu_muldiv_out_T_34 = add(_mem_alu_muldiv_out_T_33, mem_reg_mulhsu) @[Core.scala 1354:108]
    node _mem_alu_muldiv_out_T_35 = tail(_mem_alu_muldiv_out_T_34, 1) @[Core.scala 1354:108]
    node _mem_alu_muldiv_out_T_36 = asSInt(_mem_alu_muldiv_out_T_35) @[Core.scala 1354:108]
    node _mem_alu_muldiv_out_T_37 = bits(_mem_alu_muldiv_out_T_36, 47, 16) @[Core.scala 1354:125]
    node _mem_alu_muldiv_out_T_38 = eq(mem_reg_exe_fun, UInt<5>("h1c")) @[Core.scala 1355:22]
    node _mem_alu_muldiv_out_T_39 = eq(mem_reg_exe_fun, UInt<5>("h1e")) @[Core.scala 1356:22]
    node _mem_alu_muldiv_out_T_40 = eq(mem_reg_exe_fun, UInt<5>("h1d")) @[Core.scala 1357:22]
    node _mem_alu_muldiv_out_T_41 = eq(mem_reg_exe_fun, UInt<5>("h1f")) @[Core.scala 1358:22]
    node _mem_alu_muldiv_out_T_42 = mux(_mem_alu_muldiv_out_T_41, mem_reg_reminder, UInt<32>("h0")) @[Mux.scala 101:16]
    node _mem_alu_muldiv_out_T_43 = mux(_mem_alu_muldiv_out_T_40, mem_reg_reminder, _mem_alu_muldiv_out_T_42) @[Mux.scala 101:16]
    node _mem_alu_muldiv_out_T_44 = mux(_mem_alu_muldiv_out_T_39, mem_reg_quotient, _mem_alu_muldiv_out_T_43) @[Mux.scala 101:16]
    node _mem_alu_muldiv_out_T_45 = mux(_mem_alu_muldiv_out_T_38, mem_reg_quotient, _mem_alu_muldiv_out_T_44) @[Mux.scala 101:16]
    node _mem_alu_muldiv_out_T_46 = mux(_mem_alu_muldiv_out_T_26, _mem_alu_muldiv_out_T_37, _mem_alu_muldiv_out_T_45) @[Mux.scala 101:16]
    node _mem_alu_muldiv_out_T_47 = mux(_mem_alu_muldiv_out_T_18, _mem_alu_muldiv_out_T_25, _mem_alu_muldiv_out_T_46) @[Mux.scala 101:16]
    node _mem_alu_muldiv_out_T_48 = mux(_mem_alu_muldiv_out_T_6, _mem_alu_muldiv_out_T_17, _mem_alu_muldiv_out_T_47) @[Mux.scala 101:16]
    node mem_alu_muldiv_out = mux(_mem_alu_muldiv_out_T, _mem_alu_muldiv_out_T_5, _mem_alu_muldiv_out_T_48) @[Mux.scala 101:16]
    mem_div_stall_next <= UInt<1>("h0") @[Core.scala 1363:22]
    node _T_58 = asUInt(UInt<1>("h0")) @[Core.scala 1438:33]
    node _T_59 = asUInt(mem_reg_divrem_state) @[Core.scala 1438:33]
    node _T_60 = eq(_T_58, _T_59) @[Core.scala 1438:33]
    when _T_60 : @[Core.scala 1438:33]
      when mem_reg_divrem : @[Core.scala 1440:29]
        node _T_61 = bits(mem_reg_init_divisor, 31, 2) @[Core.scala 1441:35]
        node _T_62 = eq(_T_61, UInt<1>("h0")) @[Core.scala 1441:51]
        when _T_62 : @[Core.scala 1441:60]
          mem_reg_divrem_state <= UInt<2>("h2") @[Core.scala 1442:32]
        else :
          mem_reg_divrem_state <= UInt<1>("h1") @[Core.scala 1444:32]
      node _mem_reg_dividend_T = asSInt(mem_reg_init_dividend) @[Core.scala 1448:59]
      mem_reg_dividend <= _mem_reg_dividend_T @[Core.scala 1448:28]
      node _mem_reg_divisor_T = bits(mem_reg_init_divisor, 3, 0) @[Core.scala 1449:55]
      node _mem_reg_divisor_T_1 = cat(_mem_reg_divisor_T, UInt<32>("h0")) @[Cat.scala 31:58]
      mem_reg_divisor <= _mem_reg_divisor_T_1 @[Core.scala 1449:28]
      node _mem_reg_p_divisor_T = cat(mem_reg_init_divisor, UInt<32>("h0")) @[Cat.scala 31:58]
      mem_reg_p_divisor <= _mem_reg_p_divisor_T @[Core.scala 1450:28]
      mem_reg_divrem_count <= UInt<1>("h0") @[Core.scala 1451:28]
      mem_reg_rem_shift <= UInt<1>("h0") @[Core.scala 1452:28]
      mem_reg_quotient <= UInt<1>("h0") @[Core.scala 1453:28]
      node _T_63 = bits(mem_reg_init_divisor, 1, 1) @[Core.scala 1454:33]
      node _T_64 = eq(_T_63, UInt<1>("h0")) @[Core.scala 1454:37]
      when _T_64 : @[Core.scala 1454:46]
        mem_reg_extra_shift <= UInt<1>("h0") @[Core.scala 1455:29]
        mem_reg_d <= UInt<3>("h0") @[Core.scala 1456:29]
      else :
        mem_reg_extra_shift <= UInt<1>("h1") @[Core.scala 1458:29]
        node _mem_reg_d_T = bits(mem_reg_init_divisor, 0, 0) @[Core.scala 1459:56]
        node _mem_reg_d_T_1 = cat(_mem_reg_d_T, UInt<2>("h0")) @[Cat.scala 31:58]
        mem_reg_d <= _mem_reg_d_T_1 @[Core.scala 1459:29]
    else :
      node _T_65 = asUInt(UInt<1>("h1")) @[Core.scala 1438:33]
      node _T_66 = asUInt(mem_reg_divrem_state) @[Core.scala 1438:33]
      node _T_67 = eq(_T_65, _T_66) @[Core.scala 1438:33]
      when _T_67 : @[Core.scala 1438:33]
        node _T_68 = bits(mem_reg_p_divisor, 63, 36) @[Core.scala 1463:30]
        node _T_69 = eq(_T_68, UInt<1>("h0")) @[Core.scala 1463:57]
        when _T_69 : @[Core.scala 1463:66]
          mem_reg_divrem_state <= UInt<2>("h2") @[Core.scala 1464:30]
        node _mem_reg_p_divisor_T_1 = shr(mem_reg_p_divisor, 2) @[Core.scala 1466:49]
        mem_reg_p_divisor <= _mem_reg_p_divisor_T_1 @[Core.scala 1466:28]
        node _mem_reg_divisor_T_2 = shr(mem_reg_p_divisor, 2) @[Core.scala 1467:50]
        node _mem_reg_divisor_T_3 = bits(_mem_reg_divisor_T_2, 35, 0) @[Core.scala 1467:55]
        mem_reg_divisor <= _mem_reg_divisor_T_3 @[Core.scala 1467:28]
        node _mem_reg_divrem_count_T = add(mem_reg_divrem_count, UInt<1>("h1")) @[Core.scala 1468:52]
        node _mem_reg_divrem_count_T_1 = tail(_mem_reg_divrem_count_T, 1) @[Core.scala 1468:52]
        mem_reg_divrem_count <= _mem_reg_divrem_count_T_1 @[Core.scala 1468:28]
        node _T_70 = bits(mem_reg_p_divisor, 35, 35) @[Core.scala 1469:30]
        node _T_71 = eq(_T_70, UInt<1>("h0")) @[Core.scala 1469:43]
        when _T_71 : @[Core.scala 1469:52]
          mem_reg_extra_shift <= UInt<1>("h0") @[Core.scala 1470:29]
          node _mem_reg_d_T_2 = bits(mem_reg_p_divisor, 33, 31) @[Core.scala 1471:49]
          mem_reg_d <= _mem_reg_d_T_2 @[Core.scala 1471:29]
        else :
          mem_reg_extra_shift <= UInt<1>("h1") @[Core.scala 1473:29]
          node _mem_reg_d_T_3 = bits(mem_reg_p_divisor, 34, 32) @[Core.scala 1474:49]
          mem_reg_d <= _mem_reg_d_T_3 @[Core.scala 1474:29]
        mem_div_stall_next <= UInt<1>("h1") @[Core.scala 1476:29]
      else :
        node _T_72 = asUInt(UInt<2>("h2")) @[Core.scala 1438:33]
        node _T_73 = asUInt(mem_reg_divrem_state) @[Core.scala 1438:33]
        node _T_74 = eq(_T_72, _T_73) @[Core.scala 1438:33]
        when _T_74 : @[Core.scala 1438:33]
          node _p_T = bits(mem_reg_dividend, 36, 36) @[Core.scala 1480:29]
          node _p_T_1 = eq(_p_T, UInt<1>("h0")) @[Core.scala 1480:42]
          node _p_T_2 = bits(mem_reg_dividend, 35, 31) @[Core.scala 1481:27]
          node _p_T_3 = bits(mem_reg_dividend, 35, 31) @[Core.scala 1482:28]
          node _p_T_4 = not(_p_T_3) @[Core.scala 1482:11]
          node _p_T_5 = mux(_p_T_1, _p_T_2, _p_T_4) @[Core.scala 1480:12]
          node _p_T_6 = bits(mem_reg_dividend, 36, 36) @[Core.scala 1484:29]
          node _p_T_7 = eq(_p_T_6, UInt<1>("h0")) @[Core.scala 1484:42]
          node _p_T_8 = bits(mem_reg_dividend, 34, 30) @[Core.scala 1485:27]
          node _p_T_9 = bits(mem_reg_dividend, 34, 30) @[Core.scala 1486:28]
          node _p_T_10 = not(_p_T_9) @[Core.scala 1486:11]
          node _p_T_11 = mux(_p_T_7, _p_T_8, _p_T_10) @[Core.scala 1484:12]
          node p = mux(mem_reg_extra_shift, _p_T_5, _p_T_11) @[Core.scala 1479:18]
          node _mem_q_T = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _mem_q_T_1 = mux(_mem_q_T, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _mem_q_T_2 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _mem_q_T_3 = mux(_mem_q_T_2, UInt<1>("h0"), _mem_q_T_1) @[Mux.scala 81:58]
          node _mem_q_T_4 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _mem_q_T_5 = mux(_mem_q_T_4, UInt<1>("h1"), _mem_q_T_3) @[Mux.scala 81:58]
          node _mem_q_T_6 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _mem_q_T_7 = mux(_mem_q_T_6, UInt<1>("h1"), _mem_q_T_5) @[Mux.scala 81:58]
          node _mem_q_T_8 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _mem_q_T_9 = mux(_mem_q_T_8, UInt<1>("h1"), _mem_q_T_7) @[Mux.scala 81:58]
          node _mem_q_T_10 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _mem_q_T_11 = mux(_mem_q_T_10, UInt<1>("h1"), _mem_q_T_9) @[Mux.scala 81:58]
          node _mem_q_T_12 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _mem_q_T_13 = mux(_mem_q_T_12, UInt<2>("h2"), _mem_q_T_11) @[Mux.scala 81:58]
          node _mem_q_T_14 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _mem_q_T_15 = mux(_mem_q_T_14, UInt<2>("h2"), _mem_q_T_13) @[Mux.scala 81:58]
          node _mem_q_T_16 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _mem_q_T_17 = mux(_mem_q_T_16, UInt<2>("h2"), _mem_q_T_15) @[Mux.scala 81:58]
          node _mem_q_T_18 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _mem_q_T_19 = mux(_mem_q_T_18, UInt<2>("h2"), _mem_q_T_17) @[Mux.scala 81:58]
          node _mem_q_T_20 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _mem_q_T_21 = mux(_mem_q_T_20, UInt<2>("h2"), _mem_q_T_19) @[Mux.scala 81:58]
          node _mem_q_T_22 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _mem_q_T_23 = mux(_mem_q_T_22, UInt<2>("h2"), _mem_q_T_21) @[Mux.scala 81:58]
          node _mem_q_T_24 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _mem_q_T_25 = mux(_mem_q_T_24, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _mem_q_T_26 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _mem_q_T_27 = mux(_mem_q_T_26, UInt<1>("h0"), _mem_q_T_25) @[Mux.scala 81:58]
          node _mem_q_T_28 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _mem_q_T_29 = mux(_mem_q_T_28, UInt<1>("h1"), _mem_q_T_27) @[Mux.scala 81:58]
          node _mem_q_T_30 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _mem_q_T_31 = mux(_mem_q_T_30, UInt<1>("h1"), _mem_q_T_29) @[Mux.scala 81:58]
          node _mem_q_T_32 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _mem_q_T_33 = mux(_mem_q_T_32, UInt<1>("h1"), _mem_q_T_31) @[Mux.scala 81:58]
          node _mem_q_T_34 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _mem_q_T_35 = mux(_mem_q_T_34, UInt<1>("h1"), _mem_q_T_33) @[Mux.scala 81:58]
          node _mem_q_T_36 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _mem_q_T_37 = mux(_mem_q_T_36, UInt<1>("h1"), _mem_q_T_35) @[Mux.scala 81:58]
          node _mem_q_T_38 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _mem_q_T_39 = mux(_mem_q_T_38, UInt<2>("h2"), _mem_q_T_37) @[Mux.scala 81:58]
          node _mem_q_T_40 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _mem_q_T_41 = mux(_mem_q_T_40, UInt<2>("h2"), _mem_q_T_39) @[Mux.scala 81:58]
          node _mem_q_T_42 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _mem_q_T_43 = mux(_mem_q_T_42, UInt<2>("h2"), _mem_q_T_41) @[Mux.scala 81:58]
          node _mem_q_T_44 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _mem_q_T_45 = mux(_mem_q_T_44, UInt<2>("h2"), _mem_q_T_43) @[Mux.scala 81:58]
          node _mem_q_T_46 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _mem_q_T_47 = mux(_mem_q_T_46, UInt<2>("h2"), _mem_q_T_45) @[Mux.scala 81:58]
          node _mem_q_T_48 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _mem_q_T_49 = mux(_mem_q_T_48, UInt<2>("h2"), _mem_q_T_47) @[Mux.scala 81:58]
          node _mem_q_T_50 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _mem_q_T_51 = mux(_mem_q_T_50, UInt<2>("h2"), _mem_q_T_49) @[Mux.scala 81:58]
          node _mem_q_T_52 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _mem_q_T_53 = mux(_mem_q_T_52, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _mem_q_T_54 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _mem_q_T_55 = mux(_mem_q_T_54, UInt<1>("h0"), _mem_q_T_53) @[Mux.scala 81:58]
          node _mem_q_T_56 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _mem_q_T_57 = mux(_mem_q_T_56, UInt<1>("h1"), _mem_q_T_55) @[Mux.scala 81:58]
          node _mem_q_T_58 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _mem_q_T_59 = mux(_mem_q_T_58, UInt<1>("h1"), _mem_q_T_57) @[Mux.scala 81:58]
          node _mem_q_T_60 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _mem_q_T_61 = mux(_mem_q_T_60, UInt<1>("h1"), _mem_q_T_59) @[Mux.scala 81:58]
          node _mem_q_T_62 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _mem_q_T_63 = mux(_mem_q_T_62, UInt<1>("h1"), _mem_q_T_61) @[Mux.scala 81:58]
          node _mem_q_T_64 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _mem_q_T_65 = mux(_mem_q_T_64, UInt<1>("h1"), _mem_q_T_63) @[Mux.scala 81:58]
          node _mem_q_T_66 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _mem_q_T_67 = mux(_mem_q_T_66, UInt<1>("h1"), _mem_q_T_65) @[Mux.scala 81:58]
          node _mem_q_T_68 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _mem_q_T_69 = mux(_mem_q_T_68, UInt<2>("h2"), _mem_q_T_67) @[Mux.scala 81:58]
          node _mem_q_T_70 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _mem_q_T_71 = mux(_mem_q_T_70, UInt<2>("h2"), _mem_q_T_69) @[Mux.scala 81:58]
          node _mem_q_T_72 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _mem_q_T_73 = mux(_mem_q_T_72, UInt<2>("h2"), _mem_q_T_71) @[Mux.scala 81:58]
          node _mem_q_T_74 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _mem_q_T_75 = mux(_mem_q_T_74, UInt<2>("h2"), _mem_q_T_73) @[Mux.scala 81:58]
          node _mem_q_T_76 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _mem_q_T_77 = mux(_mem_q_T_76, UInt<2>("h2"), _mem_q_T_75) @[Mux.scala 81:58]
          node _mem_q_T_78 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _mem_q_T_79 = mux(_mem_q_T_78, UInt<2>("h2"), _mem_q_T_77) @[Mux.scala 81:58]
          node _mem_q_T_80 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _mem_q_T_81 = mux(_mem_q_T_80, UInt<2>("h2"), _mem_q_T_79) @[Mux.scala 81:58]
          node _mem_q_T_82 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _mem_q_T_83 = mux(_mem_q_T_82, UInt<2>("h2"), _mem_q_T_81) @[Mux.scala 81:58]
          node _mem_q_T_84 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _mem_q_T_85 = mux(_mem_q_T_84, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _mem_q_T_86 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _mem_q_T_87 = mux(_mem_q_T_86, UInt<1>("h0"), _mem_q_T_85) @[Mux.scala 81:58]
          node _mem_q_T_88 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _mem_q_T_89 = mux(_mem_q_T_88, UInt<1>("h1"), _mem_q_T_87) @[Mux.scala 81:58]
          node _mem_q_T_90 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _mem_q_T_91 = mux(_mem_q_T_90, UInt<1>("h1"), _mem_q_T_89) @[Mux.scala 81:58]
          node _mem_q_T_92 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _mem_q_T_93 = mux(_mem_q_T_92, UInt<1>("h1"), _mem_q_T_91) @[Mux.scala 81:58]
          node _mem_q_T_94 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _mem_q_T_95 = mux(_mem_q_T_94, UInt<1>("h1"), _mem_q_T_93) @[Mux.scala 81:58]
          node _mem_q_T_96 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _mem_q_T_97 = mux(_mem_q_T_96, UInt<1>("h1"), _mem_q_T_95) @[Mux.scala 81:58]
          node _mem_q_T_98 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _mem_q_T_99 = mux(_mem_q_T_98, UInt<1>("h1"), _mem_q_T_97) @[Mux.scala 81:58]
          node _mem_q_T_100 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _mem_q_T_101 = mux(_mem_q_T_100, UInt<2>("h2"), _mem_q_T_99) @[Mux.scala 81:58]
          node _mem_q_T_102 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _mem_q_T_103 = mux(_mem_q_T_102, UInt<2>("h2"), _mem_q_T_101) @[Mux.scala 81:58]
          node _mem_q_T_104 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _mem_q_T_105 = mux(_mem_q_T_104, UInt<2>("h2"), _mem_q_T_103) @[Mux.scala 81:58]
          node _mem_q_T_106 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _mem_q_T_107 = mux(_mem_q_T_106, UInt<2>("h2"), _mem_q_T_105) @[Mux.scala 81:58]
          node _mem_q_T_108 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _mem_q_T_109 = mux(_mem_q_T_108, UInt<2>("h2"), _mem_q_T_107) @[Mux.scala 81:58]
          node _mem_q_T_110 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _mem_q_T_111 = mux(_mem_q_T_110, UInt<2>("h2"), _mem_q_T_109) @[Mux.scala 81:58]
          node _mem_q_T_112 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _mem_q_T_113 = mux(_mem_q_T_112, UInt<2>("h2"), _mem_q_T_111) @[Mux.scala 81:58]
          node _mem_q_T_114 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _mem_q_T_115 = mux(_mem_q_T_114, UInt<2>("h2"), _mem_q_T_113) @[Mux.scala 81:58]
          node _mem_q_T_116 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _mem_q_T_117 = mux(_mem_q_T_116, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _mem_q_T_118 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _mem_q_T_119 = mux(_mem_q_T_118, UInt<1>("h0"), _mem_q_T_117) @[Mux.scala 81:58]
          node _mem_q_T_120 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _mem_q_T_121 = mux(_mem_q_T_120, UInt<1>("h0"), _mem_q_T_119) @[Mux.scala 81:58]
          node _mem_q_T_122 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _mem_q_T_123 = mux(_mem_q_T_122, UInt<1>("h0"), _mem_q_T_121) @[Mux.scala 81:58]
          node _mem_q_T_124 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _mem_q_T_125 = mux(_mem_q_T_124, UInt<1>("h1"), _mem_q_T_123) @[Mux.scala 81:58]
          node _mem_q_T_126 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _mem_q_T_127 = mux(_mem_q_T_126, UInt<1>("h1"), _mem_q_T_125) @[Mux.scala 81:58]
          node _mem_q_T_128 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _mem_q_T_129 = mux(_mem_q_T_128, UInt<1>("h1"), _mem_q_T_127) @[Mux.scala 81:58]
          node _mem_q_T_130 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _mem_q_T_131 = mux(_mem_q_T_130, UInt<1>("h1"), _mem_q_T_129) @[Mux.scala 81:58]
          node _mem_q_T_132 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _mem_q_T_133 = mux(_mem_q_T_132, UInt<1>("h1"), _mem_q_T_131) @[Mux.scala 81:58]
          node _mem_q_T_134 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _mem_q_T_135 = mux(_mem_q_T_134, UInt<1>("h1"), _mem_q_T_133) @[Mux.scala 81:58]
          node _mem_q_T_136 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _mem_q_T_137 = mux(_mem_q_T_136, UInt<2>("h2"), _mem_q_T_135) @[Mux.scala 81:58]
          node _mem_q_T_138 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _mem_q_T_139 = mux(_mem_q_T_138, UInt<2>("h2"), _mem_q_T_137) @[Mux.scala 81:58]
          node _mem_q_T_140 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _mem_q_T_141 = mux(_mem_q_T_140, UInt<2>("h2"), _mem_q_T_139) @[Mux.scala 81:58]
          node _mem_q_T_142 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _mem_q_T_143 = mux(_mem_q_T_142, UInt<2>("h2"), _mem_q_T_141) @[Mux.scala 81:58]
          node _mem_q_T_144 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _mem_q_T_145 = mux(_mem_q_T_144, UInt<2>("h2"), _mem_q_T_143) @[Mux.scala 81:58]
          node _mem_q_T_146 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _mem_q_T_147 = mux(_mem_q_T_146, UInt<2>("h2"), _mem_q_T_145) @[Mux.scala 81:58]
          node _mem_q_T_148 = eq(UInt<5>("h10"), p) @[Mux.scala 81:61]
          node _mem_q_T_149 = mux(_mem_q_T_148, UInt<2>("h2"), _mem_q_T_147) @[Mux.scala 81:58]
          node _mem_q_T_150 = eq(UInt<5>("h11"), p) @[Mux.scala 81:61]
          node _mem_q_T_151 = mux(_mem_q_T_150, UInt<2>("h2"), _mem_q_T_149) @[Mux.scala 81:58]
          node _mem_q_T_152 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _mem_q_T_153 = mux(_mem_q_T_152, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _mem_q_T_154 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _mem_q_T_155 = mux(_mem_q_T_154, UInt<1>("h0"), _mem_q_T_153) @[Mux.scala 81:58]
          node _mem_q_T_156 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _mem_q_T_157 = mux(_mem_q_T_156, UInt<1>("h0"), _mem_q_T_155) @[Mux.scala 81:58]
          node _mem_q_T_158 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _mem_q_T_159 = mux(_mem_q_T_158, UInt<1>("h0"), _mem_q_T_157) @[Mux.scala 81:58]
          node _mem_q_T_160 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _mem_q_T_161 = mux(_mem_q_T_160, UInt<1>("h1"), _mem_q_T_159) @[Mux.scala 81:58]
          node _mem_q_T_162 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _mem_q_T_163 = mux(_mem_q_T_162, UInt<1>("h1"), _mem_q_T_161) @[Mux.scala 81:58]
          node _mem_q_T_164 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _mem_q_T_165 = mux(_mem_q_T_164, UInt<1>("h1"), _mem_q_T_163) @[Mux.scala 81:58]
          node _mem_q_T_166 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _mem_q_T_167 = mux(_mem_q_T_166, UInt<1>("h1"), _mem_q_T_165) @[Mux.scala 81:58]
          node _mem_q_T_168 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _mem_q_T_169 = mux(_mem_q_T_168, UInt<1>("h1"), _mem_q_T_167) @[Mux.scala 81:58]
          node _mem_q_T_170 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _mem_q_T_171 = mux(_mem_q_T_170, UInt<1>("h1"), _mem_q_T_169) @[Mux.scala 81:58]
          node _mem_q_T_172 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _mem_q_T_173 = mux(_mem_q_T_172, UInt<2>("h2"), _mem_q_T_171) @[Mux.scala 81:58]
          node _mem_q_T_174 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _mem_q_T_175 = mux(_mem_q_T_174, UInt<2>("h2"), _mem_q_T_173) @[Mux.scala 81:58]
          node _mem_q_T_176 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _mem_q_T_177 = mux(_mem_q_T_176, UInt<2>("h2"), _mem_q_T_175) @[Mux.scala 81:58]
          node _mem_q_T_178 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _mem_q_T_179 = mux(_mem_q_T_178, UInt<2>("h2"), _mem_q_T_177) @[Mux.scala 81:58]
          node _mem_q_T_180 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _mem_q_T_181 = mux(_mem_q_T_180, UInt<2>("h2"), _mem_q_T_179) @[Mux.scala 81:58]
          node _mem_q_T_182 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _mem_q_T_183 = mux(_mem_q_T_182, UInt<2>("h2"), _mem_q_T_181) @[Mux.scala 81:58]
          node _mem_q_T_184 = eq(UInt<5>("h10"), p) @[Mux.scala 81:61]
          node _mem_q_T_185 = mux(_mem_q_T_184, UInt<2>("h2"), _mem_q_T_183) @[Mux.scala 81:58]
          node _mem_q_T_186 = eq(UInt<5>("h11"), p) @[Mux.scala 81:61]
          node _mem_q_T_187 = mux(_mem_q_T_186, UInt<2>("h2"), _mem_q_T_185) @[Mux.scala 81:58]
          node _mem_q_T_188 = eq(UInt<5>("h12"), p) @[Mux.scala 81:61]
          node _mem_q_T_189 = mux(_mem_q_T_188, UInt<2>("h2"), _mem_q_T_187) @[Mux.scala 81:58]
          node _mem_q_T_190 = eq(UInt<5>("h13"), p) @[Mux.scala 81:61]
          node _mem_q_T_191 = mux(_mem_q_T_190, UInt<2>("h2"), _mem_q_T_189) @[Mux.scala 81:58]
          node _mem_q_T_192 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _mem_q_T_193 = mux(_mem_q_T_192, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _mem_q_T_194 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _mem_q_T_195 = mux(_mem_q_T_194, UInt<1>("h0"), _mem_q_T_193) @[Mux.scala 81:58]
          node _mem_q_T_196 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _mem_q_T_197 = mux(_mem_q_T_196, UInt<1>("h0"), _mem_q_T_195) @[Mux.scala 81:58]
          node _mem_q_T_198 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _mem_q_T_199 = mux(_mem_q_T_198, UInt<1>("h0"), _mem_q_T_197) @[Mux.scala 81:58]
          node _mem_q_T_200 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _mem_q_T_201 = mux(_mem_q_T_200, UInt<1>("h1"), _mem_q_T_199) @[Mux.scala 81:58]
          node _mem_q_T_202 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _mem_q_T_203 = mux(_mem_q_T_202, UInt<1>("h1"), _mem_q_T_201) @[Mux.scala 81:58]
          node _mem_q_T_204 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _mem_q_T_205 = mux(_mem_q_T_204, UInt<1>("h1"), _mem_q_T_203) @[Mux.scala 81:58]
          node _mem_q_T_206 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _mem_q_T_207 = mux(_mem_q_T_206, UInt<1>("h1"), _mem_q_T_205) @[Mux.scala 81:58]
          node _mem_q_T_208 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _mem_q_T_209 = mux(_mem_q_T_208, UInt<1>("h1"), _mem_q_T_207) @[Mux.scala 81:58]
          node _mem_q_T_210 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _mem_q_T_211 = mux(_mem_q_T_210, UInt<1>("h1"), _mem_q_T_209) @[Mux.scala 81:58]
          node _mem_q_T_212 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _mem_q_T_213 = mux(_mem_q_T_212, UInt<2>("h2"), _mem_q_T_211) @[Mux.scala 81:58]
          node _mem_q_T_214 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _mem_q_T_215 = mux(_mem_q_T_214, UInt<2>("h2"), _mem_q_T_213) @[Mux.scala 81:58]
          node _mem_q_T_216 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _mem_q_T_217 = mux(_mem_q_T_216, UInt<2>("h2"), _mem_q_T_215) @[Mux.scala 81:58]
          node _mem_q_T_218 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _mem_q_T_219 = mux(_mem_q_T_218, UInt<2>("h2"), _mem_q_T_217) @[Mux.scala 81:58]
          node _mem_q_T_220 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _mem_q_T_221 = mux(_mem_q_T_220, UInt<2>("h2"), _mem_q_T_219) @[Mux.scala 81:58]
          node _mem_q_T_222 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _mem_q_T_223 = mux(_mem_q_T_222, UInt<2>("h2"), _mem_q_T_221) @[Mux.scala 81:58]
          node _mem_q_T_224 = eq(UInt<5>("h10"), p) @[Mux.scala 81:61]
          node _mem_q_T_225 = mux(_mem_q_T_224, UInt<2>("h2"), _mem_q_T_223) @[Mux.scala 81:58]
          node _mem_q_T_226 = eq(UInt<5>("h11"), p) @[Mux.scala 81:61]
          node _mem_q_T_227 = mux(_mem_q_T_226, UInt<2>("h2"), _mem_q_T_225) @[Mux.scala 81:58]
          node _mem_q_T_228 = eq(UInt<5>("h12"), p) @[Mux.scala 81:61]
          node _mem_q_T_229 = mux(_mem_q_T_228, UInt<2>("h2"), _mem_q_T_227) @[Mux.scala 81:58]
          node _mem_q_T_230 = eq(UInt<5>("h13"), p) @[Mux.scala 81:61]
          node _mem_q_T_231 = mux(_mem_q_T_230, UInt<2>("h2"), _mem_q_T_229) @[Mux.scala 81:58]
          node _mem_q_T_232 = eq(UInt<1>("h0"), p) @[Mux.scala 81:61]
          node _mem_q_T_233 = mux(_mem_q_T_232, UInt<1>("h0"), UInt<2>("h0")) @[Mux.scala 81:58]
          node _mem_q_T_234 = eq(UInt<1>("h1"), p) @[Mux.scala 81:61]
          node _mem_q_T_235 = mux(_mem_q_T_234, UInt<1>("h0"), _mem_q_T_233) @[Mux.scala 81:58]
          node _mem_q_T_236 = eq(UInt<2>("h2"), p) @[Mux.scala 81:61]
          node _mem_q_T_237 = mux(_mem_q_T_236, UInt<1>("h0"), _mem_q_T_235) @[Mux.scala 81:58]
          node _mem_q_T_238 = eq(UInt<2>("h3"), p) @[Mux.scala 81:61]
          node _mem_q_T_239 = mux(_mem_q_T_238, UInt<1>("h0"), _mem_q_T_237) @[Mux.scala 81:58]
          node _mem_q_T_240 = eq(UInt<3>("h4"), p) @[Mux.scala 81:61]
          node _mem_q_T_241 = mux(_mem_q_T_240, UInt<1>("h1"), _mem_q_T_239) @[Mux.scala 81:58]
          node _mem_q_T_242 = eq(UInt<3>("h5"), p) @[Mux.scala 81:61]
          node _mem_q_T_243 = mux(_mem_q_T_242, UInt<1>("h1"), _mem_q_T_241) @[Mux.scala 81:58]
          node _mem_q_T_244 = eq(UInt<3>("h6"), p) @[Mux.scala 81:61]
          node _mem_q_T_245 = mux(_mem_q_T_244, UInt<1>("h1"), _mem_q_T_243) @[Mux.scala 81:58]
          node _mem_q_T_246 = eq(UInt<3>("h7"), p) @[Mux.scala 81:61]
          node _mem_q_T_247 = mux(_mem_q_T_246, UInt<1>("h1"), _mem_q_T_245) @[Mux.scala 81:58]
          node _mem_q_T_248 = eq(UInt<4>("h8"), p) @[Mux.scala 81:61]
          node _mem_q_T_249 = mux(_mem_q_T_248, UInt<1>("h1"), _mem_q_T_247) @[Mux.scala 81:58]
          node _mem_q_T_250 = eq(UInt<4>("h9"), p) @[Mux.scala 81:61]
          node _mem_q_T_251 = mux(_mem_q_T_250, UInt<1>("h1"), _mem_q_T_249) @[Mux.scala 81:58]
          node _mem_q_T_252 = eq(UInt<4>("ha"), p) @[Mux.scala 81:61]
          node _mem_q_T_253 = mux(_mem_q_T_252, UInt<1>("h1"), _mem_q_T_251) @[Mux.scala 81:58]
          node _mem_q_T_254 = eq(UInt<4>("hb"), p) @[Mux.scala 81:61]
          node _mem_q_T_255 = mux(_mem_q_T_254, UInt<1>("h1"), _mem_q_T_253) @[Mux.scala 81:58]
          node _mem_q_T_256 = eq(UInt<4>("hc"), p) @[Mux.scala 81:61]
          node _mem_q_T_257 = mux(_mem_q_T_256, UInt<2>("h2"), _mem_q_T_255) @[Mux.scala 81:58]
          node _mem_q_T_258 = eq(UInt<4>("hd"), p) @[Mux.scala 81:61]
          node _mem_q_T_259 = mux(_mem_q_T_258, UInt<2>("h2"), _mem_q_T_257) @[Mux.scala 81:58]
          node _mem_q_T_260 = eq(UInt<4>("he"), p) @[Mux.scala 81:61]
          node _mem_q_T_261 = mux(_mem_q_T_260, UInt<2>("h2"), _mem_q_T_259) @[Mux.scala 81:58]
          node _mem_q_T_262 = eq(UInt<4>("hf"), p) @[Mux.scala 81:61]
          node _mem_q_T_263 = mux(_mem_q_T_262, UInt<2>("h2"), _mem_q_T_261) @[Mux.scala 81:58]
          node _mem_q_T_264 = eq(UInt<5>("h10"), p) @[Mux.scala 81:61]
          node _mem_q_T_265 = mux(_mem_q_T_264, UInt<2>("h2"), _mem_q_T_263) @[Mux.scala 81:58]
          node _mem_q_T_266 = eq(UInt<5>("h11"), p) @[Mux.scala 81:61]
          node _mem_q_T_267 = mux(_mem_q_T_266, UInt<2>("h2"), _mem_q_T_265) @[Mux.scala 81:58]
          node _mem_q_T_268 = eq(UInt<5>("h12"), p) @[Mux.scala 81:61]
          node _mem_q_T_269 = mux(_mem_q_T_268, UInt<2>("h2"), _mem_q_T_267) @[Mux.scala 81:58]
          node _mem_q_T_270 = eq(UInt<5>("h13"), p) @[Mux.scala 81:61]
          node _mem_q_T_271 = mux(_mem_q_T_270, UInt<2>("h2"), _mem_q_T_269) @[Mux.scala 81:58]
          node _mem_q_T_272 = eq(UInt<5>("h14"), p) @[Mux.scala 81:61]
          node _mem_q_T_273 = mux(_mem_q_T_272, UInt<2>("h2"), _mem_q_T_271) @[Mux.scala 81:58]
          node _mem_q_T_274 = eq(UInt<5>("h15"), p) @[Mux.scala 81:61]
          node _mem_q_T_275 = mux(_mem_q_T_274, UInt<2>("h2"), _mem_q_T_273) @[Mux.scala 81:58]
          node _mem_q_T_276 = eq(UInt<1>("h1"), mem_reg_d) @[Mux.scala 81:61]
          node _mem_q_T_277 = mux(_mem_q_T_276, _mem_q_T_51, _mem_q_T_23) @[Mux.scala 81:58]
          node _mem_q_T_278 = eq(UInt<2>("h2"), mem_reg_d) @[Mux.scala 81:61]
          node _mem_q_T_279 = mux(_mem_q_T_278, _mem_q_T_83, _mem_q_T_277) @[Mux.scala 81:58]
          node _mem_q_T_280 = eq(UInt<2>("h3"), mem_reg_d) @[Mux.scala 81:61]
          node _mem_q_T_281 = mux(_mem_q_T_280, _mem_q_T_115, _mem_q_T_279) @[Mux.scala 81:58]
          node _mem_q_T_282 = eq(UInt<3>("h4"), mem_reg_d) @[Mux.scala 81:61]
          node _mem_q_T_283 = mux(_mem_q_T_282, _mem_q_T_151, _mem_q_T_281) @[Mux.scala 81:58]
          node _mem_q_T_284 = eq(UInt<3>("h5"), mem_reg_d) @[Mux.scala 81:61]
          node _mem_q_T_285 = mux(_mem_q_T_284, _mem_q_T_191, _mem_q_T_283) @[Mux.scala 81:58]
          node _mem_q_T_286 = eq(UInt<3>("h6"), mem_reg_d) @[Mux.scala 81:61]
          node _mem_q_T_287 = mux(_mem_q_T_286, _mem_q_T_231, _mem_q_T_285) @[Mux.scala 81:58]
          node _mem_q_T_288 = eq(UInt<3>("h7"), mem_reg_d) @[Mux.scala 81:61]
          node mem_q = mux(_mem_q_T_288, _mem_q_T_275, _mem_q_T_287) @[Mux.scala 81:58]
          node _T_75 = bits(mem_reg_dividend, 36, 36) @[Core.scala 1545:29]
          node _T_76 = eq(_T_75, UInt<1>("h0")) @[Core.scala 1545:42]
          when _T_76 : @[Core.scala 1545:51]
            node _mem_reg_dividend_T_1 = shl(mem_reg_dividend, 2) @[Core.scala 1546:54]
            node _mem_reg_dividend_T_2 = bits(mem_q, 0, 0) @[Core.scala 1547:17]
            node _mem_reg_dividend_T_3 = eq(_mem_reg_dividend_T_2, UInt<1>("h1")) @[Core.scala 1547:21]
            node _mem_reg_dividend_T_4 = cat(UInt<1>("h0"), mem_reg_divisor) @[Cat.scala 31:58]
            node _mem_reg_dividend_T_5 = asSInt(_mem_reg_dividend_T_4) @[Core.scala 1547:91]
            node _mem_reg_dividend_T_6 = sub(mem_reg_dividend, _mem_reg_dividend_T_5) @[Core.scala 1547:52]
            node _mem_reg_dividend_T_7 = tail(_mem_reg_dividend_T_6, 1) @[Core.scala 1547:52]
            node _mem_reg_dividend_T_8 = asSInt(_mem_reg_dividend_T_7) @[Core.scala 1547:52]
            node _mem_reg_dividend_T_9 = shl(_mem_reg_dividend_T_8, 2) @[Core.scala 1547:95]
            node _mem_reg_dividend_T_10 = bits(mem_q, 1, 1) @[Core.scala 1548:17]
            node _mem_reg_dividend_T_11 = eq(_mem_reg_dividend_T_10, UInt<1>("h1")) @[Core.scala 1548:21]
            node _mem_reg_dividend_T_12 = cat(mem_reg_divisor, UInt<1>("h0")) @[Cat.scala 31:58]
            node _mem_reg_dividend_T_13 = asSInt(_mem_reg_dividend_T_12) @[Core.scala 1548:91]
            node _mem_reg_dividend_T_14 = sub(mem_reg_dividend, _mem_reg_dividend_T_13) @[Core.scala 1548:52]
            node _mem_reg_dividend_T_15 = tail(_mem_reg_dividend_T_14, 1) @[Core.scala 1548:52]
            node _mem_reg_dividend_T_16 = asSInt(_mem_reg_dividend_T_15) @[Core.scala 1548:52]
            node _mem_reg_dividend_T_17 = shl(_mem_reg_dividend_T_16, 2) @[Core.scala 1548:95]
            node _mem_reg_dividend_T_18 = mux(_mem_reg_dividend_T_11, _mem_reg_dividend_T_17, _mem_reg_dividend_T_1) @[Mux.scala 101:16]
            node _mem_reg_dividend_T_19 = mux(_mem_reg_dividend_T_3, _mem_reg_dividend_T_9, _mem_reg_dividend_T_18) @[Mux.scala 101:16]
            mem_reg_dividend <= _mem_reg_dividend_T_19 @[Core.scala 1546:26]
            node _mem_reg_quotient_T = shl(mem_reg_quotient, 2) @[Core.scala 1550:54]
            node _mem_reg_quotient_T_1 = bits(mem_q, 0, 0) @[Core.scala 1551:17]
            node _mem_reg_quotient_T_2 = eq(_mem_reg_quotient_T_1, UInt<1>("h1")) @[Core.scala 1551:21]
            node _mem_reg_quotient_T_3 = shl(mem_reg_quotient, 2) @[Core.scala 1551:52]
            node _mem_reg_quotient_T_4 = add(_mem_reg_quotient_T_3, UInt<1>("h1")) @[Core.scala 1551:58]
            node _mem_reg_quotient_T_5 = tail(_mem_reg_quotient_T_4, 1) @[Core.scala 1551:58]
            node _mem_reg_quotient_T_6 = bits(mem_q, 1, 1) @[Core.scala 1552:17]
            node _mem_reg_quotient_T_7 = eq(_mem_reg_quotient_T_6, UInt<1>("h1")) @[Core.scala 1552:21]
            node _mem_reg_quotient_T_8 = shl(mem_reg_quotient, 2) @[Core.scala 1552:52]
            node _mem_reg_quotient_T_9 = add(_mem_reg_quotient_T_8, UInt<2>("h2")) @[Core.scala 1552:58]
            node _mem_reg_quotient_T_10 = tail(_mem_reg_quotient_T_9, 1) @[Core.scala 1552:58]
            node _mem_reg_quotient_T_11 = mux(_mem_reg_quotient_T_7, _mem_reg_quotient_T_10, _mem_reg_quotient_T) @[Mux.scala 101:16]
            node _mem_reg_quotient_T_12 = mux(_mem_reg_quotient_T_2, _mem_reg_quotient_T_5, _mem_reg_quotient_T_11) @[Mux.scala 101:16]
            mem_reg_quotient <= _mem_reg_quotient_T_12 @[Core.scala 1550:26]
          else :
            node _mem_reg_dividend_T_20 = shl(mem_reg_dividend, 2) @[Core.scala 1555:54]
            node _mem_reg_dividend_T_21 = bits(mem_q, 0, 0) @[Core.scala 1556:17]
            node _mem_reg_dividend_T_22 = eq(_mem_reg_dividend_T_21, UInt<1>("h1")) @[Core.scala 1556:21]
            node _mem_reg_dividend_T_23 = cat(UInt<1>("h0"), mem_reg_divisor) @[Cat.scala 31:58]
            node _mem_reg_dividend_T_24 = asSInt(_mem_reg_dividend_T_23) @[Core.scala 1556:91]
            node _mem_reg_dividend_T_25 = add(mem_reg_dividend, _mem_reg_dividend_T_24) @[Core.scala 1556:52]
            node _mem_reg_dividend_T_26 = tail(_mem_reg_dividend_T_25, 1) @[Core.scala 1556:52]
            node _mem_reg_dividend_T_27 = asSInt(_mem_reg_dividend_T_26) @[Core.scala 1556:52]
            node _mem_reg_dividend_T_28 = shl(_mem_reg_dividend_T_27, 2) @[Core.scala 1556:95]
            node _mem_reg_dividend_T_29 = bits(mem_q, 1, 1) @[Core.scala 1557:17]
            node _mem_reg_dividend_T_30 = eq(_mem_reg_dividend_T_29, UInt<1>("h1")) @[Core.scala 1557:21]
            node _mem_reg_dividend_T_31 = cat(mem_reg_divisor, UInt<1>("h0")) @[Cat.scala 31:58]
            node _mem_reg_dividend_T_32 = asSInt(_mem_reg_dividend_T_31) @[Core.scala 1557:91]
            node _mem_reg_dividend_T_33 = add(mem_reg_dividend, _mem_reg_dividend_T_32) @[Core.scala 1557:52]
            node _mem_reg_dividend_T_34 = tail(_mem_reg_dividend_T_33, 1) @[Core.scala 1557:52]
            node _mem_reg_dividend_T_35 = asSInt(_mem_reg_dividend_T_34) @[Core.scala 1557:52]
            node _mem_reg_dividend_T_36 = shl(_mem_reg_dividend_T_35, 2) @[Core.scala 1557:95]
            node _mem_reg_dividend_T_37 = mux(_mem_reg_dividend_T_30, _mem_reg_dividend_T_36, _mem_reg_dividend_T_20) @[Mux.scala 101:16]
            node _mem_reg_dividend_T_38 = mux(_mem_reg_dividend_T_22, _mem_reg_dividend_T_28, _mem_reg_dividend_T_37) @[Mux.scala 101:16]
            mem_reg_dividend <= _mem_reg_dividend_T_38 @[Core.scala 1555:26]
            node _mem_reg_quotient_T_13 = shl(mem_reg_quotient, 2) @[Core.scala 1559:54]
            node _mem_reg_quotient_T_14 = bits(mem_q, 0, 0) @[Core.scala 1560:17]
            node _mem_reg_quotient_T_15 = eq(_mem_reg_quotient_T_14, UInt<1>("h1")) @[Core.scala 1560:21]
            node _mem_reg_quotient_T_16 = shl(mem_reg_quotient, 2) @[Core.scala 1560:52]
            node _mem_reg_quotient_T_17 = sub(_mem_reg_quotient_T_16, UInt<1>("h1")) @[Core.scala 1560:58]
            node _mem_reg_quotient_T_18 = tail(_mem_reg_quotient_T_17, 1) @[Core.scala 1560:58]
            node _mem_reg_quotient_T_19 = bits(mem_q, 1, 1) @[Core.scala 1561:17]
            node _mem_reg_quotient_T_20 = eq(_mem_reg_quotient_T_19, UInt<1>("h1")) @[Core.scala 1561:21]
            node _mem_reg_quotient_T_21 = shl(mem_reg_quotient, 2) @[Core.scala 1561:52]
            node _mem_reg_quotient_T_22 = sub(_mem_reg_quotient_T_21, UInt<2>("h2")) @[Core.scala 1561:58]
            node _mem_reg_quotient_T_23 = tail(_mem_reg_quotient_T_22, 1) @[Core.scala 1561:58]
            node _mem_reg_quotient_T_24 = mux(_mem_reg_quotient_T_20, _mem_reg_quotient_T_23, _mem_reg_quotient_T_13) @[Mux.scala 101:16]
            node _mem_reg_quotient_T_25 = mux(_mem_reg_quotient_T_15, _mem_reg_quotient_T_18, _mem_reg_quotient_T_24) @[Mux.scala 101:16]
            mem_reg_quotient <= _mem_reg_quotient_T_25 @[Core.scala 1559:26]
          node _mem_reg_rem_shift_T = add(mem_reg_rem_shift, UInt<1>("h1")) @[Core.scala 1564:46]
          node _mem_reg_rem_shift_T_1 = tail(_mem_reg_rem_shift_T, 1) @[Core.scala 1564:46]
          mem_reg_rem_shift <= _mem_reg_rem_shift_T_1 @[Core.scala 1564:25]
          node _mem_reg_divrem_count_T_2 = add(mem_reg_divrem_count, UInt<1>("h1")) @[Core.scala 1565:52]
          node _mem_reg_divrem_count_T_3 = tail(_mem_reg_divrem_count_T_2, 1) @[Core.scala 1565:52]
          mem_reg_divrem_count <= _mem_reg_divrem_count_T_3 @[Core.scala 1565:28]
          node _T_77 = eq(mem_reg_divrem_count, UInt<5>("h10")) @[Core.scala 1566:34]
          when _T_77 : @[Core.scala 1566:44]
            mem_reg_divrem_state <= UInt<2>("h3") @[Core.scala 1567:30]
          mem_div_stall_next <= UInt<1>("h1") @[Core.scala 1569:26]
        else :
          node _T_78 = asUInt(UInt<2>("h3")) @[Core.scala 1438:33]
          node _T_79 = asUInt(mem_reg_divrem_state) @[Core.scala 1438:33]
          node _T_80 = eq(_T_78, _T_79) @[Core.scala 1438:33]
          when _T_80 : @[Core.scala 1438:33]
            node _mem_reg_reminder_T = cat(mem_reg_rem_shift, UInt<1>("h0")) @[Cat.scala 31:58]
            node _mem_reg_reminder_T_1 = dshr(mem_reg_dividend, _mem_reg_reminder_T) @[Core.scala 1572:45]
            node _mem_reg_reminder_T_2 = bits(_mem_reg_reminder_T_1, 31, 0) @[Core.scala 1572:81]
            mem_reg_reminder <= _mem_reg_reminder_T_2 @[Core.scala 1572:24]
            mem_reg_divrem_state <= UInt<3>("h4") @[Core.scala 1573:28]
            mem_div_stall_next <= UInt<1>("h1") @[Core.scala 1574:26]
          else :
            node _T_81 = asUInt(UInt<3>("h4")) @[Core.scala 1438:33]
            node _T_82 = asUInt(mem_reg_divrem_state) @[Core.scala 1438:33]
            node _T_83 = eq(_T_81, _T_82) @[Core.scala 1438:33]
            when _T_83 : @[Core.scala 1438:33]
              node _reminder_T = bits(mem_reg_dividend, 36, 36) @[Core.scala 1577:42]
              node _reminder_T_1 = eq(_reminder_T, UInt<1>("h1")) @[Core.scala 1577:55]
              node _reminder_T_2 = bits(mem_reg_init_divisor, 31, 0) @[Core.scala 1578:48]
              node _reminder_T_3 = add(mem_reg_reminder, _reminder_T_2) @[Core.scala 1578:26]
              node _reminder_T_4 = tail(_reminder_T_3, 1) @[Core.scala 1578:26]
              node reminder = mux(_reminder_T_1, _reminder_T_4, mem_reg_reminder) @[Core.scala 1577:25]
              node _mem_reg_reminder_T_3 = eq(mem_reg_sign_op1, UInt<1>("h0")) @[Core.scala 1583:30]
              node _mem_reg_reminder_T_4 = not(reminder) @[Core.scala 1585:11]
              node _mem_reg_reminder_T_5 = add(_mem_reg_reminder_T_4, UInt<1>("h1")) @[Core.scala 1585:21]
              node _mem_reg_reminder_T_6 = tail(_mem_reg_reminder_T_5, 1) @[Core.scala 1585:21]
              node _mem_reg_reminder_T_7 = mux(_mem_reg_reminder_T_3, reminder, _mem_reg_reminder_T_6) @[Core.scala 1583:12]
              node _mem_reg_reminder_T_8 = mux(mem_reg_zero_op2, mem_reg_orig_dividend, _mem_reg_reminder_T_7) @[Core.scala 1581:30]
              mem_reg_reminder <= _mem_reg_reminder_T_8 @[Core.scala 1581:24]
              node _quotient_T = bits(mem_reg_dividend, 36, 36) @[Core.scala 1588:42]
              node _quotient_T_1 = eq(_quotient_T, UInt<1>("h1")) @[Core.scala 1588:55]
              node _quotient_T_2 = sub(mem_reg_quotient, UInt<1>("h1")) @[Core.scala 1589:26]
              node _quotient_T_3 = tail(_quotient_T_2, 1) @[Core.scala 1589:26]
              node quotient = mux(_quotient_T_1, _quotient_T_3, mem_reg_quotient) @[Core.scala 1588:25]
              node _mem_reg_quotient_T_26 = eq(mem_reg_sign_op12, UInt<1>("h0")) @[Core.scala 1594:31]
              node _mem_reg_quotient_T_27 = not(quotient) @[Core.scala 1596:11]
              node _mem_reg_quotient_T_28 = add(_mem_reg_quotient_T_27, UInt<1>("h1")) @[Core.scala 1596:21]
              node _mem_reg_quotient_T_29 = tail(_mem_reg_quotient_T_28, 1) @[Core.scala 1596:21]
              node _mem_reg_quotient_T_30 = mux(_mem_reg_quotient_T_26, quotient, _mem_reg_quotient_T_29) @[Core.scala 1594:12]
              node _mem_reg_quotient_T_31 = mux(mem_reg_zero_op2, UInt<32>("hffffffff"), _mem_reg_quotient_T_30) @[Core.scala 1592:30]
              mem_reg_quotient <= _mem_reg_quotient_T_31 @[Core.scala 1592:24]
              mem_reg_divrem_state <= UInt<3>("h5") @[Core.scala 1599:28]
            else :
              node _T_84 = asUInt(UInt<3>("h5")) @[Core.scala 1438:33]
              node _T_85 = asUInt(mem_reg_divrem_state) @[Core.scala 1438:33]
              node _T_86 = eq(_T_84, _T_85) @[Core.scala 1438:33]
              when _T_86 : @[Core.scala 1438:33]
                mem_reg_divrem_state <= UInt<1>("h0") @[Core.scala 1603:28]
    node _io_icache_control_invalidate_T = eq(mem_mem_wen, UInt<2>("h3")) @[Core.scala 1612:48]
    io.icache_control.invalidate <= _io_icache_control_invalidate_T @[Core.scala 1612:32]
    node mem_wb_byte_offset = bits(mem_reg_alu_out, 1, 0) @[Core.scala 1621:43]
    node _mem_wb_rdata_T = mul(UInt<4>("h8"), mem_wb_byte_offset) @[Core.scala 1622:44]
    node mem_wb_rdata = dshr(io.dmem.rdata, _mem_wb_rdata_T) @[Core.scala 1622:36]
    node _mem_wb_data_load_T = eq(mem_reg_mem_w, UInt<3>("h3")) @[Core.scala 1624:20]
    node _mem_wb_data_load_T_1 = bits(mem_wb_rdata, 7, 7) @[Core.scala 1615:31]
    node _mem_wb_data_load_T_2 = bits(_mem_wb_data_load_T_1, 0, 0) @[Bitwise.scala 74:15]
    node _mem_wb_data_load_T_3 = mux(_mem_wb_data_load_T_2, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _mem_wb_data_load_T_4 = bits(mem_wb_rdata, 7, 0) @[Core.scala 1615:48]
    node _mem_wb_data_load_T_5 = cat(_mem_wb_data_load_T_3, _mem_wb_data_load_T_4) @[Core.scala 1615:40]
    node _mem_wb_data_load_T_6 = eq(mem_reg_mem_w, UInt<3>("h2")) @[Core.scala 1625:20]
    node _mem_wb_data_load_T_7 = bits(mem_wb_rdata, 15, 15) @[Core.scala 1615:31]
    node _mem_wb_data_load_T_8 = bits(_mem_wb_data_load_T_7, 0, 0) @[Bitwise.scala 74:15]
    node _mem_wb_data_load_T_9 = mux(_mem_wb_data_load_T_8, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _mem_wb_data_load_T_10 = bits(mem_wb_rdata, 15, 0) @[Core.scala 1615:48]
    node _mem_wb_data_load_T_11 = cat(_mem_wb_data_load_T_9, _mem_wb_data_load_T_10) @[Core.scala 1615:40]
    node _mem_wb_data_load_T_12 = eq(mem_reg_mem_w, UInt<3>("h5")) @[Core.scala 1626:20]
    node _mem_wb_data_load_T_13 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _mem_wb_data_load_T_14 = bits(mem_wb_rdata, 7, 0) @[Core.scala 1618:39]
    node _mem_wb_data_load_T_15 = cat(_mem_wb_data_load_T_13, _mem_wb_data_load_T_14) @[Core.scala 1618:31]
    node _mem_wb_data_load_T_16 = eq(mem_reg_mem_w, UInt<3>("h4")) @[Core.scala 1627:20]
    node _mem_wb_data_load_T_17 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _mem_wb_data_load_T_18 = bits(mem_wb_rdata, 15, 0) @[Core.scala 1618:39]
    node _mem_wb_data_load_T_19 = cat(_mem_wb_data_load_T_17, _mem_wb_data_load_T_18) @[Core.scala 1618:31]
    node _mem_wb_data_load_T_20 = mux(_mem_wb_data_load_T_16, _mem_wb_data_load_T_19, mem_wb_rdata) @[Mux.scala 101:16]
    node _mem_wb_data_load_T_21 = mux(_mem_wb_data_load_T_12, _mem_wb_data_load_T_15, _mem_wb_data_load_T_20) @[Mux.scala 101:16]
    node _mem_wb_data_load_T_22 = mux(_mem_wb_data_load_T_6, _mem_wb_data_load_T_11, _mem_wb_data_load_T_21) @[Mux.scala 101:16]
    node mem_wb_data_load = mux(_mem_wb_data_load_T, _mem_wb_data_load_T_5, _mem_wb_data_load_T_22) @[Mux.scala 101:16]
    node _mem_wb_data_T = eq(mem_reg_wb_sel, UInt<3>("h6")) @[Core.scala 1631:21]
    node _mem_wb_data_T_1 = eq(mem_reg_wb_sel, UInt<3>("h1")) @[Core.scala 1632:22]
    node _mem_wb_data_T_2 = eq(mem_reg_wb_sel, UInt<3>("h5")) @[Core.scala 1632:52]
    node _mem_wb_data_T_3 = or(_mem_wb_data_T_1, _mem_wb_data_T_2) @[Core.scala 1632:33]
    node _mem_wb_data_T_4 = eq(mem_reg_wb_sel, UInt<3>("h7")) @[Core.scala 1633:21]
    node _mem_wb_data_T_5 = eq(mem_reg_wb_sel, UInt<3>("h4")) @[Core.scala 1634:21]
    node _mem_wb_data_T_6 = mux(_mem_wb_data_T_5, mem_alu_muldiv_out, mem_reg_alu_out) @[Mux.scala 101:16]
    node _mem_wb_data_T_7 = mux(_mem_wb_data_T_4, csr_rdata, _mem_wb_data_T_6) @[Mux.scala 101:16]
    node _mem_wb_data_T_8 = mux(_mem_wb_data_T_3, mem_reg_pc_bit_out, _mem_wb_data_T_7) @[Mux.scala 101:16]
    node _mem_wb_data_T_9 = mux(_mem_wb_data_T, mem_wb_data_load, _mem_wb_data_T_8) @[Mux.scala 101:16]
    mem_wb_data <= _mem_wb_data_T_9 @[Core.scala 1630:15]
    node _mem_fw_data_T = eq(mem_reg_wb_sel, UInt<3>("h1")) @[Core.scala 1636:38]
    node _mem_fw_data_T_1 = eq(mem_reg_wb_sel, UInt<3>("h5")) @[Core.scala 1636:68]
    node _mem_fw_data_T_2 = or(_mem_fw_data_T, _mem_fw_data_T_1) @[Core.scala 1636:49]
    node _mem_fw_data_T_3 = mux(_mem_fw_data_T_2, mem_reg_pc_bit_out, mem_reg_alu_out) @[Core.scala 1636:21]
    mem_fw_data <= _mem_fw_data_T_3 @[Core.scala 1636:15]
    mem_reg_rf_wen_delay <= mem_rf_wen @[Core.scala 1638:25]
    mem_wb_addr_delay <= wb_reg_wb_addr @[Core.scala 1639:25]
    mem_reg_wb_data_delay <= mem_wb_data @[Core.scala 1641:25]
    wb_reg_wb_addr <= mem_reg_wb_addr @[Core.scala 1645:18]
    node _wb_reg_rf_wen_T = eq(mem_stall, UInt<1>("h0")) @[Core.scala 1646:25]
    node _wb_reg_rf_wen_T_1 = mux(_wb_reg_rf_wen_T, mem_rf_wen, UInt<1>("h0")) @[Core.scala 1646:24]
    wb_reg_rf_wen <= _wb_reg_rf_wen_T_1 @[Core.scala 1646:18]
    wb_reg_wb_data <= mem_wb_data @[Core.scala 1647:18]
    node _wb_reg_is_valid_inst_T = eq(mem_stall, UInt<1>("h0")) @[Core.scala 1648:48]
    node _wb_reg_is_valid_inst_T_1 = and(mem_is_valid_inst, _wb_reg_is_valid_inst_T) @[Core.scala 1648:45]
    node _wb_reg_is_valid_inst_T_2 = eq(mem_reg_is_trap, UInt<1>("h0")) @[Core.scala 1648:62]
    node _wb_reg_is_valid_inst_T_3 = and(_wb_reg_is_valid_inst_T_1, _wb_reg_is_valid_inst_T_2) @[Core.scala 1648:59]
    node _wb_reg_is_valid_inst_T_4 = eq(mem_is_meintr, UInt<1>("h0")) @[Core.scala 1648:82]
    node _wb_reg_is_valid_inst_T_5 = and(_wb_reg_is_valid_inst_T_3, _wb_reg_is_valid_inst_T_4) @[Core.scala 1648:79]
    node _wb_reg_is_valid_inst_T_6 = eq(mem_is_mtintr, UInt<1>("h0")) @[Core.scala 1648:100]
    node _wb_reg_is_valid_inst_T_7 = and(_wb_reg_is_valid_inst_T_5, _wb_reg_is_valid_inst_T_6) @[Core.scala 1648:97]
    wb_reg_is_valid_inst <= _wb_reg_is_valid_inst_T_7 @[Core.scala 1648:24]
    node _T_87 = eq(wb_reg_rf_wen, UInt<1>("h1")) @[Core.scala 1654:22]
    when _T_87 : @[Core.scala 1654:33]
      infer mport MPORT = regfile[wb_reg_wb_addr], clock @[Core.scala 1655:12]
      MPORT <= wb_reg_wb_data @[Core.scala 1655:29]
    wb_reg_rf_wen_delay <= wb_reg_rf_wen @[Core.scala 1658:24]
    wb_reg_wb_addr_delay <= wb_reg_wb_addr @[Core.scala 1659:24]
    wb_reg_wb_data_delay <= wb_reg_wb_data @[Core.scala 1660:24]
    when wb_reg_is_valid_inst : @[Core.scala 1662:31]
      node _instret_T = add(instret, UInt<1>("h1")) @[Core.scala 1663:24]
      node _instret_T_1 = tail(_instret_T, 1) @[Core.scala 1663:24]
      instret <= _instret_T_1 @[Core.scala 1663:13]
    node _io_debug_signal_cycle_counter_T = bits(cycle_counter.io.value, 47, 0) @[Core.scala 1667:58]
    io.debug_signal.cycle_counter <= _io_debug_signal_cycle_counter_T @[Core.scala 1667:33]
    io.debug_signal.csr_rdata <= csr_rdata @[Core.scala 1668:29]
    io.debug_signal.mem_reg_csr_addr <= mem_reg_csr_addr @[Core.scala 1669:36]
    io.debug_signal.mem_reg_pc <= mem_reg_pc @[Core.scala 1670:30]
    io.debug_signal.mem_is_valid_inst <= mem_is_valid_inst @[Core.scala 1671:37]
    io.debug_signal.me_intr <= mem_is_meintr @[Core.scala 1672:27]
    io.debug_signal.id_pc <= id_reg_pc @[Core.scala 1673:25]
    io.debug_signal.id_inst <= id_inst @[Core.scala 1674:27]
    infer mport io_gp_MPORT = regfile[UInt<2>("h3")], clock @[Core.scala 1678:19]
    io.gp <= io_gp_MPORT @[Core.scala 1678:9]
    node _io_exit_T = eq(mem_reg_mcause, UInt<32>("hb")) @[Core.scala 1679:49]
    node _io_exit_T_1 = and(mem_reg_is_trap, _io_exit_T) @[Core.scala 1679:30]
    infer mport io_exit_MPORT = regfile[UInt<5>("h11")], clock @[Core.scala 1679:84]
    node _io_exit_T_2 = eq(io_exit_MPORT, UInt<32>("h5d")) @[Core.scala 1679:89]
    node _io_exit_T_3 = and(_io_exit_T_1, _io_exit_T_2) @[Core.scala 1679:73]
    io.exit <= _io_exit_T_3 @[Core.scala 1679:11]
    node _T_88 = asUInt(reset) @[Core.scala 1682:9]
    node _T_89 = eq(_T_88, UInt<1>("h0")) @[Core.scala 1682:9]
    when _T_89 : @[Core.scala 1682:9]
      printf(clock, UInt<1>("h1"), "if2_pc           : 0x%x\n", if2_pc) : printf_2 @[Core.scala 1682:9]
    node _T_90 = asUInt(reset) @[Core.scala 1683:9]
    node _T_91 = eq(_T_90, UInt<1>("h0")) @[Core.scala 1683:9]
    when _T_91 : @[Core.scala 1683:9]
      printf(clock, UInt<1>("h1"), "if2_inst         : 0x%x\n", if2_inst) : printf_3 @[Core.scala 1683:9]
    node _T_92 = asUInt(reset) @[Core.scala 1684:9]
    node _T_93 = eq(_T_92, UInt<1>("h0")) @[Core.scala 1684:9]
    when _T_93 : @[Core.scala 1684:9]
      printf(clock, UInt<1>("h1"), "if2_reg_is_bp_pos: 0x%x\n", if2_reg_is_bp_pos) : printf_4 @[Core.scala 1684:9]
    node _T_94 = asUInt(reset) @[Core.scala 1685:9]
    node _T_95 = eq(_T_94, UInt<1>("h0")) @[Core.scala 1685:9]
    when _T_95 : @[Core.scala 1685:9]
      printf(clock, UInt<1>("h1"), "bp.io.lu.br_hit  : 0x%x\n", bp.io.lu.br_hit) : printf_5 @[Core.scala 1685:9]
    node _T_96 = asUInt(reset) @[Core.scala 1686:9]
    node _T_97 = eq(_T_96, UInt<1>("h0")) @[Core.scala 1686:9]
    when _T_97 : @[Core.scala 1686:9]
      printf(clock, UInt<1>("h1"), "bp.io.lu.br_pos  : 0x%x\n", bp.io.lu.br_pos) : printf_6 @[Core.scala 1686:9]
    node _T_98 = asUInt(reset) @[Core.scala 1687:9]
    node _T_99 = eq(_T_98, UInt<1>("h0")) @[Core.scala 1687:9]
    when _T_99 : @[Core.scala 1687:9]
      printf(clock, UInt<1>("h1"), "id_reg_pc        : 0x%x\n", id_reg_pc) : printf_7 @[Core.scala 1687:9]
    node _T_100 = asUInt(reset) @[Core.scala 1688:9]
    node _T_101 = eq(_T_100, UInt<1>("h0")) @[Core.scala 1688:9]
    when _T_101 : @[Core.scala 1688:9]
      printf(clock, UInt<1>("h1"), "id_reg_inst      : 0x%x\n", id_reg_inst) : printf_8 @[Core.scala 1688:9]
    node _T_102 = asUInt(reset) @[Core.scala 1689:9]
    node _T_103 = eq(_T_102, UInt<1>("h0")) @[Core.scala 1689:9]
    when _T_103 : @[Core.scala 1689:9]
      printf(clock, UInt<1>("h1"), "id_reg_inst_cnt  : 0x%x\n", id_reg_inst_cnt) : printf_9 @[Core.scala 1689:9]
    node _T_104 = asUInt(reset) @[Core.scala 1690:9]
    node _T_105 = eq(_T_104, UInt<1>("h0")) @[Core.scala 1690:9]
    when _T_105 : @[Core.scala 1690:9]
      printf(clock, UInt<1>("h1"), "id_stall         : 0x%x\n", id_stall) : printf_10 @[Core.scala 1690:9]
    node _T_106 = asUInt(reset) @[Core.scala 1691:9]
    node _T_107 = eq(_T_106, UInt<1>("h0")) @[Core.scala 1691:9]
    when _T_107 : @[Core.scala 1691:9]
      printf(clock, UInt<1>("h1"), "id_inst          : 0x%x\n", id_inst) : printf_11 @[Core.scala 1691:9]
    node _T_108 = asUInt(reset) @[Core.scala 1692:9]
    node _T_109 = eq(_T_108, UInt<1>("h0")) @[Core.scala 1692:9]
    when _T_109 : @[Core.scala 1692:9]
      printf(clock, UInt<1>("h1"), "id_rs1_data      : 0x%x\n", id_rs1_data) : printf_12 @[Core.scala 1692:9]
    node _T_110 = asUInt(reset) @[Core.scala 1693:9]
    node _T_111 = eq(_T_110, UInt<1>("h0")) @[Core.scala 1693:9]
    when _T_111 : @[Core.scala 1693:9]
      printf(clock, UInt<1>("h1"), "id_rs2_data      : 0x%x\n", id_rs2_data) : printf_13 @[Core.scala 1693:9]
    node _T_112 = asUInt(reset) @[Core.scala 1694:9]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[Core.scala 1694:9]
    when _T_113 : @[Core.scala 1694:9]
      printf(clock, UInt<1>("h1"), "id_wb_addr       : 0x%x\n", id_wb_addr) : printf_14 @[Core.scala 1694:9]
    node _T_114 = asUInt(reset) @[Core.scala 1695:9]
    node _T_115 = eq(_T_114, UInt<1>("h0")) @[Core.scala 1695:9]
    when _T_115 : @[Core.scala 1695:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_pc       : 0x%x\n", ex1_reg_pc) : printf_15 @[Core.scala 1695:9]
    node _T_116 = asUInt(reset) @[Core.scala 1696:9]
    node _T_117 = eq(_T_116, UInt<1>("h0")) @[Core.scala 1696:9]
    when _T_117 : @[Core.scala 1696:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_inst_cnt : 0x%x\n", ex1_reg_inst_cnt) : printf_16 @[Core.scala 1696:9]
    node _T_118 = asUInt(reset) @[Core.scala 1697:9]
    node _T_119 = eq(_T_118, UInt<1>("h0")) @[Core.scala 1697:9]
    when _T_119 : @[Core.scala 1697:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_is_valid_: 0x%x\n", ex1_reg_is_valid_inst) : printf_17 @[Core.scala 1697:9]
    node _T_120 = asUInt(reset) @[Core.scala 1698:9]
    node _T_121 = eq(_T_120, UInt<1>("h0")) @[Core.scala 1698:9]
    when _T_121 : @[Core.scala 1698:9]
      printf(clock, UInt<1>("h1"), "ex1_stall        : 0x%x\n", ex1_stall) : printf_18 @[Core.scala 1698:9]
    node _T_122 = asUInt(reset) @[Core.scala 1699:9]
    node _T_123 = eq(_T_122, UInt<1>("h0")) @[Core.scala 1699:9]
    when _T_123 : @[Core.scala 1699:9]
      printf(clock, UInt<1>("h1"), "ex1_op1_data     : 0x%x\n", ex1_op1_data) : printf_19 @[Core.scala 1699:9]
    node _T_124 = asUInt(reset) @[Core.scala 1700:9]
    node _T_125 = eq(_T_124, UInt<1>("h0")) @[Core.scala 1700:9]
    when _T_125 : @[Core.scala 1700:9]
      printf(clock, UInt<1>("h1"), "ex1_op2_data     : 0x%x\n", ex1_op2_data) : printf_20 @[Core.scala 1700:9]
    node _T_126 = asUInt(reset) @[Core.scala 1703:9]
    node _T_127 = eq(_T_126, UInt<1>("h0")) @[Core.scala 1703:9]
    when _T_127 : @[Core.scala 1703:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_pc       : 0x%x\n", ex2_reg_pc) : printf_21 @[Core.scala 1703:9]
    node _T_128 = asUInt(reset) @[Core.scala 1704:9]
    node _T_129 = eq(_T_128, UInt<1>("h0")) @[Core.scala 1704:9]
    when _T_129 : @[Core.scala 1704:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_inst_cnt : 0x%x\n", ex2_reg_inst_cnt) : printf_22 @[Core.scala 1704:9]
    node _T_130 = asUInt(reset) @[Core.scala 1705:9]
    node _T_131 = eq(_T_130, UInt<1>("h0")) @[Core.scala 1705:9]
    when _T_131 : @[Core.scala 1705:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_is_valid_: 0x%x\n", ex2_reg_is_valid_inst) : printf_23 @[Core.scala 1705:9]
    node _T_132 = asUInt(reset) @[Core.scala 1706:9]
    node _T_133 = eq(_T_132, UInt<1>("h0")) @[Core.scala 1706:9]
    when _T_133 : @[Core.scala 1706:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_op1_data : 0x%x\n", ex2_reg_op1_data) : printf_24 @[Core.scala 1706:9]
    node _T_134 = asUInt(reset) @[Core.scala 1707:9]
    node _T_135 = eq(_T_134, UInt<1>("h0")) @[Core.scala 1707:9]
    when _T_135 : @[Core.scala 1707:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_op2_data : 0x%x\n", ex2_reg_op2_data) : printf_25 @[Core.scala 1707:9]
    node _T_136 = asUInt(reset) @[Core.scala 1708:9]
    node _T_137 = eq(_T_136, UInt<1>("h0")) @[Core.scala 1708:9]
    when _T_137 : @[Core.scala 1708:9]
      printf(clock, UInt<1>("h1"), "ex2_alu_out      : 0x%x\n", ex2_alu_out) : printf_26 @[Core.scala 1708:9]
    node _T_138 = asUInt(reset) @[Core.scala 1709:9]
    node _T_139 = eq(_T_138, UInt<1>("h0")) @[Core.scala 1709:9]
    when _T_139 : @[Core.scala 1709:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_exe_fun  : 0x%x\n", ex2_reg_exe_fun) : printf_27 @[Core.scala 1709:9]
    node _T_140 = asUInt(reset) @[Core.scala 1710:9]
    node _T_141 = eq(_T_140, UInt<1>("h0")) @[Core.scala 1710:9]
    when _T_141 : @[Core.scala 1710:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_wb_sel   : 0x%x\n", ex2_reg_wb_sel) : printf_28 @[Core.scala 1710:9]
    node _T_142 = asUInt(reset) @[Core.scala 1711:9]
    node _T_143 = eq(_T_142, UInt<1>("h0")) @[Core.scala 1711:9]
    when _T_143 : @[Core.scala 1711:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_is_bp_pos : 0x%x\n", ex2_reg_is_bp_pos) : printf_29 @[Core.scala 1711:9]
    node _T_144 = asUInt(reset) @[Core.scala 1712:9]
    node _T_145 = eq(_T_144, UInt<1>("h0")) @[Core.scala 1712:9]
    when _T_145 : @[Core.scala 1712:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_bp_addr  : 0x%x\n", ex2_reg_bp_addr) : printf_30 @[Core.scala 1712:9]
    node _T_146 = asUInt(reset) @[Core.scala 1713:9]
    node _T_147 = eq(_T_146, UInt<1>("h0")) @[Core.scala 1713:9]
    when _T_147 : @[Core.scala 1713:9]
      printf(clock, UInt<1>("h1"), "ex3_reg_pc       : 0x%x\n", ex3_reg_pc) : printf_31 @[Core.scala 1713:9]
    node _T_148 = asUInt(reset) @[Core.scala 1714:9]
    node _T_149 = eq(_T_148, UInt<1>("h0")) @[Core.scala 1714:9]
    when _T_149 : @[Core.scala 1714:9]
      printf(clock, UInt<1>("h1"), "ex3_reg_is_br    : 0x%x\n", ex3_reg_is_br) : printf_32 @[Core.scala 1714:9]
    node _T_150 = asUInt(reset) @[Core.scala 1715:9]
    node _T_151 = eq(_T_150, UInt<1>("h0")) @[Core.scala 1715:9]
    when _T_151 : @[Core.scala 1715:9]
      printf(clock, UInt<1>("h1"), "ex3_reg_br_target : 0x%x\n", ex3_reg_br_target) : printf_33 @[Core.scala 1715:9]
    node _T_152 = asUInt(reset) @[Core.scala 1716:9]
    node _T_153 = eq(_T_152, UInt<1>("h0")) @[Core.scala 1716:9]
    when _T_153 : @[Core.scala 1716:9]
      printf(clock, UInt<1>("h1"), "mem_reg_pc       : 0x%x\n", mem_reg_pc) : printf_34 @[Core.scala 1716:9]
    node _T_154 = asUInt(reset) @[Core.scala 1717:9]
    node _T_155 = eq(_T_154, UInt<1>("h0")) @[Core.scala 1717:9]
    when _T_155 : @[Core.scala 1717:9]
      printf(clock, UInt<1>("h1"), "mem_reg_inst_cnt : 0x%x\n", mem_reg_inst_cnt) : printf_35 @[Core.scala 1717:9]
    node _T_156 = asUInt(reset) @[Core.scala 1718:9]
    node _T_157 = eq(_T_156, UInt<1>("h0")) @[Core.scala 1718:9]
    when _T_157 : @[Core.scala 1718:9]
      printf(clock, UInt<1>("h1"), "mem_is_valid_inst: 0x%x\n", mem_is_valid_inst) : printf_36 @[Core.scala 1718:9]
    node _T_158 = asUInt(reset) @[Core.scala 1719:9]
    node _T_159 = eq(_T_158, UInt<1>("h0")) @[Core.scala 1719:9]
    when _T_159 : @[Core.scala 1719:9]
      printf(clock, UInt<1>("h1"), "mem_stall        : 0x%x\n", mem_stall) : printf_37 @[Core.scala 1719:9]
    node _T_160 = asUInt(reset) @[Core.scala 1720:9]
    node _T_161 = eq(_T_160, UInt<1>("h0")) @[Core.scala 1720:9]
    when _T_161 : @[Core.scala 1720:9]
      printf(clock, UInt<1>("h1"), "mem_wb_data      : 0x%x\n", mem_wb_data) : printf_38 @[Core.scala 1720:9]
    node _T_162 = asUInt(reset) @[Core.scala 1721:9]
    node _T_163 = eq(_T_162, UInt<1>("h0")) @[Core.scala 1721:9]
    when _T_163 : @[Core.scala 1721:9]
      printf(clock, UInt<1>("h1"), "mem_alu_muldiv_ou: 0x%x\n", mem_alu_muldiv_out) : printf_39 @[Core.scala 1721:9]
    node _T_164 = asUInt(reset) @[Core.scala 1722:9]
    node _T_165 = eq(_T_164, UInt<1>("h0")) @[Core.scala 1722:9]
    when _T_165 : @[Core.scala 1722:9]
      printf(clock, UInt<1>("h1"), "mem_reg_mem_w    : 0x%x\n", mem_reg_mem_w) : printf_40 @[Core.scala 1722:9]
    node _T_166 = asUInt(reset) @[Core.scala 1723:9]
    node _T_167 = eq(_T_166, UInt<1>("h0")) @[Core.scala 1723:9]
    when _T_167 : @[Core.scala 1723:9]
      printf(clock, UInt<1>("h1"), "mem_reg_wb_addr  : 0x%x\n", mem_reg_wb_addr) : printf_41 @[Core.scala 1723:9]
    node _T_168 = asUInt(reset) @[Core.scala 1724:9]
    node _T_169 = eq(_T_168, UInt<1>("h0")) @[Core.scala 1724:9]
    when _T_169 : @[Core.scala 1724:9]
      printf(clock, UInt<1>("h1"), "mem_is_meintr    : %d\n", mem_is_meintr) : printf_42 @[Core.scala 1724:9]
    node _T_170 = asUInt(reset) @[Core.scala 1725:9]
    node _T_171 = eq(_T_170, UInt<1>("h0")) @[Core.scala 1725:9]
    when _T_171 : @[Core.scala 1725:9]
      printf(clock, UInt<1>("h1"), "mem_is_mtintr    : %d\n", mem_is_mtintr) : printf_43 @[Core.scala 1725:9]
    node _T_172 = asUInt(reset) @[Core.scala 1726:9]
    node _T_173 = eq(_T_172, UInt<1>("h0")) @[Core.scala 1726:9]
    when _T_173 : @[Core.scala 1726:9]
      printf(clock, UInt<1>("h1"), "mem_reg_rf_wen_delay : 0x%x\n", mem_reg_rf_wen_delay) : printf_44 @[Core.scala 1726:9]
    node _T_174 = asUInt(reset) @[Core.scala 1727:9]
    node _T_175 = eq(_T_174, UInt<1>("h0")) @[Core.scala 1727:9]
    when _T_175 : @[Core.scala 1727:9]
      printf(clock, UInt<1>("h1"), "mem_wb_addr_delay : 0x%x\n", mem_wb_addr_delay) : printf_45 @[Core.scala 1727:9]
    node _T_176 = asUInt(reset) @[Core.scala 1728:9]
    node _T_177 = eq(_T_176, UInt<1>("h0")) @[Core.scala 1728:9]
    when _T_177 : @[Core.scala 1728:9]
      printf(clock, UInt<1>("h1"), "mem_reg_wb_data_delay : 0x%x\n", mem_reg_wb_data_delay) : printf_46 @[Core.scala 1728:9]
    node _T_178 = asUInt(reset) @[Core.scala 1729:9]
    node _T_179 = eq(_T_178, UInt<1>("h0")) @[Core.scala 1729:9]
    when _T_179 : @[Core.scala 1729:9]
      printf(clock, UInt<1>("h1"), "wb_reg_wb_addr   : 0x%x\n", wb_reg_wb_addr) : printf_47 @[Core.scala 1729:9]
    node _T_180 = asUInt(reset) @[Core.scala 1730:9]
    node _T_181 = eq(_T_180, UInt<1>("h0")) @[Core.scala 1730:9]
    when _T_181 : @[Core.scala 1730:9]
      printf(clock, UInt<1>("h1"), "wb_reg_is_valid_i: 0x%x\n", wb_reg_is_valid_inst) : printf_48 @[Core.scala 1730:9]
    node _T_182 = asUInt(reset) @[Core.scala 1731:9]
    node _T_183 = eq(_T_182, UInt<1>("h0")) @[Core.scala 1731:9]
    when _T_183 : @[Core.scala 1731:9]
      printf(clock, UInt<1>("h1"), "wb_reg_wb_data   : 0x%x\n", wb_reg_wb_data) : printf_49 @[Core.scala 1731:9]
    node _T_184 = asUInt(reset) @[Core.scala 1732:9]
    node _T_185 = eq(_T_184, UInt<1>("h0")) @[Core.scala 1732:9]
    when _T_185 : @[Core.scala 1732:9]
      printf(clock, UInt<1>("h1"), "instret          : %d\n", instret) : printf_50 @[Core.scala 1732:9]
    node _T_186 = asUInt(reset) @[Core.scala 1733:9]
    node _T_187 = eq(_T_186, UInt<1>("h0")) @[Core.scala 1733:9]
    when _T_187 : @[Core.scala 1733:9]
      printf(clock, UInt<1>("h1"), "cycle_counter(%d) : %d\n", io.exit, io.debug_signal.cycle_counter) : printf_51 @[Core.scala 1733:9]
    node _T_188 = asUInt(reset) @[Core.scala 1734:9]
    node _T_189 = eq(_T_188, UInt<1>("h0")) @[Core.scala 1734:9]
    when _T_189 : @[Core.scala 1734:9]
      printf(clock, UInt<1>("h1"), "---------\n") : printf_52 @[Core.scala 1734:9]

  module Memory :
    input clock : Clock
    input reset : Reset
    output io : { imem : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}, icache_control : { flip invalidate : UInt<1>, busy : UInt<1>}, dmem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip dramPort : { flip ren : UInt<1>, flip wen : UInt<1>, flip addr : UInt<28>, flip wdata : UInt<128>, flip wmask : UInt<16>, flip user_busy : UInt<1>, init_calib_complete : UInt<1>, rdata : UInt<128>, rdata_valid : UInt<1>, busy : UInt<1>}, flip cache_array1 : { flip en : UInt<1>, flip we : UInt<32>, flip addr : UInt<7>, flip wdata : UInt<256>, rdata : UInt<256>}, flip cache_array2 : { flip en : UInt<1>, flip we : UInt<32>, flip addr : UInt<7>, flip wdata : UInt<256>, rdata : UInt<256>}, flip icache : { flip ren : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<10>, rdata : UInt<32>, flip waddr : UInt<7>, flip wdata : UInt<256>}, flip icache_valid : { flip ren : UInt<1>, flip wen : UInt<1>, flip invalidate : UInt<1>, flip addr : UInt<6>, flip iaddr : UInt<1>, rdata : UInt<2>, flip wdata : UInt<2>, flip idata : UInt<64>}}

    wire dram_i_busy : UInt<1> @[Memory.scala 160:26]
    wire dram_i_ren : UInt<1> @[Memory.scala 161:26]
    wire dram_i_addr : UInt<27> @[Memory.scala 162:26]
    wire dram_i_rdata_valid : UInt<1> @[Memory.scala 163:32]
    wire dram_d_busy : UInt<1> @[Memory.scala 164:26]
    wire dram_d_ren : UInt<1> @[Memory.scala 165:26]
    wire dram_d_wen : UInt<1> @[Memory.scala 166:26]
    wire dram_d_addr : UInt<27> @[Memory.scala 167:26]
    wire dram_d_wdata : UInt<256> @[Memory.scala 168:26]
    wire dram_d_rdata_valid : UInt<1> @[Memory.scala 169:32]
    wire dram_rdata : UInt<256> @[Memory.scala 170:26]
    reg reg_dram_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 171:31]
    reg reg_dram_addr : UInt<27>, clock with :
      reset => (reset, UInt<27>("h0")) @[Memory.scala 172:31]
    reg reg_dram_wdata : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[Memory.scala 173:31]
    reg reg_dram_rdata : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[Memory.scala 174:31]
    reg reg_dram_di : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Memory.scala 175:28]
    io.dramPort.ren <= UInt<1>("h0") @[Memory.scala 177:19]
    io.dramPort.wen <= UInt<1>("h0") @[Memory.scala 178:19]
    io.dramPort.addr is invalid @[Memory.scala 179:20]
    io.dramPort.wdata is invalid @[Memory.scala 180:21]
    io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 181:21]
    io.dramPort.user_busy <= UInt<1>("h0") @[Memory.scala 182:25]
    dram_i_busy <= UInt<1>("h1") @[Memory.scala 184:20]
    dram_d_busy <= UInt<1>("h1") @[Memory.scala 185:20]
    dram_rdata is invalid @[Memory.scala 186:20]
    dram_i_rdata_valid <= UInt<1>("h0") @[Memory.scala 187:22]
    dram_d_rdata_valid <= UInt<1>("h0") @[Memory.scala 188:22]
    node _T = asUInt(UInt<1>("h0")) @[Memory.scala 189:27]
    node _T_1 = asUInt(reg_dram_state) @[Memory.scala 189:27]
    node _T_2 = eq(_T, _T_1) @[Memory.scala 189:27]
    when _T_2 : @[Memory.scala 189:27]
      node _T_3 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 191:48]
      node _T_4 = and(io.dramPort.init_calib_complete, _T_3) @[Memory.scala 191:45]
      when _T_4 : @[Memory.scala 191:67]
        dram_i_busy <= UInt<1>("h0") @[Memory.scala 192:21]
        when dram_i_ren : @[Memory.scala 193:27]
          io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 194:27]
          node _io_dramPort_addr_T = cat(dram_i_addr, UInt<4>("h0")) @[Cat.scala 31:58]
          io.dramPort.addr <= _io_dramPort_addr_T @[Memory.scala 195:28]
          reg_dram_addr <= dram_i_addr @[Memory.scala 196:25]
          reg_dram_di <= UInt<1>("h1") @[Memory.scala 197:23]
          reg_dram_state <= UInt<2>("h2") @[Memory.scala 198:26]
        else :
          dram_d_busy <= UInt<1>("h0") @[Memory.scala 200:23]
          when dram_d_wen : @[Memory.scala 201:29]
            io.dramPort.wen <= UInt<1>("h1") @[Memory.scala 202:29]
            node _io_dramPort_addr_T_1 = cat(dram_d_addr, UInt<4>("h0")) @[Cat.scala 31:58]
            io.dramPort.addr <= _io_dramPort_addr_T_1 @[Memory.scala 203:30]
            wire _io_dramPort_wdata_WIRE : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 204:55]
            wire _io_dramPort_wdata_WIRE_1 : UInt<256>
            _io_dramPort_wdata_WIRE_1 <= dram_d_wdata
            node _io_dramPort_wdata_T = bits(_io_dramPort_wdata_WIRE_1, 127, 0) @[Memory.scala 204:55]
            _io_dramPort_wdata_WIRE.line_l <= _io_dramPort_wdata_T @[Memory.scala 204:55]
            node _io_dramPort_wdata_T_1 = bits(_io_dramPort_wdata_WIRE_1, 255, 128) @[Memory.scala 204:55]
            _io_dramPort_wdata_WIRE.line_u <= _io_dramPort_wdata_T_1 @[Memory.scala 204:55]
            io.dramPort.wdata <= _io_dramPort_wdata_WIRE.line_l @[Memory.scala 204:31]
            io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 205:31]
            reg_dram_addr <= dram_d_addr @[Memory.scala 206:27]
            wire _reg_dram_wdata_WIRE : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 207:52]
            wire _reg_dram_wdata_WIRE_1 : UInt<256>
            _reg_dram_wdata_WIRE_1 <= dram_d_wdata
            node _reg_dram_wdata_T = bits(_reg_dram_wdata_WIRE_1, 127, 0) @[Memory.scala 207:52]
            _reg_dram_wdata_WIRE.line_l <= _reg_dram_wdata_T @[Memory.scala 207:52]
            node _reg_dram_wdata_T_1 = bits(_reg_dram_wdata_WIRE_1, 255, 128) @[Memory.scala 207:52]
            _reg_dram_wdata_WIRE.line_u <= _reg_dram_wdata_T_1 @[Memory.scala 207:52]
            reg_dram_wdata <= _reg_dram_wdata_WIRE.line_u @[Memory.scala 207:28]
            reg_dram_di <= UInt<1>("h0") @[Memory.scala 208:25]
            reg_dram_state <= UInt<1>("h1") @[Memory.scala 209:28]
          else :
            when dram_d_ren : @[Memory.scala 210:35]
              io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 211:29]
              node _io_dramPort_addr_T_2 = cat(dram_d_addr, UInt<4>("h0")) @[Cat.scala 31:58]
              io.dramPort.addr <= _io_dramPort_addr_T_2 @[Memory.scala 212:30]
              reg_dram_addr <= dram_d_addr @[Memory.scala 213:27]
              reg_dram_di <= UInt<1>("h0") @[Memory.scala 214:25]
              reg_dram_state <= UInt<2>("h2") @[Memory.scala 215:28]
    else :
      node _T_5 = asUInt(UInt<1>("h1")) @[Memory.scala 189:27]
      node _T_6 = asUInt(reg_dram_state) @[Memory.scala 189:27]
      node _T_7 = eq(_T_5, _T_6) @[Memory.scala 189:27]
      when _T_7 : @[Memory.scala 189:27]
        node _T_8 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 221:13]
        when _T_8 : @[Memory.scala 221:32]
          io.dramPort.wen <= UInt<1>("h1") @[Memory.scala 222:25]
          node _io_dramPort_addr_T_3 = cat(reg_dram_addr, UInt<4>("h8")) @[Cat.scala 31:58]
          io.dramPort.addr <= _io_dramPort_addr_T_3 @[Memory.scala 223:26]
          io.dramPort.wdata <= reg_dram_wdata @[Memory.scala 224:27]
          io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 225:27]
          reg_dram_state <= UInt<1>("h0") @[Memory.scala 226:24]
      else :
        node _T_9 = asUInt(UInt<2>("h2")) @[Memory.scala 189:27]
        node _T_10 = asUInt(reg_dram_state) @[Memory.scala 189:27]
        node _T_11 = eq(_T_9, _T_10) @[Memory.scala 189:27]
        when _T_11 : @[Memory.scala 189:27]
          node _T_12 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 230:13]
          when _T_12 : @[Memory.scala 230:32]
            io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 231:25]
            node _io_dramPort_addr_T_4 = cat(reg_dram_addr, UInt<4>("h8")) @[Cat.scala 31:58]
            io.dramPort.addr <= _io_dramPort_addr_T_4 @[Memory.scala 232:26]
            when io.dramPort.rdata_valid : @[Memory.scala 233:40]
              reg_dram_rdata <= io.dramPort.rdata @[Memory.scala 234:26]
              reg_dram_state <= UInt<3>("h5") @[Memory.scala 235:26]
            else :
              reg_dram_state <= UInt<3>("h4") @[Memory.scala 237:26]
          else :
            when io.dramPort.rdata_valid : @[Memory.scala 239:44]
              reg_dram_rdata <= io.dramPort.rdata @[Memory.scala 240:24]
              reg_dram_state <= UInt<2>("h3") @[Memory.scala 241:24]
        else :
          node _T_13 = asUInt(UInt<2>("h3")) @[Memory.scala 189:27]
          node _T_14 = asUInt(reg_dram_state) @[Memory.scala 189:27]
          node _T_15 = eq(_T_13, _T_14) @[Memory.scala 189:27]
          when _T_15 : @[Memory.scala 189:27]
            node _T_16 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 245:13]
            when _T_16 : @[Memory.scala 245:32]
              io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 246:25]
              node _io_dramPort_addr_T_5 = cat(reg_dram_addr, UInt<4>("h8")) @[Cat.scala 31:58]
              io.dramPort.addr <= _io_dramPort_addr_T_5 @[Memory.scala 247:26]
              reg_dram_state <= UInt<3>("h5") @[Memory.scala 248:24]
          else :
            node _T_17 = asUInt(UInt<3>("h4")) @[Memory.scala 189:27]
            node _T_18 = asUInt(reg_dram_state) @[Memory.scala 189:27]
            node _T_19 = eq(_T_17, _T_18) @[Memory.scala 189:27]
            when _T_19 : @[Memory.scala 189:27]
              when io.dramPort.rdata_valid : @[Memory.scala 252:38]
                reg_dram_rdata <= io.dramPort.rdata @[Memory.scala 253:24]
                reg_dram_state <= UInt<3>("h5") @[Memory.scala 254:24]
            else :
              node _T_20 = asUInt(UInt<3>("h5")) @[Memory.scala 189:27]
              node _T_21 = asUInt(reg_dram_state) @[Memory.scala 189:27]
              node _T_22 = eq(_T_20, _T_21) @[Memory.scala 189:27]
              when _T_22 : @[Memory.scala 189:27]
                when io.dramPort.rdata_valid : @[Memory.scala 258:38]
                  node _dram_rdata_T = cat(io.dramPort.rdata, reg_dram_rdata) @[Cat.scala 31:58]
                  dram_rdata <= _dram_rdata_T @[Memory.scala 261:20]
                  node _dram_i_rdata_valid_T = eq(reg_dram_di, UInt<1>("h1")) @[Memory.scala 262:44]
                  dram_i_rdata_valid <= _dram_i_rdata_valid_T @[Memory.scala 262:28]
                  node _dram_d_rdata_valid_T = eq(reg_dram_di, UInt<1>("h0")) @[Memory.scala 263:44]
                  dram_d_rdata_valid <= _dram_d_rdata_valid_T @[Memory.scala 263:28]
                  reg_dram_state <= UInt<1>("h0") @[Memory.scala 264:24]
    cmem i_tag_array : UInt<20>[1] [128] @[Memory.scala 269:24]
    reg icache_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 271:29]
    wire _i_reg_tag_WIRE : UInt<20>[1] @[Memory.scala 272:34]
    _i_reg_tag_WIRE[0] <= UInt<20>("h0") @[Memory.scala 272:34]
    reg i_reg_tag : UInt<20>[1], clock with :
      reset => (reset, _i_reg_tag_WIRE) @[Memory.scala 272:26]
    reg i_reg_line : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Memory.scala 273:27]
    wire _i_reg_req_addr_WIRE : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 274:44]
    _i_reg_req_addr_WIRE.line_off <= UInt<5>("h0") @[Memory.scala 274:44]
    _i_reg_req_addr_WIRE.index <= UInt<7>("h0") @[Memory.scala 274:44]
    _i_reg_req_addr_WIRE.tag <= UInt<20>("h0") @[Memory.scala 274:44]
    reg i_reg_req_addr : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>}, clock with :
      reset => (reset, _i_reg_req_addr_WIRE) @[Memory.scala 274:31]
    wire _i_reg_next_addr_WIRE : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 275:45]
    _i_reg_next_addr_WIRE.line_off <= UInt<5>("h0") @[Memory.scala 275:45]
    _i_reg_next_addr_WIRE.index <= UInt<7>("h0") @[Memory.scala 275:45]
    _i_reg_next_addr_WIRE.tag <= UInt<20>("h0") @[Memory.scala 275:45]
    reg i_reg_next_addr : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>}, clock with :
      reset => (reset, _i_reg_next_addr_WIRE) @[Memory.scala 275:32]
    reg i_reg_snoop_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Memory.scala 276:33]
    reg i_reg_snoop_inst_valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 277:39]
    reg i_reg_read_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Memory.scala 278:32]
    reg i_reg_valid_rdata : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Memory.scala 279:34]
    node _i_reg_cur_tag_index_T = mux(UInt<1>("h1"), UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 74:12]
    reg i_reg_cur_tag_index : UInt, clock with :
      reset => (reset, _i_reg_cur_tag_index_T) @[Memory.scala 280:36]
    reg i_reg_addr_match : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 281:33]
    wire dcache_snoop_en : UInt<1> @[Memory.scala 283:29]
    wire dcache_snoop_addr : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 284:31]
    wire dcache_snoop_status : UInt<2> @[Memory.scala 285:33]
    wire dcache_snoop_line : UInt<256> @[Memory.scala 286:31]
    io.imem.inst <= UInt<32>("hdeadbeef") @[Memory.scala 288:16]
    io.imem.valid <= UInt<1>("h0") @[Memory.scala 289:17]
    io.icache_control.busy <= UInt<1>("h1") @[Memory.scala 290:26]
    wire _i_reg_next_addr_WIRE_1 : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 291:43]
    wire _i_reg_next_addr_WIRE_2 : UInt<32>
    _i_reg_next_addr_WIRE_2 <= io.imem.addr
    node _i_reg_next_addr_T = bits(_i_reg_next_addr_WIRE_2, 4, 0) @[Memory.scala 291:43]
    _i_reg_next_addr_WIRE_1.line_off <= _i_reg_next_addr_T @[Memory.scala 291:43]
    node _i_reg_next_addr_T_1 = bits(_i_reg_next_addr_WIRE_2, 11, 5) @[Memory.scala 291:43]
    _i_reg_next_addr_WIRE_1.index <= _i_reg_next_addr_T_1 @[Memory.scala 291:43]
    node _i_reg_next_addr_T_2 = bits(_i_reg_next_addr_WIRE_2, 31, 12) @[Memory.scala 291:43]
    _i_reg_next_addr_WIRE_1.tag <= _i_reg_next_addr_T_2 @[Memory.scala 291:43]
    i_reg_next_addr.line_off <= _i_reg_next_addr_WIRE_1.line_off @[Memory.scala 291:19]
    i_reg_next_addr.index <= _i_reg_next_addr_WIRE_1.index @[Memory.scala 291:19]
    i_reg_next_addr.tag <= _i_reg_next_addr_WIRE_1.tag @[Memory.scala 291:19]
    dcache_snoop_en <= UInt<1>("h0") @[Memory.scala 292:19]
    dcache_snoop_addr.line_off is invalid @[Memory.scala 293:21]
    dcache_snoop_addr.index is invalid @[Memory.scala 293:21]
    dcache_snoop_addr.tag is invalid @[Memory.scala 293:21]
    dram_i_ren <= UInt<1>("h0") @[Memory.scala 294:14]
    dram_i_addr is invalid @[Memory.scala 295:15]
    io.icache.ren <= UInt<1>("h0") @[Memory.scala 296:17]
    io.icache.wen <= UInt<1>("h0") @[Memory.scala 297:17]
    io.icache.raddr is invalid @[Memory.scala 298:19]
    io.icache.waddr is invalid @[Memory.scala 299:19]
    io.icache.wdata is invalid @[Memory.scala 300:19]
    io.icache_valid.ren <= UInt<1>("h0") @[Memory.scala 301:23]
    io.icache_valid.wen <= UInt<1>("h0") @[Memory.scala 302:23]
    io.icache_valid.invalidate <= UInt<1>("h0") @[Memory.scala 303:30]
    io.icache_valid.addr is invalid @[Memory.scala 304:24]
    io.icache_valid.iaddr is invalid @[Memory.scala 305:25]
    io.icache_valid.wdata is invalid @[Memory.scala 306:25]
    io.icache_valid.idata is invalid @[Memory.scala 307:25]
    node _T_23 = asUInt(UInt<1>("h0")) @[Memory.scala 309:25]
    node _T_24 = asUInt(icache_state) @[Memory.scala 309:25]
    node _T_25 = eq(_T_23, _T_24) @[Memory.scala 309:25]
    when _T_25 : @[Memory.scala 309:25]
      io.icache_control.busy <= UInt<1>("h0") @[Memory.scala 311:30]
      wire req_addr : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 312:43]
      wire _req_addr_WIRE : UInt<32>
      _req_addr_WIRE <= io.imem.addr
      node _req_addr_T = bits(_req_addr_WIRE, 4, 0) @[Memory.scala 312:43]
      req_addr.line_off <= _req_addr_T @[Memory.scala 312:43]
      node _req_addr_T_1 = bits(_req_addr_WIRE, 11, 5) @[Memory.scala 312:43]
      req_addr.index <= _req_addr_T_1 @[Memory.scala 312:43]
      node _req_addr_T_2 = bits(_req_addr_WIRE, 31, 12) @[Memory.scala 312:43]
      req_addr.tag <= _req_addr_T_2 @[Memory.scala 312:43]
      i_reg_req_addr.line_off <= req_addr.line_off @[Memory.scala 313:22]
      i_reg_req_addr.index <= req_addr.index @[Memory.scala 313:22]
      i_reg_req_addr.tag <= req_addr.tag @[Memory.scala 313:22]
      when io.icache_control.invalidate : @[Memory.scala 314:43]
        io.icache_valid.invalidate <= UInt<1>("h1") @[Memory.scala 315:36]
        io.icache_valid.iaddr <= UInt<1>("h0") @[Memory.scala 316:31]
        io.icache_valid.idata <= UInt<64>("h0") @[Memory.scala 317:31]
        icache_state <= UInt<3>("h7") @[Memory.scala 318:22]
      else :
        when io.imem.en : @[Memory.scala 319:31]
          read mport MPORT = i_tag_array[req_addr.index], clock @[Memory.scala 320:38]
          i_reg_tag[0] <= MPORT[0] @[Memory.scala 320:19]
          io.icache.ren <= UInt<1>("h1") @[Memory.scala 321:23]
          node _io_icache_raddr_T = bits(req_addr.line_off, 4, 2) @[Memory.scala 322:65]
          node _io_icache_raddr_T_1 = cat(req_addr.index, _io_icache_raddr_T) @[Cat.scala 31:58]
          io.icache.raddr <= _io_icache_raddr_T_1 @[Memory.scala 322:25]
          io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 323:29]
          node _io_icache_valid_addr_T = bits(req_addr.index, 4, 1) @[Memory.scala 324:47]
          io.icache_valid.addr <= _io_icache_valid_addr_T @[Memory.scala 324:30]
          node _T_26 = cat(req_addr.tag, req_addr.index) @[Cat.scala 31:58]
          node _T_27 = eq(i_reg_cur_tag_index, _T_26) @[Memory.scala 325:35]
          when _T_27 : @[Memory.scala 325:74]
            icache_state <= UInt<2>("h2") @[Memory.scala 326:24]
          else :
            icache_state <= UInt<1>("h1") @[Memory.scala 328:24]
      i_reg_addr_match <= UInt<1>("h1") @[Memory.scala 331:24]
    else :
      node _T_28 = asUInt(UInt<1>("h1")) @[Memory.scala 309:25]
      node _T_29 = asUInt(icache_state) @[Memory.scala 309:25]
      node _T_30 = eq(_T_28, _T_29) @[Memory.scala 309:25]
      when _T_30 : @[Memory.scala 309:25]
        i_reg_valid_rdata <= io.icache_valid.rdata @[Memory.scala 334:25]
        wire i_next_addr : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 335:46]
        wire _i_next_addr_WIRE : UInt<32>
        _i_next_addr_WIRE <= io.imem.addr
        node _i_next_addr_T = bits(_i_next_addr_WIRE, 4, 0) @[Memory.scala 335:46]
        i_next_addr.line_off <= _i_next_addr_T @[Memory.scala 335:46]
        node _i_next_addr_T_1 = bits(_i_next_addr_WIRE, 11, 5) @[Memory.scala 335:46]
        i_next_addr.index <= _i_next_addr_T_1 @[Memory.scala 335:46]
        node _i_next_addr_T_2 = bits(_i_next_addr_WIRE, 31, 12) @[Memory.scala 335:46]
        i_next_addr.tag <= _i_next_addr_T_2 @[Memory.scala 335:46]
        node _i_reg_addr_match_T = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 336:46]
        node _i_reg_addr_match_T_1 = bits(i_next_addr.tag, 15, 0) @[Memory.scala 336:88]
        node _i_reg_addr_match_T_2 = eq(_i_reg_addr_match_T, _i_reg_addr_match_T_1) @[Memory.scala 336:69]
        node _i_reg_addr_match_T_3 = eq(i_reg_req_addr.index, i_next_addr.index) @[Memory.scala 337:32]
        node _i_reg_addr_match_T_4 = and(_i_reg_addr_match_T_2, _i_reg_addr_match_T_3) @[Memory.scala 336:111]
        node _i_reg_addr_match_T_5 = bits(i_reg_req_addr.line_off, 4, 2) @[Memory.scala 338:34]
        node _i_reg_addr_match_T_6 = bits(i_next_addr.line_off, 4, 2) @[Memory.scala 338:81]
        node _i_reg_addr_match_T_7 = eq(_i_reg_addr_match_T_5, _i_reg_addr_match_T_6) @[Memory.scala 338:57]
        node _i_reg_addr_match_T_8 = and(_i_reg_addr_match_T_4, _i_reg_addr_match_T_7) @[Memory.scala 337:54]
        i_reg_addr_match <= _i_reg_addr_match_T_8 @[Memory.scala 336:24]
        node _T_31 = bits(i_reg_req_addr.index, 0, 0) @[Memory.scala 339:59]
        node _T_32 = dshr(io.icache_valid.rdata, _T_31) @[Memory.scala 339:36]
        node _T_33 = bits(_T_32, 0, 0) @[Memory.scala 339:94]
        node _T_34 = bits(_T_33, 0, 0) @[Memory.scala 339:98]
        node _T_35 = eq(i_reg_tag[0], i_reg_req_addr.tag) @[Memory.scala 339:121]
        node _T_36 = and(_T_34, _T_35) @[Memory.scala 339:105]
        when _T_36 : @[Memory.scala 339:145]
          io.icache.ren <= UInt<1>("h1") @[Memory.scala 340:23]
          node _io_icache_raddr_T_2 = bits(i_reg_req_addr.line_off, 4, 2) @[Memory.scala 341:77]
          node _io_icache_raddr_T_3 = cat(i_reg_req_addr.index, _io_icache_raddr_T_2) @[Cat.scala 31:58]
          io.icache.raddr <= _io_icache_raddr_T_3 @[Memory.scala 341:25]
          node _i_reg_cur_tag_index_T_1 = cat(i_reg_req_addr.tag, i_reg_req_addr.index) @[Cat.scala 31:58]
          i_reg_cur_tag_index <= _i_reg_cur_tag_index_T_1 @[Memory.scala 342:29]
          icache_state <= UInt<2>("h2") @[Memory.scala 343:22]
        else :
          icache_state <= UInt<3>("h4") @[Memory.scala 345:22]
      else :
        node _T_37 = asUInt(UInt<2>("h2")) @[Memory.scala 309:25]
        node _T_38 = asUInt(icache_state) @[Memory.scala 309:25]
        node _T_39 = eq(_T_37, _T_38) @[Memory.scala 309:25]
        when _T_39 : @[Memory.scala 309:25]
          io.imem.inst <= io.icache.rdata @[Memory.scala 349:20]
          when i_reg_addr_match : @[Memory.scala 350:31]
            io.imem.valid <= UInt<1>("h1") @[Memory.scala 351:23]
          io.icache_control.busy <= UInt<1>("h0") @[Memory.scala 353:30]
          wire req_addr_1 : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 354:43]
          wire _req_addr_WIRE_1 : UInt<32>
          _req_addr_WIRE_1 <= io.imem.addr
          node _req_addr_T_3 = bits(_req_addr_WIRE_1, 4, 0) @[Memory.scala 354:43]
          req_addr_1.line_off <= _req_addr_T_3 @[Memory.scala 354:43]
          node _req_addr_T_4 = bits(_req_addr_WIRE_1, 11, 5) @[Memory.scala 354:43]
          req_addr_1.index <= _req_addr_T_4 @[Memory.scala 354:43]
          node _req_addr_T_5 = bits(_req_addr_WIRE_1, 31, 12) @[Memory.scala 354:43]
          req_addr_1.tag <= _req_addr_T_5 @[Memory.scala 354:43]
          i_reg_req_addr.line_off <= req_addr_1.line_off @[Memory.scala 355:22]
          i_reg_req_addr.index <= req_addr_1.index @[Memory.scala 355:22]
          i_reg_req_addr.tag <= req_addr_1.tag @[Memory.scala 355:22]
          i_reg_addr_match <= UInt<1>("h1") @[Memory.scala 356:24]
          when io.icache_control.invalidate : @[Memory.scala 357:43]
            io.icache_valid.invalidate <= UInt<1>("h1") @[Memory.scala 358:36]
            io.icache_valid.iaddr <= UInt<1>("h0") @[Memory.scala 359:31]
            io.icache_valid.idata <= UInt<64>("h0") @[Memory.scala 360:31]
            icache_state <= UInt<3>("h7") @[Memory.scala 361:22]
          else :
            when io.imem.en : @[Memory.scala 362:31]
              read mport MPORT_1 = i_tag_array[req_addr_1.index], clock @[Memory.scala 363:38]
              i_reg_tag[0] <= MPORT_1[0] @[Memory.scala 363:19]
              io.icache.ren <= UInt<1>("h1") @[Memory.scala 364:23]
              node _io_icache_raddr_T_4 = bits(req_addr_1.line_off, 4, 2) @[Memory.scala 365:65]
              node _io_icache_raddr_T_5 = cat(req_addr_1.index, _io_icache_raddr_T_4) @[Cat.scala 31:58]
              io.icache.raddr <= _io_icache_raddr_T_5 @[Memory.scala 365:25]
              io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 366:29]
              node _io_icache_valid_addr_T_1 = bits(req_addr_1.index, 4, 1) @[Memory.scala 367:47]
              io.icache_valid.addr <= _io_icache_valid_addr_T_1 @[Memory.scala 367:30]
              node _T_40 = cat(req_addr_1.tag, req_addr_1.index) @[Cat.scala 31:58]
              node _T_41 = eq(i_reg_cur_tag_index, _T_40) @[Memory.scala 368:35]
              when _T_41 : @[Memory.scala 368:74]
                icache_state <= UInt<2>("h2") @[Memory.scala 369:24]
              else :
                icache_state <= UInt<1>("h1") @[Memory.scala 371:24]
            else :
              icache_state <= UInt<1>("h0") @[Memory.scala 374:22]
        else :
          node _T_42 = asUInt(UInt<3>("h4")) @[Memory.scala 309:25]
          node _T_43 = asUInt(icache_state) @[Memory.scala 309:25]
          node _T_44 = eq(_T_42, _T_43) @[Memory.scala 309:25]
          when _T_44 : @[Memory.scala 309:25]
            node _T_45 = asUInt(UInt<1>("h0")) @[Memory.scala 378:36]
            node _T_46 = asUInt(dcache_snoop_status) @[Memory.scala 378:36]
            node _T_47 = eq(_T_45, _T_46) @[Memory.scala 378:36]
            when _T_47 : @[Memory.scala 378:36]
              dcache_snoop_en <= UInt<1>("h1") @[Memory.scala 380:27]
              node dcache_snoop_addr_hi = cat(i_reg_req_addr.tag, i_reg_req_addr.index) @[Memory.scala 381:47]
              node _dcache_snoop_addr_T = cat(dcache_snoop_addr_hi, i_reg_req_addr.line_off) @[Memory.scala 381:47]
              wire _dcache_snoop_addr_WIRE : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 381:62]
              wire _dcache_snoop_addr_WIRE_1 : UInt<32>
              _dcache_snoop_addr_WIRE_1 <= _dcache_snoop_addr_T
              node _dcache_snoop_addr_T_1 = bits(_dcache_snoop_addr_WIRE_1, 4, 0) @[Memory.scala 381:62]
              _dcache_snoop_addr_WIRE.line_off <= _dcache_snoop_addr_T_1 @[Memory.scala 381:62]
              node _dcache_snoop_addr_T_2 = bits(_dcache_snoop_addr_WIRE_1, 11, 5) @[Memory.scala 381:62]
              _dcache_snoop_addr_WIRE.index <= _dcache_snoop_addr_T_2 @[Memory.scala 381:62]
              node _dcache_snoop_addr_T_3 = bits(_dcache_snoop_addr_WIRE_1, 31, 12) @[Memory.scala 381:62]
              _dcache_snoop_addr_WIRE.tag <= _dcache_snoop_addr_T_3 @[Memory.scala 381:62]
              dcache_snoop_addr.line_off <= _dcache_snoop_addr_WIRE.line_off @[Memory.scala 381:29]
              dcache_snoop_addr.index <= _dcache_snoop_addr_WIRE.index @[Memory.scala 381:29]
              dcache_snoop_addr.tag <= _dcache_snoop_addr_WIRE.tag @[Memory.scala 381:29]
            else :
              node _T_48 = asUInt(UInt<1>("h1")) @[Memory.scala 378:36]
              node _T_49 = asUInt(dcache_snoop_status) @[Memory.scala 378:36]
              node _T_50 = eq(_T_48, _T_49) @[Memory.scala 378:36]
              when _T_50 : @[Memory.scala 378:36]
                node _i_reg_snoop_inst_T = bits(i_reg_next_addr.line_off, 4, 2) @[Memory.scala 385:68]
                node _i_reg_snoop_inst_T_1 = cat(_i_reg_snoop_inst_T, UInt<5>("h0")) @[Cat.scala 31:58]
                node _i_reg_snoop_inst_T_2 = dshr(dcache_snoop_line, _i_reg_snoop_inst_T_1) @[Memory.scala 385:37]
                node _i_reg_snoop_inst_T_3 = bits(_i_reg_snoop_inst_T_2, 31, 0) @[Memory.scala 385:102]
                i_reg_snoop_inst <= _i_reg_snoop_inst_T_3 @[Memory.scala 385:28]
                node _i_reg_snoop_inst_valid_T = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 387:31]
                node _i_reg_snoop_inst_valid_T_1 = bits(i_reg_next_addr.tag, 15, 0) @[Memory.scala 387:77]
                node _i_reg_snoop_inst_valid_T_2 = eq(_i_reg_snoop_inst_valid_T, _i_reg_snoop_inst_valid_T_1) @[Memory.scala 387:54]
                node _i_reg_snoop_inst_valid_T_3 = eq(i_reg_req_addr.index, i_reg_next_addr.index) @[Memory.scala 388:34]
                node _i_reg_snoop_inst_valid_T_4 = and(_i_reg_snoop_inst_valid_T_2, _i_reg_snoop_inst_valid_T_3) @[Memory.scala 387:100]
                i_reg_snoop_inst_valid <= _i_reg_snoop_inst_valid_T_4 @[Memory.scala 386:34]
                wire _WIRE : UInt<20>[1] @[Memory.scala 390:58]
                _WIRE[0] <= i_reg_req_addr.tag @[Memory.scala 390:58]
                write mport MPORT_2 = i_tag_array[i_reg_req_addr.index], clock
                MPORT_2[0] <= _WIRE[0]
                io.icache.wen <= UInt<1>("h1") @[Memory.scala 391:25]
                io.icache.waddr <= i_reg_req_addr.index @[Memory.scala 392:27]
                io.icache.wdata <= dcache_snoop_line @[Memory.scala 393:27]
                io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 394:31]
                io.icache_valid.wen <= UInt<1>("h1") @[Memory.scala 395:31]
                node _io_icache_valid_addr_T_2 = bits(i_reg_req_addr.index, 4, 1) @[Memory.scala 396:55]
                io.icache_valid.addr <= _io_icache_valid_addr_T_2 @[Memory.scala 396:32]
                node _icache_valid_wdata_T = bits(i_reg_req_addr.index, 0, 0) @[Memory.scala 397:85]
                node _icache_valid_wdata_T_1 = dshl(UInt<1>("h1"), _icache_valid_wdata_T) @[Memory.scala 397:62]
                node _icache_valid_wdata_T_2 = or(i_reg_valid_rdata, _icache_valid_wdata_T_1) @[Memory.scala 397:55]
                node icache_valid_wdata = bits(_icache_valid_wdata_T_2, 1, 0) @[Memory.scala 397:116]
                io.icache_valid.wdata <= icache_valid_wdata @[Memory.scala 398:33]
                node _i_reg_cur_tag_index_T_2 = cat(i_reg_req_addr.tag, i_reg_req_addr.index) @[Cat.scala 31:58]
                i_reg_cur_tag_index <= _i_reg_cur_tag_index_T_2 @[Memory.scala 399:31]
                i_reg_valid_rdata <= icache_valid_wdata @[Memory.scala 400:29]
                icache_state <= UInt<3>("h5") @[Memory.scala 401:24]
              else :
                node _T_51 = asUInt(UInt<2>("h2")) @[Memory.scala 378:36]
                node _T_52 = asUInt(dcache_snoop_status) @[Memory.scala 378:36]
                node _T_53 = eq(_T_51, _T_52) @[Memory.scala 378:36]
                when _T_53 : @[Memory.scala 378:36]
                  node _T_54 = eq(dram_i_busy, UInt<1>("h0")) @[Memory.scala 404:17]
                  when _T_54 : @[Memory.scala 404:31]
                    dram_i_ren <= UInt<1>("h1") @[Memory.scala 405:24]
                    node _dram_i_addr_T = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 406:50]
                    node _dram_i_addr_T_1 = cat(_dram_i_addr_T, i_reg_req_addr.index) @[Cat.scala 31:58]
                    dram_i_addr <= _dram_i_addr_T_1 @[Memory.scala 406:25]
                    icache_state <= UInt<3>("h6") @[Memory.scala 407:26]
                  else :
                    icache_state <= UInt<2>("h3") @[Memory.scala 409:26]
          else :
            node _T_55 = asUInt(UInt<3>("h5")) @[Memory.scala 309:25]
            node _T_56 = asUInt(icache_state) @[Memory.scala 309:25]
            node _T_57 = eq(_T_55, _T_56) @[Memory.scala 309:25]
            when _T_57 : @[Memory.scala 309:25]
              io.imem.inst <= i_reg_snoop_inst @[Memory.scala 415:20]
              io.imem.valid <= i_reg_snoop_inst_valid @[Memory.scala 416:21]
              i_reg_snoop_inst_valid <= UInt<1>("h0") @[Memory.scala 417:30]
              wire req_addr_2 : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 418:43]
              wire _req_addr_WIRE_2 : UInt<32>
              _req_addr_WIRE_2 <= io.imem.addr
              node _req_addr_T_6 = bits(_req_addr_WIRE_2, 4, 0) @[Memory.scala 418:43]
              req_addr_2.line_off <= _req_addr_T_6 @[Memory.scala 418:43]
              node _req_addr_T_7 = bits(_req_addr_WIRE_2, 11, 5) @[Memory.scala 418:43]
              req_addr_2.index <= _req_addr_T_7 @[Memory.scala 418:43]
              node _req_addr_T_8 = bits(_req_addr_WIRE_2, 31, 12) @[Memory.scala 418:43]
              req_addr_2.tag <= _req_addr_T_8 @[Memory.scala 418:43]
              i_reg_req_addr.line_off <= req_addr_2.line_off @[Memory.scala 419:22]
              i_reg_req_addr.index <= req_addr_2.index @[Memory.scala 419:22]
              i_reg_req_addr.tag <= req_addr_2.tag @[Memory.scala 419:22]
              i_reg_addr_match <= UInt<1>("h1") @[Memory.scala 420:24]
              when io.imem.en : @[Memory.scala 421:25]
                read mport MPORT_3 = i_tag_array[req_addr_2.index], clock @[Memory.scala 422:38]
                i_reg_tag[0] <= MPORT_3[0] @[Memory.scala 422:19]
                io.icache.ren <= UInt<1>("h1") @[Memory.scala 423:23]
                node _io_icache_raddr_T_6 = bits(req_addr_2.line_off, 4, 2) @[Memory.scala 424:65]
                node _io_icache_raddr_T_7 = cat(req_addr_2.index, _io_icache_raddr_T_6) @[Cat.scala 31:58]
                io.icache.raddr <= _io_icache_raddr_T_7 @[Memory.scala 424:25]
                io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 425:29]
                node _io_icache_valid_addr_T_3 = bits(req_addr_2.index, 4, 1) @[Memory.scala 426:47]
                io.icache_valid.addr <= _io_icache_valid_addr_T_3 @[Memory.scala 426:30]
                node _T_58 = cat(req_addr_2.tag, req_addr_2.index) @[Cat.scala 31:58]
                node _T_59 = eq(i_reg_cur_tag_index, _T_58) @[Memory.scala 427:35]
                when _T_59 : @[Memory.scala 427:74]
                  icache_state <= UInt<2>("h2") @[Memory.scala 428:24]
                else :
                  icache_state <= UInt<1>("h1") @[Memory.scala 430:24]
              else :
                icache_state <= UInt<1>("h0") @[Memory.scala 433:22]
            else :
              node _T_60 = asUInt(UInt<2>("h3")) @[Memory.scala 309:25]
              node _T_61 = asUInt(icache_state) @[Memory.scala 309:25]
              node _T_62 = eq(_T_60, _T_61) @[Memory.scala 309:25]
              when _T_62 : @[Memory.scala 309:25]
                node _T_63 = eq(dram_i_busy, UInt<1>("h0")) @[Memory.scala 437:13]
                when _T_63 : @[Memory.scala 437:27]
                  dram_i_ren <= UInt<1>("h1") @[Memory.scala 438:20]
                  node _dram_i_addr_T_2 = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 439:46]
                  node _dram_i_addr_T_3 = cat(_dram_i_addr_T_2, i_reg_req_addr.index) @[Cat.scala 31:58]
                  dram_i_addr <= _dram_i_addr_T_3 @[Memory.scala 439:21]
                  icache_state <= UInt<3>("h6") @[Memory.scala 440:22]
              else :
                node _T_64 = asUInt(UInt<3>("h6")) @[Memory.scala 309:25]
                node _T_65 = asUInt(icache_state) @[Memory.scala 309:25]
                node _T_66 = eq(_T_64, _T_65) @[Memory.scala 309:25]
                when _T_66 : @[Memory.scala 309:25]
                  when dram_i_rdata_valid : @[Memory.scala 444:33]
                    node _io_imem_inst_T = bits(i_reg_next_addr.line_off, 4, 2) @[Memory.scala 446:62]
                    node _io_imem_inst_T_1 = cat(_io_imem_inst_T, UInt<5>("h0")) @[Cat.scala 31:58]
                    node _io_imem_inst_T_2 = dshr(dram_rdata, _io_imem_inst_T_1) @[Memory.scala 446:31]
                    node _io_imem_inst_T_3 = bits(_io_imem_inst_T_2, 31, 0) @[Memory.scala 446:96]
                    io.imem.inst <= _io_imem_inst_T_3 @[Memory.scala 446:22]
                    node _T_67 = bits(i_reg_req_addr.tag, 15, 0) @[Memory.scala 447:33]
                    node _T_68 = bits(i_reg_next_addr.tag, 15, 0) @[Memory.scala 447:79]
                    node _T_69 = eq(_T_67, _T_68) @[Memory.scala 447:56]
                    node _T_70 = eq(i_reg_req_addr.index, i_reg_next_addr.index) @[Memory.scala 448:34]
                    node _T_71 = and(_T_69, _T_70) @[Memory.scala 447:102]
                    when _T_71 : @[Memory.scala 448:61]
                      io.imem.valid <= UInt<1>("h1") @[Memory.scala 449:25]
                    wire _WIRE_1 : UInt<20>[1] @[Memory.scala 451:56]
                    _WIRE_1[0] <= i_reg_req_addr.tag @[Memory.scala 451:56]
                    write mport MPORT_4 = i_tag_array[i_reg_req_addr.index], clock
                    MPORT_4[0] <= _WIRE_1[0]
                    io.icache.wen <= UInt<1>("h1") @[Memory.scala 452:23]
                    io.icache.waddr <= i_reg_req_addr.index @[Memory.scala 453:25]
                    io.icache.wdata <= dram_rdata @[Memory.scala 454:25]
                    io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 455:29]
                    io.icache_valid.wen <= UInt<1>("h1") @[Memory.scala 456:29]
                    node _io_icache_valid_addr_T_4 = bits(i_reg_req_addr.index, 4, 1) @[Memory.scala 457:53]
                    io.icache_valid.addr <= _io_icache_valid_addr_T_4 @[Memory.scala 457:30]
                    node _icache_valid_wdata_T_3 = bits(i_reg_req_addr.index, 0, 0) @[Memory.scala 458:83]
                    node _icache_valid_wdata_T_4 = dshl(UInt<1>("h1"), _icache_valid_wdata_T_3) @[Memory.scala 458:60]
                    node _icache_valid_wdata_T_5 = or(i_reg_valid_rdata, _icache_valid_wdata_T_4) @[Memory.scala 458:53]
                    node icache_valid_wdata_1 = bits(_icache_valid_wdata_T_5, 1, 0) @[Memory.scala 458:114]
                    io.icache_valid.wdata <= icache_valid_wdata_1 @[Memory.scala 459:31]
                    node _i_reg_cur_tag_index_T_3 = cat(i_reg_req_addr.tag, i_reg_req_addr.index) @[Cat.scala 31:58]
                    i_reg_cur_tag_index <= _i_reg_cur_tag_index_T_3 @[Memory.scala 460:29]
                    i_reg_valid_rdata <= icache_valid_wdata_1 @[Memory.scala 461:27]
                    icache_state <= UInt<1>("h0") @[Memory.scala 462:22]
                else :
                  node _T_72 = asUInt(UInt<3>("h7")) @[Memory.scala 309:25]
                  node _T_73 = asUInt(icache_state) @[Memory.scala 309:25]
                  node _T_74 = eq(_T_72, _T_73) @[Memory.scala 309:25]
                  when _T_74 : @[Memory.scala 309:25]
                    io.icache_control.busy <= UInt<1>("h1") @[Memory.scala 466:30]
                    io.icache_valid.invalidate <= UInt<1>("h1") @[Memory.scala 467:34]
                    io.icache_valid.iaddr <= UInt<1>("h1") @[Memory.scala 468:29]
                    io.icache_valid.idata <= UInt<64>("h0") @[Memory.scala 469:29]
                    node _i_reg_cur_tag_index_T_4 = mux(UInt<1>("h1"), UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 74:12]
                    i_reg_cur_tag_index <= _i_reg_cur_tag_index_T_4 @[Memory.scala 470:27]
                    wire req_addr_3 : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 471:43]
                    wire _req_addr_WIRE_3 : UInt<32>
                    _req_addr_WIRE_3 <= io.imem.addr
                    node _req_addr_T_9 = bits(_req_addr_WIRE_3, 4, 0) @[Memory.scala 471:43]
                    req_addr_3.line_off <= _req_addr_T_9 @[Memory.scala 471:43]
                    node _req_addr_T_10 = bits(_req_addr_WIRE_3, 11, 5) @[Memory.scala 471:43]
                    req_addr_3.index <= _req_addr_T_10 @[Memory.scala 471:43]
                    node _req_addr_T_11 = bits(_req_addr_WIRE_3, 31, 12) @[Memory.scala 471:43]
                    req_addr_3.tag <= _req_addr_T_11 @[Memory.scala 471:43]
                    i_reg_req_addr.line_off <= req_addr_3.line_off @[Memory.scala 472:22]
                    i_reg_req_addr.index <= req_addr_3.index @[Memory.scala 472:22]
                    i_reg_req_addr.tag <= req_addr_3.tag @[Memory.scala 472:22]
                    i_reg_addr_match <= UInt<1>("h1") @[Memory.scala 473:24]
                    when io.imem.en : @[Memory.scala 474:25]
                      read mport MPORT_5 = i_tag_array[req_addr_3.index], clock @[Memory.scala 475:38]
                      i_reg_tag[0] <= MPORT_5[0] @[Memory.scala 475:19]
                      io.icache.ren <= UInt<1>("h1") @[Memory.scala 476:23]
                      node _io_icache_raddr_T_8 = bits(req_addr_3.line_off, 4, 2) @[Memory.scala 477:65]
                      node _io_icache_raddr_T_9 = cat(req_addr_3.index, _io_icache_raddr_T_8) @[Cat.scala 31:58]
                      io.icache.raddr <= _io_icache_raddr_T_9 @[Memory.scala 477:25]
                      io.icache_valid.ren <= UInt<1>("h1") @[Memory.scala 478:29]
                      node _io_icache_valid_addr_T_5 = bits(req_addr_3.index, 4, 1) @[Memory.scala 479:47]
                      io.icache_valid.addr <= _io_icache_valid_addr_T_5 @[Memory.scala 479:30]
                      icache_state <= UInt<2>("h2") @[Memory.scala 480:22]
                    else :
                      icache_state <= UInt<1>("h0") @[Memory.scala 482:22]
    cmem tag_array : UInt<20>[2] [128] @[Memory.scala 487:22]
    cmem lru_array : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} [128] @[Memory.scala 488:22]
    reg dcache_state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 490:29]
    wire _reg_tag_WIRE : UInt<20>[2] @[Memory.scala 491:32]
    _reg_tag_WIRE[0] <= UInt<20>("h0") @[Memory.scala 491:32]
    _reg_tag_WIRE[1] <= UInt<20>("h0") @[Memory.scala 491:32]
    reg reg_tag : UInt<20>[2], clock with :
      reset => (reset, _reg_tag_WIRE) @[Memory.scala 491:24]
    reg reg_line1 : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Memory.scala 492:26]
    reg reg_line2 : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Memory.scala 493:26]
    wire _reg_lru_WIRE : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 494:37]
    _reg_lru_WIRE.dirty2 <= UInt<1>("h0") @[Memory.scala 494:37]
    _reg_lru_WIRE.dirty1 <= UInt<1>("h0") @[Memory.scala 494:37]
    _reg_lru_WIRE.way_hot <= UInt<1>("h0") @[Memory.scala 494:37]
    reg reg_lru : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>}, clock with :
      reset => (reset, _reg_lru_WIRE) @[Memory.scala 494:24]
    wire _reg_req_addr_WIRE : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 495:42]
    _reg_req_addr_WIRE.line_off <= UInt<5>("h0") @[Memory.scala 495:42]
    _reg_req_addr_WIRE.index <= UInt<7>("h0") @[Memory.scala 495:42]
    _reg_req_addr_WIRE.tag <= UInt<20>("h0") @[Memory.scala 495:42]
    reg reg_req_addr : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>}, clock with :
      reset => (reset, _reg_req_addr_WIRE) @[Memory.scala 495:29]
    reg reg_wdata : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Memory.scala 496:26]
    reg reg_wstrb : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Memory.scala 497:26]
    reg reg_ren : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Memory.scala 498:24]
    reg reg_dcache_read : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 499:32]
    reg reg_read_word : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Memory.scala 500:30]
    io.dmem.rready <= UInt<1>("h0") @[Memory.scala 502:18]
    io.dmem.wready <= UInt<1>("h0") @[Memory.scala 503:18]
    io.dmem.rvalid <= UInt<1>("h0") @[Memory.scala 504:18]
    io.dmem.rdata is invalid @[Memory.scala 505:18]
    dram_d_ren <= UInt<1>("h0") @[Memory.scala 506:14]
    dram_d_wen <= UInt<1>("h0") @[Memory.scala 507:14]
    dram_d_addr is invalid @[Memory.scala 508:15]
    dram_d_wdata is invalid @[Memory.scala 509:16]
    io.cache_array1.en <= UInt<1>("h0") @[Memory.scala 510:25]
    io.cache_array1.we is invalid @[Memory.scala 511:25]
    io.cache_array1.addr is invalid @[Memory.scala 512:25]
    io.cache_array1.wdata is invalid @[Memory.scala 513:25]
    io.cache_array2.en <= UInt<1>("h0") @[Memory.scala 514:25]
    io.cache_array2.we is invalid @[Memory.scala 515:25]
    io.cache_array2.addr is invalid @[Memory.scala 516:25]
    io.cache_array2.wdata is invalid @[Memory.scala 517:25]
    reg_dcache_read <= UInt<1>("h0") @[Memory.scala 518:19]
    dcache_snoop_line is invalid @[Memory.scala 519:21]
    dcache_snoop_status <= UInt<1>("h0") @[Memory.scala 520:23]
    node _T_75 = asUInt(UInt<1>("h0")) @[Memory.scala 535:25]
    node _T_76 = asUInt(dcache_state) @[Memory.scala 535:25]
    node _T_77 = eq(_T_75, _T_76) @[Memory.scala 535:25]
    when _T_77 : @[Memory.scala 535:25]
      when dcache_snoop_en : @[Memory.scala 537:30]
        reg_req_addr.line_off <= dcache_snoop_addr.line_off @[Memory.scala 539:22]
        reg_req_addr.index <= dcache_snoop_addr.index @[Memory.scala 539:22]
        reg_req_addr.tag <= dcache_snoop_addr.tag @[Memory.scala 539:22]
        read mport MPORT_6 = tag_array[dcache_snoop_addr.index], clock @[Memory.scala 540:34]
        reg_tag[0] <= MPORT_6[0] @[Memory.scala 540:17]
        reg_tag[1] <= MPORT_6[1] @[Memory.scala 540:17]
        io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 541:28]
        io.cache_array1.addr <= dcache_snoop_addr.index @[Memory.scala 542:30]
        io.cache_array1.we <= UInt<1>("h0") @[Memory.scala 543:28]
        io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 544:28]
        io.cache_array2.addr <= dcache_snoop_addr.index @[Memory.scala 545:30]
        io.cache_array2.we <= UInt<1>("h0") @[Memory.scala 546:28]
        dcache_state <= UInt<1>("h1") @[Memory.scala 547:22]
      else :
        io.dmem.rready <= UInt<1>("h1") @[Memory.scala 549:24]
        io.dmem.wready <= UInt<1>("h1") @[Memory.scala 550:24]
        node _req_addr_T_12 = mux(io.dmem.ren, io.dmem.raddr, io.dmem.waddr) @[Memory.scala 551:27]
        wire req_addr_4 : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 551:79]
        wire _req_addr_WIRE_4 : UInt<32>
        _req_addr_WIRE_4 <= _req_addr_T_12
        node _req_addr_T_13 = bits(_req_addr_WIRE_4, 4, 0) @[Memory.scala 551:79]
        req_addr_4.line_off <= _req_addr_T_13 @[Memory.scala 551:79]
        node _req_addr_T_14 = bits(_req_addr_WIRE_4, 11, 5) @[Memory.scala 551:79]
        req_addr_4.index <= _req_addr_T_14 @[Memory.scala 551:79]
        node _req_addr_T_15 = bits(_req_addr_WIRE_4, 31, 12) @[Memory.scala 551:79]
        req_addr_4.tag <= _req_addr_T_15 @[Memory.scala 551:79]
        reg_req_addr.line_off <= req_addr_4.line_off @[Memory.scala 552:22]
        reg_req_addr.index <= req_addr_4.index @[Memory.scala 552:22]
        reg_req_addr.tag <= req_addr_4.tag @[Memory.scala 552:22]
        reg_wdata <= io.dmem.wdata @[Memory.scala 553:19]
        reg_wstrb <= io.dmem.wstrb @[Memory.scala 554:19]
        reg_ren <= io.dmem.ren @[Memory.scala 555:17]
        node _T_78 = or(io.dmem.ren, io.dmem.wen) @[Memory.scala 556:27]
        when _T_78 : @[Memory.scala 556:43]
          read mport MPORT_7 = tag_array[req_addr_4.index], clock @[Memory.scala 557:36]
          reg_tag[0] <= MPORT_7[0] @[Memory.scala 557:19]
          reg_tag[1] <= MPORT_7[1] @[Memory.scala 557:19]
          io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 558:30]
          io.cache_array1.addr <= req_addr_4.index @[Memory.scala 559:32]
          io.cache_array1.we <= UInt<1>("h0") @[Memory.scala 560:30]
          io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 561:30]
          io.cache_array2.addr <= req_addr_4.index @[Memory.scala 562:32]
          io.cache_array2.we <= UInt<1>("h0") @[Memory.scala 563:30]
          reg_dcache_read <= UInt<1>("h1") @[Memory.scala 564:27]
          read mport reg_lru_MPORT = lru_array[req_addr_4.index], clock @[Memory.scala 565:36]
          reg_lru.dirty2 <= reg_lru_MPORT.dirty2 @[Memory.scala 565:19]
          reg_lru.dirty1 <= reg_lru_MPORT.dirty1 @[Memory.scala 565:19]
          reg_lru.way_hot <= reg_lru_MPORT.way_hot @[Memory.scala 565:19]
          when io.dmem.ren : @[Memory.scala 566:30]
            dcache_state <= UInt<2>("h2") @[Memory.scala 567:26]
          else :
            dcache_state <= UInt<2>("h3") @[Memory.scala 569:26]
    else :
      node _T_79 = asUInt(UInt<1>("h1")) @[Memory.scala 535:25]
      node _T_80 = asUInt(dcache_state) @[Memory.scala 535:25]
      node _T_81 = eq(_T_79, _T_80) @[Memory.scala 535:25]
      when _T_81 : @[Memory.scala 535:25]
        node _T_82 = eq(reg_tag[0], reg_req_addr.tag) @[Memory.scala 575:24]
        when _T_82 : @[Memory.scala 575:46]
          dcache_snoop_line <= io.cache_array1.rdata @[Memory.scala 576:27]
          dcache_snoop_status <= UInt<1>("h1") @[Memory.scala 577:29]
        else :
          node _T_83 = eq(reg_tag[1], reg_req_addr.tag) @[Memory.scala 578:30]
          when _T_83 : @[Memory.scala 578:52]
            dcache_snoop_line <= io.cache_array2.rdata @[Memory.scala 579:27]
            dcache_snoop_status <= UInt<1>("h1") @[Memory.scala 580:29]
          else :
            dcache_snoop_status <= UInt<2>("h2") @[Memory.scala 582:29]
        dcache_state <= UInt<1>("h0") @[Memory.scala 584:20]
      else :
        node _T_84 = asUInt(UInt<2>("h2")) @[Memory.scala 535:25]
        node _T_85 = asUInt(dcache_state) @[Memory.scala 535:25]
        node _T_86 = eq(_T_84, _T_85) @[Memory.scala 535:25]
        when _T_86 : @[Memory.scala 535:25]
          when reg_dcache_read : @[Memory.scala 587:30]
            reg_line1 <= io.cache_array1.rdata @[Memory.scala 588:19]
            reg_line2 <= io.cache_array2.rdata @[Memory.scala 589:19]
          node line1 = mux(reg_dcache_read, io.cache_array1.rdata, reg_line1) @[Memory.scala 591:22]
          node line2 = mux(reg_dcache_read, io.cache_array2.rdata, reg_line2) @[Memory.scala 592:22]
          node _T_87 = eq(reg_tag[0], reg_req_addr.tag) @[Memory.scala 593:24]
          when _T_87 : @[Memory.scala 593:46]
            node _reg_read_word_T = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 594:61]
            node _reg_read_word_T_1 = cat(_reg_read_word_T, UInt<5>("h0")) @[Cat.scala 31:58]
            node _reg_read_word_T_2 = dshr(line1, _reg_read_word_T_1) @[Memory.scala 594:33]
            node _reg_read_word_T_3 = bits(_reg_read_word_T_2, 31, 0) @[Memory.scala 594:95]
            reg_read_word <= _reg_read_word_T_3 @[Memory.scala 594:23]
            dcache_state <= UInt<3>("h4") @[Memory.scala 595:22]
          else :
            node _T_88 = eq(reg_tag[1], reg_req_addr.tag) @[Memory.scala 596:30]
            when _T_88 : @[Memory.scala 596:52]
              node _reg_read_word_T_4 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 597:61]
              node _reg_read_word_T_5 = cat(_reg_read_word_T_4, UInt<5>("h0")) @[Cat.scala 31:58]
              node _reg_read_word_T_6 = dshr(line2, _reg_read_word_T_5) @[Memory.scala 597:33]
              node _reg_read_word_T_7 = bits(_reg_read_word_T_6, 31, 0) @[Memory.scala 597:95]
              reg_read_word <= _reg_read_word_T_7 @[Memory.scala 597:23]
              dcache_state <= UInt<3>("h4") @[Memory.scala 598:22]
            else :
              node _T_89 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 599:36]
              node _T_90 = and(_T_89, reg_lru.dirty1) @[Memory.scala 599:44]
              node _T_91 = eq(reg_lru.way_hot, UInt<1>("h0")) @[Memory.scala 599:83]
              node _T_92 = and(_T_91, reg_lru.dirty2) @[Memory.scala 599:91]
              node _T_93 = or(_T_90, _T_92) @[Memory.scala 599:63]
              when _T_93 : @[Memory.scala 599:111]
                node _T_94 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 600:15]
                when _T_94 : @[Memory.scala 600:29]
                  dram_d_wen <= UInt<1>("h1") @[Memory.scala 601:22]
                  node _T_95 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 602:33]
                  when _T_95 : @[Memory.scala 602:42]
                    node _dram_d_addr_T = bits(reg_tag[0], 15, 0) @[Memory.scala 603:42]
                    node _dram_d_addr_T_1 = cat(_dram_d_addr_T, reg_req_addr.index) @[Cat.scala 31:58]
                    dram_d_addr <= _dram_d_addr_T_1 @[Memory.scala 603:25]
                    dram_d_wdata <= line1 @[Memory.scala 604:26]
                  else :
                    node _dram_d_addr_T_2 = bits(reg_tag[1], 15, 0) @[Memory.scala 606:42]
                    node _dram_d_addr_T_3 = cat(_dram_d_addr_T_2, reg_req_addr.index) @[Cat.scala 31:58]
                    dram_d_addr <= _dram_d_addr_T_3 @[Memory.scala 606:25]
                    dram_d_wdata <= line2 @[Memory.scala 607:26]
                  dcache_state <= UInt<3>("h5") @[Memory.scala 609:24]
              else :
                node _T_96 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 612:15]
                when _T_96 : @[Memory.scala 612:29]
                  dram_d_ren <= UInt<1>("h1") @[Memory.scala 613:22]
                  node _dram_d_addr_T_4 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 614:46]
                  node _dram_d_addr_T_5 = cat(_dram_d_addr_T_4, reg_req_addr.index) @[Cat.scala 31:58]
                  dram_d_addr <= _dram_d_addr_T_5 @[Memory.scala 614:23]
                  dcache_state <= UInt<3>("h6") @[Memory.scala 615:24]
        else :
          node _T_97 = asUInt(UInt<3>("h4")) @[Memory.scala 535:25]
          node _T_98 = asUInt(dcache_state) @[Memory.scala 535:25]
          node _T_99 = eq(_T_97, _T_98) @[Memory.scala 535:25]
          when _T_99 : @[Memory.scala 535:25]
            io.dmem.rready <= UInt<1>("h1") @[Memory.scala 620:24]
            io.dmem.wready <= UInt<1>("h0") @[Memory.scala 621:24]
            io.dmem.rvalid <= UInt<1>("h1") @[Memory.scala 622:24]
            io.dmem.rdata <= reg_read_word @[Memory.scala 623:23]
            dcache_state <= UInt<1>("h0") @[Memory.scala 624:22]
          else :
            node _T_100 = asUInt(UInt<2>("h3")) @[Memory.scala 535:25]
            node _T_101 = asUInt(dcache_state) @[Memory.scala 535:25]
            node _T_102 = eq(_T_100, _T_101) @[Memory.scala 535:25]
            when _T_102 : @[Memory.scala 535:25]
              when reg_dcache_read : @[Memory.scala 627:30]
                reg_line1 <= io.cache_array1.rdata @[Memory.scala 628:19]
                reg_line2 <= io.cache_array2.rdata @[Memory.scala 629:19]
              node line1_1 = mux(reg_dcache_read, io.cache_array1.rdata, reg_line1) @[Memory.scala 631:22]
              node line2_1 = mux(reg_dcache_read, io.cache_array2.rdata, reg_line2) @[Memory.scala 632:22]
              node _T_103 = eq(reg_tag[0], reg_req_addr.tag) @[Memory.scala 633:24]
              when _T_103 : @[Memory.scala 633:46]
                node _wstrb_T = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 634:71]
                node _wstrb_T_1 = cat(_wstrb_T, UInt<2>("h0")) @[Cat.scala 31:58]
                node _wstrb_T_2 = mux(UInt<1>("h0"), UInt<28>("hfffffff"), UInt<28>("h0")) @[Bitwise.scala 74:12]
                node _wstrb_T_3 = cat(_wstrb_T_2, reg_wstrb) @[Memory.scala 529:37]
                node _wstrb_T_4 = dshl(_wstrb_T_3, _wstrb_T_1) @[Memory.scala 532:30]
                node wstrb = bits(_wstrb_T_4, 31, 0) @[Memory.scala 532:39]
                node _wdata_T = mux(UInt<1>("h0"), UInt<224>("hffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<224>("h0")) @[Bitwise.scala 74:12]
                node _wdata_T_1 = cat(_wdata_T, reg_wdata) @[Memory.scala 526:42]
                node _wdata_T_2 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 635:74]
                node _wdata_T_3 = cat(_wdata_T_2, UInt<5>("h0")) @[Cat.scala 31:58]
                node _wdata_T_4 = dshl(_wdata_T_1, _wdata_T_3) @[Memory.scala 635:46]
                node wdata = bits(_wdata_T_4, 255, 0) @[Memory.scala 635:108]
                io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 636:28]
                io.cache_array1.we <= wstrb @[Memory.scala 637:28]
                io.cache_array1.addr <= reg_req_addr.index @[Memory.scala 638:30]
                io.cache_array1.wdata <= wdata @[Memory.scala 639:31]
                node hi = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 31:58]
                node _T_104 = cat(hi, reg_lru.dirty2) @[Cat.scala 31:58]
                wire _WIRE_2 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 640:86]
                wire _WIRE_3 : UInt<3>
                _WIRE_3 <= _T_104
                node _T_105 = bits(_WIRE_3, 0, 0) @[Memory.scala 640:86]
                _WIRE_2.dirty2 <= _T_105 @[Memory.scala 640:86]
                node _T_106 = bits(_WIRE_3, 1, 1) @[Memory.scala 640:86]
                _WIRE_2.dirty1 <= _T_106 @[Memory.scala 640:86]
                node _T_107 = bits(_WIRE_3, 2, 2) @[Memory.scala 640:86]
                _WIRE_2.way_hot <= _T_107 @[Memory.scala 640:86]
                write mport MPORT_8 = lru_array[reg_req_addr.index], clock
                MPORT_8.dirty2 <= _WIRE_2.dirty2
                MPORT_8.dirty1 <= _WIRE_2.dirty1
                MPORT_8.way_hot <= _WIRE_2.way_hot
                dcache_state <= UInt<1>("h0") @[Memory.scala 641:22]
              else :
                node _T_108 = eq(reg_tag[1], reg_req_addr.tag) @[Memory.scala 642:30]
                when _T_108 : @[Memory.scala 642:52]
                  node _wstrb_T_5 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 643:71]
                  node _wstrb_T_6 = cat(_wstrb_T_5, UInt<2>("h0")) @[Cat.scala 31:58]
                  node _wstrb_T_7 = mux(UInt<1>("h0"), UInt<28>("hfffffff"), UInt<28>("h0")) @[Bitwise.scala 74:12]
                  node _wstrb_T_8 = cat(_wstrb_T_7, reg_wstrb) @[Memory.scala 529:37]
                  node _wstrb_T_9 = dshl(_wstrb_T_8, _wstrb_T_6) @[Memory.scala 532:30]
                  node wstrb_1 = bits(_wstrb_T_9, 31, 0) @[Memory.scala 532:39]
                  node _wdata_T_5 = mux(UInt<1>("h0"), UInt<224>("hffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<224>("h0")) @[Bitwise.scala 74:12]
                  node _wdata_T_6 = cat(_wdata_T_5, reg_wdata) @[Memory.scala 526:42]
                  node _wdata_T_7 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 644:73]
                  node _wdata_T_8 = cat(_wdata_T_7, UInt<5>("h0")) @[Cat.scala 31:58]
                  node wdata_1 = dshl(_wdata_T_6, _wdata_T_8) @[Memory.scala 644:45]
                  io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 645:28]
                  io.cache_array2.we <= wstrb_1 @[Memory.scala 646:28]
                  io.cache_array2.addr <= reg_req_addr.index @[Memory.scala 647:30]
                  io.cache_array2.wdata <= wdata_1 @[Memory.scala 648:31]
                  node hi_1 = cat(UInt<1>("h1"), reg_lru.dirty1) @[Cat.scala 31:58]
                  node _T_109 = cat(hi_1, UInt<1>("h1")) @[Cat.scala 31:58]
                  wire _WIRE_4 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 649:86]
                  wire _WIRE_5 : UInt<3>
                  _WIRE_5 <= _T_109
                  node _T_110 = bits(_WIRE_5, 0, 0) @[Memory.scala 649:86]
                  _WIRE_4.dirty2 <= _T_110 @[Memory.scala 649:86]
                  node _T_111 = bits(_WIRE_5, 1, 1) @[Memory.scala 649:86]
                  _WIRE_4.dirty1 <= _T_111 @[Memory.scala 649:86]
                  node _T_112 = bits(_WIRE_5, 2, 2) @[Memory.scala 649:86]
                  _WIRE_4.way_hot <= _T_112 @[Memory.scala 649:86]
                  write mport MPORT_9 = lru_array[reg_req_addr.index], clock
                  MPORT_9.dirty2 <= _WIRE_4.dirty2
                  MPORT_9.dirty1 <= _WIRE_4.dirty1
                  MPORT_9.way_hot <= _WIRE_4.way_hot
                  dcache_state <= UInt<1>("h0") @[Memory.scala 650:22]
                else :
                  node _T_113 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 651:36]
                  node _T_114 = and(_T_113, reg_lru.dirty1) @[Memory.scala 651:44]
                  node _T_115 = eq(reg_lru.way_hot, UInt<1>("h0")) @[Memory.scala 651:83]
                  node _T_116 = and(_T_115, reg_lru.dirty2) @[Memory.scala 651:91]
                  node _T_117 = or(_T_114, _T_116) @[Memory.scala 651:63]
                  when _T_117 : @[Memory.scala 651:111]
                    node _T_118 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 652:15]
                    when _T_118 : @[Memory.scala 652:29]
                      dram_d_wen <= UInt<1>("h1") @[Memory.scala 653:22]
                      node _T_119 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 654:33]
                      when _T_119 : @[Memory.scala 654:42]
                        node _dram_d_addr_T_6 = bits(reg_tag[0], 15, 0) @[Memory.scala 655:42]
                        node _dram_d_addr_T_7 = cat(_dram_d_addr_T_6, reg_req_addr.index) @[Cat.scala 31:58]
                        dram_d_addr <= _dram_d_addr_T_7 @[Memory.scala 655:25]
                        dram_d_wdata <= line1_1 @[Memory.scala 656:26]
                      else :
                        node _dram_d_addr_T_8 = bits(reg_tag[1], 15, 0) @[Memory.scala 658:42]
                        node _dram_d_addr_T_9 = cat(_dram_d_addr_T_8, reg_req_addr.index) @[Cat.scala 31:58]
                        dram_d_addr <= _dram_d_addr_T_9 @[Memory.scala 658:25]
                        dram_d_wdata <= line2_1 @[Memory.scala 659:26]
                      dcache_state <= UInt<3>("h5") @[Memory.scala 661:24]
                  else :
                    node _T_120 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 664:15]
                    when _T_120 : @[Memory.scala 664:29]
                      dram_d_ren <= UInt<1>("h1") @[Memory.scala 665:22]
                      node _dram_d_addr_T_10 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 666:46]
                      node _dram_d_addr_T_11 = cat(_dram_d_addr_T_10, reg_req_addr.index) @[Cat.scala 31:58]
                      dram_d_addr <= _dram_d_addr_T_11 @[Memory.scala 666:23]
                      dcache_state <= UInt<3>("h6") @[Memory.scala 667:24]
            else :
              node _T_121 = asUInt(UInt<3>("h5")) @[Memory.scala 535:25]
              node _T_122 = asUInt(dcache_state) @[Memory.scala 535:25]
              node _T_123 = eq(_T_121, _T_122) @[Memory.scala 535:25]
              when _T_123 : @[Memory.scala 535:25]
                node _T_124 = eq(dram_d_busy, UInt<1>("h0")) @[Memory.scala 672:13]
                when _T_124 : @[Memory.scala 672:27]
                  dram_d_ren <= UInt<1>("h1") @[Memory.scala 673:20]
                  node _dram_d_addr_T_12 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 674:44]
                  node _dram_d_addr_T_13 = cat(_dram_d_addr_T_12, reg_req_addr.index) @[Cat.scala 31:58]
                  dram_d_addr <= _dram_d_addr_T_13 @[Memory.scala 674:21]
                  dcache_state <= UInt<3>("h6") @[Memory.scala 675:22]
              else :
                node _T_125 = asUInt(UInt<3>("h6")) @[Memory.scala 535:25]
                node _T_126 = asUInt(dcache_state) @[Memory.scala 535:25]
                node _T_127 = eq(_T_125, _T_126) @[Memory.scala 535:25]
                when _T_127 : @[Memory.scala 535:25]
                  when dram_d_rdata_valid : @[Memory.scala 679:33]
                    io.dmem.rready <= reg_ren @[Memory.scala 681:24]
                    io.dmem.wready <= UInt<1>("h0") @[Memory.scala 682:24]
                    node _T_128 = and(reg_ren, io.dmem.ren) @[Memory.scala 683:23]
                    node hi_2 = cat(reg_req_addr.tag, reg_req_addr.index) @[Memory.scala 683:72]
                    node _T_129 = cat(hi_2, reg_req_addr.line_off) @[Memory.scala 683:72]
                    node _T_130 = eq(io.dmem.raddr, _T_129) @[Memory.scala 683:55]
                    node _T_131 = and(_T_128, _T_130) @[Memory.scala 683:38]
                    when _T_131 : @[Memory.scala 683:80]
                      io.dmem.rvalid <= UInt<1>("h1") @[Memory.scala 684:26]
                      node _io_dmem_rdata_T = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 685:62]
                      node _io_dmem_rdata_T_1 = cat(_io_dmem_rdata_T, UInt<5>("h0")) @[Cat.scala 31:58]
                      node _io_dmem_rdata_T_2 = dshr(dram_rdata, _io_dmem_rdata_T_1) @[Memory.scala 685:34]
                      node _io_dmem_rdata_T_3 = bits(_io_dmem_rdata_T_2, 31, 0) @[Memory.scala 685:96]
                      io.dmem.rdata <= _io_dmem_rdata_T_3 @[Memory.scala 685:25]
                    node _T_132 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 687:31]
                    node _T_133 = and(_T_132, reg_ren) @[Memory.scala 687:39]
                    when _T_133 : @[Memory.scala 687:51]
                      wire _WIRE_6 : UInt<20>[2] @[Memory.scala 688:54]
                      _WIRE_6[0] <= reg_req_addr.tag @[Memory.scala 688:54]
                      _WIRE_6[1] <= reg_tag[1] @[Memory.scala 688:54]
                      write mport MPORT_10 = tag_array[reg_req_addr.index], clock
                      MPORT_10[0] <= _WIRE_6[0]
                      MPORT_10[1] <= _WIRE_6[1]
                      io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 689:30]
                      node _io_cache_array1_we_T = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                      io.cache_array1.we <= _io_cache_array1_we_T @[Memory.scala 690:30]
                      io.cache_array1.addr <= reg_req_addr.index @[Memory.scala 691:32]
                      io.cache_array1.wdata <= dram_rdata @[Memory.scala 692:33]
                      node hi_3 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 31:58]
                      node _T_134 = cat(hi_3, reg_lru.dirty2) @[Cat.scala 31:58]
                      wire _WIRE_7 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 693:89]
                      wire _WIRE_8 : UInt<3>
                      _WIRE_8 <= _T_134
                      node _T_135 = bits(_WIRE_8, 0, 0) @[Memory.scala 693:89]
                      _WIRE_7.dirty2 <= _T_135 @[Memory.scala 693:89]
                      node _T_136 = bits(_WIRE_8, 1, 1) @[Memory.scala 693:89]
                      _WIRE_7.dirty1 <= _T_136 @[Memory.scala 693:89]
                      node _T_137 = bits(_WIRE_8, 2, 2) @[Memory.scala 693:89]
                      _WIRE_7.way_hot <= _T_137 @[Memory.scala 693:89]
                      write mport MPORT_11 = lru_array[reg_req_addr.index], clock
                      MPORT_11.dirty2 <= _WIRE_7.dirty2
                      MPORT_11.dirty1 <= _WIRE_7.dirty1
                      MPORT_11.way_hot <= _WIRE_7.way_hot
                    else :
                      node _T_138 = eq(reg_lru.way_hot, UInt<1>("h0")) @[Memory.scala 694:37]
                      node _T_139 = and(_T_138, reg_ren) @[Memory.scala 694:45]
                      when _T_139 : @[Memory.scala 694:57]
                        wire _WIRE_9 : UInt<20>[2] @[Memory.scala 695:54]
                        _WIRE_9[0] <= reg_tag[0] @[Memory.scala 695:54]
                        _WIRE_9[1] <= reg_req_addr.tag @[Memory.scala 695:54]
                        write mport MPORT_12 = tag_array[reg_req_addr.index], clock
                        MPORT_12[0] <= _WIRE_9[0]
                        MPORT_12[1] <= _WIRE_9[1]
                        io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 696:30]
                        node _io_cache_array2_we_T = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                        io.cache_array2.we <= _io_cache_array2_we_T @[Memory.scala 697:30]
                        io.cache_array2.addr <= reg_req_addr.index @[Memory.scala 698:32]
                        io.cache_array2.wdata <= dram_rdata @[Memory.scala 699:33]
                        node hi_4 = cat(UInt<1>("h1"), reg_lru.dirty1) @[Cat.scala 31:58]
                        node _T_140 = cat(hi_4, UInt<1>("h0")) @[Cat.scala 31:58]
                        wire _WIRE_10 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 700:89]
                        wire _WIRE_11 : UInt<3>
                        _WIRE_11 <= _T_140
                        node _T_141 = bits(_WIRE_11, 0, 0) @[Memory.scala 700:89]
                        _WIRE_10.dirty2 <= _T_141 @[Memory.scala 700:89]
                        node _T_142 = bits(_WIRE_11, 1, 1) @[Memory.scala 700:89]
                        _WIRE_10.dirty1 <= _T_142 @[Memory.scala 700:89]
                        node _T_143 = bits(_WIRE_11, 2, 2) @[Memory.scala 700:89]
                        _WIRE_10.way_hot <= _T_143 @[Memory.scala 700:89]
                        write mport MPORT_13 = lru_array[reg_req_addr.index], clock
                        MPORT_13.dirty2 <= _WIRE_10.dirty2
                        MPORT_13.dirty1 <= _WIRE_10.dirty1
                        MPORT_13.way_hot <= _WIRE_10.way_hot
                      else :
                        node _wstrb_T_10 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 702:73]
                        node _wstrb_T_11 = cat(_wstrb_T_10, UInt<2>("h0")) @[Cat.scala 31:58]
                        node _wstrb_T_12 = mux(UInt<1>("h0"), UInt<28>("hfffffff"), UInt<28>("h0")) @[Bitwise.scala 74:12]
                        node _wstrb_T_13 = cat(_wstrb_T_12, reg_wstrb) @[Memory.scala 529:37]
                        node _wstrb_T_14 = dshl(_wstrb_T_13, _wstrb_T_11) @[Memory.scala 532:30]
                        node wstrb_2 = bits(_wstrb_T_14, 31, 0) @[Memory.scala 532:39]
                        node _wdata_T_9 = mux(UInt<1>("h0"), UInt<224>("hffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<224>("h0")) @[Bitwise.scala 74:12]
                        node _wdata_T_10 = cat(_wdata_T_9, reg_wdata) @[Memory.scala 526:42]
                        node _wdata_T_11 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 703:75]
                        node _wdata_T_12 = cat(_wdata_T_11, UInt<5>("h0")) @[Cat.scala 31:58]
                        node wdata_2 = dshl(_wdata_T_10, _wdata_T_12) @[Memory.scala 703:47]
                        node _T_144 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 704:33]
                        when _T_144 : @[Memory.scala 704:42]
                          wire _WIRE_12 : UInt<20>[2] @[Memory.scala 705:56]
                          _WIRE_12[0] <= reg_req_addr.tag @[Memory.scala 705:56]
                          _WIRE_12[1] <= reg_tag[1] @[Memory.scala 705:56]
                          write mport MPORT_14 = tag_array[reg_req_addr.index], clock
                          MPORT_14[0] <= _WIRE_12[0]
                          MPORT_14[1] <= _WIRE_12[1]
                          io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 706:32]
                          node _io_cache_array1_we_T_1 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                          io.cache_array1.we <= _io_cache_array1_we_T_1 @[Memory.scala 707:32]
                          io.cache_array1.addr <= reg_req_addr.index @[Memory.scala 708:34]
                          node _io_cache_array1_wdata_T = bits(wstrb_2, 0, 0) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_1 = bits(wdata_2, 7, 0) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_2 = bits(dram_rdata, 7, 0) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_3 = mux(_io_cache_array1_wdata_T, _io_cache_array1_wdata_T_1, _io_cache_array1_wdata_T_2) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_4 = bits(wstrb_2, 1, 1) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_5 = bits(wdata_2, 15, 8) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_6 = bits(dram_rdata, 15, 8) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_7 = mux(_io_cache_array1_wdata_T_4, _io_cache_array1_wdata_T_5, _io_cache_array1_wdata_T_6) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_8 = bits(wstrb_2, 2, 2) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_9 = bits(wdata_2, 23, 16) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_10 = bits(dram_rdata, 23, 16) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_11 = mux(_io_cache_array1_wdata_T_8, _io_cache_array1_wdata_T_9, _io_cache_array1_wdata_T_10) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_12 = bits(wstrb_2, 3, 3) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_13 = bits(wdata_2, 31, 24) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_14 = bits(dram_rdata, 31, 24) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_15 = mux(_io_cache_array1_wdata_T_12, _io_cache_array1_wdata_T_13, _io_cache_array1_wdata_T_14) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_16 = bits(wstrb_2, 4, 4) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_17 = bits(wdata_2, 39, 32) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_18 = bits(dram_rdata, 39, 32) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_19 = mux(_io_cache_array1_wdata_T_16, _io_cache_array1_wdata_T_17, _io_cache_array1_wdata_T_18) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_20 = bits(wstrb_2, 5, 5) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_21 = bits(wdata_2, 47, 40) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_22 = bits(dram_rdata, 47, 40) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_23 = mux(_io_cache_array1_wdata_T_20, _io_cache_array1_wdata_T_21, _io_cache_array1_wdata_T_22) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_24 = bits(wstrb_2, 6, 6) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_25 = bits(wdata_2, 55, 48) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_26 = bits(dram_rdata, 55, 48) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_27 = mux(_io_cache_array1_wdata_T_24, _io_cache_array1_wdata_T_25, _io_cache_array1_wdata_T_26) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_28 = bits(wstrb_2, 7, 7) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_29 = bits(wdata_2, 63, 56) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_30 = bits(dram_rdata, 63, 56) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_31 = mux(_io_cache_array1_wdata_T_28, _io_cache_array1_wdata_T_29, _io_cache_array1_wdata_T_30) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_32 = bits(wstrb_2, 8, 8) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_33 = bits(wdata_2, 71, 64) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_34 = bits(dram_rdata, 71, 64) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_35 = mux(_io_cache_array1_wdata_T_32, _io_cache_array1_wdata_T_33, _io_cache_array1_wdata_T_34) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_36 = bits(wstrb_2, 9, 9) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_37 = bits(wdata_2, 79, 72) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_38 = bits(dram_rdata, 79, 72) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_39 = mux(_io_cache_array1_wdata_T_36, _io_cache_array1_wdata_T_37, _io_cache_array1_wdata_T_38) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_40 = bits(wstrb_2, 10, 10) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_41 = bits(wdata_2, 87, 80) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_42 = bits(dram_rdata, 87, 80) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_43 = mux(_io_cache_array1_wdata_T_40, _io_cache_array1_wdata_T_41, _io_cache_array1_wdata_T_42) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_44 = bits(wstrb_2, 11, 11) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_45 = bits(wdata_2, 95, 88) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_46 = bits(dram_rdata, 95, 88) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_47 = mux(_io_cache_array1_wdata_T_44, _io_cache_array1_wdata_T_45, _io_cache_array1_wdata_T_46) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_48 = bits(wstrb_2, 12, 12) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_49 = bits(wdata_2, 103, 96) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_50 = bits(dram_rdata, 103, 96) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_51 = mux(_io_cache_array1_wdata_T_48, _io_cache_array1_wdata_T_49, _io_cache_array1_wdata_T_50) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_52 = bits(wstrb_2, 13, 13) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_53 = bits(wdata_2, 111, 104) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_54 = bits(dram_rdata, 111, 104) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_55 = mux(_io_cache_array1_wdata_T_52, _io_cache_array1_wdata_T_53, _io_cache_array1_wdata_T_54) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_56 = bits(wstrb_2, 14, 14) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_57 = bits(wdata_2, 119, 112) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_58 = bits(dram_rdata, 119, 112) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_59 = mux(_io_cache_array1_wdata_T_56, _io_cache_array1_wdata_T_57, _io_cache_array1_wdata_T_58) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_60 = bits(wstrb_2, 15, 15) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_61 = bits(wdata_2, 127, 120) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_62 = bits(dram_rdata, 127, 120) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_63 = mux(_io_cache_array1_wdata_T_60, _io_cache_array1_wdata_T_61, _io_cache_array1_wdata_T_62) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_64 = bits(wstrb_2, 16, 16) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_65 = bits(wdata_2, 135, 128) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_66 = bits(dram_rdata, 135, 128) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_67 = mux(_io_cache_array1_wdata_T_64, _io_cache_array1_wdata_T_65, _io_cache_array1_wdata_T_66) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_68 = bits(wstrb_2, 17, 17) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_69 = bits(wdata_2, 143, 136) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_70 = bits(dram_rdata, 143, 136) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_71 = mux(_io_cache_array1_wdata_T_68, _io_cache_array1_wdata_T_69, _io_cache_array1_wdata_T_70) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_72 = bits(wstrb_2, 18, 18) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_73 = bits(wdata_2, 151, 144) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_74 = bits(dram_rdata, 151, 144) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_75 = mux(_io_cache_array1_wdata_T_72, _io_cache_array1_wdata_T_73, _io_cache_array1_wdata_T_74) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_76 = bits(wstrb_2, 19, 19) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_77 = bits(wdata_2, 159, 152) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_78 = bits(dram_rdata, 159, 152) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_79 = mux(_io_cache_array1_wdata_T_76, _io_cache_array1_wdata_T_77, _io_cache_array1_wdata_T_78) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_80 = bits(wstrb_2, 20, 20) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_81 = bits(wdata_2, 167, 160) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_82 = bits(dram_rdata, 167, 160) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_83 = mux(_io_cache_array1_wdata_T_80, _io_cache_array1_wdata_T_81, _io_cache_array1_wdata_T_82) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_84 = bits(wstrb_2, 21, 21) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_85 = bits(wdata_2, 175, 168) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_86 = bits(dram_rdata, 175, 168) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_87 = mux(_io_cache_array1_wdata_T_84, _io_cache_array1_wdata_T_85, _io_cache_array1_wdata_T_86) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_88 = bits(wstrb_2, 22, 22) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_89 = bits(wdata_2, 183, 176) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_90 = bits(dram_rdata, 183, 176) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_91 = mux(_io_cache_array1_wdata_T_88, _io_cache_array1_wdata_T_89, _io_cache_array1_wdata_T_90) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_92 = bits(wstrb_2, 23, 23) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_93 = bits(wdata_2, 191, 184) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_94 = bits(dram_rdata, 191, 184) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_95 = mux(_io_cache_array1_wdata_T_92, _io_cache_array1_wdata_T_93, _io_cache_array1_wdata_T_94) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_96 = bits(wstrb_2, 24, 24) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_97 = bits(wdata_2, 199, 192) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_98 = bits(dram_rdata, 199, 192) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_99 = mux(_io_cache_array1_wdata_T_96, _io_cache_array1_wdata_T_97, _io_cache_array1_wdata_T_98) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_100 = bits(wstrb_2, 25, 25) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_101 = bits(wdata_2, 207, 200) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_102 = bits(dram_rdata, 207, 200) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_103 = mux(_io_cache_array1_wdata_T_100, _io_cache_array1_wdata_T_101, _io_cache_array1_wdata_T_102) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_104 = bits(wstrb_2, 26, 26) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_105 = bits(wdata_2, 215, 208) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_106 = bits(dram_rdata, 215, 208) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_107 = mux(_io_cache_array1_wdata_T_104, _io_cache_array1_wdata_T_105, _io_cache_array1_wdata_T_106) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_108 = bits(wstrb_2, 27, 27) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_109 = bits(wdata_2, 223, 216) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_110 = bits(dram_rdata, 223, 216) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_111 = mux(_io_cache_array1_wdata_T_108, _io_cache_array1_wdata_T_109, _io_cache_array1_wdata_T_110) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_112 = bits(wstrb_2, 28, 28) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_113 = bits(wdata_2, 231, 224) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_114 = bits(dram_rdata, 231, 224) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_115 = mux(_io_cache_array1_wdata_T_112, _io_cache_array1_wdata_T_113, _io_cache_array1_wdata_T_114) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_116 = bits(wstrb_2, 29, 29) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_117 = bits(wdata_2, 239, 232) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_118 = bits(dram_rdata, 239, 232) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_119 = mux(_io_cache_array1_wdata_T_116, _io_cache_array1_wdata_T_117, _io_cache_array1_wdata_T_118) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_120 = bits(wstrb_2, 30, 30) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_121 = bits(wdata_2, 247, 240) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_122 = bits(dram_rdata, 247, 240) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_123 = mux(_io_cache_array1_wdata_T_120, _io_cache_array1_wdata_T_121, _io_cache_array1_wdata_T_122) @[Memory.scala 710:18]
                          node _io_cache_array1_wdata_T_124 = bits(wstrb_2, 31, 31) @[Memory.scala 710:24]
                          node _io_cache_array1_wdata_T_125 = bits(wdata_2, 255, 248) @[Memory.scala 710:34]
                          node _io_cache_array1_wdata_T_126 = bits(dram_rdata, 255, 248) @[Memory.scala 710:52]
                          node _io_cache_array1_wdata_T_127 = mux(_io_cache_array1_wdata_T_124, _io_cache_array1_wdata_T_125, _io_cache_array1_wdata_T_126) @[Memory.scala 710:18]
                          node io_cache_array1_wdata_lo_lo_lo_lo = cat(_io_cache_array1_wdata_T_7, _io_cache_array1_wdata_T_3) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_lo_hi = cat(_io_cache_array1_wdata_T_15, _io_cache_array1_wdata_T_11) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_lo = cat(io_cache_array1_wdata_lo_lo_lo_hi, io_cache_array1_wdata_lo_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_hi_lo = cat(_io_cache_array1_wdata_T_23, _io_cache_array1_wdata_T_19) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_hi_hi = cat(_io_cache_array1_wdata_T_31, _io_cache_array1_wdata_T_27) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo_hi = cat(io_cache_array1_wdata_lo_lo_hi_hi, io_cache_array1_wdata_lo_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_lo = cat(io_cache_array1_wdata_lo_lo_hi, io_cache_array1_wdata_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_lo_lo = cat(_io_cache_array1_wdata_T_39, _io_cache_array1_wdata_T_35) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_lo_hi = cat(_io_cache_array1_wdata_T_47, _io_cache_array1_wdata_T_43) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_lo = cat(io_cache_array1_wdata_lo_hi_lo_hi, io_cache_array1_wdata_lo_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_hi_lo = cat(_io_cache_array1_wdata_T_55, _io_cache_array1_wdata_T_51) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_hi_hi = cat(_io_cache_array1_wdata_T_63, _io_cache_array1_wdata_T_59) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi_hi = cat(io_cache_array1_wdata_lo_hi_hi_hi, io_cache_array1_wdata_lo_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo_hi = cat(io_cache_array1_wdata_lo_hi_hi, io_cache_array1_wdata_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_lo = cat(io_cache_array1_wdata_lo_hi, io_cache_array1_wdata_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_lo_lo = cat(_io_cache_array1_wdata_T_71, _io_cache_array1_wdata_T_67) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_lo_hi = cat(_io_cache_array1_wdata_T_79, _io_cache_array1_wdata_T_75) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_lo = cat(io_cache_array1_wdata_hi_lo_lo_hi, io_cache_array1_wdata_hi_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_hi_lo = cat(_io_cache_array1_wdata_T_87, _io_cache_array1_wdata_T_83) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_hi_hi = cat(_io_cache_array1_wdata_T_95, _io_cache_array1_wdata_T_91) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo_hi = cat(io_cache_array1_wdata_hi_lo_hi_hi, io_cache_array1_wdata_hi_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_lo = cat(io_cache_array1_wdata_hi_lo_hi, io_cache_array1_wdata_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_lo_lo = cat(_io_cache_array1_wdata_T_103, _io_cache_array1_wdata_T_99) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_lo_hi = cat(_io_cache_array1_wdata_T_111, _io_cache_array1_wdata_T_107) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_lo = cat(io_cache_array1_wdata_hi_hi_lo_hi, io_cache_array1_wdata_hi_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_hi_lo = cat(_io_cache_array1_wdata_T_119, _io_cache_array1_wdata_T_115) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_hi_hi = cat(_io_cache_array1_wdata_T_127, _io_cache_array1_wdata_T_123) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi_hi = cat(io_cache_array1_wdata_hi_hi_hi_hi, io_cache_array1_wdata_hi_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi_hi = cat(io_cache_array1_wdata_hi_hi_hi, io_cache_array1_wdata_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array1_wdata_hi = cat(io_cache_array1_wdata_hi_hi, io_cache_array1_wdata_hi_lo) @[Cat.scala 31:58]
                          node _io_cache_array1_wdata_T_128 = cat(io_cache_array1_wdata_hi, io_cache_array1_wdata_lo) @[Cat.scala 31:58]
                          io.cache_array1.wdata <= _io_cache_array1_wdata_T_128 @[Memory.scala 709:35]
                          node hi_5 = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 31:58]
                          node _T_145 = cat(hi_5, reg_lru.dirty2) @[Cat.scala 31:58]
                          wire _WIRE_13 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 712:90]
                          wire _WIRE_14 : UInt<3>
                          _WIRE_14 <= _T_145
                          node _T_146 = bits(_WIRE_14, 0, 0) @[Memory.scala 712:90]
                          _WIRE_13.dirty2 <= _T_146 @[Memory.scala 712:90]
                          node _T_147 = bits(_WIRE_14, 1, 1) @[Memory.scala 712:90]
                          _WIRE_13.dirty1 <= _T_147 @[Memory.scala 712:90]
                          node _T_148 = bits(_WIRE_14, 2, 2) @[Memory.scala 712:90]
                          _WIRE_13.way_hot <= _T_148 @[Memory.scala 712:90]
                          write mport MPORT_15 = lru_array[reg_req_addr.index], clock
                          MPORT_15.dirty2 <= _WIRE_13.dirty2
                          MPORT_15.dirty1 <= _WIRE_13.dirty1
                          MPORT_15.way_hot <= _WIRE_13.way_hot
                        else :
                          wire _WIRE_15 : UInt<20>[2] @[Memory.scala 714:56]
                          _WIRE_15[0] <= reg_tag[0] @[Memory.scala 714:56]
                          _WIRE_15[1] <= reg_req_addr.tag @[Memory.scala 714:56]
                          write mport MPORT_16 = tag_array[reg_req_addr.index], clock
                          MPORT_16[0] <= _WIRE_15[0]
                          MPORT_16[1] <= _WIRE_15[1]
                          io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 715:32]
                          node _io_cache_array2_we_T_1 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                          io.cache_array2.we <= _io_cache_array2_we_T_1 @[Memory.scala 716:32]
                          io.cache_array2.addr <= reg_req_addr.index @[Memory.scala 717:34]
                          node _io_cache_array2_wdata_T = bits(wstrb_2, 0, 0) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_1 = bits(wdata_2, 7, 0) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_2 = bits(dram_rdata, 7, 0) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_3 = mux(_io_cache_array2_wdata_T, _io_cache_array2_wdata_T_1, _io_cache_array2_wdata_T_2) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_4 = bits(wstrb_2, 1, 1) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_5 = bits(wdata_2, 15, 8) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_6 = bits(dram_rdata, 15, 8) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_7 = mux(_io_cache_array2_wdata_T_4, _io_cache_array2_wdata_T_5, _io_cache_array2_wdata_T_6) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_8 = bits(wstrb_2, 2, 2) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_9 = bits(wdata_2, 23, 16) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_10 = bits(dram_rdata, 23, 16) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_11 = mux(_io_cache_array2_wdata_T_8, _io_cache_array2_wdata_T_9, _io_cache_array2_wdata_T_10) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_12 = bits(wstrb_2, 3, 3) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_13 = bits(wdata_2, 31, 24) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_14 = bits(dram_rdata, 31, 24) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_15 = mux(_io_cache_array2_wdata_T_12, _io_cache_array2_wdata_T_13, _io_cache_array2_wdata_T_14) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_16 = bits(wstrb_2, 4, 4) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_17 = bits(wdata_2, 39, 32) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_18 = bits(dram_rdata, 39, 32) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_19 = mux(_io_cache_array2_wdata_T_16, _io_cache_array2_wdata_T_17, _io_cache_array2_wdata_T_18) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_20 = bits(wstrb_2, 5, 5) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_21 = bits(wdata_2, 47, 40) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_22 = bits(dram_rdata, 47, 40) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_23 = mux(_io_cache_array2_wdata_T_20, _io_cache_array2_wdata_T_21, _io_cache_array2_wdata_T_22) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_24 = bits(wstrb_2, 6, 6) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_25 = bits(wdata_2, 55, 48) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_26 = bits(dram_rdata, 55, 48) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_27 = mux(_io_cache_array2_wdata_T_24, _io_cache_array2_wdata_T_25, _io_cache_array2_wdata_T_26) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_28 = bits(wstrb_2, 7, 7) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_29 = bits(wdata_2, 63, 56) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_30 = bits(dram_rdata, 63, 56) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_31 = mux(_io_cache_array2_wdata_T_28, _io_cache_array2_wdata_T_29, _io_cache_array2_wdata_T_30) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_32 = bits(wstrb_2, 8, 8) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_33 = bits(wdata_2, 71, 64) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_34 = bits(dram_rdata, 71, 64) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_35 = mux(_io_cache_array2_wdata_T_32, _io_cache_array2_wdata_T_33, _io_cache_array2_wdata_T_34) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_36 = bits(wstrb_2, 9, 9) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_37 = bits(wdata_2, 79, 72) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_38 = bits(dram_rdata, 79, 72) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_39 = mux(_io_cache_array2_wdata_T_36, _io_cache_array2_wdata_T_37, _io_cache_array2_wdata_T_38) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_40 = bits(wstrb_2, 10, 10) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_41 = bits(wdata_2, 87, 80) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_42 = bits(dram_rdata, 87, 80) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_43 = mux(_io_cache_array2_wdata_T_40, _io_cache_array2_wdata_T_41, _io_cache_array2_wdata_T_42) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_44 = bits(wstrb_2, 11, 11) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_45 = bits(wdata_2, 95, 88) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_46 = bits(dram_rdata, 95, 88) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_47 = mux(_io_cache_array2_wdata_T_44, _io_cache_array2_wdata_T_45, _io_cache_array2_wdata_T_46) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_48 = bits(wstrb_2, 12, 12) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_49 = bits(wdata_2, 103, 96) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_50 = bits(dram_rdata, 103, 96) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_51 = mux(_io_cache_array2_wdata_T_48, _io_cache_array2_wdata_T_49, _io_cache_array2_wdata_T_50) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_52 = bits(wstrb_2, 13, 13) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_53 = bits(wdata_2, 111, 104) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_54 = bits(dram_rdata, 111, 104) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_55 = mux(_io_cache_array2_wdata_T_52, _io_cache_array2_wdata_T_53, _io_cache_array2_wdata_T_54) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_56 = bits(wstrb_2, 14, 14) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_57 = bits(wdata_2, 119, 112) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_58 = bits(dram_rdata, 119, 112) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_59 = mux(_io_cache_array2_wdata_T_56, _io_cache_array2_wdata_T_57, _io_cache_array2_wdata_T_58) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_60 = bits(wstrb_2, 15, 15) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_61 = bits(wdata_2, 127, 120) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_62 = bits(dram_rdata, 127, 120) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_63 = mux(_io_cache_array2_wdata_T_60, _io_cache_array2_wdata_T_61, _io_cache_array2_wdata_T_62) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_64 = bits(wstrb_2, 16, 16) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_65 = bits(wdata_2, 135, 128) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_66 = bits(dram_rdata, 135, 128) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_67 = mux(_io_cache_array2_wdata_T_64, _io_cache_array2_wdata_T_65, _io_cache_array2_wdata_T_66) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_68 = bits(wstrb_2, 17, 17) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_69 = bits(wdata_2, 143, 136) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_70 = bits(dram_rdata, 143, 136) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_71 = mux(_io_cache_array2_wdata_T_68, _io_cache_array2_wdata_T_69, _io_cache_array2_wdata_T_70) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_72 = bits(wstrb_2, 18, 18) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_73 = bits(wdata_2, 151, 144) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_74 = bits(dram_rdata, 151, 144) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_75 = mux(_io_cache_array2_wdata_T_72, _io_cache_array2_wdata_T_73, _io_cache_array2_wdata_T_74) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_76 = bits(wstrb_2, 19, 19) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_77 = bits(wdata_2, 159, 152) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_78 = bits(dram_rdata, 159, 152) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_79 = mux(_io_cache_array2_wdata_T_76, _io_cache_array2_wdata_T_77, _io_cache_array2_wdata_T_78) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_80 = bits(wstrb_2, 20, 20) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_81 = bits(wdata_2, 167, 160) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_82 = bits(dram_rdata, 167, 160) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_83 = mux(_io_cache_array2_wdata_T_80, _io_cache_array2_wdata_T_81, _io_cache_array2_wdata_T_82) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_84 = bits(wstrb_2, 21, 21) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_85 = bits(wdata_2, 175, 168) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_86 = bits(dram_rdata, 175, 168) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_87 = mux(_io_cache_array2_wdata_T_84, _io_cache_array2_wdata_T_85, _io_cache_array2_wdata_T_86) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_88 = bits(wstrb_2, 22, 22) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_89 = bits(wdata_2, 183, 176) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_90 = bits(dram_rdata, 183, 176) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_91 = mux(_io_cache_array2_wdata_T_88, _io_cache_array2_wdata_T_89, _io_cache_array2_wdata_T_90) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_92 = bits(wstrb_2, 23, 23) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_93 = bits(wdata_2, 191, 184) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_94 = bits(dram_rdata, 191, 184) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_95 = mux(_io_cache_array2_wdata_T_92, _io_cache_array2_wdata_T_93, _io_cache_array2_wdata_T_94) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_96 = bits(wstrb_2, 24, 24) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_97 = bits(wdata_2, 199, 192) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_98 = bits(dram_rdata, 199, 192) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_99 = mux(_io_cache_array2_wdata_T_96, _io_cache_array2_wdata_T_97, _io_cache_array2_wdata_T_98) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_100 = bits(wstrb_2, 25, 25) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_101 = bits(wdata_2, 207, 200) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_102 = bits(dram_rdata, 207, 200) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_103 = mux(_io_cache_array2_wdata_T_100, _io_cache_array2_wdata_T_101, _io_cache_array2_wdata_T_102) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_104 = bits(wstrb_2, 26, 26) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_105 = bits(wdata_2, 215, 208) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_106 = bits(dram_rdata, 215, 208) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_107 = mux(_io_cache_array2_wdata_T_104, _io_cache_array2_wdata_T_105, _io_cache_array2_wdata_T_106) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_108 = bits(wstrb_2, 27, 27) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_109 = bits(wdata_2, 223, 216) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_110 = bits(dram_rdata, 223, 216) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_111 = mux(_io_cache_array2_wdata_T_108, _io_cache_array2_wdata_T_109, _io_cache_array2_wdata_T_110) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_112 = bits(wstrb_2, 28, 28) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_113 = bits(wdata_2, 231, 224) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_114 = bits(dram_rdata, 231, 224) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_115 = mux(_io_cache_array2_wdata_T_112, _io_cache_array2_wdata_T_113, _io_cache_array2_wdata_T_114) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_116 = bits(wstrb_2, 29, 29) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_117 = bits(wdata_2, 239, 232) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_118 = bits(dram_rdata, 239, 232) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_119 = mux(_io_cache_array2_wdata_T_116, _io_cache_array2_wdata_T_117, _io_cache_array2_wdata_T_118) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_120 = bits(wstrb_2, 30, 30) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_121 = bits(wdata_2, 247, 240) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_122 = bits(dram_rdata, 247, 240) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_123 = mux(_io_cache_array2_wdata_T_120, _io_cache_array2_wdata_T_121, _io_cache_array2_wdata_T_122) @[Memory.scala 719:18]
                          node _io_cache_array2_wdata_T_124 = bits(wstrb_2, 31, 31) @[Memory.scala 719:24]
                          node _io_cache_array2_wdata_T_125 = bits(wdata_2, 255, 248) @[Memory.scala 719:34]
                          node _io_cache_array2_wdata_T_126 = bits(dram_rdata, 255, 248) @[Memory.scala 719:52]
                          node _io_cache_array2_wdata_T_127 = mux(_io_cache_array2_wdata_T_124, _io_cache_array2_wdata_T_125, _io_cache_array2_wdata_T_126) @[Memory.scala 719:18]
                          node io_cache_array2_wdata_lo_lo_lo_lo = cat(_io_cache_array2_wdata_T_7, _io_cache_array2_wdata_T_3) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_lo_hi = cat(_io_cache_array2_wdata_T_15, _io_cache_array2_wdata_T_11) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_lo = cat(io_cache_array2_wdata_lo_lo_lo_hi, io_cache_array2_wdata_lo_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_hi_lo = cat(_io_cache_array2_wdata_T_23, _io_cache_array2_wdata_T_19) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_hi_hi = cat(_io_cache_array2_wdata_T_31, _io_cache_array2_wdata_T_27) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo_hi = cat(io_cache_array2_wdata_lo_lo_hi_hi, io_cache_array2_wdata_lo_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_lo = cat(io_cache_array2_wdata_lo_lo_hi, io_cache_array2_wdata_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_lo_lo = cat(_io_cache_array2_wdata_T_39, _io_cache_array2_wdata_T_35) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_lo_hi = cat(_io_cache_array2_wdata_T_47, _io_cache_array2_wdata_T_43) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_lo = cat(io_cache_array2_wdata_lo_hi_lo_hi, io_cache_array2_wdata_lo_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_hi_lo = cat(_io_cache_array2_wdata_T_55, _io_cache_array2_wdata_T_51) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_hi_hi = cat(_io_cache_array2_wdata_T_63, _io_cache_array2_wdata_T_59) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi_hi = cat(io_cache_array2_wdata_lo_hi_hi_hi, io_cache_array2_wdata_lo_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo_hi = cat(io_cache_array2_wdata_lo_hi_hi, io_cache_array2_wdata_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_lo = cat(io_cache_array2_wdata_lo_hi, io_cache_array2_wdata_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_lo_lo = cat(_io_cache_array2_wdata_T_71, _io_cache_array2_wdata_T_67) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_lo_hi = cat(_io_cache_array2_wdata_T_79, _io_cache_array2_wdata_T_75) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_lo = cat(io_cache_array2_wdata_hi_lo_lo_hi, io_cache_array2_wdata_hi_lo_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_hi_lo = cat(_io_cache_array2_wdata_T_87, _io_cache_array2_wdata_T_83) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_hi_hi = cat(_io_cache_array2_wdata_T_95, _io_cache_array2_wdata_T_91) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo_hi = cat(io_cache_array2_wdata_hi_lo_hi_hi, io_cache_array2_wdata_hi_lo_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_lo = cat(io_cache_array2_wdata_hi_lo_hi, io_cache_array2_wdata_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_lo_lo = cat(_io_cache_array2_wdata_T_103, _io_cache_array2_wdata_T_99) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_lo_hi = cat(_io_cache_array2_wdata_T_111, _io_cache_array2_wdata_T_107) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_lo = cat(io_cache_array2_wdata_hi_hi_lo_hi, io_cache_array2_wdata_hi_hi_lo_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_hi_lo = cat(_io_cache_array2_wdata_T_119, _io_cache_array2_wdata_T_115) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_hi_hi = cat(_io_cache_array2_wdata_T_127, _io_cache_array2_wdata_T_123) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi_hi = cat(io_cache_array2_wdata_hi_hi_hi_hi, io_cache_array2_wdata_hi_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi_hi = cat(io_cache_array2_wdata_hi_hi_hi, io_cache_array2_wdata_hi_hi_lo) @[Cat.scala 31:58]
                          node io_cache_array2_wdata_hi = cat(io_cache_array2_wdata_hi_hi, io_cache_array2_wdata_hi_lo) @[Cat.scala 31:58]
                          node _io_cache_array2_wdata_T_128 = cat(io_cache_array2_wdata_hi, io_cache_array2_wdata_lo) @[Cat.scala 31:58]
                          io.cache_array2.wdata <= _io_cache_array2_wdata_T_128 @[Memory.scala 718:35]
                          node hi_6 = cat(UInt<1>("h1"), reg_lru.dirty1) @[Cat.scala 31:58]
                          node _T_149 = cat(hi_6, UInt<1>("h1")) @[Cat.scala 31:58]
                          wire _WIRE_16 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 721:90]
                          wire _WIRE_17 : UInt<3>
                          _WIRE_17 <= _T_149
                          node _T_150 = bits(_WIRE_17, 0, 0) @[Memory.scala 721:90]
                          _WIRE_16.dirty2 <= _T_150 @[Memory.scala 721:90]
                          node _T_151 = bits(_WIRE_17, 1, 1) @[Memory.scala 721:90]
                          _WIRE_16.dirty1 <= _T_151 @[Memory.scala 721:90]
                          node _T_152 = bits(_WIRE_17, 2, 2) @[Memory.scala 721:90]
                          _WIRE_16.way_hot <= _T_152 @[Memory.scala 721:90]
                          write mport MPORT_17 = lru_array[reg_req_addr.index], clock
                          MPORT_17.dirty2 <= _WIRE_16.dirty2
                          MPORT_17.dirty1 <= _WIRE_16.dirty1
                          MPORT_17.way_hot <= _WIRE_16.way_hot
                    dcache_state <= UInt<1>("h0") @[Memory.scala 724:22]
    node _T_153 = asUInt(icache_state) @[Memory.scala 752:45]
    node _T_154 = asUInt(reset) @[Memory.scala 752:9]
    node _T_155 = eq(_T_154, UInt<1>("h0")) @[Memory.scala 752:9]
    when _T_155 : @[Memory.scala 752:9]
      printf(clock, UInt<1>("h1"), "icache_state    : %d\n", _T_153) : printf @[Memory.scala 752:9]
    node _T_156 = asUInt(dcache_state) @[Memory.scala 753:45]
    node _T_157 = asUInt(reset) @[Memory.scala 753:9]
    node _T_158 = eq(_T_157, UInt<1>("h0")) @[Memory.scala 753:9]
    when _T_158 : @[Memory.scala 753:9]
      printf(clock, UInt<1>("h1"), "dcache_state    : %d\n", _T_156) : printf_1 @[Memory.scala 753:9]
    node _T_159 = asUInt(reg_dram_state) @[Memory.scala 754:47]
    node _T_160 = asUInt(reset) @[Memory.scala 754:9]
    node _T_161 = eq(_T_160, UInt<1>("h0")) @[Memory.scala 754:9]
    when _T_161 : @[Memory.scala 754:9]
      printf(clock, UInt<1>("h1"), "reg_dram_state  : %d\n", _T_159) : printf_2 @[Memory.scala 754:9]

  module BootRom :
    input clock : Clock
    input reset : Reset
    output io : { imem : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}, dmem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}}

    reg imem_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BootRom.scala 18:26]
    reg imem_rdata : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BootRom.scala 19:27]
    cmem imem : UInt<32> [512] @[BootRom.scala 26:17]
    when io.imem.en : @[BootRom.scala 29:21]
      node _imem_inst_T = bits(io.imem.addr, 10, 2) @[BootRom.scala 30:40]
      read mport imem_inst_MPORT = imem[_imem_inst_T], clock @[BootRom.scala 30:27]
      imem_inst <= imem_inst_MPORT @[BootRom.scala 30:15]
    io.imem.inst <= imem_inst @[BootRom.scala 32:16]
    reg io_imem_valid_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BootRom.scala 33:27]
    io_imem_valid_REG <= io.imem.en @[BootRom.scala 33:27]
    io.imem.valid <= io_imem_valid_REG @[BootRom.scala 33:17]
    node _rwaddr_T = mux(io.dmem.wen, io.dmem.waddr, io.dmem.raddr) @[BootRom.scala 35:19]
    node rwaddr = bits(_rwaddr_T, 10, 2) @[BootRom.scala 35:62]
    when io.dmem.wen : @[BootRom.scala 36:22]
      write mport MPORT = imem[rwaddr], clock
      MPORT <= io.dmem.wdata
    node _T = eq(io.dmem.wen, UInt<1>("h0")) @[BootRom.scala 39:9]
    node _T_1 = and(_T, io.dmem.ren) @[BootRom.scala 39:22]
    when _T_1 : @[BootRom.scala 39:38]
      read mport imem_rdata_MPORT = imem[rwaddr], clock @[BootRom.scala 40:28]
      imem_rdata <= imem_rdata_MPORT @[BootRom.scala 40:16]
    io.dmem.rdata <= imem_rdata @[BootRom.scala 42:17]
    reg io_dmem_rvalid_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BootRom.scala 43:28]
    io_dmem_rvalid_REG <= io.dmem.ren @[BootRom.scala 43:28]
    io.dmem.rvalid <= io_dmem_rvalid_REG @[BootRom.scala 43:18]
    io.dmem.rready <= UInt<1>("h1") @[BootRom.scala 44:18]
    io.dmem.wready <= UInt<1>("h1") @[BootRom.scala 45:18]

  extmodule SRAM :
    input clock : Clock
    input en : UInt<1>
    input we : UInt<32>
    input addr : UInt<7>
    input wdata : UInt<256>
    output rdata : UInt<256>
    defname = SRAM
    parameter NUM_COL = 32
    parameter COL_WIDTH = 8
    parameter ADDR_WIDTH = 7
    parameter DATA_WIDTH = 256

  extmodule SRAM_1 :
    input clock : Clock
    input en : UInt<1>
    input we : UInt<32>
    input addr : UInt<7>
    input wdata : UInt<256>
    output rdata : UInt<256>
    defname = SRAM
    parameter NUM_COL = 32
    parameter COL_WIDTH = 8
    parameter ADDR_WIDTH = 7
    parameter DATA_WIDTH = 256

  extmodule ICache :
    input clock : Clock
    input ren : UInt<1>
    input wen : UInt<1>
    input raddr : UInt<10>
    output rdata : UInt<32>
    input waddr : UInt<7>
    input wdata : UInt<256>
    defname = ICache
    parameter RDATA_WIDTH_BITS = 5
    parameter RADDR_WIDTH = 10
    parameter WDATA_WIDTH_BITS = 8
    parameter WADDR_WIDTH = 7

  extmodule ICacheValid :
    input clock : Clock
    input ren : UInt<1>
    input wen : UInt<1>
    input ien : UInt<1>
    input invalidate : UInt<1>
    input addr : UInt<6>
    input iaddr : UInt<1>
    output rdata : UInt<2>
    input wdata : UInt<2>
    input idata : UInt<64>
    output dummy_data : UInt<2>
    defname = ICacheValid
    parameter DATA_WIDTH_BITS = 1
    parameter ADDR_WIDTH = 6
    parameter INVALIDATE_WIDTH_BITS = 6
    parameter INVALIDATE_ADDR_WIDTH = 1

  module Gpio :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, gpio : UInt<32>}

    reg output : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Gpio.scala 14:23]
    io.gpio <= output @[Gpio.scala 15:11]
    io.mem.rdata <= UInt<32>("hdeadbeef") @[Gpio.scala 17:16]
    io.mem.rvalid <= UInt<1>("h1") @[Gpio.scala 18:17]
    io.mem.rready <= UInt<1>("h1") @[Gpio.scala 19:17]
    io.mem.wready <= UInt<1>("h1") @[Gpio.scala 20:17]
    when io.mem.wen : @[Gpio.scala 21:20]
      output <= io.mem.wdata @[Gpio.scala 22:12]

  module UartTx :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, tx : UInt<1>}

    reg rateCounter : UInt<10>, clock with :
      reset => (reset, UInt<10>("h0")) @[Uart.scala 13:30]
    reg bitCounter : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Uart.scala 14:29]
    reg bits : UInt<1>[10], clock with :
      reset => (UInt<1>("h0"), bits) @[Uart.scala 15:19]
    node _io_tx_T = eq(bitCounter, UInt<1>("h0")) @[Uart.scala 17:25]
    node _io_tx_T_1 = or(_io_tx_T, bits[0]) @[Uart.scala 17:33]
    io.tx <= _io_tx_T_1 @[Uart.scala 17:11]
    node _io_in_ready_T = eq(bitCounter, UInt<1>("h0")) @[Uart.scala 18:31]
    io.in.ready <= _io_in_ready_T @[Uart.scala 18:17]
    node _T = and(io.in.valid, io.in.ready) @[Uart.scala 20:22]
    when _T : @[Uart.scala 20:38]
      node hi = cat(UInt<1>("h1"), io.in.bits) @[Cat.scala 31:58]
      node _T_1 = cat(hi, UInt<1>("h0")) @[Cat.scala 31:58]
      node _T_2 = bits(_T_1, 0, 0) @[Uart.scala 21:43]
      node _T_3 = bits(_T_1, 1, 1) @[Uart.scala 21:43]
      node _T_4 = bits(_T_1, 2, 2) @[Uart.scala 21:43]
      node _T_5 = bits(_T_1, 3, 3) @[Uart.scala 21:43]
      node _T_6 = bits(_T_1, 4, 4) @[Uart.scala 21:43]
      node _T_7 = bits(_T_1, 5, 5) @[Uart.scala 21:43]
      node _T_8 = bits(_T_1, 6, 6) @[Uart.scala 21:43]
      node _T_9 = bits(_T_1, 7, 7) @[Uart.scala 21:43]
      node _T_10 = bits(_T_1, 8, 8) @[Uart.scala 21:43]
      node _T_11 = bits(_T_1, 9, 9) @[Uart.scala 21:43]
      bits[0] <= _T_2 @[Uart.scala 21:14]
      bits[1] <= _T_3 @[Uart.scala 21:14]
      bits[2] <= _T_4 @[Uart.scala 21:14]
      bits[3] <= _T_5 @[Uart.scala 21:14]
      bits[4] <= _T_6 @[Uart.scala 21:14]
      bits[5] <= _T_7 @[Uart.scala 21:14]
      bits[6] <= _T_8 @[Uart.scala 21:14]
      bits[7] <= _T_9 @[Uart.scala 21:14]
      bits[8] <= _T_10 @[Uart.scala 21:14]
      bits[9] <= _T_11 @[Uart.scala 21:14]
      bitCounter <= UInt<4>("ha") @[Uart.scala 22:20]
      rateCounter <= UInt<10>("h363") @[Uart.scala 23:21]
    node _T_12 = gt(bitCounter, UInt<1>("h0")) @[Uart.scala 26:22]
    when _T_12 : @[Uart.scala 26:30]
      node _T_13 = eq(rateCounter, UInt<1>("h0")) @[Uart.scala 27:26]
      when _T_13 : @[Uart.scala 27:35]
        bits[0] <= bits[1] @[Uart.scala 29:54]
        bits[1] <= bits[2] @[Uart.scala 29:54]
        bits[2] <= bits[3] @[Uart.scala 29:54]
        bits[3] <= bits[4] @[Uart.scala 29:54]
        bits[4] <= bits[5] @[Uart.scala 29:54]
        bits[5] <= bits[6] @[Uart.scala 29:54]
        bits[6] <= bits[7] @[Uart.scala 29:54]
        bits[7] <= bits[8] @[Uart.scala 29:54]
        bits[8] <= bits[9] @[Uart.scala 29:54]
        node _bitCounter_T = sub(bitCounter, UInt<1>("h1")) @[Uart.scala 30:38]
        node _bitCounter_T_1 = tail(_bitCounter_T, 1) @[Uart.scala 30:38]
        bitCounter <= _bitCounter_T_1 @[Uart.scala 30:24]
        rateCounter <= UInt<10>("h363") @[Uart.scala 31:25]
      else :
        node _rateCounter_T = sub(rateCounter, UInt<1>("h1")) @[Uart.scala 33:40]
        node _rateCounter_T_1 = tail(_rateCounter_T, 1) @[Uart.scala 33:40]
        rateCounter <= _rateCounter_T_1 @[Uart.scala 33:25]

  module UartRx :
    input clock : Clock
    input reset : Reset
    output io : { out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, flip rx : UInt<1>, overrun : UInt<1>}

    reg rateCounter : UInt<11>, clock with :
      reset => (reset, UInt<11>("h0")) @[Uart.scala 45:30]
    reg bitCounter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Uart.scala 46:29]
    reg bits : UInt<1>[8], clock with :
      reset => (UInt<1>("h0"), bits) @[Uart.scala 47:19]
    wire _rxRegs_WIRE : UInt<1>[3] @[Uart.scala 48:33]
    _rxRegs_WIRE[0] <= UInt<1>("h0") @[Uart.scala 48:33]
    _rxRegs_WIRE[1] <= UInt<1>("h0") @[Uart.scala 48:33]
    _rxRegs_WIRE[2] <= UInt<1>("h0") @[Uart.scala 48:33]
    reg rxRegs : UInt<1>[3], clock with :
      reset => (reset, _rxRegs_WIRE) @[Uart.scala 48:25]
    reg overrun : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 49:26]
    reg running : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 50:26]
    reg outValid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 52:27]
    reg outBits : UInt<8>, clock with :
      reset => (UInt<1>("h0"), outBits) @[Uart.scala 53:22]
    wire outReady : UInt<1>
    outReady <= io.out.ready
    io.out.valid <= outValid @[Uart.scala 55:18]
    io.out.bits <= outBits @[Uart.scala 56:17]
    node _T = and(outValid, outReady) @[Uart.scala 58:19]
    when _T : @[Uart.scala 58:32]
      outValid <= UInt<1>("h0") @[Uart.scala 59:18]
    rxRegs[2] <= io.rx @[Uart.scala 63:26]
    rxRegs[0] <= rxRegs[1] @[Uart.scala 64:52]
    rxRegs[1] <= rxRegs[2] @[Uart.scala 64:52]
    io.overrun <= overrun @[Uart.scala 66:16]
    node _T_1 = eq(running, UInt<1>("h0")) @[Uart.scala 68:10]
    when _T_1 : @[Uart.scala 68:20]
      node _T_2 = eq(rxRegs[1], UInt<1>("h0")) @[Uart.scala 69:14]
      node _T_3 = and(_T_2, rxRegs[0]) @[Uart.scala 69:25]
      when _T_3 : @[Uart.scala 69:39]
        rateCounter <= UInt<11>("h515") @[Uart.scala 70:25]
        bitCounter <= UInt<3>("h7") @[Uart.scala 71:24]
        running <= UInt<1>("h1") @[Uart.scala 72:21]
    else :
      node _T_4 = eq(rateCounter, UInt<1>("h0")) @[Uart.scala 75:26]
      when _T_4 : @[Uart.scala 75:35]
        bits[7] <= rxRegs[0] @[Uart.scala 76:34]
        bits[0] <= bits[1] @[Uart.scala 77:58]
        bits[1] <= bits[2] @[Uart.scala 77:58]
        bits[2] <= bits[3] @[Uart.scala 77:58]
        bits[3] <= bits[4] @[Uart.scala 77:58]
        bits[4] <= bits[5] @[Uart.scala 77:58]
        bits[5] <= bits[6] @[Uart.scala 77:58]
        bits[6] <= bits[7] @[Uart.scala 77:58]
        node _T_5 = eq(bitCounter, UInt<1>("h0")) @[Uart.scala 78:29]
        when _T_5 : @[Uart.scala 78:38]
          outValid <= UInt<1>("h1") @[Uart.scala 79:26]
          node outBits_lo_hi = cat(bits[3], bits[2]) @[Cat.scala 31:58]
          node outBits_lo = cat(outBits_lo_hi, bits[1]) @[Cat.scala 31:58]
          node outBits_hi_lo = cat(bits[5], bits[4]) @[Cat.scala 31:58]
          node outBits_hi_hi = cat(bits[7], bits[6]) @[Cat.scala 31:58]
          node outBits_hi = cat(outBits_hi_hi, outBits_hi_lo) @[Cat.scala 31:58]
          node _outBits_T = cat(outBits_hi, outBits_lo) @[Cat.scala 31:58]
          node _outBits_T_1 = cat(rxRegs[0], _outBits_T) @[Cat.scala 31:58]
          outBits <= _outBits_T_1 @[Uart.scala 80:25]
          overrun <= outValid @[Uart.scala 81:25]
          running <= UInt<1>("h0") @[Uart.scala 82:25]
        else :
          rateCounter <= UInt<10>("h363") @[Uart.scala 84:29]
          node _bitCounter_T = sub(bitCounter, UInt<1>("h1")) @[Uart.scala 85:42]
          node _bitCounter_T_1 = tail(_bitCounter_T, 1) @[Uart.scala 85:42]
          bitCounter <= _bitCounter_T_1 @[Uart.scala 85:28]
      else :
        node _rateCounter_T = sub(rateCounter, UInt<1>("h1")) @[Uart.scala 88:40]
        node _rateCounter_T_1 = tail(_rateCounter_T, 1) @[Uart.scala 88:40]
        rateCounter <= _rateCounter_T_1 @[Uart.scala 88:25]

  module Uart :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, intr : UInt<1>, tx : UInt<1>, flip rx : UInt<1>}

    inst tx of UartTx @[Uart.scala 101:18]
    tx.clock <= clock
    tx.reset <= reset
    reg tx_empty : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Uart.scala 102:25]
    wire tx_ready : UInt<1>
    tx_ready <= tx.io.in.ready
    reg tx_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Uart.scala 104:24]
    reg tx_intr_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 105:27]
    node _tx_io_in_valid_T = eq(tx_empty, UInt<1>("h0")) @[Uart.scala 106:21]
    tx.io.in.valid <= _tx_io_in_valid_T @[Uart.scala 106:18]
    tx.io.in.bits <= tx_data @[Uart.scala 107:17]
    inst rx of UartRx @[Uart.scala 109:18]
    rx.clock <= clock
    rx.reset <= reset
    reg rx_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Uart.scala 110:24]
    reg rx_data_ready : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 111:30]
    reg rx_intr_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 112:27]
    rx.io.rx <= io.rx @[Uart.scala 113:12]
    node _rx_io_out_ready_T = eq(rx_data_ready, UInt<1>("h0")) @[Uart.scala 114:22]
    rx.io.out.ready <= _rx_io_out_ready_T @[Uart.scala 114:19]
    node _T = eq(rx_data_ready, UInt<1>("h0")) @[Uart.scala 115:28]
    node _T_1 = and(rx.io.out.valid, _T) @[Uart.scala 115:25]
    when _T_1 : @[Uart.scala 115:44]
      rx_data <= rx.io.out.bits @[Uart.scala 116:13]
      rx_data_ready <= UInt<1>("h1") @[Uart.scala 117:19]
    when io.mem.ren : @[Uart.scala 120:21]
      node _T_2 = eq(io.mem.raddr, UInt<1>("h0")) @[Uart.scala 121:24]
      when _T_2 : @[Uart.scala 121:33]
        node _io_mem_rdata_T = eq(tx_empty, UInt<1>("h0")) @[Uart.scala 122:83]
        node io_mem_rdata_lo_hi = cat(_io_mem_rdata_T, rx_intr_en) @[Cat.scala 31:58]
        node io_mem_rdata_lo = cat(io_mem_rdata_lo_hi, tx_intr_en) @[Cat.scala 31:58]
        node io_mem_rdata_hi_hi = cat(UInt<27>("h0"), rx.io.overrun) @[Cat.scala 31:58]
        node io_mem_rdata_hi = cat(io_mem_rdata_hi_hi, rx_data_ready) @[Cat.scala 31:58]
        node _io_mem_rdata_T_1 = cat(io_mem_rdata_hi, io_mem_rdata_lo) @[Cat.scala 31:58]
        io.mem.rdata <= _io_mem_rdata_T_1 @[Uart.scala 122:20]
      else :
        node _T_3 = eq(io.mem.raddr, UInt<3>("h4")) @[Uart.scala 123:30]
        when _T_3 : @[Uart.scala 123:39]
          io.mem.rdata <= rx_data @[Uart.scala 124:20]
          rx_data_ready <= UInt<1>("h0") @[Uart.scala 125:21]
        else :
          io.mem.rdata <= UInt<32>("h0") @[Uart.scala 127:20]
      io.mem.rvalid <= UInt<1>("h1") @[Uart.scala 129:19]
    else :
      io.mem.rdata <= UInt<32>("h0") @[Uart.scala 131:18]
      io.mem.rvalid <= UInt<1>("h0") @[Uart.scala 132:19]
    io.mem.rready <= UInt<1>("h1") @[Uart.scala 134:17]
    when io.mem.wen : @[Uart.scala 136:21]
      node _T_4 = eq(io.mem.waddr, UInt<1>("h0")) @[Uart.scala 137:24]
      when _T_4 : @[Uart.scala 137:33]
        node _tx_intr_en_T = bits(io.mem.wdata, 0, 0) @[Uart.scala 138:33]
        node _tx_intr_en_T_1 = bits(_tx_intr_en_T, 0, 0) @[Uart.scala 138:37]
        tx_intr_en <= _tx_intr_en_T_1 @[Uart.scala 138:18]
        node _rx_intr_en_T = bits(io.mem.wdata, 1, 1) @[Uart.scala 139:33]
        node _rx_intr_en_T_1 = bits(_rx_intr_en_T, 0, 0) @[Uart.scala 139:37]
        rx_intr_en <= _rx_intr_en_T_1 @[Uart.scala 139:18]
      else :
        node _T_5 = eq(io.mem.waddr, UInt<3>("h4")) @[Uart.scala 140:30]
        when _T_5 : @[Uart.scala 140:39]
          when tx_empty : @[Uart.scala 141:23]
            tx_empty <= UInt<1>("h0") @[Uart.scala 142:18]
            tx_data <= io.mem.wdata @[Uart.scala 143:17]
    io.mem.wready <= UInt<1>("h1") @[Uart.scala 147:17]
    node _T_6 = eq(tx_empty, UInt<1>("h0")) @[Uart.scala 149:8]
    node _T_7 = and(_T_6, tx_ready) @[Uart.scala 149:18]
    when _T_7 : @[Uart.scala 149:31]
      tx_empty <= UInt<1>("h1") @[Uart.scala 150:14]
    node _io_intr_T = and(tx_empty, tx_intr_en) @[Uart.scala 153:24]
    node _io_intr_T_1 = and(rx_data_ready, rx_intr_en) @[Uart.scala 153:57]
    node _io_intr_T_2 = or(_io_intr_T, _io_intr_T_1) @[Uart.scala 153:39]
    io.intr <= _io_intr_T_2 @[Uart.scala 153:11]
    io.tx <= tx.io.tx @[Uart.scala 154:9]
    rx.io.rx <= io.rx @[Uart.scala 155:9]

  module Sdc :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, sdc_port : { clk : UInt<1>, cmd_wrt : UInt<1>, cmd_out : UInt<1>, flip res_in : UInt<1>, dat_wrt : UInt<1>, dat_out : UInt<4>, flip dat_in : UInt<4>}}

    reg reg_power : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 59:26]
    reg reg_baud_divider : UInt<9>, clock with :
      reset => (reset, UInt<9>("h2")) @[Sdc.scala 60:33]
    reg reg_clk_counter : UInt<9>, clock with :
      reset => (reset, UInt<9>("h2")) @[Sdc.scala 61:32]
    reg reg_clk : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 62:24]
    when reg_power : @[Sdc.scala 63:20]
      node _T = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 64:27]
      when _T : @[Sdc.scala 64:36]
        reg_clk_counter <= reg_baud_divider @[Sdc.scala 65:23]
        node _reg_clk_T = eq(reg_clk, UInt<1>("h0")) @[Sdc.scala 66:18]
        reg_clk <= _reg_clk_T @[Sdc.scala 66:15]
      else :
        node _reg_clk_counter_T = sub(reg_clk_counter, UInt<1>("h1")) @[Sdc.scala 68:42]
        node _reg_clk_counter_T_1 = tail(_reg_clk_counter_T, 1) @[Sdc.scala 68:42]
        reg_clk_counter <= _reg_clk_counter_T_1 @[Sdc.scala 68:23]
    else :
      reg_clk <= UInt<1>("h0") @[Sdc.scala 71:13]
    io.sdc_port.clk <= reg_clk @[Sdc.scala 73:19]
    reg rx_res_in_progress : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 75:35]
    reg rx_res_counter : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Sdc.scala 76:31]
    reg rx_res_bits : UInt<1>[136], clock with :
      reset => (UInt<1>("h0"), rx_res_bits) @[Sdc.scala 77:24]
    reg rx_res_next : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 78:28]
    reg rx_res_type : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Sdc.scala 79:28]
    reg rx_res : UInt<136>, clock with :
      reset => (reset, UInt<136>("h0")) @[Sdc.scala 80:23]
    reg rx_res_ready : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 81:29]
    reg rx_res_crc : UInt<1>[7], clock with :
      reset => (UInt<1>("h0"), rx_res_crc) @[Sdc.scala 82:23]
    reg rx_res_crc_error : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 83:33]
    reg rx_res_crc_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 84:30]
    reg rx_res_timer : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Sdc.scala 85:29]
    reg rx_res_timeout : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 86:31]
    reg rx_res_read_counter : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Sdc.scala 87:36]
    reg tx_cmd_arg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Sdc.scala 88:27]
    reg tx_cmd : UInt<1>[48], clock with :
      reset => (UInt<1>("h0"), tx_cmd) @[Sdc.scala 89:19]
    reg tx_cmd_counter : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[Sdc.scala 90:31]
    reg tx_cmd_crc : UInt<1>[7], clock with :
      reset => (UInt<1>("h0"), tx_cmd_crc) @[Sdc.scala 91:23]
    reg tx_cmd_timer : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[Sdc.scala 92:29]
    reg reg_tx_cmd_wrt : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 93:31]
    reg reg_tx_cmd_out : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 94:31]
    reg rx_dat_in_progress : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 95:35]
    reg rx_dat_counter : UInt<11>, clock with :
      reset => (reset, UInt<11>("h0")) @[Sdc.scala 96:31]
    reg rx_dat_index : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Sdc.scala 97:29]
    reg rx_dat_start_bit : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 98:33]
    reg rx_dat_bits : UInt<4>[8], clock with :
      reset => (UInt<1>("h0"), rx_dat_bits) @[Sdc.scala 99:24]
    reg rx_dat_next : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Sdc.scala 100:28]
    reg rx_dat_continuous : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 101:34]
    cmem rx_dat : UInt<32> [256] @[Sdc.scala 102:19]
    reg rx_dat_ready : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 103:29]
    reg rx_dat_crc : UInt<4>[16], clock with :
      reset => (UInt<1>("h0"), rx_dat_crc) @[Sdc.scala 104:23]
    reg rx_dat_crc_error : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 105:33]
    reg rx_dat_timer : UInt<19>, clock with :
      reset => (reset, UInt<19>("h0")) @[Sdc.scala 106:29]
    reg rx_dat_timeout : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 107:31]
    reg rx_dat_read_counter : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Sdc.scala 108:36]
    reg rx_dat_overrun : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 109:31]
    reg rx_busy_timer : UInt<19>, clock with :
      reset => (reset, UInt<19>("h0")) @[Sdc.scala 110:30]
    reg rx_busy_in_progress : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Sdc.scala 111:36]
    reg rx_busy_next : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Sdc.scala 112:29]
    node _T_1 = gt(rx_res_counter, UInt<1>("h0")) @[Sdc.scala 114:24]
    node _T_2 = eq(tx_cmd_counter, UInt<1>("h0")) @[Sdc.scala 114:48]
    node _T_3 = and(_T_1, _T_2) @[Sdc.scala 114:30]
    when _T_3 : @[Sdc.scala 114:57]
      rx_res_next <= io.sdc_port.res_in @[Sdc.scala 115:17]
      node _T_4 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 116:27]
      node _T_5 = and(_T_4, reg_clk) @[Sdc.scala 116:35]
      when _T_5 : @[Sdc.scala 116:47]
        node _T_6 = eq(rx_res_in_progress, UInt<1>("h0")) @[Sdc.scala 117:13]
        node _T_7 = and(_T_6, rx_res_next) @[Sdc.scala 117:33]
        when _T_7 : @[Sdc.scala 117:49]
          node _rx_res_timer_T = sub(rx_res_timer, UInt<1>("h1")) @[Sdc.scala 118:38]
          node _rx_res_timer_T_1 = tail(_rx_res_timer_T, 1) @[Sdc.scala 118:38]
          rx_res_timer <= _rx_res_timer_T_1 @[Sdc.scala 118:22]
          node _T_8 = eq(rx_res_timer, UInt<1>("h1")) @[Sdc.scala 119:28]
          when _T_8 : @[Sdc.scala 119:37]
            rx_res_counter <= UInt<1>("h0") @[Sdc.scala 120:26]
            rx_res <= UInt<1>("h0") @[Sdc.scala 121:18]
            rx_res_ready <= UInt<1>("h1") @[Sdc.scala 122:24]
            rx_res_timeout <= UInt<1>("h1") @[Sdc.scala 123:26]
        node _T_9 = eq(rx_res_next, UInt<1>("h0")) @[Sdc.scala 126:35]
        node _T_10 = or(rx_res_in_progress, _T_9) @[Sdc.scala 126:32]
        when _T_10 : @[Sdc.scala 126:49]
          rx_res_bits[1] <= rx_res_bits[0] @[Sdc.scala 127:61]
          rx_res_bits[2] <= rx_res_bits[1] @[Sdc.scala 127:61]
          rx_res_bits[3] <= rx_res_bits[2] @[Sdc.scala 127:61]
          rx_res_bits[4] <= rx_res_bits[3] @[Sdc.scala 127:61]
          rx_res_bits[5] <= rx_res_bits[4] @[Sdc.scala 127:61]
          rx_res_bits[6] <= rx_res_bits[5] @[Sdc.scala 127:61]
          rx_res_bits[7] <= rx_res_bits[6] @[Sdc.scala 127:61]
          rx_res_bits[8] <= rx_res_bits[7] @[Sdc.scala 127:61]
          rx_res_bits[9] <= rx_res_bits[8] @[Sdc.scala 127:61]
          rx_res_bits[10] <= rx_res_bits[9] @[Sdc.scala 127:61]
          rx_res_bits[11] <= rx_res_bits[10] @[Sdc.scala 127:61]
          rx_res_bits[12] <= rx_res_bits[11] @[Sdc.scala 127:61]
          rx_res_bits[13] <= rx_res_bits[12] @[Sdc.scala 127:61]
          rx_res_bits[14] <= rx_res_bits[13] @[Sdc.scala 127:61]
          rx_res_bits[15] <= rx_res_bits[14] @[Sdc.scala 127:61]
          rx_res_bits[16] <= rx_res_bits[15] @[Sdc.scala 127:61]
          rx_res_bits[17] <= rx_res_bits[16] @[Sdc.scala 127:61]
          rx_res_bits[18] <= rx_res_bits[17] @[Sdc.scala 127:61]
          rx_res_bits[19] <= rx_res_bits[18] @[Sdc.scala 127:61]
          rx_res_bits[20] <= rx_res_bits[19] @[Sdc.scala 127:61]
          rx_res_bits[21] <= rx_res_bits[20] @[Sdc.scala 127:61]
          rx_res_bits[22] <= rx_res_bits[21] @[Sdc.scala 127:61]
          rx_res_bits[23] <= rx_res_bits[22] @[Sdc.scala 127:61]
          rx_res_bits[24] <= rx_res_bits[23] @[Sdc.scala 127:61]
          rx_res_bits[25] <= rx_res_bits[24] @[Sdc.scala 127:61]
          rx_res_bits[26] <= rx_res_bits[25] @[Sdc.scala 127:61]
          rx_res_bits[27] <= rx_res_bits[26] @[Sdc.scala 127:61]
          rx_res_bits[28] <= rx_res_bits[27] @[Sdc.scala 127:61]
          rx_res_bits[29] <= rx_res_bits[28] @[Sdc.scala 127:61]
          rx_res_bits[30] <= rx_res_bits[29] @[Sdc.scala 127:61]
          rx_res_bits[31] <= rx_res_bits[30] @[Sdc.scala 127:61]
          rx_res_bits[32] <= rx_res_bits[31] @[Sdc.scala 127:61]
          rx_res_bits[33] <= rx_res_bits[32] @[Sdc.scala 127:61]
          rx_res_bits[34] <= rx_res_bits[33] @[Sdc.scala 127:61]
          rx_res_bits[35] <= rx_res_bits[34] @[Sdc.scala 127:61]
          rx_res_bits[36] <= rx_res_bits[35] @[Sdc.scala 127:61]
          rx_res_bits[37] <= rx_res_bits[36] @[Sdc.scala 127:61]
          rx_res_bits[38] <= rx_res_bits[37] @[Sdc.scala 127:61]
          rx_res_bits[39] <= rx_res_bits[38] @[Sdc.scala 127:61]
          rx_res_bits[40] <= rx_res_bits[39] @[Sdc.scala 127:61]
          rx_res_bits[41] <= rx_res_bits[40] @[Sdc.scala 127:61]
          rx_res_bits[42] <= rx_res_bits[41] @[Sdc.scala 127:61]
          rx_res_bits[43] <= rx_res_bits[42] @[Sdc.scala 127:61]
          rx_res_bits[44] <= rx_res_bits[43] @[Sdc.scala 127:61]
          rx_res_bits[45] <= rx_res_bits[44] @[Sdc.scala 127:61]
          rx_res_bits[46] <= rx_res_bits[45] @[Sdc.scala 127:61]
          rx_res_bits[47] <= rx_res_bits[46] @[Sdc.scala 127:61]
          rx_res_bits[48] <= rx_res_bits[47] @[Sdc.scala 127:61]
          rx_res_bits[49] <= rx_res_bits[48] @[Sdc.scala 127:61]
          rx_res_bits[50] <= rx_res_bits[49] @[Sdc.scala 127:61]
          rx_res_bits[51] <= rx_res_bits[50] @[Sdc.scala 127:61]
          rx_res_bits[52] <= rx_res_bits[51] @[Sdc.scala 127:61]
          rx_res_bits[53] <= rx_res_bits[52] @[Sdc.scala 127:61]
          rx_res_bits[54] <= rx_res_bits[53] @[Sdc.scala 127:61]
          rx_res_bits[55] <= rx_res_bits[54] @[Sdc.scala 127:61]
          rx_res_bits[56] <= rx_res_bits[55] @[Sdc.scala 127:61]
          rx_res_bits[57] <= rx_res_bits[56] @[Sdc.scala 127:61]
          rx_res_bits[58] <= rx_res_bits[57] @[Sdc.scala 127:61]
          rx_res_bits[59] <= rx_res_bits[58] @[Sdc.scala 127:61]
          rx_res_bits[60] <= rx_res_bits[59] @[Sdc.scala 127:61]
          rx_res_bits[61] <= rx_res_bits[60] @[Sdc.scala 127:61]
          rx_res_bits[62] <= rx_res_bits[61] @[Sdc.scala 127:61]
          rx_res_bits[63] <= rx_res_bits[62] @[Sdc.scala 127:61]
          rx_res_bits[64] <= rx_res_bits[63] @[Sdc.scala 127:61]
          rx_res_bits[65] <= rx_res_bits[64] @[Sdc.scala 127:61]
          rx_res_bits[66] <= rx_res_bits[65] @[Sdc.scala 127:61]
          rx_res_bits[67] <= rx_res_bits[66] @[Sdc.scala 127:61]
          rx_res_bits[68] <= rx_res_bits[67] @[Sdc.scala 127:61]
          rx_res_bits[69] <= rx_res_bits[68] @[Sdc.scala 127:61]
          rx_res_bits[70] <= rx_res_bits[69] @[Sdc.scala 127:61]
          rx_res_bits[71] <= rx_res_bits[70] @[Sdc.scala 127:61]
          rx_res_bits[72] <= rx_res_bits[71] @[Sdc.scala 127:61]
          rx_res_bits[73] <= rx_res_bits[72] @[Sdc.scala 127:61]
          rx_res_bits[74] <= rx_res_bits[73] @[Sdc.scala 127:61]
          rx_res_bits[75] <= rx_res_bits[74] @[Sdc.scala 127:61]
          rx_res_bits[76] <= rx_res_bits[75] @[Sdc.scala 127:61]
          rx_res_bits[77] <= rx_res_bits[76] @[Sdc.scala 127:61]
          rx_res_bits[78] <= rx_res_bits[77] @[Sdc.scala 127:61]
          rx_res_bits[79] <= rx_res_bits[78] @[Sdc.scala 127:61]
          rx_res_bits[80] <= rx_res_bits[79] @[Sdc.scala 127:61]
          rx_res_bits[81] <= rx_res_bits[80] @[Sdc.scala 127:61]
          rx_res_bits[82] <= rx_res_bits[81] @[Sdc.scala 127:61]
          rx_res_bits[83] <= rx_res_bits[82] @[Sdc.scala 127:61]
          rx_res_bits[84] <= rx_res_bits[83] @[Sdc.scala 127:61]
          rx_res_bits[85] <= rx_res_bits[84] @[Sdc.scala 127:61]
          rx_res_bits[86] <= rx_res_bits[85] @[Sdc.scala 127:61]
          rx_res_bits[87] <= rx_res_bits[86] @[Sdc.scala 127:61]
          rx_res_bits[88] <= rx_res_bits[87] @[Sdc.scala 127:61]
          rx_res_bits[89] <= rx_res_bits[88] @[Sdc.scala 127:61]
          rx_res_bits[90] <= rx_res_bits[89] @[Sdc.scala 127:61]
          rx_res_bits[91] <= rx_res_bits[90] @[Sdc.scala 127:61]
          rx_res_bits[92] <= rx_res_bits[91] @[Sdc.scala 127:61]
          rx_res_bits[93] <= rx_res_bits[92] @[Sdc.scala 127:61]
          rx_res_bits[94] <= rx_res_bits[93] @[Sdc.scala 127:61]
          rx_res_bits[95] <= rx_res_bits[94] @[Sdc.scala 127:61]
          rx_res_bits[96] <= rx_res_bits[95] @[Sdc.scala 127:61]
          rx_res_bits[97] <= rx_res_bits[96] @[Sdc.scala 127:61]
          rx_res_bits[98] <= rx_res_bits[97] @[Sdc.scala 127:61]
          rx_res_bits[99] <= rx_res_bits[98] @[Sdc.scala 127:61]
          rx_res_bits[100] <= rx_res_bits[99] @[Sdc.scala 127:61]
          rx_res_bits[101] <= rx_res_bits[100] @[Sdc.scala 127:61]
          rx_res_bits[102] <= rx_res_bits[101] @[Sdc.scala 127:61]
          rx_res_bits[103] <= rx_res_bits[102] @[Sdc.scala 127:61]
          rx_res_bits[104] <= rx_res_bits[103] @[Sdc.scala 127:61]
          rx_res_bits[105] <= rx_res_bits[104] @[Sdc.scala 127:61]
          rx_res_bits[106] <= rx_res_bits[105] @[Sdc.scala 127:61]
          rx_res_bits[107] <= rx_res_bits[106] @[Sdc.scala 127:61]
          rx_res_bits[108] <= rx_res_bits[107] @[Sdc.scala 127:61]
          rx_res_bits[109] <= rx_res_bits[108] @[Sdc.scala 127:61]
          rx_res_bits[110] <= rx_res_bits[109] @[Sdc.scala 127:61]
          rx_res_bits[111] <= rx_res_bits[110] @[Sdc.scala 127:61]
          rx_res_bits[112] <= rx_res_bits[111] @[Sdc.scala 127:61]
          rx_res_bits[113] <= rx_res_bits[112] @[Sdc.scala 127:61]
          rx_res_bits[114] <= rx_res_bits[113] @[Sdc.scala 127:61]
          rx_res_bits[115] <= rx_res_bits[114] @[Sdc.scala 127:61]
          rx_res_bits[116] <= rx_res_bits[115] @[Sdc.scala 127:61]
          rx_res_bits[117] <= rx_res_bits[116] @[Sdc.scala 127:61]
          rx_res_bits[118] <= rx_res_bits[117] @[Sdc.scala 127:61]
          rx_res_bits[119] <= rx_res_bits[118] @[Sdc.scala 127:61]
          rx_res_bits[120] <= rx_res_bits[119] @[Sdc.scala 127:61]
          rx_res_bits[121] <= rx_res_bits[120] @[Sdc.scala 127:61]
          rx_res_bits[122] <= rx_res_bits[121] @[Sdc.scala 127:61]
          rx_res_bits[123] <= rx_res_bits[122] @[Sdc.scala 127:61]
          rx_res_bits[124] <= rx_res_bits[123] @[Sdc.scala 127:61]
          rx_res_bits[125] <= rx_res_bits[124] @[Sdc.scala 127:61]
          rx_res_bits[126] <= rx_res_bits[125] @[Sdc.scala 127:61]
          rx_res_bits[127] <= rx_res_bits[126] @[Sdc.scala 127:61]
          rx_res_bits[128] <= rx_res_bits[127] @[Sdc.scala 127:61]
          rx_res_bits[129] <= rx_res_bits[128] @[Sdc.scala 127:61]
          rx_res_bits[130] <= rx_res_bits[129] @[Sdc.scala 127:61]
          rx_res_bits[131] <= rx_res_bits[130] @[Sdc.scala 127:61]
          rx_res_bits[132] <= rx_res_bits[131] @[Sdc.scala 127:61]
          rx_res_bits[133] <= rx_res_bits[132] @[Sdc.scala 127:61]
          rx_res_bits[134] <= rx_res_bits[133] @[Sdc.scala 127:61]
          rx_res_bits[135] <= rx_res_bits[134] @[Sdc.scala 127:61]
          rx_res_bits[0] <= rx_res_next @[Sdc.scala 128:24]
          node _rx_res_counter_T = sub(rx_res_counter, UInt<1>("h1")) @[Sdc.scala 129:42]
          node _rx_res_counter_T_1 = tail(_rx_res_counter_T, 1) @[Sdc.scala 129:42]
          rx_res_counter <= _rx_res_counter_T_1 @[Sdc.scala 129:24]
          rx_res_in_progress <= UInt<1>("h1") @[Sdc.scala 130:28]
          node _rx_res_crc_0_T = xor(rx_res_next, rx_res_crc[6]) @[Sdc.scala 132:38]
          rx_res_crc[0] <= _rx_res_crc_0_T @[Sdc.scala 132:23]
          rx_res_crc[1] <= rx_res_crc[0] @[Sdc.scala 133:23]
          rx_res_crc[2] <= rx_res_crc[1] @[Sdc.scala 134:23]
          node _rx_res_crc_3_T = xor(rx_res_crc[2], rx_res_crc[6]) @[Sdc.scala 135:40]
          rx_res_crc[3] <= _rx_res_crc_3_T @[Sdc.scala 135:23]
          rx_res_crc[4] <= rx_res_crc[3] @[Sdc.scala 136:23]
          rx_res_crc[5] <= rx_res_crc[4] @[Sdc.scala 137:23]
          rx_res_crc[6] <= rx_res_crc[5] @[Sdc.scala 138:23]
          node _T_11 = eq(rx_res_counter, UInt<1>("h1")) @[Sdc.scala 140:30]
          when _T_11 : @[Sdc.scala 140:39]
            rx_res_in_progress <= UInt<1>("h0") @[Sdc.scala 142:30]
            node rx_res_lo_lo_lo_lo_lo_lo = cat(rx_res_bits[1], rx_res_bits[0]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_lo_hi = cat(rx_res_bits[3], rx_res_bits[2]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_lo = cat(rx_res_lo_lo_lo_lo_lo_hi, rx_res_lo_lo_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_hi_lo = cat(rx_res_bits[5], rx_res_bits[4]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_hi_hi = cat(rx_res_bits[7], rx_res_bits[6]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo_hi = cat(rx_res_lo_lo_lo_lo_hi_hi, rx_res_lo_lo_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_lo = cat(rx_res_lo_lo_lo_lo_hi, rx_res_lo_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_lo_lo = cat(rx_res_bits[9], rx_res_bits[8]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_lo_hi = cat(rx_res_bits[11], rx_res_bits[10]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_lo = cat(rx_res_lo_lo_lo_hi_lo_hi, rx_res_lo_lo_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_hi_lo = cat(rx_res_bits[13], rx_res_bits[12]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_hi_hi_hi = cat(rx_res_bits[16], rx_res_bits[15]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_hi_hi = cat(rx_res_lo_lo_lo_hi_hi_hi_hi, rx_res_bits[14]) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi_hi = cat(rx_res_lo_lo_lo_hi_hi_hi, rx_res_lo_lo_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo_hi = cat(rx_res_lo_lo_lo_hi_hi, rx_res_lo_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_lo = cat(rx_res_lo_lo_lo_hi, rx_res_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_lo_lo = cat(rx_res_bits[18], rx_res_bits[17]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_lo_hi = cat(rx_res_bits[20], rx_res_bits[19]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_lo = cat(rx_res_lo_lo_hi_lo_lo_hi, rx_res_lo_lo_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_hi_lo = cat(rx_res_bits[22], rx_res_bits[21]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_hi_hi = cat(rx_res_bits[24], rx_res_bits[23]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo_hi = cat(rx_res_lo_lo_hi_lo_hi_hi, rx_res_lo_lo_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_lo = cat(rx_res_lo_lo_hi_lo_hi, rx_res_lo_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_lo_lo = cat(rx_res_bits[26], rx_res_bits[25]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_lo_hi = cat(rx_res_bits[28], rx_res_bits[27]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_lo = cat(rx_res_lo_lo_hi_hi_lo_hi, rx_res_lo_lo_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_hi_lo = cat(rx_res_bits[30], rx_res_bits[29]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_hi_hi_hi = cat(rx_res_bits[33], rx_res_bits[32]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_hi_hi = cat(rx_res_lo_lo_hi_hi_hi_hi_hi, rx_res_bits[31]) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi_hi = cat(rx_res_lo_lo_hi_hi_hi_hi, rx_res_lo_lo_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi_hi = cat(rx_res_lo_lo_hi_hi_hi, rx_res_lo_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo_hi = cat(rx_res_lo_lo_hi_hi, rx_res_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_lo = cat(rx_res_lo_lo_hi, rx_res_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_lo_lo = cat(rx_res_bits[35], rx_res_bits[34]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_lo_hi = cat(rx_res_bits[37], rx_res_bits[36]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_lo = cat(rx_res_lo_hi_lo_lo_lo_hi, rx_res_lo_hi_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_hi_lo = cat(rx_res_bits[39], rx_res_bits[38]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_hi_hi = cat(rx_res_bits[41], rx_res_bits[40]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo_hi = cat(rx_res_lo_hi_lo_lo_hi_hi, rx_res_lo_hi_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_lo = cat(rx_res_lo_hi_lo_lo_hi, rx_res_lo_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_lo_lo = cat(rx_res_bits[43], rx_res_bits[42]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_lo_hi = cat(rx_res_bits[45], rx_res_bits[44]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_lo = cat(rx_res_lo_hi_lo_hi_lo_hi, rx_res_lo_hi_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_hi_lo = cat(rx_res_bits[47], rx_res_bits[46]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_hi_hi_hi = cat(rx_res_bits[50], rx_res_bits[49]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_hi_hi = cat(rx_res_lo_hi_lo_hi_hi_hi_hi, rx_res_bits[48]) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi_hi = cat(rx_res_lo_hi_lo_hi_hi_hi, rx_res_lo_hi_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo_hi = cat(rx_res_lo_hi_lo_hi_hi, rx_res_lo_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_lo = cat(rx_res_lo_hi_lo_hi, rx_res_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_lo_lo = cat(rx_res_bits[52], rx_res_bits[51]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_lo_hi = cat(rx_res_bits[54], rx_res_bits[53]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_lo = cat(rx_res_lo_hi_hi_lo_lo_hi, rx_res_lo_hi_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_hi_lo = cat(rx_res_bits[56], rx_res_bits[55]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_hi_hi = cat(rx_res_bits[58], rx_res_bits[57]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo_hi = cat(rx_res_lo_hi_hi_lo_hi_hi, rx_res_lo_hi_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_lo = cat(rx_res_lo_hi_hi_lo_hi, rx_res_lo_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_lo_lo = cat(rx_res_bits[60], rx_res_bits[59]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_lo_hi = cat(rx_res_bits[62], rx_res_bits[61]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_lo = cat(rx_res_lo_hi_hi_hi_lo_hi, rx_res_lo_hi_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_hi_lo = cat(rx_res_bits[64], rx_res_bits[63]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_hi_hi_hi = cat(rx_res_bits[67], rx_res_bits[66]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_hi_hi = cat(rx_res_lo_hi_hi_hi_hi_hi_hi, rx_res_bits[65]) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi_hi = cat(rx_res_lo_hi_hi_hi_hi_hi, rx_res_lo_hi_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi_hi = cat(rx_res_lo_hi_hi_hi_hi, rx_res_lo_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi_hi = cat(rx_res_lo_hi_hi_hi, rx_res_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo_hi = cat(rx_res_lo_hi_hi, rx_res_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_lo = cat(rx_res_lo_hi, rx_res_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_lo_lo = cat(rx_res_bits[69], rx_res_bits[68]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_lo_hi = cat(rx_res_bits[71], rx_res_bits[70]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_lo = cat(rx_res_hi_lo_lo_lo_lo_hi, rx_res_hi_lo_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_hi_lo = cat(rx_res_bits[73], rx_res_bits[72]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_hi_hi = cat(rx_res_bits[75], rx_res_bits[74]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo_hi = cat(rx_res_hi_lo_lo_lo_hi_hi, rx_res_hi_lo_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_lo = cat(rx_res_hi_lo_lo_lo_hi, rx_res_hi_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_lo_lo = cat(rx_res_bits[77], rx_res_bits[76]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_lo_hi = cat(rx_res_bits[79], rx_res_bits[78]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_lo = cat(rx_res_hi_lo_lo_hi_lo_hi, rx_res_hi_lo_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_hi_lo = cat(rx_res_bits[81], rx_res_bits[80]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_hi_hi_hi = cat(rx_res_bits[84], rx_res_bits[83]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_hi_hi = cat(rx_res_hi_lo_lo_hi_hi_hi_hi, rx_res_bits[82]) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi_hi = cat(rx_res_hi_lo_lo_hi_hi_hi, rx_res_hi_lo_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo_hi = cat(rx_res_hi_lo_lo_hi_hi, rx_res_hi_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_lo = cat(rx_res_hi_lo_lo_hi, rx_res_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_lo_lo = cat(rx_res_bits[86], rx_res_bits[85]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_lo_hi = cat(rx_res_bits[88], rx_res_bits[87]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_lo = cat(rx_res_hi_lo_hi_lo_lo_hi, rx_res_hi_lo_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_hi_lo = cat(rx_res_bits[90], rx_res_bits[89]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_hi_hi = cat(rx_res_bits[92], rx_res_bits[91]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo_hi = cat(rx_res_hi_lo_hi_lo_hi_hi, rx_res_hi_lo_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_lo = cat(rx_res_hi_lo_hi_lo_hi, rx_res_hi_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_lo_lo = cat(rx_res_bits[94], rx_res_bits[93]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_lo_hi = cat(rx_res_bits[96], rx_res_bits[95]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_lo = cat(rx_res_hi_lo_hi_hi_lo_hi, rx_res_hi_lo_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_hi_lo = cat(rx_res_bits[98], rx_res_bits[97]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_hi_hi_hi = cat(rx_res_bits[101], rx_res_bits[100]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_hi_hi = cat(rx_res_hi_lo_hi_hi_hi_hi_hi, rx_res_bits[99]) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi_hi = cat(rx_res_hi_lo_hi_hi_hi_hi, rx_res_hi_lo_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi_hi = cat(rx_res_hi_lo_hi_hi_hi, rx_res_hi_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo_hi = cat(rx_res_hi_lo_hi_hi, rx_res_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_lo = cat(rx_res_hi_lo_hi, rx_res_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_lo_lo = cat(rx_res_bits[103], rx_res_bits[102]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_lo_hi = cat(rx_res_bits[105], rx_res_bits[104]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_lo = cat(rx_res_hi_hi_lo_lo_lo_hi, rx_res_hi_hi_lo_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_hi_lo = cat(rx_res_bits[107], rx_res_bits[106]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_hi_hi = cat(rx_res_bits[109], rx_res_bits[108]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo_hi = cat(rx_res_hi_hi_lo_lo_hi_hi, rx_res_hi_hi_lo_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_lo = cat(rx_res_hi_hi_lo_lo_hi, rx_res_hi_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_lo_lo = cat(rx_res_bits[111], rx_res_bits[110]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_lo_hi = cat(rx_res_bits[113], rx_res_bits[112]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_lo = cat(rx_res_hi_hi_lo_hi_lo_hi, rx_res_hi_hi_lo_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_hi_lo = cat(rx_res_bits[115], rx_res_bits[114]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_hi_hi_hi = cat(rx_res_bits[118], rx_res_bits[117]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_hi_hi = cat(rx_res_hi_hi_lo_hi_hi_hi_hi, rx_res_bits[116]) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi_hi = cat(rx_res_hi_hi_lo_hi_hi_hi, rx_res_hi_hi_lo_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo_hi = cat(rx_res_hi_hi_lo_hi_hi, rx_res_hi_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_lo = cat(rx_res_hi_hi_lo_hi, rx_res_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_lo_lo = cat(rx_res_bits[120], rx_res_bits[119]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_lo_hi = cat(rx_res_bits[122], rx_res_bits[121]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_lo = cat(rx_res_hi_hi_hi_lo_lo_hi, rx_res_hi_hi_hi_lo_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_hi_lo = cat(rx_res_bits[124], rx_res_bits[123]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_hi_hi = cat(rx_res_bits[126], rx_res_bits[125]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo_hi = cat(rx_res_hi_hi_hi_lo_hi_hi, rx_res_hi_hi_hi_lo_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_lo = cat(rx_res_hi_hi_hi_lo_hi, rx_res_hi_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_lo_lo = cat(rx_res_bits[128], rx_res_bits[127]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_lo_hi = cat(rx_res_bits[130], rx_res_bits[129]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_lo = cat(rx_res_hi_hi_hi_hi_lo_hi, rx_res_hi_hi_hi_hi_lo_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_hi_lo = cat(rx_res_bits[132], rx_res_bits[131]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_hi_hi_hi = cat(rx_res_bits[135], rx_res_bits[134]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_hi_hi = cat(rx_res_hi_hi_hi_hi_hi_hi_hi, rx_res_bits[133]) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi_hi = cat(rx_res_hi_hi_hi_hi_hi_hi, rx_res_hi_hi_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi_hi = cat(rx_res_hi_hi_hi_hi_hi, rx_res_hi_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi_hi = cat(rx_res_hi_hi_hi_hi, rx_res_hi_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi_hi = cat(rx_res_hi_hi_hi, rx_res_hi_hi_lo) @[Cat.scala 31:58]
            node rx_res_hi = cat(rx_res_hi_hi, rx_res_hi_lo) @[Cat.scala 31:58]
            node _rx_res_T = cat(rx_res_hi, rx_res_lo) @[Cat.scala 31:58]
            node _rx_res_T_1 = cat(_rx_res_T, rx_res_next) @[Cat.scala 31:58]
            rx_res <= _rx_res_T_1 @[Sdc.scala 143:18]
            rx_res_ready <= UInt<1>("h1") @[Sdc.scala 144:24]
            node rx_res_crc_error_lo_hi = cat(rx_res_crc[4], rx_res_crc[5]) @[Cat.scala 31:58]
            node rx_res_crc_error_lo = cat(rx_res_crc_error_lo_hi, rx_res_crc[6]) @[Cat.scala 31:58]
            node rx_res_crc_error_hi_lo = cat(rx_res_crc[2], rx_res_crc[3]) @[Cat.scala 31:58]
            node rx_res_crc_error_hi_hi = cat(rx_res_crc[0], rx_res_crc[1]) @[Cat.scala 31:58]
            node rx_res_crc_error_hi = cat(rx_res_crc_error_hi_hi, rx_res_crc_error_hi_lo) @[Cat.scala 31:58]
            node _rx_res_crc_error_T = cat(rx_res_crc_error_hi, rx_res_crc_error_lo) @[Cat.scala 31:58]
            node _rx_res_crc_error_T_1 = neq(_rx_res_crc_error_T, UInt<1>("h0")) @[Sdc.scala 145:64]
            node _rx_res_crc_error_T_2 = and(rx_res_crc_en, _rx_res_crc_error_T_1) @[Sdc.scala 145:45]
            rx_res_crc_error <= _rx_res_crc_error_T_2 @[Sdc.scala 145:28]
            node _T_12 = eq(rx_res_type, UInt<4>("h5")) @[Sdc.scala 146:29]
            when _T_12 : @[Sdc.scala 146:47]
              rx_busy_timer <= UInt<19>("h7a120") @[Sdc.scala 147:27]
            tx_cmd_timer <= UInt<6>("h30") @[Sdc.scala 149:24]
    io.sdc_port.cmd_wrt <= reg_tx_cmd_wrt @[Sdc.scala 155:23]
    io.sdc_port.cmd_out <= reg_tx_cmd_out @[Sdc.scala 156:23]
    node _T_13 = neq(tx_cmd_timer, UInt<1>("h0")) @[Sdc.scala 158:22]
    node _T_14 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 158:49]
    node _T_15 = and(_T_13, _T_14) @[Sdc.scala 158:30]
    node _T_16 = and(_T_15, reg_clk) @[Sdc.scala 158:57]
    when _T_16 : @[Sdc.scala 158:69]
      node _tx_cmd_timer_T = sub(tx_cmd_timer, UInt<1>("h1")) @[Sdc.scala 159:34]
      node _tx_cmd_timer_T_1 = tail(_tx_cmd_timer_T, 1) @[Sdc.scala 159:34]
      tx_cmd_timer <= _tx_cmd_timer_T_1 @[Sdc.scala 159:18]
      reg_tx_cmd_wrt <= UInt<1>("h0") @[Sdc.scala 160:20]
      reg_tx_cmd_out is invalid @[Sdc.scala 161:20]
    else :
      node _T_17 = neq(rx_busy_timer, UInt<1>("h0")) @[Sdc.scala 162:29]
      node _T_18 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 162:56]
      node _T_19 = and(_T_17, _T_18) @[Sdc.scala 162:37]
      node _T_20 = and(_T_19, reg_clk) @[Sdc.scala 162:64]
      when _T_20 : @[Sdc.scala 162:76]
        reg_tx_cmd_wrt <= UInt<1>("h0") @[Sdc.scala 163:20]
        reg_tx_cmd_out is invalid @[Sdc.scala 164:20]
      else :
        node _T_21 = gt(tx_cmd_counter, UInt<1>("h0")) @[Sdc.scala 165:30]
        node _T_22 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 165:55]
        node _T_23 = and(_T_21, _T_22) @[Sdc.scala 165:36]
        node _T_24 = and(_T_23, reg_clk) @[Sdc.scala 165:63]
        when _T_24 : @[Sdc.scala 165:75]
          reg_tx_cmd_wrt <= UInt<1>("h1") @[Sdc.scala 166:20]
          reg_tx_cmd_out <= tx_cmd[0] @[Sdc.scala 167:20]
          tx_cmd[0] <= tx_cmd[1] @[Sdc.scala 168:48]
          tx_cmd[1] <= tx_cmd[2] @[Sdc.scala 168:48]
          tx_cmd[2] <= tx_cmd[3] @[Sdc.scala 168:48]
          tx_cmd[3] <= tx_cmd[4] @[Sdc.scala 168:48]
          tx_cmd[4] <= tx_cmd[5] @[Sdc.scala 168:48]
          tx_cmd[5] <= tx_cmd[6] @[Sdc.scala 168:48]
          tx_cmd[6] <= tx_cmd[7] @[Sdc.scala 168:48]
          tx_cmd[7] <= tx_cmd[8] @[Sdc.scala 168:48]
          tx_cmd[8] <= tx_cmd[9] @[Sdc.scala 168:48]
          tx_cmd[9] <= tx_cmd[10] @[Sdc.scala 168:48]
          tx_cmd[10] <= tx_cmd[11] @[Sdc.scala 168:48]
          tx_cmd[11] <= tx_cmd[12] @[Sdc.scala 168:48]
          tx_cmd[12] <= tx_cmd[13] @[Sdc.scala 168:48]
          tx_cmd[13] <= tx_cmd[14] @[Sdc.scala 168:48]
          tx_cmd[14] <= tx_cmd[15] @[Sdc.scala 168:48]
          tx_cmd[15] <= tx_cmd[16] @[Sdc.scala 168:48]
          tx_cmd[16] <= tx_cmd[17] @[Sdc.scala 168:48]
          tx_cmd[17] <= tx_cmd[18] @[Sdc.scala 168:48]
          tx_cmd[18] <= tx_cmd[19] @[Sdc.scala 168:48]
          tx_cmd[19] <= tx_cmd[20] @[Sdc.scala 168:48]
          tx_cmd[20] <= tx_cmd[21] @[Sdc.scala 168:48]
          tx_cmd[21] <= tx_cmd[22] @[Sdc.scala 168:48]
          tx_cmd[22] <= tx_cmd[23] @[Sdc.scala 168:48]
          tx_cmd[23] <= tx_cmd[24] @[Sdc.scala 168:48]
          tx_cmd[24] <= tx_cmd[25] @[Sdc.scala 168:48]
          tx_cmd[25] <= tx_cmd[26] @[Sdc.scala 168:48]
          tx_cmd[26] <= tx_cmd[27] @[Sdc.scala 168:48]
          tx_cmd[27] <= tx_cmd[28] @[Sdc.scala 168:48]
          tx_cmd[28] <= tx_cmd[29] @[Sdc.scala 168:48]
          tx_cmd[29] <= tx_cmd[30] @[Sdc.scala 168:48]
          tx_cmd[30] <= tx_cmd[31] @[Sdc.scala 168:48]
          tx_cmd[31] <= tx_cmd[32] @[Sdc.scala 168:48]
          tx_cmd[32] <= tx_cmd[33] @[Sdc.scala 168:48]
          tx_cmd[33] <= tx_cmd[34] @[Sdc.scala 168:48]
          tx_cmd[34] <= tx_cmd[35] @[Sdc.scala 168:48]
          tx_cmd[35] <= tx_cmd[36] @[Sdc.scala 168:48]
          tx_cmd[36] <= tx_cmd[37] @[Sdc.scala 168:48]
          tx_cmd[37] <= tx_cmd[38] @[Sdc.scala 168:48]
          tx_cmd[38] <= tx_cmd[39] @[Sdc.scala 168:48]
          tx_cmd[39] <= tx_cmd[40] @[Sdc.scala 168:48]
          tx_cmd[40] <= tx_cmd[41] @[Sdc.scala 168:48]
          tx_cmd[41] <= tx_cmd[42] @[Sdc.scala 168:48]
          tx_cmd[42] <= tx_cmd[43] @[Sdc.scala 168:48]
          tx_cmd[43] <= tx_cmd[44] @[Sdc.scala 168:48]
          tx_cmd[44] <= tx_cmd[45] @[Sdc.scala 168:48]
          tx_cmd[45] <= tx_cmd[46] @[Sdc.scala 168:48]
          tx_cmd[46] <= tx_cmd[47] @[Sdc.scala 168:48]
          node _tx_cmd_counter_T = sub(tx_cmd_counter, UInt<1>("h1")) @[Sdc.scala 169:38]
          node _tx_cmd_counter_T_1 = tail(_tx_cmd_counter_T, 1) @[Sdc.scala 169:38]
          tx_cmd_counter <= _tx_cmd_counter_T_1 @[Sdc.scala 169:20]
          node _crc_T = xor(tx_cmd[7], tx_cmd_crc[6]) @[Sdc.scala 172:17]
          node _crc_T_1 = xor(tx_cmd_crc[2], tx_cmd_crc[6]) @[Sdc.scala 175:21]
          wire crc : UInt<1>[7] @[Sdc.scala 171:22]
          crc[0] <= _crc_T @[Sdc.scala 171:22]
          crc[1] <= tx_cmd_crc[0] @[Sdc.scala 171:22]
          crc[2] <= tx_cmd_crc[1] @[Sdc.scala 171:22]
          crc[3] <= _crc_T_1 @[Sdc.scala 171:22]
          crc[4] <= tx_cmd_crc[3] @[Sdc.scala 171:22]
          crc[5] <= tx_cmd_crc[4] @[Sdc.scala 171:22]
          crc[6] <= tx_cmd_crc[5] @[Sdc.scala 171:22]
          tx_cmd_crc[0] <= crc[0] @[Sdc.scala 180:16]
          tx_cmd_crc[1] <= crc[1] @[Sdc.scala 180:16]
          tx_cmd_crc[2] <= crc[2] @[Sdc.scala 180:16]
          tx_cmd_crc[3] <= crc[3] @[Sdc.scala 180:16]
          tx_cmd_crc[4] <= crc[4] @[Sdc.scala 180:16]
          tx_cmd_crc[5] <= crc[5] @[Sdc.scala 180:16]
          tx_cmd_crc[6] <= crc[6] @[Sdc.scala 180:16]
          node _T_25 = eq(tx_cmd_counter, UInt<4>("h9")) @[Sdc.scala 183:26]
          when _T_25 : @[Sdc.scala 183:35]
            tx_cmd[0] <= crc[6] @[Sdc.scala 184:39]
            tx_cmd[1] <= crc[5] @[Sdc.scala 184:39]
            tx_cmd[2] <= crc[4] @[Sdc.scala 184:39]
            tx_cmd[3] <= crc[3] @[Sdc.scala 184:39]
            tx_cmd[4] <= crc[2] @[Sdc.scala 184:39]
            tx_cmd[5] <= crc[1] @[Sdc.scala 184:39]
            tx_cmd[6] <= crc[0] @[Sdc.scala 184:39]
        else :
          node _T_26 = eq(tx_cmd_counter, UInt<1>("h0")) @[Sdc.scala 187:30]
          node _T_27 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 187:57]
          node _T_28 = and(_T_26, _T_27) @[Sdc.scala 187:38]
          node _T_29 = and(_T_28, reg_clk) @[Sdc.scala 187:65]
          when _T_29 : @[Sdc.scala 187:77]
            reg_tx_cmd_wrt <= UInt<1>("h0") @[Sdc.scala 188:20]
            reg_tx_cmd_out is invalid @[Sdc.scala 189:20]
    io.sdc_port.dat_wrt <= UInt<1>("h0") @[Sdc.scala 192:23]
    io.sdc_port.dat_out is invalid @[Sdc.scala 193:23]
    node _T_30 = gt(rx_dat_counter, UInt<1>("h0")) @[Sdc.scala 195:24]
    node _T_31 = eq(tx_cmd_counter, UInt<1>("h0")) @[Sdc.scala 195:48]
    node _T_32 = and(_T_30, _T_31) @[Sdc.scala 195:30]
    when _T_32 : @[Sdc.scala 195:57]
      rx_dat_next <= io.sdc_port.dat_in @[Sdc.scala 196:17]
      node _T_33 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 197:27]
      node _T_34 = and(_T_33, reg_clk) @[Sdc.scala 197:35]
      when _T_34 : @[Sdc.scala 197:47]
        node _T_35 = eq(rx_dat_in_progress, UInt<1>("h0")) @[Sdc.scala 198:13]
        node _T_36 = bits(rx_dat_next, 0, 0) @[Sdc.scala 198:47]
        node _T_37 = bits(_T_36, 0, 0) @[Sdc.scala 198:51]
        node _T_38 = and(_T_35, _T_37) @[Sdc.scala 198:33]
        when _T_38 : @[Sdc.scala 198:59]
          node _rx_dat_timer_T = sub(rx_dat_timer, UInt<1>("h1")) @[Sdc.scala 199:38]
          node _rx_dat_timer_T_1 = tail(_rx_dat_timer_T, 1) @[Sdc.scala 199:38]
          rx_dat_timer <= _rx_dat_timer_T_1 @[Sdc.scala 199:22]
          node _T_39 = eq(rx_dat_timer, UInt<1>("h1")) @[Sdc.scala 200:28]
          when _T_39 : @[Sdc.scala 200:37]
            rx_dat_counter <= UInt<1>("h0") @[Sdc.scala 201:26]
            rx_dat_ready <= UInt<1>("h1") @[Sdc.scala 202:24]
            rx_dat_timeout <= UInt<1>("h1") @[Sdc.scala 203:26]
        else :
          node _T_40 = eq(rx_dat_in_progress, UInt<1>("h0")) @[Sdc.scala 205:19]
          node _T_41 = bits(rx_dat_next, 0, 0) @[Sdc.scala 205:54]
          node _T_42 = bits(_T_41, 0, 0) @[Sdc.scala 205:58]
          node _T_43 = eq(_T_42, UInt<1>("h0")) @[Sdc.scala 205:42]
          node _T_44 = and(_T_40, _T_43) @[Sdc.scala 205:39]
          when _T_44 : @[Sdc.scala 205:66]
            rx_dat_in_progress <= UInt<1>("h1") @[Sdc.scala 206:28]
          else :
            rx_dat_bits[1] <= rx_dat_bits[0] @[Sdc.scala 208:50]
            rx_dat_bits[2] <= rx_dat_bits[1] @[Sdc.scala 208:50]
            rx_dat_bits[3] <= rx_dat_bits[2] @[Sdc.scala 208:50]
            rx_dat_bits[4] <= rx_dat_bits[3] @[Sdc.scala 208:50]
            rx_dat_bits[5] <= rx_dat_bits[4] @[Sdc.scala 208:50]
            rx_dat_bits[6] <= rx_dat_bits[5] @[Sdc.scala 208:50]
            rx_dat_bits[7] <= rx_dat_bits[6] @[Sdc.scala 208:50]
            rx_dat_bits[0] <= rx_dat_next @[Sdc.scala 209:24]
            node _rx_dat_counter_T = sub(rx_dat_counter, UInt<1>("h1")) @[Sdc.scala 210:42]
            node _rx_dat_counter_T_1 = tail(_rx_dat_counter_T, 1) @[Sdc.scala 210:42]
            rx_dat_counter <= _rx_dat_counter_T_1 @[Sdc.scala 210:24]
            node _rx_dat_crc_0_T = xor(rx_dat_next, rx_dat_crc[15]) @[Sdc.scala 212:38]
            rx_dat_crc[0] <= _rx_dat_crc_0_T @[Sdc.scala 212:23]
            rx_dat_crc[1] <= rx_dat_crc[0] @[Sdc.scala 213:23]
            rx_dat_crc[2] <= rx_dat_crc[1] @[Sdc.scala 214:23]
            rx_dat_crc[3] <= rx_dat_crc[2] @[Sdc.scala 215:23]
            rx_dat_crc[4] <= rx_dat_crc[3] @[Sdc.scala 216:23]
            node _rx_dat_crc_5_T = xor(rx_dat_crc[4], rx_dat_crc[15]) @[Sdc.scala 217:40]
            rx_dat_crc[5] <= _rx_dat_crc_5_T @[Sdc.scala 217:23]
            rx_dat_crc[6] <= rx_dat_crc[5] @[Sdc.scala 218:23]
            rx_dat_crc[7] <= rx_dat_crc[6] @[Sdc.scala 219:23]
            rx_dat_crc[8] <= rx_dat_crc[7] @[Sdc.scala 220:23]
            rx_dat_crc[9] <= rx_dat_crc[8] @[Sdc.scala 221:23]
            rx_dat_crc[10] <= rx_dat_crc[9] @[Sdc.scala 222:24]
            rx_dat_crc[11] <= rx_dat_crc[10] @[Sdc.scala 223:24]
            node _rx_dat_crc_12_T = xor(rx_dat_crc[11], rx_dat_crc[15]) @[Sdc.scala 224:42]
            rx_dat_crc[12] <= _rx_dat_crc_12_T @[Sdc.scala 224:24]
            rx_dat_crc[13] <= rx_dat_crc[12] @[Sdc.scala 225:24]
            rx_dat_crc[14] <= rx_dat_crc[13] @[Sdc.scala 226:24]
            rx_dat_crc[15] <= rx_dat_crc[14] @[Sdc.scala 227:24]
            node _T_45 = bits(rx_dat_counter, 2, 0) @[Sdc.scala 228:29]
            node _T_46 = eq(_T_45, UInt<1>("h1")) @[Sdc.scala 228:36]
            node _T_47 = bits(rx_dat_counter, 10, 3) @[Sdc.scala 228:61]
            node _T_48 = gt(_T_47, UInt<1>("h1")) @[Sdc.scala 228:69]
            node _T_49 = and(_T_46, _T_48) @[Sdc.scala 228:44]
            when _T_49 : @[Sdc.scala 228:76]
              rx_dat_start_bit <= UInt<1>("h0") @[Sdc.scala 229:28]
              node _T_50 = eq(rx_dat_start_bit, UInt<1>("h0")) @[Sdc.scala 230:17]
              when _T_50 : @[Sdc.scala 230:36]
                node _rx_dat_index_T = add(rx_dat_index, UInt<1>("h1")) @[Sdc.scala 231:42]
                node _rx_dat_index_T_1 = tail(_rx_dat_index_T, 1) @[Sdc.scala 231:42]
                rx_dat_index <= _rx_dat_index_T_1 @[Sdc.scala 231:26]
                node lo_lo = cat(rx_dat_bits[7], rx_dat_bits[6]) @[Cat.scala 31:58]
                node lo_hi = cat(rx_dat_bits[5], rx_dat_bits[4]) @[Cat.scala 31:58]
                node lo = cat(lo_hi, lo_lo) @[Cat.scala 31:58]
                node hi_lo = cat(rx_dat_bits[3], rx_dat_bits[2]) @[Cat.scala 31:58]
                node hi_hi = cat(rx_dat_bits[1], rx_dat_bits[0]) @[Cat.scala 31:58]
                node hi = cat(hi_hi, hi_lo) @[Cat.scala 31:58]
                node _T_51 = cat(hi, lo) @[Cat.scala 31:58]
                write mport MPORT = rx_dat[rx_dat_index], clock
                MPORT <= _T_51
            node _T_52 = eq(rx_dat_counter, UInt<1>("h1")) @[Sdc.scala 240:30]
            when _T_52 : @[Sdc.scala 240:39]
              rx_dat_in_progress <= UInt<1>("h0") @[Sdc.scala 241:30]
              rx_dat_ready <= UInt<1>("h1") @[Sdc.scala 242:24]
              node crc_error_lo_lo_lo = cat(rx_dat_crc[14], rx_dat_crc[15]) @[Cat.scala 31:58]
              node crc_error_lo_lo_hi = cat(rx_dat_crc[12], rx_dat_crc[13]) @[Cat.scala 31:58]
              node crc_error_lo_lo = cat(crc_error_lo_lo_hi, crc_error_lo_lo_lo) @[Cat.scala 31:58]
              node crc_error_lo_hi_lo = cat(rx_dat_crc[10], rx_dat_crc[11]) @[Cat.scala 31:58]
              node crc_error_lo_hi_hi = cat(rx_dat_crc[8], rx_dat_crc[9]) @[Cat.scala 31:58]
              node crc_error_lo_hi = cat(crc_error_lo_hi_hi, crc_error_lo_hi_lo) @[Cat.scala 31:58]
              node crc_error_lo = cat(crc_error_lo_hi, crc_error_lo_lo) @[Cat.scala 31:58]
              node crc_error_hi_lo_lo = cat(rx_dat_crc[6], rx_dat_crc[7]) @[Cat.scala 31:58]
              node crc_error_hi_lo_hi = cat(rx_dat_crc[4], rx_dat_crc[5]) @[Cat.scala 31:58]
              node crc_error_hi_lo = cat(crc_error_hi_lo_hi, crc_error_hi_lo_lo) @[Cat.scala 31:58]
              node crc_error_hi_hi_lo = cat(rx_dat_crc[2], rx_dat_crc[3]) @[Cat.scala 31:58]
              node crc_error_hi_hi_hi = cat(rx_dat_crc[0], rx_dat_crc[1]) @[Cat.scala 31:58]
              node crc_error_hi_hi = cat(crc_error_hi_hi_hi, crc_error_hi_hi_lo) @[Cat.scala 31:58]
              node crc_error_hi = cat(crc_error_hi_hi, crc_error_hi_lo) @[Cat.scala 31:58]
              node _crc_error_T = cat(crc_error_hi, crc_error_lo) @[Cat.scala 31:58]
              node crc_error = neq(_crc_error_T, UInt<1>("h0")) @[Sdc.scala 243:43]
              rx_dat_crc_error <= crc_error @[Sdc.scala 244:28]
              rx_dat_overrun <= rx_dat_ready @[Sdc.scala 246:26]
              node _T_53 = eq(crc_error, UInt<1>("h0")) @[Sdc.scala 247:38]
              node _T_54 = and(rx_dat_continuous, _T_53) @[Sdc.scala 247:35]
              node _T_55 = eq(rx_dat_ready, UInt<1>("h0")) @[Sdc.scala 247:52]
              node _T_56 = and(_T_54, _T_55) @[Sdc.scala 247:49]
              when _T_56 : @[Sdc.scala 247:62]
                rx_dat_counter <= UInt<11>("h411") @[Sdc.scala 248:28]
                rx_dat_timer <= UInt<19>("h7a120") @[Sdc.scala 249:26]
                rx_dat_start_bit <= UInt<1>("h1") @[Sdc.scala 250:30]
                rx_dat_crc[0] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[1] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[2] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[3] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[4] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[5] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[6] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[7] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[8] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[9] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[10] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[11] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[12] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[13] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[14] <= UInt<1>("h0") @[Sdc.scala 251:24]
                rx_dat_crc[15] <= UInt<1>("h0") @[Sdc.scala 251:24]
    node _T_57 = gt(rx_busy_timer, UInt<1>("h0")) @[Sdc.scala 258:23]
    when _T_57 : @[Sdc.scala 258:30]
      node _rx_busy_next_T = bits(io.sdc_port.dat_in, 0, 0) @[Sdc.scala 259:40]
      node _rx_busy_next_T_1 = eq(_rx_busy_next_T, UInt<1>("h0")) @[Sdc.scala 259:21]
      rx_busy_next <= _rx_busy_next_T_1 @[Sdc.scala 259:18]
      node _T_58 = eq(reg_clk_counter, UInt<1>("h0")) @[Sdc.scala 260:27]
      node _T_59 = and(_T_58, reg_clk) @[Sdc.scala 260:35]
      when _T_59 : @[Sdc.scala 260:47]
        node _T_60 = eq(rx_busy_in_progress, UInt<1>("h0")) @[Sdc.scala 261:13]
        node _T_61 = eq(rx_busy_next, UInt<1>("h0")) @[Sdc.scala 261:37]
        node _T_62 = and(_T_60, _T_61) @[Sdc.scala 261:34]
        when _T_62 : @[Sdc.scala 261:52]
          node _rx_busy_timer_T = sub(rx_busy_timer, UInt<1>("h1")) @[Sdc.scala 262:40]
          node _rx_busy_timer_T_1 = tail(_rx_busy_timer_T, 1) @[Sdc.scala 262:40]
          rx_busy_timer <= _rx_busy_timer_T_1 @[Sdc.scala 262:23]
        node _T_63 = or(rx_busy_in_progress, rx_busy_next) @[Sdc.scala 264:33]
        when _T_63 : @[Sdc.scala 264:50]
          rx_busy_in_progress <= UInt<1>("h1") @[Sdc.scala 265:29]
          node _T_64 = eq(rx_busy_next, UInt<1>("h0")) @[Sdc.scala 266:15]
          when _T_64 : @[Sdc.scala 266:30]
            rx_busy_in_progress <= UInt<1>("h0") @[Sdc.scala 267:31]
            rx_busy_timer <= UInt<1>("h0") @[Sdc.scala 268:25]
    io.mem.rdata <= UInt<32>("hdeadbeef") @[Sdc.scala 274:16]
    io.mem.rvalid <= UInt<1>("h1") @[Sdc.scala 275:17]
    io.mem.rready <= UInt<1>("h1") @[Sdc.scala 276:17]
    io.mem.wready <= UInt<1>("h1") @[Sdc.scala 277:17]
    when io.mem.wen : @[Sdc.scala 279:21]
      node addr = bits(io.mem.waddr, 3, 2) @[Sdc.scala 280:28]
      node _T_65 = eq(UInt<1>("h0"), addr) @[Sdc.scala 281:19]
      when _T_65 : @[Sdc.scala 281:19]
        node baud_divider = bits(io.mem.wdata, 8, 0) @[Sdc.scala 283:40]
        node _T_66 = neq(baud_divider, UInt<1>("h0")) @[Sdc.scala 284:28]
        when _T_66 : @[Sdc.scala 284:37]
          node _reg_power_T = bits(io.mem.wdata, 31, 31) @[Sdc.scala 285:36]
          reg_power <= _reg_power_T @[Sdc.scala 285:21]
          reg_baud_divider <= baud_divider @[Sdc.scala 286:28]
          reg_clk_counter <= baud_divider @[Sdc.scala 287:27]
      else :
        node _T_67 = eq(UInt<1>("h1"), addr) @[Sdc.scala 281:19]
        when _T_67 : @[Sdc.scala 281:19]
          node _T_68 = bits(io.mem.wdata, 11, 11) @[Sdc.scala 291:27]
          node _T_69 = bits(_T_68, 0, 0) @[Sdc.scala 291:32]
          when _T_69 : @[Sdc.scala 291:40]
            node _tx_cmd_val_T = bits(io.mem.wdata, 9, 4) @[Sdc.scala 292:54]
            node tx_cmd_val_lo_hi = cat(tx_cmd_arg, UInt<7>("h0")) @[Cat.scala 31:58]
            node tx_cmd_val_lo = cat(tx_cmd_val_lo_hi, UInt<1>("h1")) @[Cat.scala 31:58]
            node tx_cmd_val_hi_hi = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 31:58]
            node tx_cmd_val_hi = cat(tx_cmd_val_hi_hi, _tx_cmd_val_T) @[Cat.scala 31:58]
            node tx_cmd_val = cat(tx_cmd_val_hi, tx_cmd_val_lo) @[Cat.scala 31:58]
            node _T_70 = bits(tx_cmd_val, 0, 0) @[Sdc.scala 293:32]
            node _T_71 = bits(tx_cmd_val, 1, 1) @[Sdc.scala 293:32]
            node _T_72 = bits(tx_cmd_val, 2, 2) @[Sdc.scala 293:32]
            node _T_73 = bits(tx_cmd_val, 3, 3) @[Sdc.scala 293:32]
            node _T_74 = bits(tx_cmd_val, 4, 4) @[Sdc.scala 293:32]
            node _T_75 = bits(tx_cmd_val, 5, 5) @[Sdc.scala 293:32]
            node _T_76 = bits(tx_cmd_val, 6, 6) @[Sdc.scala 293:32]
            node _T_77 = bits(tx_cmd_val, 7, 7) @[Sdc.scala 293:32]
            node _T_78 = bits(tx_cmd_val, 8, 8) @[Sdc.scala 293:32]
            node _T_79 = bits(tx_cmd_val, 9, 9) @[Sdc.scala 293:32]
            node _T_80 = bits(tx_cmd_val, 10, 10) @[Sdc.scala 293:32]
            node _T_81 = bits(tx_cmd_val, 11, 11) @[Sdc.scala 293:32]
            node _T_82 = bits(tx_cmd_val, 12, 12) @[Sdc.scala 293:32]
            node _T_83 = bits(tx_cmd_val, 13, 13) @[Sdc.scala 293:32]
            node _T_84 = bits(tx_cmd_val, 14, 14) @[Sdc.scala 293:32]
            node _T_85 = bits(tx_cmd_val, 15, 15) @[Sdc.scala 293:32]
            node _T_86 = bits(tx_cmd_val, 16, 16) @[Sdc.scala 293:32]
            node _T_87 = bits(tx_cmd_val, 17, 17) @[Sdc.scala 293:32]
            node _T_88 = bits(tx_cmd_val, 18, 18) @[Sdc.scala 293:32]
            node _T_89 = bits(tx_cmd_val, 19, 19) @[Sdc.scala 293:32]
            node _T_90 = bits(tx_cmd_val, 20, 20) @[Sdc.scala 293:32]
            node _T_91 = bits(tx_cmd_val, 21, 21) @[Sdc.scala 293:32]
            node _T_92 = bits(tx_cmd_val, 22, 22) @[Sdc.scala 293:32]
            node _T_93 = bits(tx_cmd_val, 23, 23) @[Sdc.scala 293:32]
            node _T_94 = bits(tx_cmd_val, 24, 24) @[Sdc.scala 293:32]
            node _T_95 = bits(tx_cmd_val, 25, 25) @[Sdc.scala 293:32]
            node _T_96 = bits(tx_cmd_val, 26, 26) @[Sdc.scala 293:32]
            node _T_97 = bits(tx_cmd_val, 27, 27) @[Sdc.scala 293:32]
            node _T_98 = bits(tx_cmd_val, 28, 28) @[Sdc.scala 293:32]
            node _T_99 = bits(tx_cmd_val, 29, 29) @[Sdc.scala 293:32]
            node _T_100 = bits(tx_cmd_val, 30, 30) @[Sdc.scala 293:32]
            node _T_101 = bits(tx_cmd_val, 31, 31) @[Sdc.scala 293:32]
            node _T_102 = bits(tx_cmd_val, 32, 32) @[Sdc.scala 293:32]
            node _T_103 = bits(tx_cmd_val, 33, 33) @[Sdc.scala 293:32]
            node _T_104 = bits(tx_cmd_val, 34, 34) @[Sdc.scala 293:32]
            node _T_105 = bits(tx_cmd_val, 35, 35) @[Sdc.scala 293:32]
            node _T_106 = bits(tx_cmd_val, 36, 36) @[Sdc.scala 293:32]
            node _T_107 = bits(tx_cmd_val, 37, 37) @[Sdc.scala 293:32]
            node _T_108 = bits(tx_cmd_val, 38, 38) @[Sdc.scala 293:32]
            node _T_109 = bits(tx_cmd_val, 39, 39) @[Sdc.scala 293:32]
            node _T_110 = bits(tx_cmd_val, 40, 40) @[Sdc.scala 293:32]
            node _T_111 = bits(tx_cmd_val, 41, 41) @[Sdc.scala 293:32]
            node _T_112 = bits(tx_cmd_val, 42, 42) @[Sdc.scala 293:32]
            node _T_113 = bits(tx_cmd_val, 43, 43) @[Sdc.scala 293:32]
            node _T_114 = bits(tx_cmd_val, 44, 44) @[Sdc.scala 293:32]
            node _T_115 = bits(tx_cmd_val, 45, 45) @[Sdc.scala 293:32]
            node _T_116 = bits(tx_cmd_val, 46, 46) @[Sdc.scala 293:32]
            node _T_117 = bits(tx_cmd_val, 47, 47) @[Sdc.scala 293:32]
            tx_cmd[0] <= _T_117 @[Sdc.scala 293:18]
            tx_cmd[1] <= _T_116 @[Sdc.scala 293:18]
            tx_cmd[2] <= _T_115 @[Sdc.scala 293:18]
            tx_cmd[3] <= _T_114 @[Sdc.scala 293:18]
            tx_cmd[4] <= _T_113 @[Sdc.scala 293:18]
            tx_cmd[5] <= _T_112 @[Sdc.scala 293:18]
            tx_cmd[6] <= _T_111 @[Sdc.scala 293:18]
            tx_cmd[7] <= _T_110 @[Sdc.scala 293:18]
            tx_cmd[8] <= _T_109 @[Sdc.scala 293:18]
            tx_cmd[9] <= _T_108 @[Sdc.scala 293:18]
            tx_cmd[10] <= _T_107 @[Sdc.scala 293:18]
            tx_cmd[11] <= _T_106 @[Sdc.scala 293:18]
            tx_cmd[12] <= _T_105 @[Sdc.scala 293:18]
            tx_cmd[13] <= _T_104 @[Sdc.scala 293:18]
            tx_cmd[14] <= _T_103 @[Sdc.scala 293:18]
            tx_cmd[15] <= _T_102 @[Sdc.scala 293:18]
            tx_cmd[16] <= _T_101 @[Sdc.scala 293:18]
            tx_cmd[17] <= _T_100 @[Sdc.scala 293:18]
            tx_cmd[18] <= _T_99 @[Sdc.scala 293:18]
            tx_cmd[19] <= _T_98 @[Sdc.scala 293:18]
            tx_cmd[20] <= _T_97 @[Sdc.scala 293:18]
            tx_cmd[21] <= _T_96 @[Sdc.scala 293:18]
            tx_cmd[22] <= _T_95 @[Sdc.scala 293:18]
            tx_cmd[23] <= _T_94 @[Sdc.scala 293:18]
            tx_cmd[24] <= _T_93 @[Sdc.scala 293:18]
            tx_cmd[25] <= _T_92 @[Sdc.scala 293:18]
            tx_cmd[26] <= _T_91 @[Sdc.scala 293:18]
            tx_cmd[27] <= _T_90 @[Sdc.scala 293:18]
            tx_cmd[28] <= _T_89 @[Sdc.scala 293:18]
            tx_cmd[29] <= _T_88 @[Sdc.scala 293:18]
            tx_cmd[30] <= _T_87 @[Sdc.scala 293:18]
            tx_cmd[31] <= _T_86 @[Sdc.scala 293:18]
            tx_cmd[32] <= _T_85 @[Sdc.scala 293:18]
            tx_cmd[33] <= _T_84 @[Sdc.scala 293:18]
            tx_cmd[34] <= _T_83 @[Sdc.scala 293:18]
            tx_cmd[35] <= _T_82 @[Sdc.scala 293:18]
            tx_cmd[36] <= _T_81 @[Sdc.scala 293:18]
            tx_cmd[37] <= _T_80 @[Sdc.scala 293:18]
            tx_cmd[38] <= _T_79 @[Sdc.scala 293:18]
            tx_cmd[39] <= _T_78 @[Sdc.scala 293:18]
            tx_cmd[40] <= _T_77 @[Sdc.scala 293:18]
            tx_cmd[41] <= _T_76 @[Sdc.scala 293:18]
            tx_cmd[42] <= _T_75 @[Sdc.scala 293:18]
            tx_cmd[43] <= _T_74 @[Sdc.scala 293:18]
            tx_cmd[44] <= _T_73 @[Sdc.scala 293:18]
            tx_cmd[45] <= _T_72 @[Sdc.scala 293:18]
            tx_cmd[46] <= _T_71 @[Sdc.scala 293:18]
            tx_cmd[47] <= _T_70 @[Sdc.scala 293:18]
            tx_cmd_counter <= UInt<6>("h30") @[Sdc.scala 294:26]
            node _T_118 = bits(tx_cmd_val, 47, 41) @[Sdc.scala 295:35]
            node _T_119 = bits(_T_118, 0, 0) @[Sdc.scala 295:44]
            node _T_120 = bits(_T_118, 1, 1) @[Sdc.scala 295:44]
            node _T_121 = bits(_T_118, 2, 2) @[Sdc.scala 295:44]
            node _T_122 = bits(_T_118, 3, 3) @[Sdc.scala 295:44]
            node _T_123 = bits(_T_118, 4, 4) @[Sdc.scala 295:44]
            node _T_124 = bits(_T_118, 5, 5) @[Sdc.scala 295:44]
            node _T_125 = bits(_T_118, 6, 6) @[Sdc.scala 295:44]
            tx_cmd_crc[0] <= _T_119 @[Sdc.scala 295:22]
            tx_cmd_crc[1] <= _T_120 @[Sdc.scala 295:22]
            tx_cmd_crc[2] <= _T_121 @[Sdc.scala 295:22]
            tx_cmd_crc[3] <= _T_122 @[Sdc.scala 295:22]
            tx_cmd_crc[4] <= _T_123 @[Sdc.scala 295:22]
            tx_cmd_crc[5] <= _T_124 @[Sdc.scala 295:22]
            tx_cmd_crc[6] <= _T_125 @[Sdc.scala 295:22]
            node _rx_res_type_T = bits(io.mem.wdata, 3, 0) @[Sdc.scala 296:38]
            rx_res_type <= _rx_res_type_T @[Sdc.scala 296:23]
            rx_res_in_progress <= UInt<1>("h0") @[Sdc.scala 297:30]
            rx_res_ready <= UInt<1>("h0") @[Sdc.scala 298:24]
            rx_res_crc[0] <= UInt<1>("h0") @[Sdc.scala 299:22]
            rx_res_crc[1] <= UInt<1>("h0") @[Sdc.scala 299:22]
            rx_res_crc[2] <= UInt<1>("h0") @[Sdc.scala 299:22]
            rx_res_crc[3] <= UInt<1>("h0") @[Sdc.scala 299:22]
            rx_res_crc[4] <= UInt<1>("h0") @[Sdc.scala 299:22]
            rx_res_crc[5] <= UInt<1>("h0") @[Sdc.scala 299:22]
            rx_res_crc[6] <= UInt<1>("h0") @[Sdc.scala 299:22]
            rx_res_crc_error <= UInt<1>("h0") @[Sdc.scala 300:28]
            rx_res_crc_en <= UInt<1>("h1") @[Sdc.scala 301:25]
            rx_res_timer <= UInt<8>("hff") @[Sdc.scala 302:24]
            rx_res_timeout <= UInt<1>("h0") @[Sdc.scala 303:26]
            rx_res_read_counter <= UInt<1>("h0") @[Sdc.scala 304:31]
            node _T_126 = bits(io.mem.wdata, 3, 0) @[Sdc.scala 305:29]
            node _T_127 = eq(_T_126, UInt<4>("h0")) @[Sdc.scala 305:36]
            when _T_127 : @[Sdc.scala 305:55]
              rx_res_counter <= UInt<1>("h0") @[Sdc.scala 306:28]
            else :
              node _T_128 = bits(io.mem.wdata, 3, 0) @[Sdc.scala 307:35]
              node _T_129 = eq(_T_128, UInt<4>("h2")) @[Sdc.scala 307:42]
              when _T_129 : @[Sdc.scala 307:59]
                rx_res_counter <= UInt<8>("h88") @[Sdc.scala 308:28]
                rx_res_crc_en <= UInt<1>("h0") @[Sdc.scala 309:27]
              else :
                node _T_130 = bits(io.mem.wdata, 3, 0) @[Sdc.scala 310:35]
                node _T_131 = eq(_T_130, UInt<4>("h3")) @[Sdc.scala 310:42]
                when _T_131 : @[Sdc.scala 310:59]
                  rx_res_counter <= UInt<6>("h30") @[Sdc.scala 311:28]
                  rx_res_crc_en <= UInt<1>("h0") @[Sdc.scala 312:27]
                else :
                  rx_res_counter <= UInt<6>("h30") @[Sdc.scala 314:28]
            node _T_132 = bits(io.mem.wdata, 12, 12) @[Sdc.scala 316:29]
            node _T_133 = bits(_T_132, 0, 0) @[Sdc.scala 316:34]
            node _T_134 = bits(io.mem.wdata, 13, 13) @[Sdc.scala 316:56]
            node _T_135 = bits(_T_134, 0, 0) @[Sdc.scala 316:61]
            node _T_136 = or(_T_133, _T_135) @[Sdc.scala 316:41]
            when _T_136 : @[Sdc.scala 316:69]
              rx_dat_in_progress <= UInt<1>("h0") @[Sdc.scala 317:32]
              rx_dat_counter <= UInt<11>("h411") @[Sdc.scala 318:28]
              rx_dat_index <= UInt<1>("h0") @[Sdc.scala 319:26]
              rx_dat_start_bit <= UInt<1>("h1") @[Sdc.scala 320:30]
              rx_dat_ready <= UInt<1>("h0") @[Sdc.scala 321:26]
              rx_dat_crc[0] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[1] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[2] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[3] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[4] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[5] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[6] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[7] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[8] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[9] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[10] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[11] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[12] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[13] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[14] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc[15] <= UInt<1>("h0") @[Sdc.scala 322:24]
              rx_dat_crc_error <= UInt<1>("h0") @[Sdc.scala 323:30]
              rx_dat_timer <= UInt<19>("h7a120") @[Sdc.scala 324:26]
              rx_dat_timeout <= UInt<1>("h0") @[Sdc.scala 325:28]
              rx_dat_read_counter <= UInt<1>("h0") @[Sdc.scala 326:33]
              node _rx_dat_continuous_T = bits(io.mem.wdata, 13, 13) @[Sdc.scala 327:46]
              node _rx_dat_continuous_T_1 = bits(_rx_dat_continuous_T, 0, 0) @[Sdc.scala 327:51]
              rx_dat_continuous <= _rx_dat_continuous_T_1 @[Sdc.scala 327:31]
              rx_dat_overrun <= UInt<1>("h0") @[Sdc.scala 328:28]
            else :
              rx_dat_counter <= UInt<1>("h0") @[Sdc.scala 330:28]
              rx_dat_ready <= UInt<1>("h0") @[Sdc.scala 331:26]
        else :
          node _T_137 = eq(UInt<2>("h2"), addr) @[Sdc.scala 281:19]
          when _T_137 : @[Sdc.scala 281:19]
            tx_cmd_arg <= io.mem.wdata @[Sdc.scala 336:20]
    when io.mem.ren : @[Sdc.scala 340:21]
      node addr_1 = bits(io.mem.raddr, 3, 2) @[Sdc.scala 341:28]
      node _T_138 = eq(UInt<1>("h1"), addr_1) @[Sdc.scala 342:19]
      when _T_138 : @[Sdc.scala 342:19]
        node _io_mem_rdata_T = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
        node _io_mem_rdata_T_1 = mux(UInt<1>("h0"), UInt<13>("h1fff"), UInt<13>("h0")) @[Bitwise.scala 74:12]
        node io_mem_rdata_lo_lo = cat(rx_res_crc_error, rx_res_ready) @[Cat.scala 31:58]
        node io_mem_rdata_lo_hi = cat(_io_mem_rdata_T_1, rx_res_timeout) @[Cat.scala 31:58]
        node io_mem_rdata_lo = cat(io_mem_rdata_lo_hi, io_mem_rdata_lo_lo) @[Cat.scala 31:58]
        node io_mem_rdata_hi_lo = cat(rx_dat_crc_error, rx_dat_ready) @[Cat.scala 31:58]
        node io_mem_rdata_hi_hi_hi = cat(_io_mem_rdata_T, rx_dat_overrun) @[Cat.scala 31:58]
        node io_mem_rdata_hi_hi = cat(io_mem_rdata_hi_hi_hi, rx_dat_timeout) @[Cat.scala 31:58]
        node io_mem_rdata_hi = cat(io_mem_rdata_hi_hi, io_mem_rdata_hi_lo) @[Cat.scala 31:58]
        node _io_mem_rdata_T_2 = cat(io_mem_rdata_hi, io_mem_rdata_lo) @[Cat.scala 31:58]
        io.mem.rdata <= _io_mem_rdata_T_2 @[Sdc.scala 344:22]
      else :
        node _T_139 = eq(UInt<2>("h2"), addr_1) @[Sdc.scala 342:19]
        when _T_139 : @[Sdc.scala 342:19]
          node _rx_res_read_counter_T = add(rx_res_read_counter, UInt<1>("h1")) @[Sdc.scala 357:52]
          node _rx_res_read_counter_T_1 = tail(_rx_res_read_counter_T, 1) @[Sdc.scala 357:52]
          rx_res_read_counter <= _rx_res_read_counter_T_1 @[Sdc.scala 357:29]
          node _T_140 = eq(rx_res_type, UInt<4>("h2")) @[Sdc.scala 358:27]
          when _T_140 : @[Sdc.scala 358:44]
            node _io_mem_rdata_T_3 = cat(rx_res_read_counter, UInt<5>("h0")) @[Cat.scala 31:58]
            node _io_mem_rdata_T_4 = dshr(rx_res, _io_mem_rdata_T_3) @[Sdc.scala 359:35]
            node _io_mem_rdata_T_5 = bits(_io_mem_rdata_T_4, 31, 0) @[Sdc.scala 359:73]
            io.mem.rdata <= _io_mem_rdata_T_5 @[Sdc.scala 359:24]
            node _T_141 = eq(rx_res_read_counter, UInt<2>("h3")) @[Sdc.scala 360:37]
            when _T_141 : @[Sdc.scala 360:46]
              rx_res_ready <= UInt<1>("h0") @[Sdc.scala 361:26]
          else :
            node _io_mem_rdata_T_6 = bits(rx_res, 39, 8) @[Sdc.scala 364:33]
            io.mem.rdata <= _io_mem_rdata_T_6 @[Sdc.scala 364:24]
            rx_res_ready <= UInt<1>("h0") @[Sdc.scala 365:24]
        else :
          node _T_142 = eq(UInt<2>("h3"), addr_1) @[Sdc.scala 342:19]
          when _T_142 : @[Sdc.scala 342:19]
            when rx_dat_ready : @[Sdc.scala 369:29]
              node _rx_dat_read_counter_T = add(rx_dat_read_counter, UInt<1>("h1")) @[Sdc.scala 370:54]
              node _rx_dat_read_counter_T_1 = tail(_rx_dat_read_counter_T, 1) @[Sdc.scala 370:54]
              rx_dat_read_counter <= _rx_dat_read_counter_T_1 @[Sdc.scala 370:31]
              read mport io_mem_rdata_MPORT = rx_dat[rx_dat_read_counter], clock @[Sdc.scala 371:38]
              io.mem.rdata <= io_mem_rdata_MPORT @[Sdc.scala 371:24]
              node _T_143 = bits(rx_dat_read_counter, 6, 0) @[Sdc.scala 372:36]
              node _T_144 = eq(_T_143, UInt<7>("h7f")) @[Sdc.scala 372:43]
              when _T_144 : @[Sdc.scala 372:54]
                rx_dat_ready <= UInt<1>("h0") @[Sdc.scala 373:26]
    node _T_145 = asUInt(reset) @[Sdc.scala 380:9]
    node _T_146 = eq(_T_145, UInt<1>("h0")) @[Sdc.scala 380:9]
    when _T_146 : @[Sdc.scala 380:9]
      printf(clock, UInt<1>("h1"), "sdc.clk           : 0x%x\n", reg_clk) : printf @[Sdc.scala 380:9]
    node _T_147 = asUInt(reset) @[Sdc.scala 381:9]
    node _T_148 = eq(_T_147, UInt<1>("h0")) @[Sdc.scala 381:9]
    when _T_148 : @[Sdc.scala 381:9]
      printf(clock, UInt<1>("h1"), "sdc.cmd_wrt       : 0x%x\n", io.sdc_port.cmd_wrt) : printf_1 @[Sdc.scala 381:9]
    node _T_149 = asUInt(reset) @[Sdc.scala 382:9]
    node _T_150 = eq(_T_149, UInt<1>("h0")) @[Sdc.scala 382:9]
    when _T_150 : @[Sdc.scala 382:9]
      printf(clock, UInt<1>("h1"), "sdc.cmd_out       : 0x%x\n", io.sdc_port.cmd_out) : printf_2 @[Sdc.scala 382:9]
    node _T_151 = asUInt(reset) @[Sdc.scala 383:9]
    node _T_152 = eq(_T_151, UInt<1>("h0")) @[Sdc.scala 383:9]
    when _T_152 : @[Sdc.scala 383:9]
      printf(clock, UInt<1>("h1"), "rx_res_counter    : 0x%x\n", rx_res_counter) : printf_3 @[Sdc.scala 383:9]
    node _T_153 = asUInt(reset) @[Sdc.scala 384:9]
    node _T_154 = eq(_T_153, UInt<1>("h0")) @[Sdc.scala 384:9]
    when _T_154 : @[Sdc.scala 384:9]
      printf(clock, UInt<1>("h1"), "rx_dat_counter    : 0x%x\n", rx_dat_counter) : printf_4 @[Sdc.scala 384:9]
    node _T_155 = asUInt(reset) @[Sdc.scala 385:9]
    node _T_156 = eq(_T_155, UInt<1>("h0")) @[Sdc.scala 385:9]
    when _T_156 : @[Sdc.scala 385:9]
      printf(clock, UInt<1>("h1"), "rx_dat_next       : 0x%x\n", rx_dat_next) : printf_5 @[Sdc.scala 385:9]

  module Config :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}}

    node _io_mem_rdata_T = bits(io.mem.raddr, 2, 2) @[Top.scala 19:41]
    node _io_mem_rdata_T_1 = eq(UInt<1>("h1"), _io_mem_rdata_T) @[Mux.scala 81:61]
    node _io_mem_rdata_T_2 = mux(_io_mem_rdata_T_1, UInt<27>("h5f678fe"), UInt<25>("h1234567")) @[Mux.scala 81:58]
    io.mem.rdata <= _io_mem_rdata_T_2 @[Top.scala 19:16]
    io.mem.rvalid <= UInt<1>("h1") @[Top.scala 23:17]
    io.mem.rready <= UInt<1>("h1") @[Top.scala 24:17]
    io.mem.wready <= UInt<1>("h1") @[Top.scala 25:17]

  module DMemDecoder :
    input clock : Clock
    input reset : Reset
    output io : { initiator : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip targets : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}[7]}

    wire rvalid : UInt<1>
    rvalid <= UInt<1>("h1")
    wire rdata : UInt<32>
    rdata <= UInt<32>("hdeadbeef")
    wire rready : UInt<1>
    rready <= UInt<1>("h0")
    wire wready : UInt<1>
    wready <= UInt<1>("h0")
    io.initiator.rvalid <= rvalid @[Decoder.scala 19:23]
    io.initiator.rdata <= rdata @[Decoder.scala 20:22]
    io.initiator.rready <= rready @[Decoder.scala 21:23]
    io.initiator.wready <= wready @[Decoder.scala 22:23]
    wire raddr : UInt<32>
    raddr <= UInt<32>("h0")
    wire ren : UInt<1>
    ren <= UInt<1>("h0")
    wire waddr : UInt<32>
    waddr <= UInt<32>("h0")
    wire wen : UInt<1>
    wen <= UInt<1>("h0")
    wire wdata : UInt<32>
    wdata <= UInt<32>("hdeadbeef")
    wire wstrb : UInt<4>
    wstrb <= UInt<4>("hf")
    io.targets[0].raddr <= raddr @[Decoder.scala 35:18]
    io.targets[0].ren <= ren @[Decoder.scala 36:16]
    io.targets[0].waddr <= waddr @[Decoder.scala 37:18]
    io.targets[0].wen <= wen @[Decoder.scala 38:16]
    io.targets[0].wdata <= wdata @[Decoder.scala 39:18]
    io.targets[0].wstrb <= wstrb @[Decoder.scala 40:18]
    node _T = bits(io.initiator.raddr, 31, 11) @[Decoder.scala 42:59]
    node _T_1 = eq(UInt<21>("h10000"), _T) @[Decoder.scala 42:37]
    when _T_1 : @[Decoder.scala 42:79]
      node _raddr_T = bits(io.initiator.raddr, 10, 0) @[Decoder.scala 43:34]
      raddr <= _raddr_T @[Decoder.scala 43:13]
      ren <= io.initiator.ren @[Decoder.scala 44:11]
      rvalid <= io.targets[0].rvalid @[Decoder.scala 45:14]
      rdata <= io.targets[0].rdata @[Decoder.scala 46:13]
      rready <= io.targets[0].rready @[Decoder.scala 47:14]
    node _T_2 = bits(io.initiator.waddr, 31, 11) @[Decoder.scala 49:59]
    node _T_3 = eq(UInt<21>("h10000"), _T_2) @[Decoder.scala 49:37]
    when _T_3 : @[Decoder.scala 49:79]
      node _waddr_T = bits(io.initiator.waddr, 10, 0) @[Decoder.scala 50:34]
      waddr <= _waddr_T @[Decoder.scala 50:13]
      wen <= io.initiator.wen @[Decoder.scala 51:11]
      wdata <= io.initiator.wdata @[Decoder.scala 52:13]
      wstrb <= io.initiator.wstrb @[Decoder.scala 53:13]
      wready <= io.targets[0].wready @[Decoder.scala 54:14]
    wire raddr_1 : UInt<32>
    raddr_1 <= UInt<32>("h0")
    wire ren_1 : UInt<1>
    ren_1 <= UInt<1>("h0")
    wire waddr_1 : UInt<32>
    waddr_1 <= UInt<32>("h0")
    wire wen_1 : UInt<1>
    wen_1 <= UInt<1>("h0")
    wire wdata_1 : UInt<32>
    wdata_1 <= UInt<32>("hdeadbeef")
    wire wstrb_1 : UInt<4>
    wstrb_1 <= UInt<4>("hf")
    io.targets[1].raddr <= raddr_1 @[Decoder.scala 35:18]
    io.targets[1].ren <= ren_1 @[Decoder.scala 36:16]
    io.targets[1].waddr <= waddr_1 @[Decoder.scala 37:18]
    io.targets[1].wen <= wen_1 @[Decoder.scala 38:16]
    io.targets[1].wdata <= wdata_1 @[Decoder.scala 39:18]
    io.targets[1].wstrb <= wstrb_1 @[Decoder.scala 40:18]
    node _T_4 = bits(io.initiator.raddr, 31, 28) @[Decoder.scala 42:59]
    node _T_5 = eq(UInt<4>("h2"), _T_4) @[Decoder.scala 42:37]
    when _T_5 : @[Decoder.scala 42:79]
      node _raddr_T_1 = bits(io.initiator.raddr, 27, 0) @[Decoder.scala 43:34]
      raddr_1 <= _raddr_T_1 @[Decoder.scala 43:13]
      ren_1 <= io.initiator.ren @[Decoder.scala 44:11]
      rvalid <= io.targets[1].rvalid @[Decoder.scala 45:14]
      rdata <= io.targets[1].rdata @[Decoder.scala 46:13]
      rready <= io.targets[1].rready @[Decoder.scala 47:14]
    node _T_6 = bits(io.initiator.waddr, 31, 28) @[Decoder.scala 49:59]
    node _T_7 = eq(UInt<4>("h2"), _T_6) @[Decoder.scala 49:37]
    when _T_7 : @[Decoder.scala 49:79]
      node _waddr_T_1 = bits(io.initiator.waddr, 27, 0) @[Decoder.scala 50:34]
      waddr_1 <= _waddr_T_1 @[Decoder.scala 50:13]
      wen_1 <= io.initiator.wen @[Decoder.scala 51:11]
      wdata_1 <= io.initiator.wdata @[Decoder.scala 52:13]
      wstrb_1 <= io.initiator.wstrb @[Decoder.scala 53:13]
      wready <= io.targets[1].wready @[Decoder.scala 54:14]
    wire raddr_2 : UInt<32>
    raddr_2 <= UInt<32>("h0")
    wire ren_2 : UInt<1>
    ren_2 <= UInt<1>("h0")
    wire waddr_2 : UInt<32>
    waddr_2 <= UInt<32>("h0")
    wire wen_2 : UInt<1>
    wen_2 <= UInt<1>("h0")
    wire wdata_2 : UInt<32>
    wdata_2 <= UInt<32>("hdeadbeef")
    wire wstrb_2 : UInt<4>
    wstrb_2 <= UInt<4>("hf")
    io.targets[2].raddr <= raddr_2 @[Decoder.scala 35:18]
    io.targets[2].ren <= ren_2 @[Decoder.scala 36:16]
    io.targets[2].waddr <= waddr_2 @[Decoder.scala 37:18]
    io.targets[2].wen <= wen_2 @[Decoder.scala 38:16]
    io.targets[2].wdata <= wdata_2 @[Decoder.scala 39:18]
    io.targets[2].wstrb <= wstrb_2 @[Decoder.scala 40:18]
    node _T_8 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 42:59]
    node _T_9 = eq(UInt<26>("hc00000"), _T_8) @[Decoder.scala 42:37]
    when _T_9 : @[Decoder.scala 42:79]
      node _raddr_T_2 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 43:34]
      raddr_2 <= _raddr_T_2 @[Decoder.scala 43:13]
      ren_2 <= io.initiator.ren @[Decoder.scala 44:11]
      rvalid <= io.targets[2].rvalid @[Decoder.scala 45:14]
      rdata <= io.targets[2].rdata @[Decoder.scala 46:13]
      rready <= io.targets[2].rready @[Decoder.scala 47:14]
    node _T_10 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 49:59]
    node _T_11 = eq(UInt<26>("hc00000"), _T_10) @[Decoder.scala 49:37]
    when _T_11 : @[Decoder.scala 49:79]
      node _waddr_T_2 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 50:34]
      waddr_2 <= _waddr_T_2 @[Decoder.scala 50:13]
      wen_2 <= io.initiator.wen @[Decoder.scala 51:11]
      wdata_2 <= io.initiator.wdata @[Decoder.scala 52:13]
      wstrb_2 <= io.initiator.wstrb @[Decoder.scala 53:13]
      wready <= io.targets[2].wready @[Decoder.scala 54:14]
    wire raddr_3 : UInt<32>
    raddr_3 <= UInt<32>("h0")
    wire ren_3 : UInt<1>
    ren_3 <= UInt<1>("h0")
    wire waddr_3 : UInt<32>
    waddr_3 <= UInt<32>("h0")
    wire wen_3 : UInt<1>
    wen_3 <= UInt<1>("h0")
    wire wdata_3 : UInt<32>
    wdata_3 <= UInt<32>("hdeadbeef")
    wire wstrb_3 : UInt<4>
    wstrb_3 <= UInt<4>("hf")
    io.targets[3].raddr <= raddr_3 @[Decoder.scala 35:18]
    io.targets[3].ren <= ren_3 @[Decoder.scala 36:16]
    io.targets[3].waddr <= waddr_3 @[Decoder.scala 37:18]
    io.targets[3].wen <= wen_3 @[Decoder.scala 38:16]
    io.targets[3].wdata <= wdata_3 @[Decoder.scala 39:18]
    io.targets[3].wstrb <= wstrb_3 @[Decoder.scala 40:18]
    node _T_12 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 42:59]
    node _T_13 = eq(UInt<26>("hc00040"), _T_12) @[Decoder.scala 42:37]
    when _T_13 : @[Decoder.scala 42:79]
      node _raddr_T_3 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 43:34]
      raddr_3 <= _raddr_T_3 @[Decoder.scala 43:13]
      ren_3 <= io.initiator.ren @[Decoder.scala 44:11]
      rvalid <= io.targets[3].rvalid @[Decoder.scala 45:14]
      rdata <= io.targets[3].rdata @[Decoder.scala 46:13]
      rready <= io.targets[3].rready @[Decoder.scala 47:14]
    node _T_14 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 49:59]
    node _T_15 = eq(UInt<26>("hc00040"), _T_14) @[Decoder.scala 49:37]
    when _T_15 : @[Decoder.scala 49:79]
      node _waddr_T_3 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 50:34]
      waddr_3 <= _waddr_T_3 @[Decoder.scala 50:13]
      wen_3 <= io.initiator.wen @[Decoder.scala 51:11]
      wdata_3 <= io.initiator.wdata @[Decoder.scala 52:13]
      wstrb_3 <= io.initiator.wstrb @[Decoder.scala 53:13]
      wready <= io.targets[3].wready @[Decoder.scala 54:14]
    wire raddr_4 : UInt<32>
    raddr_4 <= UInt<32>("h0")
    wire ren_4 : UInt<1>
    ren_4 <= UInt<1>("h0")
    wire waddr_4 : UInt<32>
    waddr_4 <= UInt<32>("h0")
    wire wen_4 : UInt<1>
    wen_4 <= UInt<1>("h0")
    wire wdata_4 : UInt<32>
    wdata_4 <= UInt<32>("hdeadbeef")
    wire wstrb_4 : UInt<4>
    wstrb_4 <= UInt<4>("hf")
    io.targets[4].raddr <= raddr_4 @[Decoder.scala 35:18]
    io.targets[4].ren <= ren_4 @[Decoder.scala 36:16]
    io.targets[4].waddr <= waddr_4 @[Decoder.scala 37:18]
    io.targets[4].wen <= wen_4 @[Decoder.scala 38:16]
    io.targets[4].wdata <= wdata_4 @[Decoder.scala 39:18]
    io.targets[4].wstrb <= wstrb_4 @[Decoder.scala 40:18]
    node _T_16 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 42:59]
    node _T_17 = eq(UInt<26>("hc00080"), _T_16) @[Decoder.scala 42:37]
    when _T_17 : @[Decoder.scala 42:79]
      node _raddr_T_4 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 43:34]
      raddr_4 <= _raddr_T_4 @[Decoder.scala 43:13]
      ren_4 <= io.initiator.ren @[Decoder.scala 44:11]
      rvalid <= io.targets[4].rvalid @[Decoder.scala 45:14]
      rdata <= io.targets[4].rdata @[Decoder.scala 46:13]
      rready <= io.targets[4].rready @[Decoder.scala 47:14]
    node _T_18 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 49:59]
    node _T_19 = eq(UInt<26>("hc00080"), _T_18) @[Decoder.scala 49:37]
    when _T_19 : @[Decoder.scala 49:79]
      node _waddr_T_4 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 50:34]
      waddr_4 <= _waddr_T_4 @[Decoder.scala 50:13]
      wen_4 <= io.initiator.wen @[Decoder.scala 51:11]
      wdata_4 <= io.initiator.wdata @[Decoder.scala 52:13]
      wstrb_4 <= io.initiator.wstrb @[Decoder.scala 53:13]
      wready <= io.targets[4].wready @[Decoder.scala 54:14]
    wire raddr_5 : UInt<32>
    raddr_5 <= UInt<32>("h0")
    wire ren_5 : UInt<1>
    ren_5 <= UInt<1>("h0")
    wire waddr_5 : UInt<32>
    waddr_5 <= UInt<32>("h0")
    wire wen_5 : UInt<1>
    wen_5 <= UInt<1>("h0")
    wire wdata_5 : UInt<32>
    wdata_5 <= UInt<32>("hdeadbeef")
    wire wstrb_5 : UInt<4>
    wstrb_5 <= UInt<4>("hf")
    io.targets[5].raddr <= raddr_5 @[Decoder.scala 35:18]
    io.targets[5].ren <= ren_5 @[Decoder.scala 36:16]
    io.targets[5].waddr <= waddr_5 @[Decoder.scala 37:18]
    io.targets[5].wen <= wen_5 @[Decoder.scala 38:16]
    io.targets[5].wdata <= wdata_5 @[Decoder.scala 39:18]
    io.targets[5].wstrb <= wstrb_5 @[Decoder.scala 40:18]
    node _T_20 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 42:59]
    node _T_21 = eq(UInt<26>("hc000c0"), _T_20) @[Decoder.scala 42:37]
    when _T_21 : @[Decoder.scala 42:79]
      node _raddr_T_5 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 43:34]
      raddr_5 <= _raddr_T_5 @[Decoder.scala 43:13]
      ren_5 <= io.initiator.ren @[Decoder.scala 44:11]
      rvalid <= io.targets[5].rvalid @[Decoder.scala 45:14]
      rdata <= io.targets[5].rdata @[Decoder.scala 46:13]
      rready <= io.targets[5].rready @[Decoder.scala 47:14]
    node _T_22 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 49:59]
    node _T_23 = eq(UInt<26>("hc000c0"), _T_22) @[Decoder.scala 49:37]
    when _T_23 : @[Decoder.scala 49:79]
      node _waddr_T_5 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 50:34]
      waddr_5 <= _waddr_T_5 @[Decoder.scala 50:13]
      wen_5 <= io.initiator.wen @[Decoder.scala 51:11]
      wdata_5 <= io.initiator.wdata @[Decoder.scala 52:13]
      wstrb_5 <= io.initiator.wstrb @[Decoder.scala 53:13]
      wready <= io.targets[5].wready @[Decoder.scala 54:14]
    wire raddr_6 : UInt<32>
    raddr_6 <= UInt<32>("h0")
    wire ren_6 : UInt<1>
    ren_6 <= UInt<1>("h0")
    wire waddr_6 : UInt<32>
    waddr_6 <= UInt<32>("h0")
    wire wen_6 : UInt<1>
    wen_6 <= UInt<1>("h0")
    wire wdata_6 : UInt<32>
    wdata_6 <= UInt<32>("hdeadbeef")
    wire wstrb_6 : UInt<4>
    wstrb_6 <= UInt<4>("hf")
    io.targets[6].raddr <= raddr_6 @[Decoder.scala 35:18]
    io.targets[6].ren <= ren_6 @[Decoder.scala 36:16]
    io.targets[6].waddr <= waddr_6 @[Decoder.scala 37:18]
    io.targets[6].wen <= wen_6 @[Decoder.scala 38:16]
    io.targets[6].wdata <= wdata_6 @[Decoder.scala 39:18]
    io.targets[6].wstrb <= wstrb_6 @[Decoder.scala 40:18]
    node _T_24 = bits(io.initiator.raddr, 31, 6) @[Decoder.scala 42:59]
    node _T_25 = eq(UInt<26>("h1000000"), _T_24) @[Decoder.scala 42:37]
    when _T_25 : @[Decoder.scala 42:79]
      node _raddr_T_6 = bits(io.initiator.raddr, 5, 0) @[Decoder.scala 43:34]
      raddr_6 <= _raddr_T_6 @[Decoder.scala 43:13]
      ren_6 <= io.initiator.ren @[Decoder.scala 44:11]
      rvalid <= io.targets[6].rvalid @[Decoder.scala 45:14]
      rdata <= io.targets[6].rdata @[Decoder.scala 46:13]
      rready <= io.targets[6].rready @[Decoder.scala 47:14]
    node _T_26 = bits(io.initiator.waddr, 31, 6) @[Decoder.scala 49:59]
    node _T_27 = eq(UInt<26>("h1000000"), _T_26) @[Decoder.scala 49:37]
    when _T_27 : @[Decoder.scala 49:79]
      node _waddr_T_6 = bits(io.initiator.waddr, 5, 0) @[Decoder.scala 50:34]
      waddr_6 <= _waddr_T_6 @[Decoder.scala 50:13]
      wen_6 <= io.initiator.wen @[Decoder.scala 51:11]
      wdata_6 <= io.initiator.wdata @[Decoder.scala 52:13]
      wstrb_6 <= io.initiator.wstrb @[Decoder.scala 53:13]
      wready <= io.targets[6].wready @[Decoder.scala 54:14]

  module IMemDecoder :
    input clock : Clock
    input reset : Reset
    output io : { initiator : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}, flip targets : { flip en : UInt<1>, flip addr : UInt<32>, inst : UInt<32>, valid : UInt<1>}[2]}

    wire valid : UInt<1>
    valid <= UInt<1>("h1")
    wire inst : UInt<32>
    inst <= UInt<32>("hdeadbeef")
    reg next_addr : UInt, clock with :
      reset => (UInt<1>("h0"), next_addr) @[Decoder.scala 67:26]
    next_addr <= io.initiator.addr @[Decoder.scala 67:26]
    io.initiator.valid <= valid @[Decoder.scala 69:22]
    io.initiator.inst <= inst @[Decoder.scala 70:21]
    wire addr : UInt<32>
    addr <= UInt<32>("h0")
    wire en : UInt<1>
    en <= UInt<1>("h0")
    io.targets[0].addr <= addr @[Decoder.scala 79:17]
    io.targets[0].en <= en @[Decoder.scala 80:15]
    node _T = bits(io.initiator.addr, 31, 11) @[Decoder.scala 82:58]
    node _T_1 = eq(UInt<21>("h10000"), _T) @[Decoder.scala 82:37]
    when _T_1 : @[Decoder.scala 82:78]
      node _addr_T = bits(io.initiator.addr, 10, 0) @[Decoder.scala 83:32]
      addr <= _addr_T @[Decoder.scala 83:12]
      en <= io.initiator.en @[Decoder.scala 84:10]
    node _T_2 = bits(next_addr, 31, 11) @[Decoder.scala 86:50]
    node _T_3 = eq(UInt<21>("h10000"), _T_2) @[Decoder.scala 86:37]
    when _T_3 : @[Decoder.scala 86:70]
      valid <= io.targets[0].valid @[Decoder.scala 87:13]
      inst <= io.targets[0].inst @[Decoder.scala 88:12]
    wire addr_1 : UInt<32>
    addr_1 <= UInt<32>("h0")
    wire en_1 : UInt<1>
    en_1 <= UInt<1>("h0")
    io.targets[1].addr <= addr_1 @[Decoder.scala 79:17]
    io.targets[1].en <= en_1 @[Decoder.scala 80:15]
    node _T_4 = bits(io.initiator.addr, 31, 28) @[Decoder.scala 82:58]
    node _T_5 = eq(UInt<4>("h2"), _T_4) @[Decoder.scala 82:37]
    when _T_5 : @[Decoder.scala 82:78]
      node _addr_T_1 = bits(io.initiator.addr, 27, 0) @[Decoder.scala 83:32]
      addr_1 <= _addr_T_1 @[Decoder.scala 83:12]
      en_1 <= io.initiator.en @[Decoder.scala 84:10]
    node _T_6 = bits(next_addr, 31, 28) @[Decoder.scala 86:50]
    node _T_7 = eq(UInt<4>("h2"), _T_6) @[Decoder.scala 86:37]
    when _T_7 : @[Decoder.scala 86:70]
      valid <= io.targets[1].valid @[Decoder.scala 87:13]
      inst <= io.targets[1].inst @[Decoder.scala 88:12]

  module RiscV :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip dram : { flip ren : UInt<1>, flip wen : UInt<1>, flip addr : UInt<28>, flip wdata : UInt<128>, flip wmask : UInt<16>, flip user_busy : UInt<1>, init_calib_complete : UInt<1>, rdata : UInt<128>, rdata_valid : UInt<1>, busy : UInt<1>}, gpio : UInt<8>, uart_tx : UInt<1>, flip uart_rx : UInt<1>, sdc_port : { clk : UInt<1>, cmd_wrt : UInt<1>, cmd_out : UInt<1>, flip res_in : UInt<1>, dat_wrt : UInt<1>, dat_out : UInt<4>, flip dat_in : UInt<4>}, debugSignals : { core : { mem_reg_pc : UInt<32>, mem_is_valid_inst : UInt<1>, csr_rdata : UInt<32>, mem_reg_csr_addr : UInt<12>, me_intr : UInt<1>, cycle_counter : UInt<48>, id_pc : UInt<32>, id_inst : UInt<32>}, rdata : UInt<32>, ren : UInt<1>, rvalid : UInt<1>, rwaddr : UInt<32>, wen : UInt<1>, wready : UInt<1>, wstrb : UInt<4>, wdata : UInt<32>}}

    inst core of Core @[Top.scala 68:20]
    core.clock <= clock
    core.reset <= reset
    inst memory of Memory @[Top.scala 70:22]
    memory.clock <= clock
    memory.reset <= reset
    inst boot_rom of BootRom @[Top.scala 71:24]
    boot_rom.clock <= clock
    boot_rom.reset <= reset
    inst sram1 of SRAM @[Top.scala 72:21]
    sram1.rdata is invalid
    sram1.wdata is invalid
    sram1.addr is invalid
    sram1.we is invalid
    sram1.en is invalid
    sram1.clock is invalid
    inst sram2 of SRAM_1 @[Top.scala 73:21]
    sram2.rdata is invalid
    sram2.wdata is invalid
    sram2.addr is invalid
    sram2.we is invalid
    sram2.en is invalid
    sram2.clock is invalid
    inst icache of ICache @[Top.scala 74:22]
    icache.wdata is invalid
    icache.waddr is invalid
    icache.rdata is invalid
    icache.raddr is invalid
    icache.wen is invalid
    icache.ren is invalid
    icache.clock is invalid
    inst icache_valid of ICacheValid @[Top.scala 75:28]
    icache_valid.dummy_data is invalid
    icache_valid.idata is invalid
    icache_valid.wdata is invalid
    icache_valid.rdata is invalid
    icache_valid.iaddr is invalid
    icache_valid.addr is invalid
    icache_valid.invalidate is invalid
    icache_valid.ien is invalid
    icache_valid.wen is invalid
    icache_valid.ren is invalid
    icache_valid.clock is invalid
    inst gpio of Gpio @[Top.scala 76:20]
    gpio.clock <= clock
    gpio.reset <= reset
    inst uart of Uart @[Top.scala 77:20]
    uart.clock <= clock
    uart.reset <= reset
    inst sdc of Sdc @[Top.scala 78:19]
    sdc.clock <= clock
    sdc.reset <= reset
    inst config of Config @[Top.scala 79:22]
    config.clock <= clock
    config.reset <= reset
    inst dmem_decoder of DMemDecoder @[Top.scala 81:28]
    dmem_decoder.clock <= clock
    dmem_decoder.reset <= reset
    boot_rom.io.dmem.wdata <= dmem_decoder.io.targets[0].wdata @[Top.scala 90:30]
    boot_rom.io.dmem.wstrb <= dmem_decoder.io.targets[0].wstrb @[Top.scala 90:30]
    dmem_decoder.io.targets[0].wready <= boot_rom.io.dmem.wready @[Top.scala 90:30]
    boot_rom.io.dmem.wen <= dmem_decoder.io.targets[0].wen @[Top.scala 90:30]
    boot_rom.io.dmem.waddr <= dmem_decoder.io.targets[0].waddr @[Top.scala 90:30]
    dmem_decoder.io.targets[0].rready <= boot_rom.io.dmem.rready @[Top.scala 90:30]
    dmem_decoder.io.targets[0].rvalid <= boot_rom.io.dmem.rvalid @[Top.scala 90:30]
    boot_rom.io.dmem.ren <= dmem_decoder.io.targets[0].ren @[Top.scala 90:30]
    dmem_decoder.io.targets[0].rdata <= boot_rom.io.dmem.rdata @[Top.scala 90:30]
    boot_rom.io.dmem.raddr <= dmem_decoder.io.targets[0].raddr @[Top.scala 90:30]
    memory.io.dmem.wdata <= dmem_decoder.io.targets[1].wdata @[Top.scala 91:30]
    memory.io.dmem.wstrb <= dmem_decoder.io.targets[1].wstrb @[Top.scala 91:30]
    dmem_decoder.io.targets[1].wready <= memory.io.dmem.wready @[Top.scala 91:30]
    memory.io.dmem.wen <= dmem_decoder.io.targets[1].wen @[Top.scala 91:30]
    memory.io.dmem.waddr <= dmem_decoder.io.targets[1].waddr @[Top.scala 91:30]
    dmem_decoder.io.targets[1].rready <= memory.io.dmem.rready @[Top.scala 91:30]
    dmem_decoder.io.targets[1].rvalid <= memory.io.dmem.rvalid @[Top.scala 91:30]
    memory.io.dmem.ren <= dmem_decoder.io.targets[1].ren @[Top.scala 91:30]
    dmem_decoder.io.targets[1].rdata <= memory.io.dmem.rdata @[Top.scala 91:30]
    memory.io.dmem.raddr <= dmem_decoder.io.targets[1].raddr @[Top.scala 91:30]
    gpio.io.mem.wdata <= dmem_decoder.io.targets[2].wdata @[Top.scala 92:30]
    gpio.io.mem.wstrb <= dmem_decoder.io.targets[2].wstrb @[Top.scala 92:30]
    dmem_decoder.io.targets[2].wready <= gpio.io.mem.wready @[Top.scala 92:30]
    gpio.io.mem.wen <= dmem_decoder.io.targets[2].wen @[Top.scala 92:30]
    gpio.io.mem.waddr <= dmem_decoder.io.targets[2].waddr @[Top.scala 92:30]
    dmem_decoder.io.targets[2].rready <= gpio.io.mem.rready @[Top.scala 92:30]
    dmem_decoder.io.targets[2].rvalid <= gpio.io.mem.rvalid @[Top.scala 92:30]
    gpio.io.mem.ren <= dmem_decoder.io.targets[2].ren @[Top.scala 92:30]
    dmem_decoder.io.targets[2].rdata <= gpio.io.mem.rdata @[Top.scala 92:30]
    gpio.io.mem.raddr <= dmem_decoder.io.targets[2].raddr @[Top.scala 92:30]
    uart.io.mem.wdata <= dmem_decoder.io.targets[3].wdata @[Top.scala 93:30]
    uart.io.mem.wstrb <= dmem_decoder.io.targets[3].wstrb @[Top.scala 93:30]
    dmem_decoder.io.targets[3].wready <= uart.io.mem.wready @[Top.scala 93:30]
    uart.io.mem.wen <= dmem_decoder.io.targets[3].wen @[Top.scala 93:30]
    uart.io.mem.waddr <= dmem_decoder.io.targets[3].waddr @[Top.scala 93:30]
    dmem_decoder.io.targets[3].rready <= uart.io.mem.rready @[Top.scala 93:30]
    dmem_decoder.io.targets[3].rvalid <= uart.io.mem.rvalid @[Top.scala 93:30]
    uart.io.mem.ren <= dmem_decoder.io.targets[3].ren @[Top.scala 93:30]
    dmem_decoder.io.targets[3].rdata <= uart.io.mem.rdata @[Top.scala 93:30]
    uart.io.mem.raddr <= dmem_decoder.io.targets[3].raddr @[Top.scala 93:30]
    core.io.mtimer_mem.wdata <= dmem_decoder.io.targets[4].wdata @[Top.scala 94:30]
    core.io.mtimer_mem.wstrb <= dmem_decoder.io.targets[4].wstrb @[Top.scala 94:30]
    dmem_decoder.io.targets[4].wready <= core.io.mtimer_mem.wready @[Top.scala 94:30]
    core.io.mtimer_mem.wen <= dmem_decoder.io.targets[4].wen @[Top.scala 94:30]
    core.io.mtimer_mem.waddr <= dmem_decoder.io.targets[4].waddr @[Top.scala 94:30]
    dmem_decoder.io.targets[4].rready <= core.io.mtimer_mem.rready @[Top.scala 94:30]
    dmem_decoder.io.targets[4].rvalid <= core.io.mtimer_mem.rvalid @[Top.scala 94:30]
    core.io.mtimer_mem.ren <= dmem_decoder.io.targets[4].ren @[Top.scala 94:30]
    dmem_decoder.io.targets[4].rdata <= core.io.mtimer_mem.rdata @[Top.scala 94:30]
    core.io.mtimer_mem.raddr <= dmem_decoder.io.targets[4].raddr @[Top.scala 94:30]
    sdc.io.mem.wdata <= dmem_decoder.io.targets[5].wdata @[Top.scala 95:30]
    sdc.io.mem.wstrb <= dmem_decoder.io.targets[5].wstrb @[Top.scala 95:30]
    dmem_decoder.io.targets[5].wready <= sdc.io.mem.wready @[Top.scala 95:30]
    sdc.io.mem.wen <= dmem_decoder.io.targets[5].wen @[Top.scala 95:30]
    sdc.io.mem.waddr <= dmem_decoder.io.targets[5].waddr @[Top.scala 95:30]
    dmem_decoder.io.targets[5].rready <= sdc.io.mem.rready @[Top.scala 95:30]
    dmem_decoder.io.targets[5].rvalid <= sdc.io.mem.rvalid @[Top.scala 95:30]
    sdc.io.mem.ren <= dmem_decoder.io.targets[5].ren @[Top.scala 95:30]
    dmem_decoder.io.targets[5].rdata <= sdc.io.mem.rdata @[Top.scala 95:30]
    sdc.io.mem.raddr <= dmem_decoder.io.targets[5].raddr @[Top.scala 95:30]
    config.io.mem.wdata <= dmem_decoder.io.targets[6].wdata @[Top.scala 96:30]
    config.io.mem.wstrb <= dmem_decoder.io.targets[6].wstrb @[Top.scala 96:30]
    dmem_decoder.io.targets[6].wready <= config.io.mem.wready @[Top.scala 96:30]
    config.io.mem.wen <= dmem_decoder.io.targets[6].wen @[Top.scala 96:30]
    config.io.mem.waddr <= dmem_decoder.io.targets[6].waddr @[Top.scala 96:30]
    dmem_decoder.io.targets[6].rready <= config.io.mem.rready @[Top.scala 96:30]
    dmem_decoder.io.targets[6].rvalid <= config.io.mem.rvalid @[Top.scala 96:30]
    config.io.mem.ren <= dmem_decoder.io.targets[6].ren @[Top.scala 96:30]
    dmem_decoder.io.targets[6].rdata <= config.io.mem.rdata @[Top.scala 96:30]
    config.io.mem.raddr <= dmem_decoder.io.targets[6].raddr @[Top.scala 96:30]
    inst imem_decoder of IMemDecoder @[Top.scala 98:28]
    imem_decoder.clock <= clock
    imem_decoder.reset <= reset
    imem_decoder.io.targets[0].valid <= boot_rom.io.imem.valid @[Top.scala 102:30]
    imem_decoder.io.targets[0].inst <= boot_rom.io.imem.inst @[Top.scala 102:30]
    boot_rom.io.imem.addr <= imem_decoder.io.targets[0].addr @[Top.scala 102:30]
    boot_rom.io.imem.en <= imem_decoder.io.targets[0].en @[Top.scala 102:30]
    imem_decoder.io.targets[1].valid <= memory.io.imem.valid @[Top.scala 103:30]
    imem_decoder.io.targets[1].inst <= memory.io.imem.inst @[Top.scala 103:30]
    memory.io.imem.addr <= imem_decoder.io.targets[1].addr @[Top.scala 103:30]
    memory.io.imem.en <= imem_decoder.io.targets[1].en @[Top.scala 103:30]
    core.io.imem.valid <= imem_decoder.io.initiator.valid @[Top.scala 105:16]
    core.io.imem.inst <= imem_decoder.io.initiator.inst @[Top.scala 105:16]
    imem_decoder.io.initiator.addr <= core.io.imem.addr @[Top.scala 105:16]
    imem_decoder.io.initiator.en <= core.io.imem.en @[Top.scala 105:16]
    dmem_decoder.io.initiator.wdata <= core.io.dmem.wdata @[Top.scala 106:16]
    dmem_decoder.io.initiator.wstrb <= core.io.dmem.wstrb @[Top.scala 106:16]
    core.io.dmem.wready <= dmem_decoder.io.initiator.wready @[Top.scala 106:16]
    dmem_decoder.io.initiator.wen <= core.io.dmem.wen @[Top.scala 106:16]
    dmem_decoder.io.initiator.waddr <= core.io.dmem.waddr @[Top.scala 106:16]
    core.io.dmem.rready <= dmem_decoder.io.initiator.rready @[Top.scala 106:16]
    core.io.dmem.rvalid <= dmem_decoder.io.initiator.rvalid @[Top.scala 106:16]
    dmem_decoder.io.initiator.ren <= core.io.dmem.ren @[Top.scala 106:16]
    core.io.dmem.rdata <= dmem_decoder.io.initiator.rdata @[Top.scala 106:16]
    dmem_decoder.io.initiator.raddr <= core.io.dmem.raddr @[Top.scala 106:16]
    core.io.icache_control.busy <= memory.io.icache_control.busy @[Top.scala 108:26]
    memory.io.icache_control.invalidate <= core.io.icache_control.invalidate @[Top.scala 108:26]
    memory.io.dramPort.busy <= io.dram.busy @[Top.scala 111:11]
    memory.io.dramPort.rdata_valid <= io.dram.rdata_valid @[Top.scala 111:11]
    memory.io.dramPort.rdata <= io.dram.rdata @[Top.scala 111:11]
    memory.io.dramPort.init_calib_complete <= io.dram.init_calib_complete @[Top.scala 111:11]
    io.dram.user_busy <= memory.io.dramPort.user_busy @[Top.scala 111:11]
    io.dram.wmask <= memory.io.dramPort.wmask @[Top.scala 111:11]
    io.dram.wdata <= memory.io.dramPort.wdata @[Top.scala 111:11]
    io.dram.addr <= memory.io.dramPort.addr @[Top.scala 111:11]
    io.dram.wen <= memory.io.dramPort.wen @[Top.scala 111:11]
    io.dram.ren <= memory.io.dramPort.ren @[Top.scala 111:11]
    sram1.clock <= clock @[Top.scala 113:18]
    sram1.en <= memory.io.cache_array1.en @[Top.scala 114:15]
    sram1.we <= memory.io.cache_array1.we @[Top.scala 115:15]
    sram1.addr <= memory.io.cache_array1.addr @[Top.scala 116:17]
    sram1.wdata <= memory.io.cache_array1.wdata @[Top.scala 117:18]
    memory.io.cache_array1.rdata <= sram1.rdata @[Top.scala 118:32]
    sram2.clock <= clock @[Top.scala 119:18]
    sram2.en <= memory.io.cache_array2.en @[Top.scala 120:15]
    sram2.we <= memory.io.cache_array2.we @[Top.scala 121:15]
    sram2.addr <= memory.io.cache_array2.addr @[Top.scala 122:17]
    sram2.wdata <= memory.io.cache_array2.wdata @[Top.scala 123:18]
    memory.io.cache_array2.rdata <= sram2.rdata @[Top.scala 124:32]
    icache.clock <= clock @[Top.scala 126:19]
    icache.ren <= memory.io.icache.ren @[Top.scala 127:17]
    icache.wen <= memory.io.icache.wen @[Top.scala 128:17]
    icache.raddr <= memory.io.icache.raddr @[Top.scala 129:19]
    memory.io.icache.rdata <= icache.rdata @[Top.scala 130:26]
    icache.waddr <= memory.io.icache.waddr @[Top.scala 131:19]
    icache.wdata <= memory.io.icache.wdata @[Top.scala 132:19]
    icache_valid.clock <= clock @[Top.scala 134:25]
    icache_valid.ren <= memory.io.icache_valid.ren @[Top.scala 135:23]
    icache_valid.wen <= memory.io.icache_valid.wen @[Top.scala 136:23]
    icache_valid.invalidate <= memory.io.icache_valid.invalidate @[Top.scala 137:30]
    icache_valid.addr <= memory.io.icache_valid.addr @[Top.scala 138:24]
    icache_valid.iaddr <= memory.io.icache_valid.iaddr @[Top.scala 139:25]
    memory.io.icache_valid.rdata <= icache_valid.rdata @[Top.scala 140:32]
    icache_valid.wdata <= memory.io.icache_valid.wdata @[Top.scala 141:25]
    icache_valid.idata <= memory.io.icache_valid.idata @[Top.scala 142:25]
    icache_valid.ien <= memory.io.icache_valid.invalidate @[Top.scala 143:23]
    io.debugSignals.core.id_inst <= core.io.debug_signal.id_inst @[Top.scala 146:24]
    io.debugSignals.core.id_pc <= core.io.debug_signal.id_pc @[Top.scala 146:24]
    io.debugSignals.core.cycle_counter <= core.io.debug_signal.cycle_counter @[Top.scala 146:24]
    io.debugSignals.core.me_intr <= core.io.debug_signal.me_intr @[Top.scala 146:24]
    io.debugSignals.core.mem_reg_csr_addr <= core.io.debug_signal.mem_reg_csr_addr @[Top.scala 146:24]
    io.debugSignals.core.csr_rdata <= core.io.debug_signal.csr_rdata @[Top.scala 146:24]
    io.debugSignals.core.mem_is_valid_inst <= core.io.debug_signal.mem_is_valid_inst @[Top.scala 146:24]
    io.debugSignals.core.mem_reg_pc <= core.io.debug_signal.mem_reg_pc @[Top.scala 146:24]
    io.debugSignals.rdata <= dmem_decoder.io.initiator.rdata @[Top.scala 148:26]
    io.debugSignals.ren <= core.io.dmem.ren @[Top.scala 149:26]
    io.debugSignals.rvalid <= dmem_decoder.io.initiator.rvalid @[Top.scala 150:26]
    io.debugSignals.rwaddr <= core.io.dmem.waddr @[Top.scala 151:27]
    io.debugSignals.wdata <= core.io.dmem.wdata @[Top.scala 152:26]
    io.debugSignals.wen <= core.io.dmem.wen @[Top.scala 153:26]
    io.debugSignals.wready <= dmem_decoder.io.initiator.wready @[Top.scala 154:26]
    io.debugSignals.wstrb <= core.io.dmem.wstrb @[Top.scala 155:26]
    io.gpio <= gpio.io.gpio @[Top.scala 169:11]
    io.uart_tx <= uart.io.tx @[Top.scala 170:14]
    uart.io.rx <= io.uart_rx @[Top.scala 171:14]
    core.io.intr <= uart.io.intr @[Top.scala 172:16]
    sdc.io.sdc_port.dat_in <= io.sdc_port.dat_in @[Top.scala 173:15]
    io.sdc_port.dat_out <= sdc.io.sdc_port.dat_out @[Top.scala 173:15]
    io.sdc_port.dat_wrt <= sdc.io.sdc_port.dat_wrt @[Top.scala 173:15]
    sdc.io.sdc_port.res_in <= io.sdc_port.res_in @[Top.scala 173:15]
    io.sdc_port.cmd_out <= sdc.io.sdc_port.cmd_out @[Top.scala 173:15]
    io.sdc_port.cmd_wrt <= sdc.io.sdc_port.cmd_wrt @[Top.scala 173:15]
    io.sdc_port.clk <= sdc.io.sdc_port.clk @[Top.scala 173:15]

