// SPDX-License-Identifier: GPL-2.0-only
/* Copyright (c) 2020, The Linux Foundation. All rights reserved.
 */
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/qcom,gcc-msm8953.h>
#include <dt-bindings/clock/qcom,rpmcc.h>
#include <dt-bindings/power/qcom-rpmpd.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/soc/qcom,apr.h>
#include <dt-bindings/sound/qcom,q6afe.h>
#include <dt-bindings/sound/qcom,q6asm.h>
#include <dt-bindings/sound/qcom,q6voice.h>

#define CPU(number, cluster, value)			\
	CPU##number: cpu@number {			\
		device_type = "cpu";			\
		compatible = "arm,cortex-a53";		\
		reg = <value>;				\
		enable-method = "psci";			\
		next-level-cache = <&L2_##cluster>;	\
		#cooling-cells = <2>;			\
		power-domains = <&cpr 0>;		\
		power-domain-names = "cpr";		\
		clocks = <&apcc cluster>;		\
		clock-names = "cpu";			\
		operating-points-v2 = <&cpu##cluster##_opp>;\
		l1-icache { compatible = "cache"; };	\
		l1-dcache { compatible = "cache"; };	\
	}

#define GPU_OPP(freq_khz, lvl, supp)			\
	opp-##freq_khz##000 {				\
		opp-hz = /bits/ 64 <freq_khz##000>;	\
		opp-supported-hw = <supp>;		\
		required-opps = <&lvl>;			\
	}

#define COMMON_THERMAL(n, s)				\
	polling-delay-passive = <250>;			\
	polling-delay = <1000>;				\
	thermal-sensors = <&tsens0 s>;			\
	trips {						\
		n##_alert: trip-point@0 {		\
			temperature = <80000>;		\
			hysteresis = <2000>;		\
			type = "passive";		\
		};					\
		n##_crit: crit {			\
			temperature = <100000>;		\
			hysteresis = <2000>;		\
			type = "critical";		\
		};					\
	}

#define CPU_THERMAL(c, s)		    		\
	cpu##c##-thermal {				\
		COMMON_THERMAL(cpu##c, s);		\
		cooling-maps {				\
			map0 {				\
				trip = <&cpu##c##_alert>; \
				cooling-device = <&CPU##c THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; \
			};				\
		};					\
	}

#define OPP(freqKhz, req, HW, extra)			    \
	opp-freqKhz##000 {				    \
		opp-hz = /bits/ 64 <freqKhz##000>;	    \
		opp-supported-hw = <HW>;		    \
		required-opps = <&req>;			    \
		extra; \
	}

/ {
	interrupt-parent = <&intc>;
	#address-cells = <2>;
	#size-cells = <2>;

	compatible = "qcom,msm8953";

	aliases {
		display0 = &mdss;
		mmc0 = &sdhc_1;
		mmc1 = &sdhc_2;
	};

	chosen {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		stdout-path = "display0";
	};

	memory {
		device_type = "memory";
		/* We expect the bootloader to fill in the reg */
		reg = <0 0 0 0>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		other_ext_region@85b00000 {
			no-map;
			reg = <0x0 0x85b00000 0x0 0x800000>;
		};

		other_ext_region@86400000 {
			no-map;
			reg = <0x0 0x86400000 0x0 0x400000>;
		};

		rmtfs@f2d00000 {
			compatible = "qcom,rmtfs-mem";
			reg = <0x0 0xf2d00000 0x0 0x180000>;
			no-map;

			qcom,client-id = <1>;
		};

		smem_mem: smem_region@86300000 {
			reg = <0x0 0x86300000 0x0 0x100000>;
			no-map;
		};

		mpss_mem: modem_region@86c00000 {
			no-map;
			reg = <0x0 0x86c00000 0x0 0x6a00000>;
		};

		mba_mem: mba_mem@92000000 {
			reg = <0x0 0x92000000 0x0 0x100000>;
			no-map;
		};

		adsp_fw_mem: adsp_fw_region@8d600000 {
			no-map;
			reg = <0x0 0x8d600000 0x0 0x1100000>;
		};

		wcnss_fw_mem: wcnss_fw_region@8e700000 {
			no-map;
			reg = <0x0 0x8e700000 0x0 0x700000>;
		};

		venus_mem: venus_region@90400000 {
			reg = <0x0 0x91400000 0x0 0x700000>;
			no-map;
		};

		dfps_data_mem@90000000 {
			no-map;
			reg = <0 0x90000000 0 0x1000>;
		};

		splash_region@90001000 {
			no-map;
			reg = <0x0 0x90001000 0x0 0x13ff000>;
		};

		zap_shader_region: gpu@81800000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0x81800000 0x0 0x2000>;
			no-map;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};
				core1 {
					cpu = <&CPU1>;
				};
				core2 {
					cpu = <&CPU2>;
				};
				core3 {
					cpu = <&CPU3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&CPU4>;
				};
				core1 {
					cpu = <&CPU5>;
				};
				core2 {
					cpu = <&CPU6>;
				};
				core3 {
					cpu = <&CPU7>;
				};
			};
		};

		CPU(0, 0, 0x000);
		CPU(1, 0, 0x001);
		CPU(2, 0, 0x002);
		CPU(3, 0, 0x003);
		CPU(4, 1, 0x100);
		CPU(5, 1, 0x101);
		CPU(6, 1, 0x102);
		CPU(7, 1, 0x103);

		L2_0: l2-cache_0 {
			compatible = "cache";
			cache-level = <2>;
		};

		L2_1: l2-cache_1 {
			compatible = "cache";
			cache-level = <2>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pmu {
		compatible = "arm,cortex-a53-pmu";
		interrupts = <GIC_PPI 7 (GIC_CPU_MASK_SIMPLE(8)| IRQ_TYPE_LEVEL_HIGH)>;
	};

	cpu0_opp: cpu0-opp-table {
		compatible = "operating-points-v2-qcom-cpu", "operating-points-v2-kryo-cpu";
		nvmem-cells = <&cpu_speed_bin>;
		opp-shared;

		/*
		 * Speed bin	    SoC
		 * 2		    SDM625
		 * 6		    SDM450
		 * opp-supported-hw is bitmask of 1 << speed_bin
		 * compatible of / node has to be "qcom,msm8953"
		 */
		OPP( 320000, cpr_opp1, 0x44, none);
		OPP( 620000, cpr_opp2, 0x44, none);
		OPP( 800000, cpr_opp3, 0x44, opp-suspend);
		OPP( 930000, cpr_opp4, 0x44, none);
		OPP(1203200, cpr_opp5, 0x40, none);
		OPP(1344000, cpr_opp6, 0x04, none);
		OPP(1804800, cpr_opp7, 0x40, none);
		OPP(2016000, cpr_opp8, 0x04, none);

	};

	cpu1_opp: cpu1-opp-table {
		compatible = "operating-points-v2-qcom-cpu", "operating-points-v2-kryo-cpu";
		opp-shared;

		OPP( 320000, cpr_opp1, 0x44, none);
		OPP( 620000, cpr_opp2, 0x44, none);
		OPP( 800000, cpr_opp3, 0x44, opp-suspend);
		OPP( 930000, cpr_opp4, 0x44, none);
		OPP(1203200, cpr_opp5, 0x40, none);
		OPP(1344000, cpr_opp6, 0x04, none);
		OPP(1804800, cpr_opp7, 0x40, none);
		OPP(2016000, cpr_opp8, 0x04, none);
	};

	cpr_opp_table: cpr-opp-table {
		compatible = "operating-points-v2-qcom-level";

		cpr_opp1: opp1 {
			opp-level = <1>;
			opp-hz = /bits/ 64 <320000000>;
		};
		cpr_opp2: opp2 {
			opp-level = <2>;
			opp-hz = /bits/ 64 <320000000>;
		};
		cpr_opp3: opp3 {
			opp-level = <3>;
			opp-hz = /bits/ 64 <320000000>;
		};
		cpr_opp4: opp4 {
			opp-level = <4>;
			opp-hz = /bits/ 64 <372000000>;
		};
		cpr_opp5: opp5 {
			opp-level = <5>;
			opp-hz = /bits/ 64 <465000000>;
		};
		cpr_opp6: opp6 {
			opp-level = <6>;
			opp-hz = /bits/ 64 <533400000>;
		};
		cpr_opp7: opp7 {
			opp-level = <7>;
			opp-hz = /bits/ 64 <721920000>;
		};
		cpr_opp8: opp8 {
			opp-level = <8>;
			opp-hz = /bits/ 64 <806400000>;
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 3 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 4 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 1 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
		clock-frequency = <19200000>;
	};

	clocks {
		xo_board: xo-board {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <19200000>;
			clock-output-names = "xo";
		};

		sleep_clk: sleep-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32768>;
		};
	};

	soc: soc {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0 0 0xffffffff>;
		compatible = "simple-bus";

		restart@4ab000 {
			compatible = "qcom,pshold";
			reg = <0x4ab000 0x4>;
		};

		tcsr_mutex_regs: syscon@1905000 {
			compatible = "syscon";
			reg = <0x1905000 0x20000>;
		};

		tcsr: syscon@1937000 {
			compatible = "qcom,tcsr-msm8953", "syscon";
			reg = <0x1937000 0x30000>;
		};

		tcsr_mutex: hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <&tcsr_mutex_regs 0 0x1000>;
			#hwlock-cells = <1>;
		};

		gcc: clock-controller@1800000 {
			compatible = "qcom,gcc-msm8953";
			#clock-cells = <1>;
			#reset-cells = <1>;
			#power-domain-cells = <1>;
			reg = <0x1800000 0x80000>;
		};

		clock-debugger {
			compatible = "qcom,gcc-msm8953-debug";
		};

		apcs: mailbox@b011000 {
			compatible = "qcom,msm8953-apcs-kpss-global", "syscon";
			reg = <0xb011000 0x1000>;
			#mbox-cells = <1>;
		};

		apcc: clock-controller@b011000 {
			compatible = "qcom,msm8953-apcc";
			reg = <0xb011000 0x1c0100>;
			nvmem-cells = <&cpu_speed_bin>;
			speed-bin-2-freq-khz = <2016000>;
			speed-bin-6-freq-khz = <1804800>;
			#clock-cells = <1>;
		};

		intc: interrupt-controller@b000000 {
			compatible = "qcom,msm-qgic2";
			interrupt-controller;
			#interrupt-cells = <3>;
			reg = <0x0b000000 0x1000>, <0x0b002000 0x1000>;
		};

		rpm_msg_ram: memory@60000 {
			compatible = "qcom,rpm-msg-ram";
			reg = <0x60000 0x8000>;
		};

		saw4: syscon@b1d2000 {
			compatible = "syscon";
			reg = <0xb1d2000 0x1000>;
		};

		tcsr_phy_clk_scheme_sel: syscon@193f044 {
			compatible = "syscon";
			reg = <0x193f044 0x4>;
		};

		timer@b120000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0xb120000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@b121000 {
				frame-number = <0>;
				interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
							<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
				reg = <0xb121000 0x1000 0xb122000 0x1000>;
			};

			frame@b123000 {
				frame-number = <1>;
				interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
				reg = <0xb123000 0x1000>;
				status = "disabled";
			};

			frame@b124000 {
				frame-number = <2>;
				interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
				reg = <0xb124000 0x1000>;
				status = "disabled";
			};

			frame@b125000 {
				frame-number = <3>;
				interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
				reg = <0xb125000 0x1000>;
				status = "disabled";
			};

			frame@b126000 {
				frame-number = <4>;
				interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
				reg = <0xb126000 0x1000>;
				status = "disabled";
			};

			frame@b127000 {
				frame-number = <5>;
				interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
				reg = <0xb127000 0x1000>;
				status = "disabled";
			};

			frame@b128000 {
				frame-number = <6>;
				interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
				reg = <0xb128000 0x1000>;
				status = "disabled";
			};
		};

		msmgpio: pinctrl@1000000 {
			compatible = "qcom,msm8953-pinctrl";
			reg = <0x1000000 0x300000>;
			interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
			gpio-controller;
			gpio-ranges = <&msmgpio 0 0 142>;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
		};

		hsusb_phy: phy@79000 {
			compatible = "qcom,msm8953-qusb2-phy";
			reg = <0x79000 0x180>;
			#phy-cells = <0>;

			clocks = <&gcc GCC_USB_PHY_CFG_AHB_CLK>,
				<&gcc GCC_QUSB_REF_CLK>;
			clock-names = "cfg_ahb", "ref";

			phy-supply = <&pm8953_l3>;
			vdda-pll-supply = <&pm8953_l7>;
			vdda-phy-dpdm-supply = <&pm8953_l13>;

			qcom,tcsr-syscon = <&tcsr_phy_clk_scheme_sel>;

			resets = <&gcc GCC_QUSB2_PHY_BCR>;
		};

		usb3: usb@70f8800 {
			compatible = "qcom,msm8996-dwc3", "qcom,dwc3";
			reg = <0x070f8800 0x400>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "hs_phy_irq", "ss_phy_irq";

			clocks = <&gcc GCC_PCNOC_USB3_AXI_CLK>,
				<&gcc GCC_USB30_MASTER_CLK>,
				<&gcc GCC_USB30_MOCK_UTMI_CLK>,
				<&gcc GCC_USB30_SLEEP_CLK>,
				<&gcc GCC_USB_PHY_CFG_AHB_CLK>;

			clock-names = "iface", "core", "mock_utmi",
				"sleep", "cfg_noc";

			assigned-clocks = <&gcc GCC_USB30_MOCK_UTMI_CLK>,
					  <&gcc GCC_USB30_MASTER_CLK>;

			assigned-clock-rates = <19200000>, <133330000>;

			power-domains = <&gcc USB30_GDSC>;

			qcom,select-utmi-as-pipe-clk;

			status = "disabled";

			usb3_dwc3: dwc3@7000000 {
				compatible = "snps,dwc3";
				reg = <0x07000000 0xcc00>;
				interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
				phys = <&hsusb_phy>;
				phy-names = "usb2-phy";

				snps,gadget-lpm-disable;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,is-utmi-l1-suspend;
				snps,hird-threshold = /bits/ 8 <0x00>;

				maximum-speed = "high-speed";
				phy_mode = "utmi";
				dr_mode = "peripheral";
			};
		};

		apc_mem_acc: syscon@19461d4 {
			compatible = "syscon";
			reg = <0x19461d4 0x8>;
		};

		apm: syscon@b111000 {
			compatible = "syscon";
			reg = <0xb111000 0x1000>;
		};

		gfx_mem_acc_l1: regulator@194415c {
			compatible = "syscon";
			reg = <0x194415c 0x4>;
		};

		apps_iommu: iommu@1e00000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#iommu-cells = <1>;
			compatible = "qcom,msm8953-iommu", "qcom,msm-iommu-v1";
			#global-interrupts = <0>;
			ranges  = <0 0x1e20000 0x20000>;
			clocks = <&gcc GCC_SMMU_CFG_CLK>,
				 <&gcc GCC_APSS_TCU_ASYNC_CLK>;
			clock-names = "iface", "bus";

			qcom,iommu-secure-id = <17>;

			iommu-ctx@14000 { // vfe
				compatible = "qcom,msm-iommu-v1-ns";
				reg = <0x14000 0x1000>;
				interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
			};

#if 0
			iommu-ctx@4000 { // venus_sec_non_pixel
				compatible = "qcom,msm-iommu-v1-sec";
				reg = <0x4000 0x1000>;
				interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
			};

#endif
			iommu-ctx@15000 { // mdp_0
				compatible = "qcom,msm-iommu-v1-ns";
				reg = <0x15000 0x1000>;
				interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
			};

			iommu-ctx@16000 { // venus_ns
				compatible = "qcom,msm-iommu-v1-ns";
				reg = <0x16000 0x1000>;
				interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
			};

		};

		gpu_iommu: iommu@1c40000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#iommu-cells = <1>;
			compatible = "qcom,msm8953-gpu-iommu", "qcom,msm-iommu-v1";
			ranges = <0 0x01c48000 0x8000>;
			clocks = <&gcc GCC_OXILI_AHB_CLK>,
				 <&gcc GCC_BIMC_GFX_CLK>;
			clock-names = "iface", "bus";
			qcom,iommu-secure-id = <18>;

			power-domains = <&gcc OXILI_CX_GDSC>;

			// gfx3d_user:
			iommu-ctx@0000 {
				compatible = "qcom,msm-iommu-v1-ns";
				reg = <0x0000 0x1000>;
				interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
			};

			// gfx3d_priv:
			iommu-ctx@2000 {
				compatible = "qcom,msm-iommu-v1-sec";
				reg = <0x2000 0x1000>;
				interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		rng@22000 {
			status = "disabled";
			compatible = "qcom,prng";
			reg = <0x000e3000 0x1000>;
			clocks = <&gcc GCC_PRNG_AHB_CLK>;
			clock-names = "core";
		};

		qfprom@a4124 {
			compatible = "qcom,qfprom";
			reg = <0xa4000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;
			cpu_speed_bin: cpu_speed_bin@124 {
				reg = <0x125 1>;
				bits = <0 3>;
			};
			cpr_efuse_revision: fusing_rev@23c {
				reg = <0x23e 1>;
				bits = <5 3>;
			};
			cpr_efuse_ring1: ring1@248 {
				reg = <0x248 1>;
				bits = <0 4>;
			};
			cpr_efuse_ring2: ring2@248 {
				reg = <0x248 1>;
				bits = <4 4>;
			};
			cpr_efuse_ring3: ring3@249 {
				reg = <0x249 1>;
				bits = <0 4>;
			};
			cpr_efuse_ring4: ring4@249 {
				reg = <0x249 1>;
				bits = <4 4>;
			};
			cpr_efuse_ring5: ring5@24a {
				reg = <0x24a 1>;
				bits = <0 4>;
			};
			cpr_efuse_ring6: ring6@24a {
				reg = <0x24a 1>;
				bits = <4 4>;
			};
			cpr_efuse_ring7: ring7@24b {
				reg = <0x24b 1>;
				bits = <4 4>;
			};
			cpr_efuse_init_voltage1: ivoltage1@238 {
				reg = <0x238 2>;
				bits = <6 6>;
			};
			cpr_efuse_init_voltage2: ivoltage2@239 {
				reg = <0x239 2>;
				bits = <4 6>;
			};
			cpr_efuse_init_voltage3: ivoltage3@23a {
				reg = <0x23a 1>;
				bits = <2 6>;
			};
			cpr_efuse_init_voltage4: ivoltage4@23b {
				reg = <0x23b 1>;
				bits = <0 6>;
			};
			cpr_efuse_init_voltage5: ivoltage5@250 {
				reg = <0x250 1>;
				bits = <0 6>;
			};
			cpr_efuse_init_voltage6: ivoltage6@250 {
				reg = <0x250 2>;
				bits = <6 6>;
			};
			cpr_efuse_init_voltage7: ivoltage7@252 {
				reg = <0x252 1>;
				bits = <2 6>;
			};
			cpr_efuse_quot1: quot1@241 {
				reg = <0x241 2>;
				bits = <0 12>;
			};
			cpr_efuse_quot2: quot2@242 {
				reg = <0x242 2>;
				bits = <4 12>;
			};
			cpr_efuse_quot3: quot3@244 {
				reg = <0x244 2>;
				bits = <0 12>;
			};
			cpr_efuse_quot4: quot4@245 {
				reg = <0x245 2>;
				bits = <4 12>;
			};
			cpr_efuse_quot5: quot5@259 {
				reg = <0x259 4>;
				bits = <0 12>;
			};
			cpr_efuse_quot6: quot6@25a {
				reg = <0x25a 2>;
				bits = <4 12>;
			};
			cpr_efuse_quot7: quot7@25d {
				reg = <0x25d 2>;
				bits = <4 12>;
			};
			cpr_efuse_quot_offset1: qoffset1@23c {
				reg = <0x23c 1>;
				bits = <0 7>;
			};
			cpr_efuse_quot_offset2: qoffset2@23c {
				reg = <0x23c 2>;
				bits = <7 7>;
			};
			cpr_efuse_quot_offset3: qoffset3@23d {
				reg = <0x23d 2>;
				bits = <6 7>;
			};
			cpr_efuse_quot_offset4: qoffset4@253 {
				reg = <0x253 1>;
				bits = <0 7>;
			};
			cpr_efuse_quot_offset5: qoffset5@254 {
				reg = <0x254 1>;
				bits = <0 7>;
			};
			cpr_efuse_quot_offset6: qoffset6@255 {
				reg = <0x255 1>;
				bits = <0 7>;
			};
		};

		mdss: mdss@1a00000 {
			compatible = "qcom,mdss";

			reg = <0x1a00000 0x1000>,
			      <0x1ab0000 0x1040>;
			reg-names = "mdss_phys",
				    "vbif_phys";

			power-domains = <&gcc MDSS_GDSC>;
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-controller;
			#interrupt-cells = <1>;

			clocks = <&gcc GCC_MDSS_AHB_CLK>,
				 <&gcc GCC_MDSS_AXI_CLK>,
				 <&gcc GCC_MDSS_VSYNC_CLK>;
			clock-names = "iface",
				      "bus",
				      "vsync";

			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			dsi_phy0: dsi-phy@1a94400 {
				compatible = "qcom,dsi-phy-14nm-8953";
				reg = <0x1a94400 0x100>,
				      <0x1a94500 0x300>,
				      <0x1a94800 0x188>;

				reg-names = "dsi_phy",
				            "dsi_phy_lane",
				            "dsi_pll";

				#clock-cells = <1>;
				#phy-cells = <0>;

				vddio-supply = <&pm8953_l6>;
				vcca-supply = <&pm8953_l3>;

				clocks = <&gcc GCC_MDSS_AHB_CLK>;
				clock-names = "iface";
			};

			dsi_phy1: dsi-phy@1a96400 {
				compatible = "qcom,dsi-phy-14nm-8953";
				reg = <0x1a96400 0x100>,
				      <0x1a96500 0x300>,
				      <0x1a96800 0x188>;

				reg-names = "dsi_phy",
				            "dsi_phy_lane",
				            "dsi_pll";

				#clock-cells = <1>;
				#phy-cells = <0>;

				clocks = <&gcc GCC_MDSS_AHB_CLK>;
				clock-names = "iface";

				status = "disabled";
			};

			dsi0: dsi@1a94000 {
				compatible = "qcom,mdss-dsi-ctrl";
				reg = <0x1a94000 0x400>;
				reg-names = "dsi_ctrl";

				interrupt-parent = <&mdss>;
				interrupts = <4 0>;

				assigned-clocks = <&gcc BYTE0_CLK_SRC>,
						  <&gcc PCLK0_CLK_SRC>;
				assigned-clock-parents = <&dsi_phy0 0>,
							 <&dsi_phy0 1>;

				clocks = <&gcc GCC_MDSS_MDP_CLK>,
					 <&gcc GCC_MDSS_AHB_CLK>,
					 <&gcc GCC_MDSS_AXI_CLK>,
					 <&gcc GCC_MDSS_BYTE0_CLK>,
					 <&gcc GCC_MDSS_PCLK0_CLK>,
					 <&gcc GCC_MDSS_ESC0_CLK>;
				clock-names = "mdp_core",
					      "iface",
					      "bus",
					      "byte",
					      "pixel",
					      "core";

				vdd-supply = <&pm8953_l17>;
				vdda-supply = <&pm8953_s3>;
				vddio-supply = <&pm8953_l6>;

				phys = <&dsi_phy0>;
				phy-names = "dsi-phy";

				#address-cells = <1>;
				#size-cells = <0>;

				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0>;
						dsi0_in: endpoint {
							remote-endpoint = <&mdp5_intf1_out>;
						};
					};

					port@1 {
						reg = <1>;
						dsi0_out: endpoint {
						};
					};
				};
			};

			dsi1: dsi@1a96000 {
				compatible = "qcom,mdss-dsi-ctrl";
				reg = <0x1a96000 0x400>;
				reg-names = "dsi_ctrl";

				interrupt-parent = <&mdss>;
				interrupts = <5 0>;

				assigned-clocks = <&gcc BYTE1_CLK_SRC>,
						  <&gcc PCLK1_CLK_SRC>;
				assigned-clock-parents = <&dsi_phy1 0>,
							 <&dsi_phy1 1>;

				clocks = <&gcc GCC_MDSS_MDP_CLK>,
					 <&gcc GCC_MDSS_AHB_CLK>,
					 <&gcc GCC_MDSS_AXI_CLK>,
					 <&gcc GCC_MDSS_BYTE1_CLK>,
					 <&gcc GCC_MDSS_PCLK1_CLK>,
					 <&gcc GCC_MDSS_ESC1_CLK>;
				clock-names = "mdp_core",
					      "iface",
					      "bus",
					      "byte",
					      "pixel",
					      "core";
				phys = <&dsi_phy1>;
				phy-names = "dsi-phy";

				status = "disabled";

				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0>;
						dsi1_in: endpoint {
							remote-endpoint = <&mdp5_intf2_out>;
						};
					};

					port@1 {
						reg = <1>;
						dsi1_out: endpoint {
						};
					};
				};
			};

			mdp: mdp@1a01000 {
				compatible = "qcom,mdp5";
				reg = <0x1a01000 0x89000>;
				reg-names = "mdp_phys";

				interrupt-parent = <&mdss>;
				interrupts = <0 0>;

				power-domains = <&gcc MDSS_GDSC>;

				clocks = <&gcc GCC_MDSS_AHB_CLK>,
					 <&gcc GCC_MDSS_AXI_CLK>,
					 <&gcc GCC_MDSS_MDP_CLK>,
					 <&gcc GCC_MDSS_VSYNC_CLK>;
				clock-names = "iface",
					      "bus",
					      "core",
					      "vsync";

				iommus = <&apps_iommu 0x15>;
				iommu-defer-attach;

				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0>;
						mdp5_intf1_out: endpoint {
							remote-endpoint = <&dsi0_in>;
						};
					};

					port@1 {
						reg = <1>;
						mdp5_intf2_out: endpoint {
							remote-endpoint = <&dsi1_in>;
						};
					};
				};
			};
		};

		gpu: gpu@1c00000 {
			compatible = "qcom,adreno-506.0", "qcom,adreno";

			reg = <0x01c00000 0x40000>;
			reg-names = "kgsl_3d0_reg_memory";

			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&gcc GCC_OXILI_GFX3D_CLK>,
				 <&gcc GCC_OXILI_AHB_CLK>,
				 <&gcc GCC_BIMC_GFX_CLK>,
				 <&gcc GCC_BIMC_GPU_CLK>,
				 <&gcc GCC_OXILI_TIMER_CLK>,
				 <&gcc GCC_OXILI_AON_CLK>;

			clock-names = "core",
				      "iface",
				      "mem",
				      "mem_iface",
				      "rbbmtimer",
				      "alwayson";

			power-domains = <&gcc OXILI_CX_GDSC>,
					<&gcc OXILI_GX_GDSC>,
					<&rpmpd MSM8953_VDDCX>;
			power-domain-names = "cx", "gx", "cx-supply";

			iommus = <&gpu_iommu 0>;

			operating-points-v2 = <&gpu_opp_table>;

			gpu_opp_table: opp-table {
				compatible  ="operating-points-v2";

				GPU_OPP(128000, rpmpd_opp_low_svs, 0xff);
				GPU_OPP(230400, rpmpd_opp_svs, 0xff);
				GPU_OPP(384000, rpmpd_opp_svs_plus, 0xff);
				GPU_OPP(460800, rpmpd_opp_nom, 0xff);
				GPU_OPP(576000, rpmpd_opp_nom_plus, 0xff);
				GPU_OPP(652800, rpmpd_opp_turbo, 0xff);
			};

			zap-shader {
				memory-region = <&zap_shader_region>;
				firmware-name = "a506_zap.mdt";
			};
		};

		cpr: power-controller@b018000 {
			compatible = "qcom,msm8953-cpr4";

			nvmem-cells = <&cpr_efuse_quot_offset3>,
				      <&cpr_efuse_quot_offset2>,
				      <&cpr_efuse_quot_offset1>,
				      <&cpr_efuse_init_voltage4>,
				      <&cpr_efuse_init_voltage3>,
				      <&cpr_efuse_init_voltage2>,
				      <&cpr_efuse_init_voltage1>,
				      <&cpr_efuse_quot4>,
				      <&cpr_efuse_quot3>,
				      <&cpr_efuse_quot2>,
				      <&cpr_efuse_quot1>,
				      <&cpr_efuse_ring4>,
				      <&cpr_efuse_ring3>,
				      <&cpr_efuse_ring2>,
				      <&cpr_efuse_ring1>,
				      <&cpr_efuse_revision>,
				      <&cpu_speed_bin>;
			nvmem-cell-names = "cpr_thread0_quotient_offset2",
					   "cpr_thread0_quotient_offset3",
					   "cpr_thread0_quotient_offset4",
					   "cpr_thread0_init_voltage1",
					   "cpr_thread0_init_voltage2",
					   "cpr_thread0_init_voltage3",
					   "cpr_thread0_init_voltage4",
					   "cpr_thread0_quotient1",
					   "cpr_thread0_quotient2",
					   "cpr_thread0_quotient3",
					   "cpr_thread0_quotient4",
					   "cpr_thread0_ring_osc1",
					   "cpr_thread0_ring_osc2",
					   "cpr_thread0_ring_osc3",
					   "cpr_thread0_ring_osc4",
					   "cpr_fuse_revision",
					   "cpr_speed_bin";

			reg = <0x0b018000 0x4000>;
			reg-names = "cpr-iomem";

			interrupts = <GIC_SPI 15 IRQ_TYPE_EDGE_RISING>;

			clocks = <&apcc 2>, <&xo_board>;
			clock-names = "cci", "ref";

			vdd-apc-supply = <&spmi_pm8953_s5>;
			vdd-apc-step-uv = <5000>;

			acc-syscon = <&apc_mem_acc>;
			apm-syscon = <&apm>;

			#power-domain-cells = <1>;
			operating-points-v2 = <&cpr_opp_table>;
		};

		tsens0: thermal-sensor@4a8000 {
			compatible = "qcom,msm8953-tsens", "qcom,tsens-v2";
			reg = <0x004a9000 0x1000>, /* TM */
			      <0x004a8000 0x1000>; /* SROT */
			#qcom,sensors = <16>;
			interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "uplow", "critical";
			#thermal-sensor-cells = <1>;
		};

		spmi_bus: spmi@200f000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0x200f000 0x1000>,
			      <0x2400000 0x800000>,
			      <0x2c00000 0x800000>,
			      <0x3800000 0x200000>,
			      <0x200a000 0x2100>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
			qcom,max-peripherals = <256>;
			qcom,max-periph-interrupts = <256>;
			qcom,ee = <0>;
			qcom,channel = <0>;
			#address-cells = <2>;
			#size-cells = <0>;
			interrupt-controller;
			#interrupt-cells = <4>;
		};

		dma_blsp1: qcom,sps-dma@7884000 {
			compatible = "qcom,bam-v1.7.0";
			reg = <0x7884000 0x1f000>;
			interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gcc GCC_BLSP1_AHB_CLK>;
			clock-names = "bam_clk";
			#dma-cells = <1>;
			qcom,ee = <0>;
			status = "disabled";
		};

		dma_blsp2: qcom,sps-dma@7ac4000 {
			compatible = "qcom,bam-v1.7.0";
			reg = <0x7ac4000 0x25000>;
			interrupts = <GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gcc GCC_BLSP2_AHB_CLK>;
			clock-names = "bam_clk";
			#dma-cells = <1>;
			qcom,ee = <0>;
			status = "disabled";
		};

		uart_0: serial@78af000 {
			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
			reg = <0x78af000 0x200>;
			interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>,
				 <&gcc GCC_BLSP1_AHB_CLK>;
			clock-names = "core", "iface";
			status = "disabled";
		};

		cci: cci@1b0c000 {
			compatible = "qcom,msm8953-cci";

			reg = <0x01b0c000 0x1000>;

			interrupts = <GIC_SPI 50 IRQ_TYPE_EDGE_RISING>;

			clocks = <&gcc GCC_CAMSS_TOP_AHB_CLK>,
				 <&gcc GCC_CAMSS_CCI_AHB_CLK>,
				 <&gcc GCC_CAMSS_CCI_CLK>,
				 <&gcc GCC_CAMSS_AHB_CLK>;
			clock-names = "camss_top_ahb",
				      "cci_ahb",
				      "cci",
				      "camss_ahb";

			assigned-clocks = <&gcc GCC_CAMSS_CCI_AHB_CLK>,
					  <&gcc GCC_CAMSS_CCI_CLK>;
			assigned-clock-rates = <80000000>, <37500000>;

			#address-cells = <1>;
			#size-cells = <0>;

			status = "disabled";

			cci_i2c0: i2c-bus@0 {
				reg = <0>;
				clock-frequency = <400000>;
				#address-cells = <1>;
				#size-cells = <0>;
			};

			cci_i2c1: i2c-bus@1 {
				reg = <1>;
				clock-frequency = <400000>;
				#address-cells = <1>;
				#size-cells = <0>;
			};
		};

		camss: camss@1b00000 {
			compatible = "qcom,msm8953-camss";
			reg = <0x1b34000 0x1000>,
			      <0x1b00030 0x4>,
			      <0x1b35000 0x1000>,
			      <0x1b00038 0x4>,
			      <0x1b36000 0x1000>,
			      <0x1b00040 0x4>,
			      <0x1b30000 0x100>,
			      <0x1b30400 0x100>,
			      <0x1b30800 0x100>,
			      <0x1b31000 0x500>,
			      <0x1b00020 0x10>,
			      <0x1b10000 0x1000>,
			      <0x1b14000 0x1000>;
			reg-names = "csiphy0",
				    "csiphy0_clk_mux",
				    "csiphy1",
				    "csiphy1_clk_mux",
				    "csiphy2",
				    "csiphy2_clk_mux",
				    "csid0",
				    "csid1",
				    "csid2",
				    "ispif",
				    "csi_clk_mux",
				    "vfe0",
				    "vfe1";
			interrupts = <GIC_SPI 78 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 79 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 315 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 51 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 52 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 153 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 55 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 57 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 29 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "csiphy0",
					  "csiphy1",
					  "csiphy2",
					  "csid0",
					  "csid1",
					  "csid2",
					  "ispif",
					  "vfe0",
					  "vfe1";
			power-domains = <&gcc VFE0_GDSC>,
					<&gcc VFE1_GDSC>;
			clocks = <&gcc GCC_CAMSS_TOP_AHB_CLK>,
				 <&gcc GCC_CAMSS_ISPIF_AHB_CLK>,
				 <&gcc GCC_CAMSS_MICRO_AHB_CLK>,
				 <&gcc GCC_CAMSS_CSI0PHYTIMER_CLK>,
				 <&gcc GCC_CAMSS_CSI1PHYTIMER_CLK>,
				 <&gcc GCC_CAMSS_CSI2PHYTIMER_CLK>,
				 <&gcc GCC_CAMSS_CSI0_AHB_CLK>,
				 <&gcc GCC_CAMSS_CSI0_CLK>,
				 <&gcc GCC_CAMSS_CSI0PHY_CLK>,
				 <&gcc GCC_CAMSS_CSI0PIX_CLK>,
				 <&gcc GCC_CAMSS_CSI0RDI_CLK>,
				 <&gcc GCC_CAMSS_CSI1_AHB_CLK>,
				 <&gcc GCC_CAMSS_CSI1_CLK>,
				 <&gcc GCC_CAMSS_CSI1PHY_CLK>,
				 <&gcc GCC_CAMSS_CSI1PIX_CLK>,
				 <&gcc GCC_CAMSS_CSI1RDI_CLK>,
				 <&gcc GCC_CAMSS_CSI2_AHB_CLK>,
				 <&gcc GCC_CAMSS_CSI2_CLK>,
				 <&gcc GCC_CAMSS_CSI2PHY_CLK>,
				 <&gcc GCC_CAMSS_CSI2PIX_CLK>,
				 <&gcc GCC_CAMSS_CSI2RDI_CLK>,
				 <&gcc GCC_CAMSS_AHB_CLK>,
				 <&gcc GCC_CAMSS_VFE0_CLK>,
				 <&gcc GCC_CAMSS_CSI_VFE0_CLK>,
				 <&gcc GCC_CAMSS_VFE0_AHB_CLK>,
				 <&gcc GCC_CAMSS_VFE0_AXI_CLK>,
				 <&gcc GCC_CAMSS_VFE1_CLK>,
				 <&gcc GCC_CAMSS_CSI_VFE1_CLK>,
				 <&gcc GCC_CAMSS_VFE1_AHB_CLK>,
				 <&gcc GCC_CAMSS_VFE1_AXI_CLK>;
			clock-names = "top_ahb",
				      "ispif_ahb",
				      "micro_ahb",
				      "csiphy0_timer",
				      "csiphy1_timer",
				      "csiphy2_timer",
				      "csi0_ahb",
				      "csi0",
				      "csi0_phy",
				      "csi0_pix",
				      "csi0_rdi",
				      "csi1_ahb",
				      "csi1",
				      "csi1_phy",
				      "csi1_pix",
				      "csi1_rdi",
				      "csi2_ahb",
				      "csi2",
				      "csi2_phy",
				      "csi2_pix",
				      "csi2_rdi",
				      "ahb",
				      "vfe0",
				      "csi_vfe0",
				      "vfe0_ahb",
				      "vfe0_axi",
				      "vfe1",
				      "csi_vfe1",
				      "vfe1_ahb",
				      "vfe1_axi";
			iommus = <&apps_iommu 0x14>;

			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;
			};
		};

		i2c_2: i2c@78b6000 { // BLSP1 QUP2
			compatible = "qcom,i2c-qup-v2.2.1";
			reg = <0x78b6000 0x600>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "iface", "core";
			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
				 <&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;

			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&i2c_2_default>;
			pinctrl-1 = <&i2c_2_sleep>;
			//dmas = <&dma_blsp1 7>,<&dma_blsp1 6>;
			//dma-names = "rx", "tx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c_3: i2c@78b7000 { // BLSP1 QUP3
			compatible = "qcom,i2c-qup-v2.2.1";
			reg = <0x78b7000 0x600>;
			interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "iface", "core";
			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
				 <&gcc GCC_BLSP1_QUP3_I2C_APPS_CLK>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&i2c_3_default>;
			pinctrl-1 = <&i2c_3_sleep>;
			//dmas = <&dma_blsp1 8>, <&dma_blsp1 9>;
			//dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c_5: i2c@7af5000 { // BLSP2 QUP1
			compatible = "qcom,i2c-qup-v2.2.1";
			reg = <0x7af5000 0x600>;
			interrupts = <GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH>;
			qcom,clk-freq-out = <400000>;
			qcom,clk-freq-in  = <19200000>;
			clock-names = "iface", "core";
			clocks = <&gcc GCC_BLSP2_AHB_CLK>,
				 <&gcc GCC_BLSP2_QUP1_I2C_APPS_CLK>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&i2c_5_default>;
			pinctrl-1 = <&i2c_5_sleep>;
			//dmas = <&dma_blsp2 4>, <&dma_blsp2 5>;
			//dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		sdhc_1: sdhci@7824000 {
			compatible = "qcom,sdhci-msm-v4";

			reg = <0x07824900 0x500>, <0x07824000 0x800>;
			reg-names = "hc_mem", "core_mem";

			interrupts = <0 123 IRQ_TYPE_LEVEL_HIGH>, <0 138 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "hc_irq", "pwr_irq";

			clocks = <&gcc GCC_SDCC1_APPS_CLK>,
				 <&gcc GCC_SDCC1_AHB_CLK>,
				 <&xo_board>;
			clock-names = "core", "iface", "xo";

			power-domains = <&rpmpd MSM8953_VDDCX>;
			operating-points-v2 = <&sdhc1_opp_table>;

			vmmc-supply = <&pm8953_l8>;
			vqmmc-supply = <&pm8953_l5>;

			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-ddr-1_8v;
			bus-width = <8>;
			non-removable;

			status = "disabled";

			sdhc1_opp_table: sdhc1-opp-table {
				compatible = "operating-points-v2";

				opp-25000000 {
					opp-hz = /bits/ 64 <25000000>;
					required-opps = <&rpmpd_opp_low_svs>;
				};

				opp-50000000 {
					opp-hz = /bits/ 64 <50000000>;
					required-opps = <&rpmpd_opp_svs>;
				};

				opp-100000000 {
					opp-hz = /bits/ 64 <100000000>;
					required-opps = <&rpmpd_opp_svs>;
				};

				opp-192000000 {
					opp-hz = /bits/ 64 <192000000>;
					required-opps = <&rpmpd_opp_nom>;
				};

				opp-384000000 {
					opp-hz = /bits/ 64 <384000000>;
					required-opps = <&rpmpd_opp_nom>;
				};
			};
		};

		sdhc_2: sdhci@7864000 {
			compatible = "qcom,sdhci-msm-v4";

			reg = <0x07864900 0x500>, <0x07864000 0x800>;
			reg-names = "hc_mem", "core_mem";

			interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "hc_irq", "pwr_irq";

			clocks = <&gcc GCC_SDCC2_APPS_CLK>,
				 <&gcc GCC_SDCC2_AHB_CLK>,
				 <&xo_board>;
			clock-names = "core", "iface", "xo";

			power-domains = <&rpmpd MSM8953_VDDCX>;
			operating-points-v2 = <&sdhc2_opp_table>;

			vmmc-supply = <&pm8953_l11>;
			vqmmc-supply = <&pm8953_l12>;

			bus-width = <4>;

			status = "disabled";

			sdhc2_opp_table: sdhc2-opp-table {
				compatible = "operating-points-v2";

				opp-25000000 {
					opp-hz = /bits/ 64 <25000000>;
					required-opps = <&rpmpd_opp_low_svs>;
				};

				opp-50000000 {
					opp-hz = /bits/ 64 <50000000>;
					required-opps = <&rpmpd_opp_svs>;
				};

				opp-100000000 {
					opp-hz = /bits/ 64 <100000000>;
					required-opps = <&rpmpd_opp_svs>;
				};

				opp-177770000 {
					opp-hz = /bits/ 64 <177770000>;
					required-opps = <&rpmpd_opp_nom>;
				};

				opp-200000000 {
					opp-hz = /bits/ 64 <200000000>;
					required-opps = <&rpmpd_opp_nom>;
				};
			};
		};

		bimc: interconnect@400000 {
			compatible = "qcom,msm8953-bimc";
			status = "disabled";
			reg = <0x400000 0x5A000>;

			clock-names = "bus", "bus_a";
			clocks = <&rpmcc RPM_SMD_BIMC_CLK>,
				 <&rpmcc RPM_SMD_BIMC_A_CLK>;

			#interconnect-cells = <1>;
		};

		pcnoc: interconnect@500000 {
			compatible = "qcom,msm8953-pcnoc";
			reg = <0x500000 0x12080>;

			status = "disabled";
			clock-names = "bus", "bus_a";
			clocks = <&rpmcc RPM_SMD_PCNOC_CLK>,
				 <&rpmcc RPM_SMD_PCNOC_A_CLK>;

			#interconnect-cells = <1>;
		};

		snoc: interconnect@580000 {
			compatible = "qcom,msm8953-snoc";
			reg = <0x580000 0x16080>;

			status = "disabled";
			clock-names = "bus", "bus_a",
				      "mm_bus", "mm_bus_a";
			clocks = <&rpmcc RPM_SMD_SNOC_CLK>,
				 <&rpmcc RPM_SMD_SNOC_A_CLK>,
				 <&rpmcc RPM_SMD_SYSMMNOC_CLK>,
				 <&rpmcc RPM_SMD_SYSMMNOC_A_CLK>;

			#interconnect-cells = <1>;
		};

		hexagon: hexagon@4080000 {
			compatible = "qcom,msm8953-mss-pil";
			reg = <0x04080000 0x100>,
			      <0x04020000 0x040>;

			reg-names = "qdsp6", "rmb";

			interrupts-extended = <&intc 0 24 1>,
					      <&hexagon_smp2p_in 0 0>,
					      <&hexagon_smp2p_in 1 0>,
					      <&hexagon_smp2p_in 2 0>,
					      <&hexagon_smp2p_in 3 0>;
			interrupt-names = "wdog", "fatal", "ready",
					  "handover", "stop-ack";

			clocks = <&gcc GCC_MSS_CFG_AHB_CLK>,
				 <&gcc GCC_MSS_Q6_BIMC_AXI_CLK>,
				 <&gcc GCC_BOOT_ROM_AHB_CLK>,
				 <&xo_board>;
			clock-names = "iface", "bus", "mem", "xo";

			mss-supply = <&pm8953_s1>;
			pll-supply = <&pm8953_l7>;

			power-domains = <&rpmpd MSM8953_VDDCX>, <&rpmpd MSM8953_VDDMX>;
			power-domain-names = "cx", "mx";

			qcom,smem-states = <&hexagon_smp2p_out 0>;
			qcom,smem-state-names = "stop";

			resets = <&gcc GCC_MSS_BCR>;
			reset-names = "mss_restart";

			qcom,halt-regs = <&tcsr 0x18000 0x19000 0x1a000>;

			status = "okay";

			mba {
				memory-region = <&mba_mem>;
			};

			mpss {
				memory-region = <&mpss_mem>;
			};

			smd-edge {
				interrupts = <GIC_SPI 25 IRQ_TYPE_EDGE_RISING>;

				qcom,smd-edge = <0>;
				qcom,ipc = <&apcs 8 12>;
				qcom,remote-pid = <1>;

				label = "modem";
			};
		};

		lpass: adsp@c200000 {
			compatible = "qcom,msm8953-adsp-pil";
			reg = <0xc200000 0x100>;

			interrupts-extended = <&intc 0 293 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "wdog", "fatal", "ready",
					  "handover", "stop-ack";
			clocks = <&xo_board>;
			clock-names = "xo";

			power-domains = <&rpmpd MSM8953_VDDCX>;
			power-domain-names = "cx";

			memory-region = <&adsp_fw_mem>;

			qcom,smem-states = <&smp2p_adsp_out 0>;
			qcom,smem-state-names = "stop";

			smd-edge {
				interrupts = <GIC_SPI 289 IRQ_TYPE_EDGE_RISING>;

				label = "lpass";
				mboxes = <&apcs 8>;
				qcom,smd-edge = <1>;
				qcom,remote-pid = <2>;
				#address-cells = <1>;
				#size-cells = <0>;

				apr {
					compatible = "qcom,apr-v2";
					qcom,smd-channels = "apr_audio_svc";
					qcom,apr-domain = <APR_DOMAIN_ADSP>;
					#address-cells = <1>;
					#size-cells = <0>;

					q6core {
						reg = <APR_SVC_ADSP_CORE>;
						compatible = "qcom,q6core";
					};

					q6afe: q6afe {
						compatible = "qcom,q6afe";
						reg = <APR_SVC_AFE>;
						q6afedai: dais {
							compatible = "qcom,q6afe-dais";
							#address-cells = <1>;
							#size-cells = <0>;
							#sound-dai-cells = <1>;

							dai@16 {
								reg = <PRIMARY_MI2S_RX>;
								qcom,sd-lines = <0 1>;
							};

							dai@21 {
								reg = <TERTIARY_MI2S_TX>;
								qcom,sd-lines = <0 1>;
							};
						};
					};

					q6asm: q6asm {
						compatible = "qcom,q6asm";
						reg = <APR_SVC_ASM>;
						q6asmdai: dais {
							compatible = "qcom,q6asm-dais";
							#address-cells = <1>;
							#size-cells = <0>;
							#sound-dai-cells = <1>;

							dai@0 {
								reg = <MSM_FRONTEND_DAI_MULTIMEDIA1>;
							};

							dai@1 {
								reg = <MSM_FRONTEND_DAI_MULTIMEDIA2>;
							};

							dai@2 {
								reg = <MSM_FRONTEND_DAI_MULTIMEDIA3>;
							};

							dai@3 {
								reg = <MSM_FRONTEND_DAI_MULTIMEDIA4>;
								is-compress-dai;
							};
						};
					};

					q6adm: q6adm {
						compatible = "qcom,q6adm";
						reg = <APR_SVC_ADM>;
						q6routing: routing {
							compatible = "qcom,q6adm-routing";
							#sound-dai-cells = <0>;
						};
					};

					q6mvm: apr-service@9 {
						compatible = "qcom,q6mvm";
						reg = <APR_SVC_ADSP_MVM>;

						q6voicedai: dais {
							compatible = "qcom,q6voice-dais";
							#sound-dai-cells = <0>;
						};
					};

					q6cvs: apr-service@a {
						compatible = "qcom,q6cvs";
						reg = <APR_SVC_ADSP_CVS>;
					};

					q6cvp: apr-service@b {
						compatible = "qcom,q6cvp";
						reg = <APR_SVC_ADSP_CVP>;
					};
				};
			};
		};

		pronto: wcnss@a21b000 {
			compatible = "qcom,pronto-v3-pil", "qcom,pronto";
			reg = <0x0a204000 0x2000>, <0x0a202000 0x1000>, <0x0a21b000 0x3000>;
			reg-names = "ccu", "dxe", "pmu";

			memory-region = <&wcnss_fw_mem>;

			interrupts-extended = <&intc 0 149 IRQ_TYPE_EDGE_RISING>,
					      <&wcnss_smp2p_in 0 IRQ_TYPE_EDGE_RISING>,
					      <&wcnss_smp2p_in 1 IRQ_TYPE_EDGE_RISING>,
					      <&wcnss_smp2p_in 2 IRQ_TYPE_EDGE_RISING>,
					      <&wcnss_smp2p_in 3 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "wdog", "fatal", "ready", "handover", "stop-ack";

			vddpx-supply = <&pm8953_l5>;

			power-domains = <&rpmpd MSM8953_VDDCX>, <&rpmpd MSM8953_VDDMX>;
			power-domain-names = "cx", "mx";

			qcom,state = <&wcnss_smp2p_out 0>;
			qcom,state-names = "stop";

			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&wcnss_default>;
			pinctrl-1 = <&wcnss_sleep>;

			status = "okay";

			iris {
				compatible = "qcom,wcn3680";

				clocks = <&rpmcc RPM_SMD_RF_CLK2>;
				clock-names = "xo";

				vddxo-supply = <&pm8953_l7>;
				vddrfa-supply = <&pm8953_l19>;
				vddpa-supply = <&pm8953_l9>;
				vdddig-supply = <&pm8953_l5>;
			};

			smd-edge {
				interrupts = <GIC_SPI 142 IRQ_TYPE_EDGE_RISING>;

				qcom,ipc = <&apcs 8 17>;
				qcom,smd-edge = <6>;
				qcom,remote-pid = <4>;

				label = "pronto";

				wcnss {
					compatible = "qcom,wcnss";
					qcom,smd-channels = "WCNSS_CTRL";

					qcom,mmio = <&pronto>;

					bt {
						compatible = "qcom,wcnss-bt";
					};

					wifi {
						compatible = "qcom,wcnss-wlan";

						interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
							     <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
						interrupt-names = "tx", "rx";

						qcom,smem-states = <&apps_smsm 10>, <&apps_smsm 9>;
						qcom,smem-state-names = "tx-enable", "tx-rings-empty";
					};
				};
			};
		};

		lpass_codec: codec {
			compatible = "qcom,msm8916-wcd-digital-codec";
			reg = <0x0c0f0000 0x400>;
			#sound-dai-cells = <1>;
			/*
			clocks = <&sound_card>;
			clock-names = "mclk";
			*/
		};

		sound_card: sound {
			compatible = "qcom,msm8953-qdsp6-sndcard";
			reg = <0x0c051000 0x4>,
			      <0x0c051004 0x4>,
			      <0x0c055000 0x4>,
			      <0x0c052000 0x4>;
			reg-names = "mic-iomux",
				    "spkr-iomux",
				    "pri-iomux",
				    "quin-iomux";

			audio-routing =
				"AMIC1", "MIC BIAS External1",
				"AMIC2", "MIC BIAS External2",
				"AMIC3", "MIC BIAS External1",
				"MM_DL1", "MultiMedia1 Playback",
				"MM_DL3", "MultiMedia3 Playback",
				"MM_DL4", "MultiMedia4 Playback",
				"MultiMedia2 Capture", "MM_UL2";

			status = "disabled";

			mm1-dai-link {
				link-name = "MultiMedia1";
				cpu {
					sound-dai = <&q6asmdai MSM_FRONTEND_DAI_MULTIMEDIA1>;
				};
			};

			mm2-dai-link {
				link-name = "MultiMedia2";
				cpu {
					sound-dai = <&q6asmdai MSM_FRONTEND_DAI_MULTIMEDIA2>;
				};
			};

			mm3-dai-link {
				link-name = "MultiMedia3";
				cpu {
					sound-dai = <&q6asmdai MSM_FRONTEND_DAI_MULTIMEDIA3>;
				};
			};

			mm4-dai-link {
				link-name = "MultiMedia4";
				cpu {
					sound-dai = <&q6asmdai MSM_FRONTEND_DAI_MULTIMEDIA4>;
				};
			};

			cs-voice-dai-link {
				link-name = "CS-Voice";
				cpu {
					sound-dai = <&q6voicedai CS_VOICE>;
				};
			};

			primary-mi2s-dai-link {
				link-name = "Primary MI2S";
				cpu {
					sound-dai = <&q6afedai PRIMARY_MI2S_RX>;
				};

				platform {
					sound-dai = <&q6routing>;
				};

				codec {
					sound-dai = <&lpass_codec 0>, <&wcd_codec 0>;
				};
			};

			tertiary-mi2s-dai-link {
				link-name = "Tertiary MI2S";
				cpu {
					sound-dai = <&q6afedai TERTIARY_MI2S_TX>;
				};

				platform {
					sound-dai = <&q6routing>;
				};

				codec {
					sound-dai = <&lpass_codec 1>, <&wcd_codec 1>;
				};
			};
		};

		venus@1d00000 {
			compatible = "qcom,msm8953-venus";
			reg = <0x1d00000 0xff000>;

			interrupts = <GIC_SPI 44 IRQ_TYPE_EDGE_RISING>;

			clocks = <&gcc GCC_VENUS0_VCODEC0_CLK>,
				 <&gcc GCC_VENUS0_AHB_CLK>,
				 <&gcc GCC_VENUS0_AXI_CLK>,
				 <&gcc GCC_VENUS0_CORE0_VCODEC0_CLK>;
			clock-names = "core", "iface", "bus", "vcodec0";

			power-domains = <&gcc VENUS_GDSC>,
					<&gcc VENUS_CORE0_GDSC>,
					<&rpmpd MSM8953_VDDCX>;
			power-domain-names = "venus", "vcodec0", "cx";

			iommus = <&apps_iommu 0x16>;

			memory-region = <&venus_mem>;

			video-decoder {
				compatible = "venus-decoder";
			};

			video-encoder {
				compatible = "venus-encoder";
			};
		};
	};

	smem {
		compatible = "qcom,smem";

		memory-region = <&smem_mem>;
		qcom,rpm-msg-ram = <&rpm_msg_ram>;

		hwlocks = <&tcsr_mutex 3>;
	};

	smd {
		compatible = "qcom,smd";

		rpm {
			interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>;
			qcom,ipc = <&apcs 8 0>;
			qcom,smd-edge = <15>;

			rpm_requests {
				compatible = "qcom,rpm-msm8916";
				qcom,smd-channels = "rpm_requests";

				rpmcc: rpmcc {
					compatible = "qcom,rpmcc-msm8953";
					#clock-cells = <1>;
				};

				rpmpd: power-controller {
					compatible = "qcom,msm8953-rpmpd";
					#power-domain-cells = <1>;
					operating-points-v2 = <&rpmpd_opp_table>;
					clocks = <&xo_board>;
					clock-names = "ref";

					rpmpd_opp_table: opp-table {
						compatible = "operating-points-v2";

						rpmpd_opp_ret: opp1 {
							opp-level = <16>;
						};

						rpmpd_opp_ret_plus: opp2 {
							opp-level = <32>;
						};

						rpmpd_opp_min_svs: opp3 {
							opp-level = <48>;
						};

						rpmpd_opp_low_svs: opp4 {
							opp-level = <64>;
						};

						rpmpd_opp_svs: opp5 {
							opp-level = <128>;
						};

						rpmpd_opp_svs_plus: opp6 {
							opp-level = <192>;
						};

						rpmpd_opp_nom: opp7 {
							opp-level = <256>;
						};

						rpmpd_opp_nom_plus: opp8 {
							opp-level = <320>;
						};

						rpmpd_opp_turbo: opp9 {
							opp-level = <384>;
						};
					};
				};

				smd_rpm_regulators: pm8953-regulators {
					compatible = "qcom,rpm-pm8953-regulators";

					pm8953_s1: s1 {};
					pm8953_s3: s3 {};
					pm8953_s4: s4 {};

					pm8953_l1: l1 {};
					pm8953_l2: l2 {};
					pm8953_l3: l3 {};
					pm8953_l5: l5 {};
					pm8953_l6: l6 {};
					pm8953_l7: l7 {};
					pm8953_l8: l8 {};
					pm8953_l9: l9 {};
					pm8953_l10: l10 {};
					pm8953_l11: l11 {};
					pm8953_l12: l12 {};
					pm8953_l13: l13 {};
					pm8953_l15: l15 {};
					pm8953_l16: l16 {};
					pm8953_l17: l17 {};
					pm8953_l19: l19 {};
					pm8953_l22: l22 {};
					pm8953_l23: l23 {};
				};
			};
		};
	};

	hexagon-smp2p {
		compatible = "qcom,smp2p";
		qcom,smem = <435>, <428>;

		interrupts = <GIC_SPI 27 IRQ_TYPE_EDGE_RISING>;

		qcom,ipc = <&apcs 8 14>;

		qcom,local-pid = <0>;
		qcom,remote-pid = <1>;

		hexagon_smp2p_out: master-kernel {
			qcom,entry-name = "master-kernel";

			#qcom,smem-state-cells = <1>;
		};

		hexagon_smp2p_in: slave-kernel {
			qcom,entry-name = "slave-kernel";

			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	adsp-smp2p {
		compatible = "qcom,smp2p";
		qcom,smem = <443>, <429>;

		interrupts = <GIC_SPI 291 IRQ_TYPE_EDGE_RISING>;

		mboxes = <&apcs 10>;

		qcom,local-pid = <0>;
		qcom,remote-pid = <2>;

		smp2p_adsp_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_adsp_in: slave-kernel {
			qcom,entry-name = "slave-kernel";

			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	wcnss-smp2p {
		compatible = "qcom,smp2p";
		qcom,smem = <451>, <431>;

		interrupts = <GIC_SPI 143 IRQ_TYPE_EDGE_RISING>;

		qcom,ipc = <&apcs 8 18>;

		qcom,local-pid = <0>;
		qcom,remote-pid = <4>;

		wcnss_smp2p_out: master-kernel {
			qcom,entry-name = "master-kernel";

			#qcom,smem-state-cells = <1>;
		};

		wcnss_smp2p_in: slave-kernel {
			qcom,entry-name = "slave-kernel";

			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	smsm {
		compatible = "qcom,smsm";

		#address-cells = <1>;
		#size-cells = <0>;

		qcom,ipc-1 = <&apcs 8 13>;
		qcom,ipc-3 = <&apcs 8 19>;

		apps_smsm: apps@0 {
			reg = <0>;

			#qcom,smem-state-cells = <1>;
		};

		hexagon_smsm: hexagon@1 {
			reg = <1>;
			interrupts = <GIC_SPI 26 IRQ_TYPE_EDGE_RISING>;

			interrupt-controller;
			#interrupt-cells = <2>;
		};

		wcnss_smsm: wcnss@6 {
			reg = <6>;
			interrupts = <GIC_SPI 144 IRQ_TYPE_EDGE_RISING>;

			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	firmware {
		scm: scm {
			compatible = "qcom,scm-msm8916";
			clocks = <&gcc GCC_CRYPTO_CLK>, <&gcc GCC_CRYPTO_AXI_CLK>, <&gcc GCC_CRYPTO_AHB_CLK>;
			clock-names = "core", "bus", "iface";
			#reset-cells = <1>;
		};
	};

	thermal-zones {
		CPU_THERMAL(0,  9);
		CPU_THERMAL(1, 10);
		CPU_THERMAL(2, 11);
		CPU_THERMAL(3, 12);
		CPU_THERMAL(4,  4);
		CPU_THERMAL(5,  5);
		CPU_THERMAL(6,  6);
		CPU_THERMAL(7,  7);
		gpu_thermal {
			COMMON_THERMAL(gpu, 15);
		};
	};
};

#include "msm8953-pins.dtsi"
