|Wallace_speed
clk => LFSR_ctrl.IN1
clk => control_path:cp.clk
clk => x4[0]~reg0.CLK
clk => x4[1]~reg0.CLK
clk => x4[2]~reg0.CLK
clk => x4[3]~reg0.CLK
clk => x4[4]~reg0.CLK
clk => x4[5]~reg0.CLK
clk => x4[6]~reg0.CLK
clk => x4[7]~reg0.CLK
clk => x4[8]~reg0.CLK
clk => x4[9]~reg0.CLK
clk => x4[10]~reg0.CLK
clk => x4[11]~reg0.CLK
clk => x4[12]~reg0.CLK
clk => x4[13]~reg0.CLK
clk => x4[14]~reg0.CLK
clk => x4[15]~reg0.CLK
clk => x3[0]~reg0.CLK
clk => x3[1]~reg0.CLK
clk => x3[2]~reg0.CLK
clk => x3[3]~reg0.CLK
clk => x3[4]~reg0.CLK
clk => x3[5]~reg0.CLK
clk => x3[6]~reg0.CLK
clk => x3[7]~reg0.CLK
clk => x3[8]~reg0.CLK
clk => x3[9]~reg0.CLK
clk => x3[10]~reg0.CLK
clk => x3[11]~reg0.CLK
clk => x3[12]~reg0.CLK
clk => x3[13]~reg0.CLK
clk => x3[14]~reg0.CLK
clk => x3[15]~reg0.CLK
clk => x2[0]~reg0.CLK
clk => x2[1]~reg0.CLK
clk => x2[2]~reg0.CLK
clk => x2[3]~reg0.CLK
clk => x2[4]~reg0.CLK
clk => x2[5]~reg0.CLK
clk => x2[6]~reg0.CLK
clk => x2[7]~reg0.CLK
clk => x2[8]~reg0.CLK
clk => x2[9]~reg0.CLK
clk => x2[10]~reg0.CLK
clk => x2[11]~reg0.CLK
clk => x2[12]~reg0.CLK
clk => x2[13]~reg0.CLK
clk => x2[14]~reg0.CLK
clk => x2[15]~reg0.CLK
clk => x1[0]~reg0.CLK
clk => x1[1]~reg0.CLK
clk => x1[2]~reg0.CLK
clk => x1[3]~reg0.CLK
clk => x1[4]~reg0.CLK
clk => x1[5]~reg0.CLK
clk => x1[6]~reg0.CLK
clk => x1[7]~reg0.CLK
clk => x1[8]~reg0.CLK
clk => x1[9]~reg0.CLK
clk => x1[10]~reg0.CLK
clk => x1[11]~reg0.CLK
clk => x1[12]~reg0.CLK
clk => x1[13]~reg0.CLK
clk => x1[14]~reg0.CLK
clk => x1[15]~reg0.CLK
clk => p2[0].CLK
clk => p2[1].CLK
clk => p2[2].CLK
clk => p2[3].CLK
clk => p2[4].CLK
clk => p2[5].CLK
clk => p2[6].CLK
clk => p2[7].CLK
clk => p2[8].CLK
clk => p2[9].CLK
clk => p2[10].CLK
clk => p2[11].CLK
clk => p2[12].CLK
clk => p2[13].CLK
clk => p2[14].CLK
clk => p2[15].CLK
clk => p1[0].CLK
clk => p1[1].CLK
clk => p1[2].CLK
clk => p1[3].CLK
clk => p1[4].CLK
clk => p1[5].CLK
clk => p1[6].CLK
clk => p1[7].CLK
clk => p1[8].CLK
clk => p1[9].CLK
clk => p1[10].CLK
clk => p1[11].CLK
clk => p1[12].CLK
clk => p1[13].CLK
clk => p1[14].CLK
clk => p1[15].CLK
clk => \transformation:res_4[0].CLK
clk => \transformation:res_4[1].CLK
clk => \transformation:res_4[2].CLK
clk => \transformation:res_4[3].CLK
clk => \transformation:res_4[4].CLK
clk => \transformation:res_4[5].CLK
clk => \transformation:res_4[6].CLK
clk => \transformation:res_4[7].CLK
clk => \transformation:res_4[8].CLK
clk => \transformation:res_4[9].CLK
clk => \transformation:res_4[10].CLK
clk => \transformation:res_4[11].CLK
clk => \transformation:res_4[12].CLK
clk => \transformation:res_4[13].CLK
clk => \transformation:res_4[14].CLK
clk => \transformation:res_4[15].CLK
clk => \transformation:res_3[0].CLK
clk => \transformation:res_3[1].CLK
clk => \transformation:res_3[2].CLK
clk => \transformation:res_3[3].CLK
clk => \transformation:res_3[4].CLK
clk => \transformation:res_3[5].CLK
clk => \transformation:res_3[6].CLK
clk => \transformation:res_3[7].CLK
clk => \transformation:res_3[8].CLK
clk => \transformation:res_3[9].CLK
clk => \transformation:res_3[10].CLK
clk => \transformation:res_3[11].CLK
clk => \transformation:res_3[12].CLK
clk => \transformation:res_3[13].CLK
clk => \transformation:res_3[14].CLK
clk => \transformation:res_3[15].CLK
clk => \transformation:res_2[0].CLK
clk => \transformation:res_2[1].CLK
clk => \transformation:res_2[2].CLK
clk => \transformation:res_2[3].CLK
clk => \transformation:res_2[4].CLK
clk => \transformation:res_2[5].CLK
clk => \transformation:res_2[6].CLK
clk => \transformation:res_2[7].CLK
clk => \transformation:res_2[8].CLK
clk => \transformation:res_2[9].CLK
clk => \transformation:res_2[10].CLK
clk => \transformation:res_2[11].CLK
clk => \transformation:res_2[12].CLK
clk => \transformation:res_2[13].CLK
clk => \transformation:res_2[14].CLK
clk => \transformation:res_2[15].CLK
clk => \transformation:res_1[0].CLK
clk => \transformation:res_1[1].CLK
clk => \transformation:res_1[2].CLK
clk => \transformation:res_1[3].CLK
clk => \transformation:res_1[4].CLK
clk => \transformation:res_1[5].CLK
clk => \transformation:res_1[6].CLK
clk => \transformation:res_1[7].CLK
clk => \transformation:res_1[8].CLK
clk => \transformation:res_1[9].CLK
clk => \transformation:res_1[10].CLK
clk => \transformation:res_1[11].CLK
clk => \transformation:res_1[12].CLK
clk => \transformation:res_1[13].CLK
clk => \transformation:res_1[14].CLK
clk => \transformation:res_1[15].CLK
clk => x_D2[0].CLK
clk => x_D2[1].CLK
clk => x_D2[2].CLK
clk => x_D2[3].CLK
clk => x_D2[4].CLK
clk => x_D2[5].CLK
clk => x_D2[6].CLK
clk => x_D2[7].CLK
clk => x_D2[8].CLK
clk => x_D2[9].CLK
clk => x_D2[10].CLK
clk => x_D2[11].CLK
clk => x_D2[12].CLK
clk => x_D2[13].CLK
clk => x_D2[14].CLK
clk => x_D2[15].CLK
clk => x_D2[16].CLK
clk => x_D2[17].CLK
clk => x_D2[18].CLK
clk => x_D2[19].CLK
clk => x_D2[20].CLK
clk => x_D2[21].CLK
clk => x_D2[22].CLK
clk => x_D2[23].CLK
clk => x_D2[24].CLK
clk => x_D2[25].CLK
clk => x_D2[26].CLK
clk => x_D2[27].CLK
clk => x_D2[28].CLK
clk => x_D2[29].CLK
clk => x_D2[30].CLK
clk => x_D2[31].CLK
clk => x_D2[32].CLK
clk => x_D2[33].CLK
clk => x_D2[34].CLK
clk => x_D2[35].CLK
clk => x_D2[36].CLK
clk => x_D2[37].CLK
clk => x_D2[38].CLK
clk => x_D2[39].CLK
clk => x_D2[40].CLK
clk => x_D2[41].CLK
clk => x_D2[42].CLK
clk => x_D2[43].CLK
clk => x_D2[44].CLK
clk => x_D2[45].CLK
clk => x_D2[46].CLK
clk => x_D2[47].CLK
clk => x_D2[48].CLK
clk => x_D2[49].CLK
clk => x_D2[50].CLK
clk => x_D2[51].CLK
clk => x_D2[52].CLK
clk => x_D2[53].CLK
clk => x_D2[54].CLK
clk => x_D2[55].CLK
clk => x_D2[56].CLK
clk => x_D2[57].CLK
clk => x_D2[58].CLK
clk => x_D2[59].CLK
clk => x_D2[60].CLK
clk => x_D2[61].CLK
clk => x_D2[62].CLK
clk => x_D2[63].CLK
clk => x_D1[0].CLK
clk => x_D1[1].CLK
clk => x_D1[2].CLK
clk => x_D1[3].CLK
clk => x_D1[4].CLK
clk => x_D1[5].CLK
clk => x_D1[6].CLK
clk => x_D1[7].CLK
clk => x_D1[8].CLK
clk => x_D1[9].CLK
clk => x_D1[10].CLK
clk => x_D1[11].CLK
clk => x_D1[12].CLK
clk => x_D1[13].CLK
clk => x_D1[14].CLK
clk => x_D1[15].CLK
clk => x_D1[16].CLK
clk => x_D1[17].CLK
clk => x_D1[18].CLK
clk => x_D1[19].CLK
clk => x_D1[20].CLK
clk => x_D1[21].CLK
clk => x_D1[22].CLK
clk => x_D1[23].CLK
clk => x_D1[24].CLK
clk => x_D1[25].CLK
clk => x_D1[26].CLK
clk => x_D1[27].CLK
clk => x_D1[28].CLK
clk => x_D1[29].CLK
clk => x_D1[30].CLK
clk => x_D1[31].CLK
clk => x_D1[32].CLK
clk => x_D1[33].CLK
clk => x_D1[34].CLK
clk => x_D1[35].CLK
clk => x_D1[36].CLK
clk => x_D1[37].CLK
clk => x_D1[38].CLK
clk => x_D1[39].CLK
clk => x_D1[40].CLK
clk => x_D1[41].CLK
clk => x_D1[42].CLK
clk => x_D1[43].CLK
clk => x_D1[44].CLK
clk => x_D1[45].CLK
clk => x_D1[46].CLK
clk => x_D1[47].CLK
clk => x_D1[48].CLK
clk => x_D1[49].CLK
clk => x_D1[50].CLK
clk => x_D1[51].CLK
clk => x_D1[52].CLK
clk => x_D1[53].CLK
clk => x_D1[54].CLK
clk => x_D1[55].CLK
clk => x_D1[56].CLK
clk => x_D1[57].CLK
clk => x_D1[58].CLK
clk => x_D1[59].CLK
clk => x_D1[60].CLK
clk => x_D1[61].CLK
clk => x_D1[62].CLK
clk => x_D1[63].CLK
clk => data_D[0].CLK
clk => data_D[1].CLK
clk => data_D[2].CLK
clk => data_D[3].CLK
clk => data_D[4].CLK
clk => data_D[5].CLK
clk => data_D[6].CLK
clk => data_D[7].CLK
clk => data_D[8].CLK
clk => data_D[9].CLK
clk => data_D[10].CLK
clk => data_D[11].CLK
clk => data_D[12].CLK
clk => data_D[13].CLK
clk => data_D[14].CLK
clk => data_D[15].CLK
clk => data_C[0].CLK
clk => data_C[1].CLK
clk => data_C[2].CLK
clk => data_C[3].CLK
clk => data_C[4].CLK
clk => data_C[5].CLK
clk => data_C[6].CLK
clk => data_C[7].CLK
clk => data_C[8].CLK
clk => data_C[9].CLK
clk => data_C[10].CLK
clk => data_C[11].CLK
clk => data_C[12].CLK
clk => data_C[13].CLK
clk => data_C[14].CLK
clk => data_C[15].CLK
clk => data_B[0].CLK
clk => data_B[1].CLK
clk => data_B[2].CLK
clk => data_B[3].CLK
clk => data_B[4].CLK
clk => data_B[5].CLK
clk => data_B[6].CLK
clk => data_B[7].CLK
clk => data_B[8].CLK
clk => data_B[9].CLK
clk => data_B[10].CLK
clk => data_B[11].CLK
clk => data_B[12].CLK
clk => data_B[13].CLK
clk => data_B[14].CLK
clk => data_B[15].CLK
clk => data_A[0].CLK
clk => data_A[1].CLK
clk => data_A[2].CLK
clk => data_A[3].CLK
clk => data_A[4].CLK
clk => data_A[5].CLK
clk => data_A[6].CLK
clk => data_A[7].CLK
clk => data_A[8].CLK
clk => data_A[9].CLK
clk => data_A[10].CLK
clk => data_A[11].CLK
clk => data_A[12].CLK
clk => data_A[13].CLK
clk => data_A[14].CLK
clk => data_A[15].CLK
clk => addr_D3[0].CLK
clk => addr_D3[1].CLK
clk => addr_D3[2].CLK
clk => addr_D3[3].CLK
clk => addr_D3[4].CLK
clk => addr_D3[5].CLK
clk => addr_D3[6].CLK
clk => addr_D3[7].CLK
clk => addr_D3[8].CLK
clk => addr_D3[9].CLK
clk => addr_D3[10].CLK
clk => addr_D3[11].CLK
clk => addr_D3[12].CLK
clk => addr_D3[13].CLK
clk => addr_D3[14].CLK
clk => addr_D3[15].CLK
clk => addr_D3[16].CLK
clk => addr_D3[17].CLK
clk => addr_D3[18].CLK
clk => addr_D3[19].CLK
clk => addr_D3[20].CLK
clk => addr_D3[21].CLK
clk => addr_D3[22].CLK
clk => addr_D3[23].CLK
clk => addr_D3[24].CLK
clk => addr_D3[25].CLK
clk => addr_D3[26].CLK
clk => addr_D3[27].CLK
clk => addr_D3[28].CLK
clk => addr_D3[29].CLK
clk => addr_D3[30].CLK
clk => addr_D3[31].CLK
clk => addr_D3[32].CLK
clk => addr_D3[33].CLK
clk => addr_D3[34].CLK
clk => addr_D3[35].CLK
clk => addr_D2[0].CLK
clk => addr_D2[1].CLK
clk => addr_D2[2].CLK
clk => addr_D2[3].CLK
clk => addr_D2[4].CLK
clk => addr_D2[5].CLK
clk => addr_D2[6].CLK
clk => addr_D2[7].CLK
clk => addr_D2[8].CLK
clk => addr_D2[9].CLK
clk => addr_D2[10].CLK
clk => addr_D2[11].CLK
clk => addr_D2[12].CLK
clk => addr_D2[13].CLK
clk => addr_D2[14].CLK
clk => addr_D2[15].CLK
clk => addr_D2[16].CLK
clk => addr_D2[17].CLK
clk => addr_D2[18].CLK
clk => addr_D2[19].CLK
clk => addr_D2[20].CLK
clk => addr_D2[21].CLK
clk => addr_D2[22].CLK
clk => addr_D2[23].CLK
clk => addr_D2[24].CLK
clk => addr_D2[25].CLK
clk => addr_D2[26].CLK
clk => addr_D2[27].CLK
clk => addr_D2[28].CLK
clk => addr_D2[29].CLK
clk => addr_D2[30].CLK
clk => addr_D2[31].CLK
clk => addr_D2[32].CLK
clk => addr_D2[33].CLK
clk => addr_D2[34].CLK
clk => addr_D2[35].CLK
clk => addr_D1[0].CLK
clk => addr_D1[1].CLK
clk => addr_D1[2].CLK
clk => addr_D1[3].CLK
clk => addr_D1[4].CLK
clk => addr_D1[5].CLK
clk => addr_D1[6].CLK
clk => addr_D1[7].CLK
clk => addr_D1[8].CLK
clk => addr_D1[9].CLK
clk => addr_D1[10].CLK
clk => addr_D1[11].CLK
clk => addr_D1[12].CLK
clk => addr_D1[13].CLK
clk => addr_D1[14].CLK
clk => addr_D1[15].CLK
clk => addr_D1[16].CLK
clk => addr_D1[17].CLK
clk => addr_D1[18].CLK
clk => addr_D1[19].CLK
clk => addr_D1[20].CLK
clk => addr_D1[21].CLK
clk => addr_D1[22].CLK
clk => addr_D1[23].CLK
clk => addr_D1[24].CLK
clk => addr_D1[25].CLK
clk => addr_D1[26].CLK
clk => addr_D1[27].CLK
clk => addr_D1[28].CLK
clk => addr_D1[29].CLK
clk => addr_D1[30].CLK
clk => addr_D1[31].CLK
clk => addr_D1[32].CLK
clk => addr_D1[33].CLK
clk => addr_D1[34].CLK
clk => addr_D1[35].CLK
clk => RAM_1:RAM_1_1.clock
clk => RAM_2:RAM_1_2.clock
clk => RAM_1:RAM_2_1.clock
clk => RAM_2:RAM_2_2.clock
clk => addr_gen:ADDR_GEN_1.clk
clk => addr_gen:ADDR_GEN_2.clk
start => control_path:cp.start
reset => control_path:cp.reset
x1[0] <= x1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[1] <= x1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[2] <= x1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[3] <= x1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[4] <= x1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[5] <= x1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[6] <= x1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[7] <= x1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[8] <= x1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[9] <= x1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[10] <= x1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[11] <= x1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[12] <= x1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[13] <= x1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[14] <= x1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[15] <= x1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[0] <= x2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[1] <= x2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[2] <= x2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[3] <= x2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[4] <= x2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[5] <= x2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[6] <= x2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[7] <= x2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[8] <= x2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[9] <= x2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[10] <= x2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[11] <= x2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[12] <= x2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[13] <= x2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[14] <= x2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2[15] <= x2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[0] <= x3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[1] <= x3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[2] <= x3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[3] <= x3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[4] <= x3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[5] <= x3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[6] <= x3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[7] <= x3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[8] <= x3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[9] <= x3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[10] <= x3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[11] <= x3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[12] <= x3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[13] <= x3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[14] <= x3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x3[15] <= x3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[0] <= x4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[1] <= x4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[2] <= x4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[3] <= x4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[4] <= x4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[5] <= x4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[6] <= x4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[7] <= x4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[8] <= x4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[9] <= x4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[10] <= x4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[11] <= x4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[12] <= x4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[13] <= x4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[14] <= x4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x4[15] <= x4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Wallace_speed|control_path:cp
start => start_tmp5.IN0
start => start_tmp1.DATAIN
reset => i_count.OUTPUTSELECT
reset => i_count.OUTPUTSELECT
reset => i_count.OUTPUTSELECT
reset => i_count.OUTPUTSELECT
reset => i_count.OUTPUTSELECT
reset => i_count.OUTPUTSELECT
reset => i_count.OUTPUTSELECT
reset => i_count.OUTPUTSELECT
reset => start_tmp5.IN1
clk => LFSR_3:LFSR.CLK
clk => i_count[0].CLK
clk => i_count[1].CLK
clk => i_count[2].CLK
clk => i_count[3].CLK
clk => i_count[4].CLK
clk => i_count[5].CLK
clk => i_count[6].CLK
clk => i_count[7].CLK
LFSR_en <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
WE_1 <= WE_1$latch.DB_MAX_OUTPUT_PORT_TYPE
WE_2 <= WE_2$latch.DB_MAX_OUTPUT_PORT_TYPE
MUX_4 <= LFSR_3:LFSR.OUTPUT[0]
MUX_5 <= LFSR_3:LFSR.OUTPUT[0]
MUX_6 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|Wallace_speed|control_path:cp|LFSR_3:LFSR
CLK => shift_register[0].CLK
CLK => shift_register[1].CLK
CLK => shift_register[2].CLK
OUTPUT[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE


|Wallace_speed|LFSR_52:LFSR
CLK => shift_register[0].CLK
CLK => shift_register[1].CLK
CLK => shift_register[2].CLK
CLK => shift_register[3].CLK
CLK => shift_register[4].CLK
CLK => shift_register[5].CLK
CLK => shift_register[6].CLK
CLK => shift_register[7].CLK
CLK => shift_register[8].CLK
CLK => shift_register[9].CLK
CLK => shift_register[10].CLK
CLK => shift_register[11].CLK
CLK => shift_register[12].CLK
CLK => shift_register[13].CLK
CLK => shift_register[14].CLK
CLK => shift_register[15].CLK
CLK => shift_register[16].CLK
CLK => shift_register[17].CLK
CLK => shift_register[18].CLK
CLK => shift_register[19].CLK
CLK => shift_register[20].CLK
CLK => shift_register[21].CLK
CLK => shift_register[22].CLK
CLK => shift_register[23].CLK
CLK => shift_register[24].CLK
CLK => shift_register[25].CLK
CLK => shift_register[26].CLK
CLK => shift_register[27].CLK
CLK => shift_register[28].CLK
CLK => shift_register[29].CLK
CLK => shift_register[30].CLK
CLK => shift_register[31].CLK
CLK => shift_register[32].CLK
CLK => shift_register[33].CLK
CLK => shift_register[34].CLK
CLK => shift_register[35].CLK
CLK => shift_register[36].CLK
CLK => shift_register[37].CLK
CLK => shift_register[38].CLK
CLK => shift_register[39].CLK
CLK => shift_register[40].CLK
CLK => shift_register[41].CLK
CLK => shift_register[42].CLK
CLK => shift_register[43].CLK
CLK => shift_register[44].CLK
CLK => shift_register[45].CLK
CLK => shift_register[46].CLK
CLK => shift_register[47].CLK
CLK => shift_register[48].CLK
CLK => shift_register[49].CLK
CLK => shift_register[50].CLK
CLK => shift_register[51].CLK
OUTPUT[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= shift_register[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= shift_register[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= shift_register[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= shift_register[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= shift_register[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= shift_register[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= shift_register[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= shift_register[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= shift_register[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= shift_register[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= shift_register[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= shift_register[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= shift_register[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= shift_register[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= shift_register[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= shift_register[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= shift_register[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= shift_register[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= shift_register[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= shift_register[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= shift_register[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= shift_register[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= shift_register[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= shift_register[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= shift_register[31].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[32] <= shift_register[32].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[33] <= shift_register[33].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[34] <= shift_register[34].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[35] <= shift_register[35].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[36] <= shift_register[36].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[37] <= shift_register[37].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[38] <= shift_register[38].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[39] <= shift_register[39].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[40] <= shift_register[40].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[41] <= shift_register[41].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[42] <= shift_register[42].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[43] <= shift_register[43].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[44] <= shift_register[44].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[45] <= shift_register[45].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[46] <= shift_register[46].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[47] <= shift_register[47].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[48] <= shift_register[48].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[49] <= shift_register[49].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[50] <= shift_register[50].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[51] <= shift_register[51].DB_MAX_OUTPUT_PORT_TYPE


|Wallace_speed|RAM_1:RAM_1_1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|Wallace_speed|RAM_1:RAM_1_1|altsyncram:altsyncram_component
wren_a => altsyncram_tat3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tat3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tat3:auto_generated.data_a[0]
data_a[1] => altsyncram_tat3:auto_generated.data_a[1]
data_a[2] => altsyncram_tat3:auto_generated.data_a[2]
data_a[3] => altsyncram_tat3:auto_generated.data_a[3]
data_a[4] => altsyncram_tat3:auto_generated.data_a[4]
data_a[5] => altsyncram_tat3:auto_generated.data_a[5]
data_a[6] => altsyncram_tat3:auto_generated.data_a[6]
data_a[7] => altsyncram_tat3:auto_generated.data_a[7]
data_a[8] => altsyncram_tat3:auto_generated.data_a[8]
data_a[9] => altsyncram_tat3:auto_generated.data_a[9]
data_a[10] => altsyncram_tat3:auto_generated.data_a[10]
data_a[11] => altsyncram_tat3:auto_generated.data_a[11]
data_a[12] => altsyncram_tat3:auto_generated.data_a[12]
data_a[13] => altsyncram_tat3:auto_generated.data_a[13]
data_a[14] => altsyncram_tat3:auto_generated.data_a[14]
data_a[15] => altsyncram_tat3:auto_generated.data_a[15]
data_b[0] => altsyncram_tat3:auto_generated.data_b[0]
data_b[1] => altsyncram_tat3:auto_generated.data_b[1]
data_b[2] => altsyncram_tat3:auto_generated.data_b[2]
data_b[3] => altsyncram_tat3:auto_generated.data_b[3]
data_b[4] => altsyncram_tat3:auto_generated.data_b[4]
data_b[5] => altsyncram_tat3:auto_generated.data_b[5]
data_b[6] => altsyncram_tat3:auto_generated.data_b[6]
data_b[7] => altsyncram_tat3:auto_generated.data_b[7]
data_b[8] => altsyncram_tat3:auto_generated.data_b[8]
data_b[9] => altsyncram_tat3:auto_generated.data_b[9]
data_b[10] => altsyncram_tat3:auto_generated.data_b[10]
data_b[11] => altsyncram_tat3:auto_generated.data_b[11]
data_b[12] => altsyncram_tat3:auto_generated.data_b[12]
data_b[13] => altsyncram_tat3:auto_generated.data_b[13]
data_b[14] => altsyncram_tat3:auto_generated.data_b[14]
data_b[15] => altsyncram_tat3:auto_generated.data_b[15]
address_a[0] => altsyncram_tat3:auto_generated.address_a[0]
address_a[1] => altsyncram_tat3:auto_generated.address_a[1]
address_a[2] => altsyncram_tat3:auto_generated.address_a[2]
address_a[3] => altsyncram_tat3:auto_generated.address_a[3]
address_a[4] => altsyncram_tat3:auto_generated.address_a[4]
address_a[5] => altsyncram_tat3:auto_generated.address_a[5]
address_a[6] => altsyncram_tat3:auto_generated.address_a[6]
address_a[7] => altsyncram_tat3:auto_generated.address_a[7]
address_a[8] => altsyncram_tat3:auto_generated.address_a[8]
address_b[0] => altsyncram_tat3:auto_generated.address_b[0]
address_b[1] => altsyncram_tat3:auto_generated.address_b[1]
address_b[2] => altsyncram_tat3:auto_generated.address_b[2]
address_b[3] => altsyncram_tat3:auto_generated.address_b[3]
address_b[4] => altsyncram_tat3:auto_generated.address_b[4]
address_b[5] => altsyncram_tat3:auto_generated.address_b[5]
address_b[6] => altsyncram_tat3:auto_generated.address_b[6]
address_b[7] => altsyncram_tat3:auto_generated.address_b[7]
address_b[8] => altsyncram_tat3:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tat3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tat3:auto_generated.q_a[0]
q_a[1] <= altsyncram_tat3:auto_generated.q_a[1]
q_a[2] <= altsyncram_tat3:auto_generated.q_a[2]
q_a[3] <= altsyncram_tat3:auto_generated.q_a[3]
q_a[4] <= altsyncram_tat3:auto_generated.q_a[4]
q_a[5] <= altsyncram_tat3:auto_generated.q_a[5]
q_a[6] <= altsyncram_tat3:auto_generated.q_a[6]
q_a[7] <= altsyncram_tat3:auto_generated.q_a[7]
q_a[8] <= altsyncram_tat3:auto_generated.q_a[8]
q_a[9] <= altsyncram_tat3:auto_generated.q_a[9]
q_a[10] <= altsyncram_tat3:auto_generated.q_a[10]
q_a[11] <= altsyncram_tat3:auto_generated.q_a[11]
q_a[12] <= altsyncram_tat3:auto_generated.q_a[12]
q_a[13] <= altsyncram_tat3:auto_generated.q_a[13]
q_a[14] <= altsyncram_tat3:auto_generated.q_a[14]
q_a[15] <= altsyncram_tat3:auto_generated.q_a[15]
q_b[0] <= altsyncram_tat3:auto_generated.q_b[0]
q_b[1] <= altsyncram_tat3:auto_generated.q_b[1]
q_b[2] <= altsyncram_tat3:auto_generated.q_b[2]
q_b[3] <= altsyncram_tat3:auto_generated.q_b[3]
q_b[4] <= altsyncram_tat3:auto_generated.q_b[4]
q_b[5] <= altsyncram_tat3:auto_generated.q_b[5]
q_b[6] <= altsyncram_tat3:auto_generated.q_b[6]
q_b[7] <= altsyncram_tat3:auto_generated.q_b[7]
q_b[8] <= altsyncram_tat3:auto_generated.q_b[8]
q_b[9] <= altsyncram_tat3:auto_generated.q_b[9]
q_b[10] <= altsyncram_tat3:auto_generated.q_b[10]
q_b[11] <= altsyncram_tat3:auto_generated.q_b[11]
q_b[12] <= altsyncram_tat3:auto_generated.q_b[12]
q_b[13] <= altsyncram_tat3:auto_generated.q_b[13]
q_b[14] <= altsyncram_tat3:auto_generated.q_b[14]
q_b[15] <= altsyncram_tat3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Wallace_speed|RAM_1:RAM_1_1|altsyncram:altsyncram_component|altsyncram_tat3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|Wallace_speed|RAM_2:RAM_1_2
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|Wallace_speed|RAM_2:RAM_1_2|altsyncram:altsyncram_component
wren_a => altsyncram_uat3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_uat3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uat3:auto_generated.data_a[0]
data_a[1] => altsyncram_uat3:auto_generated.data_a[1]
data_a[2] => altsyncram_uat3:auto_generated.data_a[2]
data_a[3] => altsyncram_uat3:auto_generated.data_a[3]
data_a[4] => altsyncram_uat3:auto_generated.data_a[4]
data_a[5] => altsyncram_uat3:auto_generated.data_a[5]
data_a[6] => altsyncram_uat3:auto_generated.data_a[6]
data_a[7] => altsyncram_uat3:auto_generated.data_a[7]
data_a[8] => altsyncram_uat3:auto_generated.data_a[8]
data_a[9] => altsyncram_uat3:auto_generated.data_a[9]
data_a[10] => altsyncram_uat3:auto_generated.data_a[10]
data_a[11] => altsyncram_uat3:auto_generated.data_a[11]
data_a[12] => altsyncram_uat3:auto_generated.data_a[12]
data_a[13] => altsyncram_uat3:auto_generated.data_a[13]
data_a[14] => altsyncram_uat3:auto_generated.data_a[14]
data_a[15] => altsyncram_uat3:auto_generated.data_a[15]
data_b[0] => altsyncram_uat3:auto_generated.data_b[0]
data_b[1] => altsyncram_uat3:auto_generated.data_b[1]
data_b[2] => altsyncram_uat3:auto_generated.data_b[2]
data_b[3] => altsyncram_uat3:auto_generated.data_b[3]
data_b[4] => altsyncram_uat3:auto_generated.data_b[4]
data_b[5] => altsyncram_uat3:auto_generated.data_b[5]
data_b[6] => altsyncram_uat3:auto_generated.data_b[6]
data_b[7] => altsyncram_uat3:auto_generated.data_b[7]
data_b[8] => altsyncram_uat3:auto_generated.data_b[8]
data_b[9] => altsyncram_uat3:auto_generated.data_b[9]
data_b[10] => altsyncram_uat3:auto_generated.data_b[10]
data_b[11] => altsyncram_uat3:auto_generated.data_b[11]
data_b[12] => altsyncram_uat3:auto_generated.data_b[12]
data_b[13] => altsyncram_uat3:auto_generated.data_b[13]
data_b[14] => altsyncram_uat3:auto_generated.data_b[14]
data_b[15] => altsyncram_uat3:auto_generated.data_b[15]
address_a[0] => altsyncram_uat3:auto_generated.address_a[0]
address_a[1] => altsyncram_uat3:auto_generated.address_a[1]
address_a[2] => altsyncram_uat3:auto_generated.address_a[2]
address_a[3] => altsyncram_uat3:auto_generated.address_a[3]
address_a[4] => altsyncram_uat3:auto_generated.address_a[4]
address_a[5] => altsyncram_uat3:auto_generated.address_a[5]
address_a[6] => altsyncram_uat3:auto_generated.address_a[6]
address_a[7] => altsyncram_uat3:auto_generated.address_a[7]
address_a[8] => altsyncram_uat3:auto_generated.address_a[8]
address_b[0] => altsyncram_uat3:auto_generated.address_b[0]
address_b[1] => altsyncram_uat3:auto_generated.address_b[1]
address_b[2] => altsyncram_uat3:auto_generated.address_b[2]
address_b[3] => altsyncram_uat3:auto_generated.address_b[3]
address_b[4] => altsyncram_uat3:auto_generated.address_b[4]
address_b[5] => altsyncram_uat3:auto_generated.address_b[5]
address_b[6] => altsyncram_uat3:auto_generated.address_b[6]
address_b[7] => altsyncram_uat3:auto_generated.address_b[7]
address_b[8] => altsyncram_uat3:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uat3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uat3:auto_generated.q_a[0]
q_a[1] <= altsyncram_uat3:auto_generated.q_a[1]
q_a[2] <= altsyncram_uat3:auto_generated.q_a[2]
q_a[3] <= altsyncram_uat3:auto_generated.q_a[3]
q_a[4] <= altsyncram_uat3:auto_generated.q_a[4]
q_a[5] <= altsyncram_uat3:auto_generated.q_a[5]
q_a[6] <= altsyncram_uat3:auto_generated.q_a[6]
q_a[7] <= altsyncram_uat3:auto_generated.q_a[7]
q_a[8] <= altsyncram_uat3:auto_generated.q_a[8]
q_a[9] <= altsyncram_uat3:auto_generated.q_a[9]
q_a[10] <= altsyncram_uat3:auto_generated.q_a[10]
q_a[11] <= altsyncram_uat3:auto_generated.q_a[11]
q_a[12] <= altsyncram_uat3:auto_generated.q_a[12]
q_a[13] <= altsyncram_uat3:auto_generated.q_a[13]
q_a[14] <= altsyncram_uat3:auto_generated.q_a[14]
q_a[15] <= altsyncram_uat3:auto_generated.q_a[15]
q_b[0] <= altsyncram_uat3:auto_generated.q_b[0]
q_b[1] <= altsyncram_uat3:auto_generated.q_b[1]
q_b[2] <= altsyncram_uat3:auto_generated.q_b[2]
q_b[3] <= altsyncram_uat3:auto_generated.q_b[3]
q_b[4] <= altsyncram_uat3:auto_generated.q_b[4]
q_b[5] <= altsyncram_uat3:auto_generated.q_b[5]
q_b[6] <= altsyncram_uat3:auto_generated.q_b[6]
q_b[7] <= altsyncram_uat3:auto_generated.q_b[7]
q_b[8] <= altsyncram_uat3:auto_generated.q_b[8]
q_b[9] <= altsyncram_uat3:auto_generated.q_b[9]
q_b[10] <= altsyncram_uat3:auto_generated.q_b[10]
q_b[11] <= altsyncram_uat3:auto_generated.q_b[11]
q_b[12] <= altsyncram_uat3:auto_generated.q_b[12]
q_b[13] <= altsyncram_uat3:auto_generated.q_b[13]
q_b[14] <= altsyncram_uat3:auto_generated.q_b[14]
q_b[15] <= altsyncram_uat3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Wallace_speed|RAM_2:RAM_1_2|altsyncram:altsyncram_component|altsyncram_uat3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|Wallace_speed|RAM_1:RAM_2_1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|Wallace_speed|RAM_1:RAM_2_1|altsyncram:altsyncram_component
wren_a => altsyncram_tat3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tat3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tat3:auto_generated.data_a[0]
data_a[1] => altsyncram_tat3:auto_generated.data_a[1]
data_a[2] => altsyncram_tat3:auto_generated.data_a[2]
data_a[3] => altsyncram_tat3:auto_generated.data_a[3]
data_a[4] => altsyncram_tat3:auto_generated.data_a[4]
data_a[5] => altsyncram_tat3:auto_generated.data_a[5]
data_a[6] => altsyncram_tat3:auto_generated.data_a[6]
data_a[7] => altsyncram_tat3:auto_generated.data_a[7]
data_a[8] => altsyncram_tat3:auto_generated.data_a[8]
data_a[9] => altsyncram_tat3:auto_generated.data_a[9]
data_a[10] => altsyncram_tat3:auto_generated.data_a[10]
data_a[11] => altsyncram_tat3:auto_generated.data_a[11]
data_a[12] => altsyncram_tat3:auto_generated.data_a[12]
data_a[13] => altsyncram_tat3:auto_generated.data_a[13]
data_a[14] => altsyncram_tat3:auto_generated.data_a[14]
data_a[15] => altsyncram_tat3:auto_generated.data_a[15]
data_b[0] => altsyncram_tat3:auto_generated.data_b[0]
data_b[1] => altsyncram_tat3:auto_generated.data_b[1]
data_b[2] => altsyncram_tat3:auto_generated.data_b[2]
data_b[3] => altsyncram_tat3:auto_generated.data_b[3]
data_b[4] => altsyncram_tat3:auto_generated.data_b[4]
data_b[5] => altsyncram_tat3:auto_generated.data_b[5]
data_b[6] => altsyncram_tat3:auto_generated.data_b[6]
data_b[7] => altsyncram_tat3:auto_generated.data_b[7]
data_b[8] => altsyncram_tat3:auto_generated.data_b[8]
data_b[9] => altsyncram_tat3:auto_generated.data_b[9]
data_b[10] => altsyncram_tat3:auto_generated.data_b[10]
data_b[11] => altsyncram_tat3:auto_generated.data_b[11]
data_b[12] => altsyncram_tat3:auto_generated.data_b[12]
data_b[13] => altsyncram_tat3:auto_generated.data_b[13]
data_b[14] => altsyncram_tat3:auto_generated.data_b[14]
data_b[15] => altsyncram_tat3:auto_generated.data_b[15]
address_a[0] => altsyncram_tat3:auto_generated.address_a[0]
address_a[1] => altsyncram_tat3:auto_generated.address_a[1]
address_a[2] => altsyncram_tat3:auto_generated.address_a[2]
address_a[3] => altsyncram_tat3:auto_generated.address_a[3]
address_a[4] => altsyncram_tat3:auto_generated.address_a[4]
address_a[5] => altsyncram_tat3:auto_generated.address_a[5]
address_a[6] => altsyncram_tat3:auto_generated.address_a[6]
address_a[7] => altsyncram_tat3:auto_generated.address_a[7]
address_a[8] => altsyncram_tat3:auto_generated.address_a[8]
address_b[0] => altsyncram_tat3:auto_generated.address_b[0]
address_b[1] => altsyncram_tat3:auto_generated.address_b[1]
address_b[2] => altsyncram_tat3:auto_generated.address_b[2]
address_b[3] => altsyncram_tat3:auto_generated.address_b[3]
address_b[4] => altsyncram_tat3:auto_generated.address_b[4]
address_b[5] => altsyncram_tat3:auto_generated.address_b[5]
address_b[6] => altsyncram_tat3:auto_generated.address_b[6]
address_b[7] => altsyncram_tat3:auto_generated.address_b[7]
address_b[8] => altsyncram_tat3:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tat3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tat3:auto_generated.q_a[0]
q_a[1] <= altsyncram_tat3:auto_generated.q_a[1]
q_a[2] <= altsyncram_tat3:auto_generated.q_a[2]
q_a[3] <= altsyncram_tat3:auto_generated.q_a[3]
q_a[4] <= altsyncram_tat3:auto_generated.q_a[4]
q_a[5] <= altsyncram_tat3:auto_generated.q_a[5]
q_a[6] <= altsyncram_tat3:auto_generated.q_a[6]
q_a[7] <= altsyncram_tat3:auto_generated.q_a[7]
q_a[8] <= altsyncram_tat3:auto_generated.q_a[8]
q_a[9] <= altsyncram_tat3:auto_generated.q_a[9]
q_a[10] <= altsyncram_tat3:auto_generated.q_a[10]
q_a[11] <= altsyncram_tat3:auto_generated.q_a[11]
q_a[12] <= altsyncram_tat3:auto_generated.q_a[12]
q_a[13] <= altsyncram_tat3:auto_generated.q_a[13]
q_a[14] <= altsyncram_tat3:auto_generated.q_a[14]
q_a[15] <= altsyncram_tat3:auto_generated.q_a[15]
q_b[0] <= altsyncram_tat3:auto_generated.q_b[0]
q_b[1] <= altsyncram_tat3:auto_generated.q_b[1]
q_b[2] <= altsyncram_tat3:auto_generated.q_b[2]
q_b[3] <= altsyncram_tat3:auto_generated.q_b[3]
q_b[4] <= altsyncram_tat3:auto_generated.q_b[4]
q_b[5] <= altsyncram_tat3:auto_generated.q_b[5]
q_b[6] <= altsyncram_tat3:auto_generated.q_b[6]
q_b[7] <= altsyncram_tat3:auto_generated.q_b[7]
q_b[8] <= altsyncram_tat3:auto_generated.q_b[8]
q_b[9] <= altsyncram_tat3:auto_generated.q_b[9]
q_b[10] <= altsyncram_tat3:auto_generated.q_b[10]
q_b[11] <= altsyncram_tat3:auto_generated.q_b[11]
q_b[12] <= altsyncram_tat3:auto_generated.q_b[12]
q_b[13] <= altsyncram_tat3:auto_generated.q_b[13]
q_b[14] <= altsyncram_tat3:auto_generated.q_b[14]
q_b[15] <= altsyncram_tat3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Wallace_speed|RAM_1:RAM_2_1|altsyncram:altsyncram_component|altsyncram_tat3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|Wallace_speed|RAM_2:RAM_2_2
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|Wallace_speed|RAM_2:RAM_2_2|altsyncram:altsyncram_component
wren_a => altsyncram_uat3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_uat3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uat3:auto_generated.data_a[0]
data_a[1] => altsyncram_uat3:auto_generated.data_a[1]
data_a[2] => altsyncram_uat3:auto_generated.data_a[2]
data_a[3] => altsyncram_uat3:auto_generated.data_a[3]
data_a[4] => altsyncram_uat3:auto_generated.data_a[4]
data_a[5] => altsyncram_uat3:auto_generated.data_a[5]
data_a[6] => altsyncram_uat3:auto_generated.data_a[6]
data_a[7] => altsyncram_uat3:auto_generated.data_a[7]
data_a[8] => altsyncram_uat3:auto_generated.data_a[8]
data_a[9] => altsyncram_uat3:auto_generated.data_a[9]
data_a[10] => altsyncram_uat3:auto_generated.data_a[10]
data_a[11] => altsyncram_uat3:auto_generated.data_a[11]
data_a[12] => altsyncram_uat3:auto_generated.data_a[12]
data_a[13] => altsyncram_uat3:auto_generated.data_a[13]
data_a[14] => altsyncram_uat3:auto_generated.data_a[14]
data_a[15] => altsyncram_uat3:auto_generated.data_a[15]
data_b[0] => altsyncram_uat3:auto_generated.data_b[0]
data_b[1] => altsyncram_uat3:auto_generated.data_b[1]
data_b[2] => altsyncram_uat3:auto_generated.data_b[2]
data_b[3] => altsyncram_uat3:auto_generated.data_b[3]
data_b[4] => altsyncram_uat3:auto_generated.data_b[4]
data_b[5] => altsyncram_uat3:auto_generated.data_b[5]
data_b[6] => altsyncram_uat3:auto_generated.data_b[6]
data_b[7] => altsyncram_uat3:auto_generated.data_b[7]
data_b[8] => altsyncram_uat3:auto_generated.data_b[8]
data_b[9] => altsyncram_uat3:auto_generated.data_b[9]
data_b[10] => altsyncram_uat3:auto_generated.data_b[10]
data_b[11] => altsyncram_uat3:auto_generated.data_b[11]
data_b[12] => altsyncram_uat3:auto_generated.data_b[12]
data_b[13] => altsyncram_uat3:auto_generated.data_b[13]
data_b[14] => altsyncram_uat3:auto_generated.data_b[14]
data_b[15] => altsyncram_uat3:auto_generated.data_b[15]
address_a[0] => altsyncram_uat3:auto_generated.address_a[0]
address_a[1] => altsyncram_uat3:auto_generated.address_a[1]
address_a[2] => altsyncram_uat3:auto_generated.address_a[2]
address_a[3] => altsyncram_uat3:auto_generated.address_a[3]
address_a[4] => altsyncram_uat3:auto_generated.address_a[4]
address_a[5] => altsyncram_uat3:auto_generated.address_a[5]
address_a[6] => altsyncram_uat3:auto_generated.address_a[6]
address_a[7] => altsyncram_uat3:auto_generated.address_a[7]
address_a[8] => altsyncram_uat3:auto_generated.address_a[8]
address_b[0] => altsyncram_uat3:auto_generated.address_b[0]
address_b[1] => altsyncram_uat3:auto_generated.address_b[1]
address_b[2] => altsyncram_uat3:auto_generated.address_b[2]
address_b[3] => altsyncram_uat3:auto_generated.address_b[3]
address_b[4] => altsyncram_uat3:auto_generated.address_b[4]
address_b[5] => altsyncram_uat3:auto_generated.address_b[5]
address_b[6] => altsyncram_uat3:auto_generated.address_b[6]
address_b[7] => altsyncram_uat3:auto_generated.address_b[7]
address_b[8] => altsyncram_uat3:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uat3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uat3:auto_generated.q_a[0]
q_a[1] <= altsyncram_uat3:auto_generated.q_a[1]
q_a[2] <= altsyncram_uat3:auto_generated.q_a[2]
q_a[3] <= altsyncram_uat3:auto_generated.q_a[3]
q_a[4] <= altsyncram_uat3:auto_generated.q_a[4]
q_a[5] <= altsyncram_uat3:auto_generated.q_a[5]
q_a[6] <= altsyncram_uat3:auto_generated.q_a[6]
q_a[7] <= altsyncram_uat3:auto_generated.q_a[7]
q_a[8] <= altsyncram_uat3:auto_generated.q_a[8]
q_a[9] <= altsyncram_uat3:auto_generated.q_a[9]
q_a[10] <= altsyncram_uat3:auto_generated.q_a[10]
q_a[11] <= altsyncram_uat3:auto_generated.q_a[11]
q_a[12] <= altsyncram_uat3:auto_generated.q_a[12]
q_a[13] <= altsyncram_uat3:auto_generated.q_a[13]
q_a[14] <= altsyncram_uat3:auto_generated.q_a[14]
q_a[15] <= altsyncram_uat3:auto_generated.q_a[15]
q_b[0] <= altsyncram_uat3:auto_generated.q_b[0]
q_b[1] <= altsyncram_uat3:auto_generated.q_b[1]
q_b[2] <= altsyncram_uat3:auto_generated.q_b[2]
q_b[3] <= altsyncram_uat3:auto_generated.q_b[3]
q_b[4] <= altsyncram_uat3:auto_generated.q_b[4]
q_b[5] <= altsyncram_uat3:auto_generated.q_b[5]
q_b[6] <= altsyncram_uat3:auto_generated.q_b[6]
q_b[7] <= altsyncram_uat3:auto_generated.q_b[7]
q_b[8] <= altsyncram_uat3:auto_generated.q_b[8]
q_b[9] <= altsyncram_uat3:auto_generated.q_b[9]
q_b[10] <= altsyncram_uat3:auto_generated.q_b[10]
q_b[11] <= altsyncram_uat3:auto_generated.q_b[11]
q_b[12] <= altsyncram_uat3:auto_generated.q_b[12]
q_b[13] <= altsyncram_uat3:auto_generated.q_b[13]
q_b[14] <= altsyncram_uat3:auto_generated.q_b[14]
q_b[15] <= altsyncram_uat3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Wallace_speed|RAM_2:RAM_2_2|altsyncram:altsyncram_component|altsyncram_uat3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|Wallace_speed|addr_gen:ADDR_GEN_1
clk => o_saved[0].CLK
clk => o_saved[1].CLK
clk => o_saved[2].CLK
clk => o_saved[3].CLK
clk => o_saved[4].CLK
clk => o_saved[5].CLK
clk => o_saved[6].CLK
clk => o_saved[7].CLK
clk => o_saved[8].CLK
clk => m_saved[0].CLK
clk => m_saved[1].CLK
clk => m_saved[2].CLK
clk => m_saved[3].CLK
clk => m_saved[4].CLK
clk => m_saved[5].CLK
clk => m_saved[6].CLK
clk => m_saved[7].CLK
clk => m_saved[8].CLK
clk => s_saved[0].CLK
clk => s_saved[1].CLK
clk => s_saved[2].CLK
clk => s_saved[3].CLK
clk => s_saved[4].CLK
clk => s_saved[5].CLK
clk => s_saved[6].CLK
clk => s_saved[7].CLK
clk => s_saved[8].CLK
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
mask[0] => addr_2.IN1
mask[0] => m_saved[0].DATAIN
mask[1] => addr_2.IN1
mask[1] => m_saved[1].DATAIN
mask[2] => addr_2.IN1
mask[2] => m_saved[2].DATAIN
mask[3] => addr_2.IN1
mask[3] => m_saved[3].DATAIN
mask[4] => addr_2.IN1
mask[4] => m_saved[4].DATAIN
mask[5] => addr_2.IN1
mask[5] => m_saved[5].DATAIN
mask[6] => addr_2.IN1
mask[6] => m_saved[6].DATAIN
mask[7] => addr_2.IN1
mask[7] => m_saved[7].DATAIN
mask[8] => addr_2.IN1
mask[8] => m_saved[8].DATAIN
origin[0] => o_saved.DATAB
origin[1] => o_saved.DATAB
origin[2] => o_saved.DATAB
origin[3] => o_saved.DATAB
origin[4] => o_saved.DATAB
origin[5] => o_saved.DATAB
origin[6] => o_saved.DATAB
origin[7] => o_saved.DATAB
origin[8] => o_saved.DATAB
stride[0] => s_saved[1].DATAIN
stride[1] => s_saved[2].DATAIN
stride[2] => s_saved[3].DATAIN
stride[3] => s_saved[4].DATAIN
stride[4] => s_saved[5].DATAIN
stride[5] => s_saved[6].DATAIN
stride[6] => s_saved[7].DATAIN
stride[7] => s_saved[8].DATAIN
addr_1[0] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[1] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[2] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[3] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[4] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[5] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[6] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[7] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[8] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_2[0] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[1] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[2] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[3] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[4] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[5] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[6] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[7] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[8] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE


|Wallace_speed|addr_gen:ADDR_GEN_2
clk => o_saved[0].CLK
clk => o_saved[1].CLK
clk => o_saved[2].CLK
clk => o_saved[3].CLK
clk => o_saved[4].CLK
clk => o_saved[5].CLK
clk => o_saved[6].CLK
clk => o_saved[7].CLK
clk => o_saved[8].CLK
clk => m_saved[0].CLK
clk => m_saved[1].CLK
clk => m_saved[2].CLK
clk => m_saved[3].CLK
clk => m_saved[4].CLK
clk => m_saved[5].CLK
clk => m_saved[6].CLK
clk => m_saved[7].CLK
clk => m_saved[8].CLK
clk => s_saved[0].CLK
clk => s_saved[1].CLK
clk => s_saved[2].CLK
clk => s_saved[3].CLK
clk => s_saved[4].CLK
clk => s_saved[5].CLK
clk => s_saved[6].CLK
clk => s_saved[7].CLK
clk => s_saved[8].CLK
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
MUX_ctrl => o_saved.OUTPUTSELECT
mask[0] => addr_2.IN1
mask[0] => m_saved[0].DATAIN
mask[1] => addr_2.IN1
mask[1] => m_saved[1].DATAIN
mask[2] => addr_2.IN1
mask[2] => m_saved[2].DATAIN
mask[3] => addr_2.IN1
mask[3] => m_saved[3].DATAIN
mask[4] => addr_2.IN1
mask[4] => m_saved[4].DATAIN
mask[5] => addr_2.IN1
mask[5] => m_saved[5].DATAIN
mask[6] => addr_2.IN1
mask[6] => m_saved[6].DATAIN
mask[7] => addr_2.IN1
mask[7] => m_saved[7].DATAIN
mask[8] => addr_2.IN1
mask[8] => m_saved[8].DATAIN
origin[0] => o_saved.DATAB
origin[1] => o_saved.DATAB
origin[2] => o_saved.DATAB
origin[3] => o_saved.DATAB
origin[4] => o_saved.DATAB
origin[5] => o_saved.DATAB
origin[6] => o_saved.DATAB
origin[7] => o_saved.DATAB
origin[8] => o_saved.DATAB
stride[0] => s_saved[1].DATAIN
stride[1] => s_saved[2].DATAIN
stride[2] => s_saved[3].DATAIN
stride[3] => s_saved[4].DATAIN
stride[4] => s_saved[5].DATAIN
stride[5] => s_saved[6].DATAIN
stride[6] => s_saved[7].DATAIN
stride[7] => s_saved[8].DATAIN
addr_1[0] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[1] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[2] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[3] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[4] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[5] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[6] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[7] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_1[8] <= addr_1.DB_MAX_OUTPUT_PORT_TYPE
addr_2[0] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[1] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[2] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[3] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[4] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[5] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[6] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[7] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE
addr_2[8] <= addr_2.DB_MAX_OUTPUT_PORT_TYPE


