
---------- Begin Simulation Statistics ----------
final_tick                               2261748478000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               75992855                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793308                       # Number of bytes of host memory used
host_op_rate                                 75985641                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.55                       # Real time elapsed on the host
host_tick_rate                              956148903                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117472459                       # Number of instructions simulated
sim_ops                                     117472459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001478                       # Number of seconds simulated
sim_ticks                                  1478223500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398551000     96.29%     96.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1268500      0.09%     96.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977000      0.07%     96.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51591000      3.55%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452387500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         240717000     77.86%     77.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68434500     22.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1626839000     98.14%     98.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1019500      0.06%     98.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28043000      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657614500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         216821000     15.25%     15.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23124500      1.63%     16.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1182083000     83.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650267000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 806000      0.05%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1062000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5264500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657399500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1642337500     97.55%     97.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1073500      0.06%     97.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39579500      2.35%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1683556500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1475410000     86.25%     86.25% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235305000     13.75%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24008                       # Number of branches fetched
system.switch_cpus0.committedInsts             171882                       # Number of instructions committed
system.switch_cpus0.committedOps               171882                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12737                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64314                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35198                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4596                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29116                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.776957                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.223043                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2904096                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      647737.489780                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17630                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2256358.510220                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       165860                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              165860                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229429                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       118039                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35402                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64580                       # number of memory refs
system.switch_cpus0.num_store_insts             29178                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2879      1.67%      1.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99606     57.91%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36295     21.10%     80.81% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29346     17.06%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     98.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            171994                       # Class of executed instruction
system.switch_cpus1.Branches                    21472                       # Number of branches fetched
system.switch_cpus1.committedInsts             143368                       # Number of instructions committed
system.switch_cpus1.committedOps               143368                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41332                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25894                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15438                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.828066                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.171934                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2902572                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      499051.051012                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16615                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2901                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2403520.948988                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137876                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137876                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184459                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105418                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26778                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42442                       # number of memory refs
system.switch_cpus1.num_store_insts             15664                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90680     63.08%     65.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27717     19.28%     84.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15542     10.81%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143753                       # Class of executed instruction
system.switch_cpus2.Branches                      559                       # Number of branches fetched
system.switch_cpus2.committedInsts               3757                       # Number of instructions committed
system.switch_cpus2.committedOps                 3757                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1286                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 829                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                457                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994325                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005675                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2902227                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16469.316834                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          281                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2885757.683166                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3568                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3568                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4826                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2845                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                829                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1289                       # number of memory refs
system.switch_cpus2.num_store_insts               460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.64%      0.64% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2213     58.90%     59.54% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.27%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             870     23.16%     82.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            461     12.27%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.76%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3757                       # Class of executed instruction
system.switch_cpus3.Branches                    60038                       # Number of branches fetched
system.switch_cpus3.committedInsts             454319                       # Number of instructions committed
system.switch_cpus3.committedOps               454319                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172066                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83518                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.313643                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.686357                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2956447                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2029177.000627                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47184                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      927269.999373                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437193                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437193                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631184                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298538                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84358                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173182                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258421     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85449     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454802                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         7810                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           78                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53562                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            114                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                195                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2013                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1493                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              181                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3204                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       345472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       345616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  345616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              257                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3691                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3691    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3691                       # Request fanout histogram
system.membus.reqLayer0.occupancy               41000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15043000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           17889750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    332634000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 465405970.425821                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     27110000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    868272000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8388500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    997902000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1014588500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    287129125                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 391670583.055322                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     26175500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    869093000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15341500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1148516500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    249325875                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 414831224.939407                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      3189000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    868593000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    254157000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    997303500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3647                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24113765                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3647                       # number of overall hits
system.cpu2.icache.overall_hits::total       24113765                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394973                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1578500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1578500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1578500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1578500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3757                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24508738                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3757                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24508738                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst        14350                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     3.996476                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst        14350                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     3.996476                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394300                       # number of writebacks
system.cpu2.icache.writebacks::total           394300                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1468500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1468500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        13350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        13350                       # average overall mshr miss latency
system.cpu2.icache.replacements                394300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3647                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24113765                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1578500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1578500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24508738                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst        14350                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     3.996476                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1468500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        13350                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689262                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24463433                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.017368                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.642010                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.047251                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000092                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49412449                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49412449                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1178                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282848                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1178                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282848                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           74                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290841                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           74                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290841                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1129000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1129000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1129000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1129000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1252                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573689                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1252                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573689                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 15256.756757                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     3.881846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 15256.756757                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     3.881846                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108148                       # number of writebacks
system.cpu2.dcache.writebacks::total           108148                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1055000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1055000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166981                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487413                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           58                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152894                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.071341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 14801.724138                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     5.615001                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       800500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       800500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.071341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 13801.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13801.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137947                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.036446                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047027                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16906.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.960898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.036446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           11                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15428                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231100                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         8100                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.625097                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         7100                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7100                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            7                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.533333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338447                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  9062.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     3.266796                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.533333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.468264                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698764                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275555                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.939119                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.444193                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024071                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703559                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703582                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          612                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.606445                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15688218                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15688218                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450256                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721997                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450256                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721997                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343542                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4547                       # number of overall misses
system.cpu3.icache.overall_misses::total       343542                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     63563500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     63563500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     63563500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     63563500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454803                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065539                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454803                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065539                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022803                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022803                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   185.023956                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   185.023956                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       343026                       # number of writebacks
system.cpu3.icache.writebacks::total           343026                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4547                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4547                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59016500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59016500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.replacements                343026                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450256                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721997                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4547                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     63563500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     63563500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454803                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065539                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   185.023956                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59016500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12979.217066                       # average ReadReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799106                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14848969                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           343031                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.287543                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.582849                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.216256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977701                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30474620                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30474620                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158605                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790794                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158605                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790794                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11406                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213417                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11406                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213417                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    336780500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    336780500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    336780500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    336780500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004211                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004211                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042647                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042647                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29526.608802                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1578.039706                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29526.608802                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1578.039706                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105313                       # number of writebacks
system.cpu3.dcache.writebacks::total           105313                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    325374500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    325374500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    325374500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    325374500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147405                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78009                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869088                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4684                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114296                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     62548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056643                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13353.650726                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   547.250122                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     57864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     57864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12353.650726                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12353.650726                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921706                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99121                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    274232000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    274232000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076983                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049050                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 40796.191610                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2766.638755                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    267510000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    267510000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 39796.191610                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39796.191610                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 13755.319149                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    92.522361                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 12755.319149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12755.319149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4693.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.280454                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094897                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121173                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193955                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403924                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.670692                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.424205                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000414                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          788                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481373                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481373                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212457                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169310                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212457                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2684                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504119                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2684                       # number of overall misses
system.cpu0.icache.overall_misses::total       504119                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     41284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     41284500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41284500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       171994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716576                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       171994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716576                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015605                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015605                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    81.894354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    81.894354                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       503572                       # number of writebacks
system.cpu0.icache.writebacks::total           503572                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2684                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2684                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38600500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38600500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015605                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015605                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.replacements                503572                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212457                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2684                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504119                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     41284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       171994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716576                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015605                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    81.894354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2684                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2684                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38600500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015605                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14381.706408                       # average ReadReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472331                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72686740                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           503607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.332267                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.151515                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.320816                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998343                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000627                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145937271                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145937271                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58674                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784322                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58674                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784322                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4510                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4510                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587851                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57137000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57137000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57137000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57137000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63184                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372173                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63184                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372173                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071379                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071379                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12668.957871                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.078937                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12668.957871                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.078937                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352535                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352535                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     52627000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52627000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     52627000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52627000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071379                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071379                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546679                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32265                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802418                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2416                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27600000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27600000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34681                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069664                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11423.841060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.013999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25184000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25184000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10423.841060                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10423.841060                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26409                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981904                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2094                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29537000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29537000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28503                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272435                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14105.539637                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   101.665571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27443000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27443000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073466                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13105.539637                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13105.539637                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206971                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           90                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12595                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1041000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1041000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.142631                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11566.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.651846                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.142631                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219351                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5557.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    13.116093                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076710                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795970                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580855                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895378                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.462511                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.614200                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984827                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000600                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          959                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204037                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204037                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142326                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157611                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142326                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157611                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39158                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1427                       # number of overall misses
system.cpu1.icache.overall_misses::total        39158                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     20015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     20015500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20015500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143753                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196769                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143753                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196769                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007535                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007535                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   511.147147                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   511.147147                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38624                       # number of writebacks
system.cpu1.icache.writebacks::total            38624                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1427                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1427                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18588500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18588500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38624                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142326                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157611                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1427                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     20015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007535                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   511.147147                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18588500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13026.278907                       # average ReadReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194158                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5158678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38646                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           133.485432                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.976459                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.217699                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974563                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000425                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10432696                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10432696                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38854                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38854                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685080                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2145                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36865                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50277000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50277000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50277000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50277000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40999                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40999                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721945                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021409                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021409                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23439.160839                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1363.813916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23439.160839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1363.813916                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15016                       # number of writebacks
system.cpu1.dcache.writebacks::total            15016                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     48132000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48132000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     48132000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48132000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052318                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001246                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077962                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1387                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25949                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10533.525595                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   604.943895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     13223000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13223000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053451                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9533.525595                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9533.525595                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          758                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     35667000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35667000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020512                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47054.089710                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2805.332704                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     34909000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     34909000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46054.089710                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46054.089710                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       401000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       401000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057026                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075287                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14321.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   400.199601                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057026                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13321.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13321.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113396                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data         4900                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total           98                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.543561                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737336                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33881                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.277589                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.067201                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.476360                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888738                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          915                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          902                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.893555                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531760                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531760                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17530                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14553                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8765                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             191                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            298                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8768                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        13639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       343488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       482016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       182592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       581888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1217968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2987792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5345                       # Total snoops (count)
system.tol2bus.snoopTraffic                    228224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.765430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24708     80.23%     80.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3314     10.76%     91.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1362      4.42%     95.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1410      4.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48104499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            114996                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17218996                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6825985                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6838497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4028495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3236995                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2143991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst         2609                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3684                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1418                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           48                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4496                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21939                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst         2609                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3684                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1418                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           48                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4496                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8466                       # number of overall hits
system.l2.overall_hits::total                   21939                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           75                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          405                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2817                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3438                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           75                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           77                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          405                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2817                       # number of overall misses
system.l2.overall_misses::total                  3438                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      3934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    219430500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268638000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5979000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6135500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       671500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32136500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      3934500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    219430500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268638000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst         2684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.020473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.267503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.076923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.249668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135477                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.020473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.267503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.076923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.249668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135477                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst        79720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 79681.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79349.382716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        66750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        78690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 77895.101171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78137.870855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst        79720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 79681.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79349.382716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        66750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        78690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 77895.101171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78137.870855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2013                       # number of writebacks
system.l2.writebacks::total                      2013                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3416                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3416                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5365500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     27953500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    191260500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233050500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5365500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     27953500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    191260500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233050500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.265522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.249668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.265522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.249668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134610                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 69681.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69536.069652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 67895.101171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68223.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 69681.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69536.069652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 67895.101171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68223.214286                       # average overall mshr miss latency
system.l2.replacements                           3549                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12540                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12540                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5882                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5882                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3800500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30203500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    216644000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     250718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.545326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.418710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 74519.607843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78450.649351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        70000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 77817.528736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77838.559454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26353500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        60000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    188804000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    218508000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.418710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 64519.607843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68450.649351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        60000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 67817.528736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67838.559454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4496                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5979000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       671500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      3934500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10668500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst        79720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        78690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79025.925926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           71                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8323000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70533.898305                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2335000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1933000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       197000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      2786500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.014493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.024752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.063830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.007121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89807.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        96650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 65666.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 84439.393939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88432.926829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           77                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      2075000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1600000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data        88000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      2456500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6219500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.014493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.021040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.021277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.007121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79807.692308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94117.647059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        88000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74439.393939                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80772.727273                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       63798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.976331                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     810.858968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1067.714292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6126.071452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      321.544418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2261.934906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3208.472474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9986.555296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1353.937070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6536.841091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    61.171023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.731770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     2.027453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   306.924866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.679700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.287767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    22.800735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   634.446721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.304765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.199489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.019362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    382373                       # Number of tag accesses
system.l2.tags.data_accesses                   382373                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       178304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             216640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       128832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          128832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2013                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus0.inst      3073960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3333731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       129886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17404675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        43295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data        86590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1861694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    120620461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146554293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      3073960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       129886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        43295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1861694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5108835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87153262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87153262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87153262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      3073960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3333731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       129886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17404675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        43295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data        86590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1861694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    120620461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            233707555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000742962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9047                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1870                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3385                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2013                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3385                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2013                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30913500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                94363500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9135.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27885.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1516                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3385                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.213823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.677532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.753220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          305     32.94%     32.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          192     20.73%     53.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           83      8.96%     62.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      6.16%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      4.75%     73.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      4.32%     77.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      4.54%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      3.13%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          134     14.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.876033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.857198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.941828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      1.65%      1.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            64     52.89%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            30     24.79%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            14     11.57%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             2      1.65%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      2.48%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             2      1.65%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.83%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.83%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.399742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     80.17%     80.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.83%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     15.70%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 216576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  127168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  216640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               128832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       146.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1470620000                       # Total gap between requests
system.mem_ctrls.avgGap                     272437.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       178304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       127168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 3073960.060843302868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3290436.121466070414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 129885.636373660673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17404675.274070531130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 43295.212124553560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 86590.424249107120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1861694.121355802985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 120620460.979006215930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86027586.491487920284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           71                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           77                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           43                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2013                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2068250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2216000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       138750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11543000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1235750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     77064250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34615000000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29130.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     28779.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28713.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     28738.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     27661.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17195727.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4712400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2504700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17907120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7814340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        296683290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317507520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          763296330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.360571                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    822063250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    607020250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6254640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2557800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        161274660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        428837760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          718000530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.718520                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1120581750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    308501750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                41000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2471904301500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1212223                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805596                       # Number of bytes of host memory used
host_op_rate                                  1212223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   192.76                       # Real time elapsed on the host
host_tick_rate                             1082028354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   233671027                       # Number of instructions simulated
sim_ops                                     233671027                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.208575                       # Number of seconds simulated
sim_ticks                                208574507500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                 3667     85.00%     85.00% # number of callpals executed
system.cpu0.kern.callpal::rdps                    430      9.97%     94.97% # number of callpals executed
system.cpu0.kern.callpal::rti                     217      5.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4314                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      4532                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     217                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    1023     24.94%     24.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.07%     25.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    214      5.22%     30.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     30.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2861     69.75%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4102                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1023     45.19%     45.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.13%     45.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     214      9.45%     54.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     54.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1023     45.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2264                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            208527439000     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2170000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               84267000      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              587983500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        209202592000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.357567                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.551926                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              218                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         1380                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          113                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         1687                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        24201                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.35%      0.38% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.05%      0.43% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3290     82.64%     83.07% # number of callpals executed
system.cpu1.kern.callpal::rdps                    428     10.75%     93.82% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.03%     93.85% # number of callpals executed
system.cpu1.kern.callpal::rti                     235      5.90%     99.75% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.23%     99.97% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3981                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      4474                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     215                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1055     28.21%     28.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    214      5.72%     33.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.03%     33.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2470     66.04%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3740                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1055     45.40%     45.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     214      9.21%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.04%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1054     45.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2324                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            207900283000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               83898000      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 917000      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              368113500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        208353211500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.426721                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.621390                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                215                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.004651                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.155556                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         258225500     50.53%     50.53% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           252818000     49.47%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       306958                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        73232                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       502138                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage      3145846                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  338      0.19%      0.19% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.01%      0.20% # number of callpals executed
system.cpu2.kern.callpal::swpipl                37891     21.58%     21.78% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1746      0.99%     22.77% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     22.77% # number of callpals executed
system.cpu2.kern.callpal::rti                    4995      2.84%     25.62% # number of callpals executed
system.cpu2.kern.callpal::callsys                1634      0.93%     26.55% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%     26.55% # number of callpals executed
system.cpu2.kern.callpal::rdunique             128967     73.45%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                175589                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    248948                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     791                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   18159     41.89%     41.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    250      0.58%     42.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    214      0.49%     42.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     42.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  24727     57.04%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               43351                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    16671     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     250      0.74%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     214      0.63%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   16670     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                33806                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            198852516500     95.05%     95.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              155276000      0.07%     95.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              110452000      0.05%     95.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.00%     95.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            10087422500      4.82%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        209206234500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.918057                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.674162                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.779821                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               3172                      
system.cpu2.kern.mode_good::user                 3173                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             5332                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3173                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.594899                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.746032                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      109872418500     51.85%     51.85% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        102037801500     48.15%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     338                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued          580                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            1                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         2860                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage         6356                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2964     82.01%     82.10% # number of callpals executed
system.cpu3.kern.callpal::rdps                    431     11.93%     94.02% # number of callpals executed
system.cpu3.kern.callpal::rti                     216      5.98%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3614                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      3832                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     219                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     929     27.36%     27.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    214      6.30%     33.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.09%     33.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2250     66.25%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3396                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      929     44.79%     44.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     214     10.32%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.14%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     928     44.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2074                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            208558845000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               83103000      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2159500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              338451500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        208982559000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.412444                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.610718                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              219                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 22114304                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                2688                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       2711                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         4162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1008094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2008802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    73671                       # Number of branches fetched
system.switch_cpus0.committedInsts             495167                       # Number of instructions committed
system.switch_cpus0.committedOps               495167                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              169952                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              109942                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              60010                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.995835                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          51981                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              51981                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.004165                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               418407403                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1742749.436446                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        35094                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              24901                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      416664653.563554                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       475191                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              475191                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       648620                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       377843                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             109948                       # Number of load instructions
system.switch_cpus0.num_mem_refs               170173                       # number of memory refs
system.switch_cpus0.num_store_insts             60225                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2312      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           298779     60.34%     60.81% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1763      0.36%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          113291     22.88%     84.04% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          60653     12.25%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         18369      3.71%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            495167                       # Class of executed instruction
system.switch_cpus1.Branches                    93839                       # Number of branches fetched
system.switch_cpus1.committedInsts             648353                       # Number of instructions committed
system.switch_cpus1.committedOps               648353                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           59698                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              227150                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           37718                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              139776                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          21980                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              87374                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.994909                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         218604                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             218483                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.005091                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               416704931                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2121634.965689                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        57939                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           373                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  373                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              22067                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      414583296.034311                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       624343                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              624343                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       860136                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       477016                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             140035                       # Number of load instructions
system.switch_cpus1.num_mem_refs               227695                       # number of memory refs
system.switch_cpus1.num_store_insts             87660                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         7543      1.16%      1.16% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           389703     60.09%     61.26% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1494      0.23%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          142284     21.94%     83.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          87754     13.53%     96.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.02%     96.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          187      0.03%     97.01% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         19359      2.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            648510                       # Class of executed instruction
system.switch_cpus2.Branches                 14416561                       # Number of branches fetched
system.switch_cpus2.committedInsts          113979643                       # Number of instructions committed
system.switch_cpus2.committedOps            113979643                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        21608774                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_hits            31502827                       # DTB hits
system.switch_cpus2.dtb.data_misses             70875                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses        11561644                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            16887360                       # DTB read hits
system.switch_cpus2.dtb.read_misses             66450                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       10047130                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           14615467                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4425                       # DTB write misses
system.switch_cpus2.idle_fraction            0.008837                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       79414341                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           79412346                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1995                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.991163                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               418413238                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      414715813.342747                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     10174894                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      13590716                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             13590716                       # number of float instructions
system.switch_cpus2.num_fp_register_reads      9055344                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      9054060                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            3448177                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      3697424.657253                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     99174048                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            99174048                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    147248047                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     69672573                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           17092850                       # Number of load instructions
system.switch_cpus2.num_mem_refs             31713988                       # number of memory refs
system.switch_cpus2.num_store_insts          14621138                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      8235612      7.22%      7.22% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         62580868     54.87%     62.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1880898      1.65%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        4530922      3.97%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             48      0.00%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2714621      2.38%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            51      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         904868      0.79%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        14785778     12.96%     83.85% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       11909290     10.44%     94.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2719619      2.38%     96.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      2720587      2.39%     99.06% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1067380      0.94%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         114050542                       # Class of executed instruction
system.switch_cpus3.Branches                    43678                       # Number of branches fetched
system.switch_cpus3.committedInsts             304548                       # Number of instructions committed
system.switch_cpus3.committedOps               304548                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              106827                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               67734                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              39093                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997496                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses          45628                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits              45628                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002504                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               417965118                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1046470.298618                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        20105                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              13142                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      416918647.701382                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       290355                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              290355                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       398017                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       232567                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              67753                       # Number of load instructions
system.switch_cpus3.num_mem_refs               107071                       # number of memory refs
system.switch_cpus3.num_store_insts             39318                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         2089      0.69%      0.69% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           177240     58.20%     58.88% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1112      0.37%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           69131     22.70%     81.95% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          39259     12.89%     94.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.02%     94.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.02%     94.88% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         15578      5.12%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            304550                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       245787                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1170                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1320216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2790954                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5327                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2801                       # Transaction distribution
system.membus.trans_dist::ReadResp             322152                       # Transaction distribution
system.membus.trans_dist::WriteReq               5270                       # Transaction distribution
system.membus.trans_dist::WriteResp              5270                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       698989                       # Transaction distribution
system.membus.trans_dist::CleanEvict           299903                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              943                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            296                       # Transaction distribution
system.membus.trans_dist::ReadExReq            343347                       # Transaction distribution
system.membus.trans_dist::ReadExResp           343322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        319351                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        345536                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         2279                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1977718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1993860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2686410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        21085                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64982784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     65003869                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87118173                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3504                       # Total snoops (count)
system.membus.snoopTraffic                      49280                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1017544                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006322                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.079260                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1011111     99.37%     99.37% # Request fanout histogram
system.membus.snoop_fanout::1                    6433      0.63%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1017544                       # Request fanout histogram
system.membus.reqLayer0.occupancy            15011500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4806327220                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6352388                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3502055336                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       346275                       # number of demand (read+write) misses
system.iocache.demand_misses::total            346275                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       346275                       # number of overall misses
system.iocache.overall_misses::total           346275                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  40642254712                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  40642254712                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  40642254712                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  40642254712                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       346275                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          346275                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       346275                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         346275                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117369.878599                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117369.878599                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117369.878599                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117369.878599                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           613                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   39                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    15.717949                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         345536                       # number of writebacks
system.iocache.writebacks::total               345536                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       346275                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       346275                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       346275                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       346275                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  23308107027                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  23308107027                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  23308107027                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  23308107027                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67310.972571                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67310.972571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67310.972571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67310.972571                       # average overall mshr miss latency
system.iocache.replacements                    346275                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          739                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              739                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     91564248                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     91564248                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123902.906631                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123902.906631                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     54614248                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     54614248                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73902.906631                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73902.906631                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  40550690464                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  40550690464                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117355.906372                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117355.906372                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  23253492779                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  23253492779                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67296.874360                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67296.874360                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 346275                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               346275                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3116475                       # Number of tag accesses
system.iocache.tags.data_accesses             3116475                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         1594                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          797                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 5544755.332497                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 53834213.670915                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          797    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       216000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974192500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          797                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 206742944000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   4419170000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions          445                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 942843087.837838                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 157627066.732065                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974539000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          222                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   1859246500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 209311165500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          449                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          225                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 934228982.222222                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 167467665.453368                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          225    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     26175500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973849500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          225                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   1118160500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 210201521000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions          439                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          220                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 949809195.454545                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 134846453.184331                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          220    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      3189000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974544000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          220                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   2449261000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 208958023000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  211634047000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    113817517                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       137927635                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    113817517                       # number of overall hits
system.cpu2.icache.overall_hits::total      137927635                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       238552                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        633415                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       238552                       # number of overall misses
system.cpu2.icache.overall_misses::total       633415                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   3749754500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3749754500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   3749754500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3749754500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    114056069                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    138561050                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    114056069                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    138561050                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002092                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004571                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002092                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004571                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 15718.813927                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5919.901644                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 15718.813927                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5919.901644                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            10853                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       830888                       # number of writebacks
system.cpu2.icache.writebacks::total           830888                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         1088                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1088                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         1088                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1088                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       237464                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       237464                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       199234                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       237464                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       436698                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   3495157000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3495157000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   2561884204                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   3495157000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   6057041204                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002082                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001714                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002082                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003152                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 14718.681569                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14718.681569                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12858.669725                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 14718.681569                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13870.091468                       # average overall mshr miss latency
system.cpu2.icache.replacements                830888                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    113817517                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      137927635                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       238552                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       633415                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   3749754500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3749754500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    114056069                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    138561050                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002092                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004571                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 15718.813927                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5919.901644                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         1088                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1088                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       237464                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       237464                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   3495157000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3495157000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002082                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001714                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 14718.681569                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14718.681569                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       199234                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       199234                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   2561884204                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   2561884204                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12858.669725                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12858.669725                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          483.351231                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          138694318                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           831049                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           166.890662                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   440.122637                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    18.522183                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    24.706411                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.859615                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.036176                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.048255                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.944045                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          133                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.259766                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        277953661                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       277953661                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     29973759                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        37255429                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     29973759                       # number of overall hits
system.cpu2.dcache.overall_hits::total       37255429                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       937922                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1228689                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       937922                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1228689                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  57112646500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  57112646500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  57112646500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  57112646500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     30911681                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38484118                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     30911681                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38484118                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.030342                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031927                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.030342                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031927                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60892.746412                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46482.589573                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 60892.746412                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46482.589573                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       665225                       # number of writebacks
system.cpu2.dcache.writebacks::total           665225                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       937922                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       937922                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       937922                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       937922                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         7090                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         7090                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  56174724500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56174724500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  56174724500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56174724500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    456408500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    456408500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030342                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.024372                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.030342                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.024372                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 59892.746412                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 59892.746412                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 59892.746412                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 59892.746412                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 64373.554302                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 64373.554302                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               1108793                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     16132519                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20619177                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       531887                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       684723                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  27824045500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27824045500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16664406                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21303900                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.031918                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032141                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 52311.948779                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40635.476682                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       531887                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       531887                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  27292158500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27292158500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    456408500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    456408500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031918                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024967                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 51311.948779                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51311.948779                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178214.955096                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178214.955096                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13841240                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16636252                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       406035                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       543966                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  29288601000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29288601000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14247275                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17180218                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.028499                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031662                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 72133.192951                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53842.705243                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       406035                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       406035                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         4529                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         4529                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  28882566000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  28882566000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.028499                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023634                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 71133.192951                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71133.192951                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       354855                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       406175                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         5792                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        21215                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     83376500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     83376500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       360647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       427390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.016060                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.049639                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 14395.113950                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  3930.073062                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data         5792                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         5792                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data     77584500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     77584500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.016060                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.013552                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 13395.113950                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13395.113950                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       360437                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       403810                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          147                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22332                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      1471500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1471500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       360584                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       426142                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.000408                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.052405                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 10010.204082                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total    65.891994                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          147                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      1324500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1324500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.000408                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000345                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  9010.204082                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9010.204082                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          745.884558                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           39226640                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1218515                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.192168                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   659.682050                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    86.202509                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.644221                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.084182                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.728403                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          525                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         79894835                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        79894835                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  211634047000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       918131                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15189872                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       918131                       # number of overall hits
system.cpu3.icache.overall_hits::total       15189872                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         8768                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        347763                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         8768                       # number of overall misses
system.cpu3.icache.overall_misses::total       347763                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    129763000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    129763000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    129763000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    129763000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       926899                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15537635                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       926899                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15537635                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.009459                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022382                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.009459                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022382                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14799.612226                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   373.136303                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14799.612226                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   373.136303                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       347249                       # number of writebacks
system.cpu3.icache.writebacks::total           347249                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         8768                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8768                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher            3                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         8768                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8771                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    120995000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    120995000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher       477498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    120995000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    121472498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000564                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000565                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13799.612226                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13799.612226                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher       159166                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13799.612226                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13849.332801                       # average overall mshr miss latency
system.cpu3.icache.replacements                347249                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       918131                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15189872                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         8768                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       347763                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    129763000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    129763000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       926899                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15537635                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.009459                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022382                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14799.612226                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   373.136303                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         8768                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8768                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    120995000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    120995000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13799.612226                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13799.612226                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher       477498                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total       477498                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher       159166                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total       159166                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.751369                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15250563                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           347254                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.917602                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   458.024483                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.221897                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    43.504989                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.894579                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000433                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.084971                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.979983                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.005859                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         31423036                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        31423036                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       320043                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4952232                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       320043                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4952232                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        17021                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        219032                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        17021                       # number of overall misses
system.cpu3.dcache.overall_misses::total       219032                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    424497000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    424497000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    424497000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    424497000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       337064                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5171264                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       337064                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5171264                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050498                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042356                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.050498                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042356                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 24939.604019                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1938.059279                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 24939.604019                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1938.059279                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109541                       # number of writebacks
system.cpu3.dcache.writebacks::total           109541                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        17021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        17021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        17021                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        17021                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          242                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          242                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    407476000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    407476000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    407476000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    407476000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050498                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003291                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050498                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003291                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 23939.604019                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23939.604019                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 23939.604019                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23939.604019                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2811.983471                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  2811.983471                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152472                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       175698                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2966777                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         7798                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       117410                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    106032500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    106032500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       183496                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3084187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.042497                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038068                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13597.396768                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   903.095988                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7798                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7798                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     98234500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     98234500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.042497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12597.396768                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12597.396768                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       144345                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1985455                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9223                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101622                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    318464500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    318464500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       153568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2087077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.060058                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048691                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 34529.383064                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3133.814528                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9223                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9223                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          238                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          238                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    309241500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    309241500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.060058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004419                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 33529.383064                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33529.383064                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         2418                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        58175                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          210                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14091                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2718500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2718500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         2628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        72266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.079909                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.194988                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12945.238095                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   192.924562                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          210                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          210                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.079909                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002906                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11945.238095                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11945.238095                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         2465                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        50971                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18416                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      2132500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2132500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         2619                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.058801                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.265410                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data 13847.402597                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   115.796047                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      1978500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1978500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.058801                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.002219                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data 12847.402597                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 12847.402597                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          987.479065                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5208823                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           199617                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.094085                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   912.850973                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data    74.628092                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.891456                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.072879                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964335                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          865                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10826320                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10826320                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  211634047000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       803585                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72846732                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       803585                       # number of overall hits
system.cpu0.icache.overall_hits::total       72846732                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         6282                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        507717                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         6282                       # number of overall misses
system.cpu0.icache.overall_misses::total       507717                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     99230000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     99230000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     99230000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     99230000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       809867                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     73354449                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       809867                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     73354449                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.007757                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006921                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.007757                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006921                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15795.924865                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   195.443525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15795.924865                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   195.443525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       507170                       # number of writebacks
system.cpu0.icache.writebacks::total           507170                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         6282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         6282                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6282                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     92948000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     92948000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     92948000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     92948000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.007757                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.007757                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14795.924865                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14795.924865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14795.924865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14795.924865                       # average overall mshr miss latency
system.cpu0.icache.replacements                507170                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       803585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72846732                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         6282                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       507717                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     99230000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     99230000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       809867                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     73354449                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.007757                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006921                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15795.924865                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   195.443525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         6282                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6282                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     92948000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     92948000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.007757                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14795.924865                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14795.924865                       # average ReadReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.517193                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72951807                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           507205                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.831009                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   467.694898                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    43.822294                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.913467                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.085590                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        147216615                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       147216615                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       263096                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14988744                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       263096                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14988744                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         8611                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2591952                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         8611                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2591952                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    122691500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    122691500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    122691500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    122691500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       271707                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17580696                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       271707                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17580696                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.031692                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.147432                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.031692                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.147432                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14248.229009                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    47.335560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14248.229009                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    47.335560                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354116                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354116                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         8611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         8611                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8611                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          545                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          545                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    114080500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    114080500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    114080500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    114080500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     56648500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     56648500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.031692                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000490                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.031692                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000490                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13248.229009                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13248.229009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13248.229009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13248.229009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 103942.201835                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 103942.201835                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549380                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       164443                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9934596                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         4722                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2299626                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     57439000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     57439000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       169165                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12234222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.027914                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.187967                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12164.125371                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    24.977540                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         4722                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4722                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          236                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          236                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     52717000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52717000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     56648500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     56648500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.027914                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11164.125371                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11164.125371                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240036.016949                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240036.016949                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        98653                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5054148                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         3889                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       292326                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     65252500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     65252500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       102542                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5346474                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.037926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054676                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 16778.734893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   223.218256                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         3889                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3889                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          309                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          309                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     61363500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     61363500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.037926                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000727                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15778.734893                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15778.734893                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         2460                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       208890                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          148                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12653                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      2047000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2047000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         2608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       221543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.056748                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057113                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13831.081081                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   161.779815                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          148                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          148                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1899000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1899000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.056748                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000668                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12831.081081                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12831.081081                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         2192                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       209923                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          339                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11330                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      4908500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4908500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         2531                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       221253                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.133939                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051208                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 14479.351032                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total   433.230362                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          339                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          339                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      4569500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4569500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.133939                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 13479.351032                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13479.351032                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1002.016106                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17849583                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2584256                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.907049                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   923.005374                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    79.010732                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.901372                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.077159                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978531                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          919                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          906                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.897461                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38632159                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38632159                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  211634047000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1242308                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6257593                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1242308                       # number of overall hits
system.cpu1.icache.overall_hits::total        6257593                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         9766                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         47497                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         9766                       # number of overall misses
system.cpu1.icache.overall_misses::total        47497                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    141731500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    141731500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    141731500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    141731500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1252074                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6305090                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1252074                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6305090                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.007800                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007533                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.007800                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007533                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14512.748310                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  2984.009516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14512.748310                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  2984.009516                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches               36                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        47685                       # number of writebacks
system.cpu1.icache.writebacks::total            47685                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           27                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         9739                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9739                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher          752                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         9739                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10491                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    130919000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    130919000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     11229532                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    130919000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    142148532                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.007778                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001545                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.007778                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13442.755930                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13442.755930                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14932.888298                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13442.755930                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13549.569345                       # average overall mshr miss latency
system.cpu1.icache.replacements                 47685                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1242308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6257593                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         9766                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        47497                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    141731500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    141731500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1252074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6305090                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.007800                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14512.748310                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  2984.009516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         9739                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9739                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    130919000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    130919000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.007778                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001545                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13442.755930                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13442.755930                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher          752                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total          752                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     11229532                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     11229532                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14932.888298                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 14932.888298                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          500.282653                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5986427                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47710                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.475309                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   456.572952                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    23.871114                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    19.838587                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.891744                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.046623                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.038747                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.977115                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          284                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          281                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.554688                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12658402                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12658402                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       418471                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2064697                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       418471                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2064697                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        19064                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53784                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        19064                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53784                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    581509000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    581509000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    581509000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    581509000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       437535                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2118481                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       437535                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2118481                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.043571                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025388                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.043571                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025388                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30502.989929                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10811.932917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30502.989929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10811.932917                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26312                       # number of writebacks
system.cpu1.dcache.writebacks::total            26312                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        19064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        19064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        19064                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        19064                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          226                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          226                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    562445000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    562445000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    562445000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    562445000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.043571                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008999                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.043571                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008999                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29502.989929                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29502.989929                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29502.989929                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29502.989929                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40521                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       239005                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1292405                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         9224                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        31988                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    114372000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    114372000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       248229                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1324393                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037159                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 12399.392888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3575.465800                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         9224                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9224                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    105148000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105148000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.037159                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11399.392888                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11399.392888                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       179466                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        772292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9840                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21796                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    467137000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    467137000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       189306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       794088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.051979                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027448                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47473.272358                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21432.235273                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         9840                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9840                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          226                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          226                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    457297000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    457297000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.051979                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46473.272358                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46473.272358                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         2855                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14699                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1193                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2557000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2557000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         3074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.071243                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075069                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11675.799087                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2143.336127                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          219                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          219                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.071243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013781                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10675.799087                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10675.799087                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         2894                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14162                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1638                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      2075000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2075000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         3062                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.054866                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103671                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 12351.190476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  1266.788767                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      1911000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1911000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.054866                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.010633                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data        11375                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total        11375                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        22500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        22500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471904301500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          912.768630                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2028301                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50702                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            40.004359                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   832.700818                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    80.067812                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.813184                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.078191                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891376                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          930                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          926                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4351978                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4351978                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2801                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            990507                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5270                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5270                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       915120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       445049                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          689939                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1445                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2034                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        445051                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       543394                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5658                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           61                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1309755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2839804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4199027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       286464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        40292                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       584704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       527424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     55882880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     95817765                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       212352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        76052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              153427933                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          669904                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22990976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2069784                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.150705                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.557631                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1891348     91.38%     91.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 100647      4.86%     96.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  22240      1.07%     97.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  55397      2.68%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    152      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2069784                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2451948390                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1420081444                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         654884486                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1760992                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2493989                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2375477                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3379454                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8780484                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6863480                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31997                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu1.icache.prefetcher          724                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       196746                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2114                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          257                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         3718                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4106                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       231089                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       287214                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1570                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          464                       # number of demand (read+write) hits
system.l2.demand_hits::total                   728002                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu1.icache.prefetcher          724                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       196746                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2114                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          257                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         3718                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4106                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       231089                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       287214                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1570                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          464                       # number of overall hits
system.l2.overall_hits::total                  728002                       # number of overall hits
system.l2.demand_misses::.cpu1.icache.prefetcher           28                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         2488                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          164                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           99                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          197                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         6262                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       652620                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           86                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::total                 662264                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu1.icache.prefetcher           28                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         2488                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst          124                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          164                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           99                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          197                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         6262                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       652620                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           86                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          193                       # number of overall misses
system.l2.overall_misses::total                662264                       # number of overall misses
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      2352496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    220569110                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher       475499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      9622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     14356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      8305500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     16844500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    526045500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  51724731000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      7192000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     17251500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52547745605                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      2352496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    220569110                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher       475499                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      9622000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     14356500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      8305500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     16844500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    526045500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  51724731000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      7192000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     17251500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52547745605                       # number of overall miss cycles
system.l2.demand_accesses::.cpu1.icache.prefetcher          752                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       199234                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         3817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       237351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data       939834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1390266                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          752                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       199234                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         3817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       237351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data       939834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1390266                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.037234                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.012488                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.055407                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.389549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.025937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.045782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.026383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.694399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.051932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.293760                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.476358                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.037234                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.012488                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.055407                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.389549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.025937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.045782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.026383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.694399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.051932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.293760                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.476358                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 84017.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 88653.179260                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 158499.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 77596.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 87539.634146                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 83893.939394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 85505.076142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 84005.988502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79257.042383                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 83627.906977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 89386.010363                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79345.616861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 84017.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 88653.179260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 158499.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 77596.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 87539.634146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 83893.939394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 85505.076142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 84005.988502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79257.042383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 83627.906977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 89386.010363                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79345.616861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              353453                       # number of writebacks
system.l2.writebacks::total                    353453                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  37                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 37                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         2488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         6262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       652620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            662227                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         2488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         6262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       652620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           662227                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          537                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          216                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         7085                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          233                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         8071                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      2072496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    195689110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher       445499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      6541000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     12716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      6968500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     14874500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    463425500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  45198531000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      6332000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     15321500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45922917605                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      2072496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    195689110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher       445499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      6541000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     12716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      6968500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     14874500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    463425500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  45198531000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      6332000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     15321500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45922917605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     53694000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    424379500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    478704000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.037234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.012488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.041108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.389549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.024627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.045782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.026383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.694399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.051932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.293760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.476331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.037234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.012488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.041108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.389549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.024627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.045782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.026383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.694399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.051932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.293760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.476331                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74017.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78653.179260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 148499.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 71097.826087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 77539.634146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 74132.978723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 75505.076142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 74005.988502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69257.042383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 73627.906977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 79386.010363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69346.187342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74017.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78653.179260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 148499.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 71097.826087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 77539.634146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 74132.978723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 75505.076142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 74005.988502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69257.042383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 73627.906977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 79386.010363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69346.187342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 99988.826816                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 59898.306281                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2706.008584                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 59311.609466                       # average overall mshr uncacheable latency
system.l2.replacements                         657235                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          236                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2801                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     53694000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    424379500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    478704000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227516.949153                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165708.512300                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 170904.676901                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          301                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          216                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         4524                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          229                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5270                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       561667                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           561667                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       561667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       561667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       329891                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           329891                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       329891                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       329891                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          656                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  795                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                368                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          791                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          149                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          119                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1163                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.170670                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.885906                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.057692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.798319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.316423                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        14750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   310.526316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   320.652174                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           368                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2678500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2618500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       118000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1871500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7286500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.170670                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.885906                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.057692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.798319                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.316423                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19840.740741                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19837.121212                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19800.271739                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          218                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                293                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       297000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       297000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          264                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            441                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.174242                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.849057                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.153846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.796610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.335601                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        29700                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2006.756757                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          148                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       910500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       893000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       197000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       920500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2921000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.174242                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.849057                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.153846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.796610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.335601                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19793.478261                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19844.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19585.106383                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19736.486486                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        62304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64465                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           73                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       343335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data           97                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              343615                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      6604500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      9518000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  27581597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data      8754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27606474000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       405639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            408080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.924051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.052009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.846405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.392713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.842029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 90472.602740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 86527.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80334.360027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 90247.422680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80341.294763                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           73                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       343335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data           97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         343615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5874500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8418000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  24148247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      7784000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24170324000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.924051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.052009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.846405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.392713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 80472.602740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 76527.272727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70334.360027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 80247.422680                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70341.294763                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       196746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         3718                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       231089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             435961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         2488                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           99                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         6262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           86                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      2352496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    220569110                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher       475499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      9622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      8305500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    526045500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      7192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    774562105                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       199234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         3817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       237351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         445051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.037234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.012488                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.055407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.025937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.026383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.051932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020425                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 84017.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 88653.179260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 158499.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 77596.774194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 83893.939394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 84005.988502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 83627.906977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85210.352585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         2488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           92                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           94                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         6262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           86                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9053                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      2072496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    195689110                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher       445499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      6541000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      6968500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    463425500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      6332000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    681474105                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.037234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.012488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.041108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.024627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.026383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.051932                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74017.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78653.179260                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 148499.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 71097.826087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 74132.978723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 74005.988502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 73627.906977                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75276.052690                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       224910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            227576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       309285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          309559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      7752000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      7326500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  24143133500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      8497500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24166709500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data       534195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        537135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.266082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.039762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.578974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.234146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 85186.813187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 84212.643678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 78061.120003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 88515.625000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78068.185709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       309285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       309559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      6842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      6456500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  21050283500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      7537500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21071119500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.266082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.039762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.578974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.234146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 75186.813187                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74212.643678                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 68061.120003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 78515.625000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68068.185709                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32734.876429                       # Cycle average of tags in use
system.l2.tags.total_refs                     3570491                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    662893                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.386225                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     175.052113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      138.392064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      191.077479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       36.964208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       60.474463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher     1.639553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst      110.372409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      210.872647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   363.925535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       90.435313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      161.410108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher     0.067935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    10.312231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    11.451543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     6.704481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   164.585754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   764.759723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 30130.084319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    36.207395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    70.087153                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.005831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.011106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.005023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.023339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.919497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.001105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.002139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          581                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          715                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7182                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.036316                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.963684                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21620397                       # Number of tag accesses
system.l2.tags.data_accesses                 21620397                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       159232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        10496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       400000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     41747776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42361792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       400000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        417408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     44735296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44735296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         2488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         6250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       652309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              661903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       698989                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             698989                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher         8592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       763430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher          921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst        28230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        50323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        28843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        60448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      1917780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    200157615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        26389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        58914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             203101484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        28230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        28843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      1917780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        26389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2001242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214481130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214481130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214481130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher         8592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       763430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher          921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        28230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        50323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        28843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        60448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      1917780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    200157615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        26389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        58914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            417582614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    698989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      2488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        94.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      6250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    652269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        86.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006690817250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1760074                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             674312                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      661903                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     698989                       # Number of write requests accepted
system.mem_ctrls.readBursts                    661903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   698989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             44007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43198                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6470008564                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3309315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18879939814                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9775.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28525.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       437                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   584742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  618935                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                661903                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               698989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  660119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  42215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       157173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    554.129577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   342.867258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.491730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34374     21.87%     21.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24010     15.28%     37.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11478      7.30%     44.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7710      4.91%     49.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6219      3.96%     53.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5687      3.62%     56.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5112      3.25%     60.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5667      3.61%     63.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56916     36.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       157173                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.239731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.273118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          30752     89.39%     89.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2025      5.89%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           360      1.05%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          160      0.47%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          774      2.25%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          140      0.41%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           74      0.22%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           38      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           23      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           11      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           10      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           10      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34401                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.319031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.574035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     15.095382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         29411     85.49%     85.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          2831      8.23%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39          1080      3.14%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47           126      0.37%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            53      0.15%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            67      0.19%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71            61      0.18%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79            51      0.15%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            85      0.25%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            57      0.17%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103          433      1.26%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           12      0.03%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            5      0.01%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            9      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           20      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            4      0.01%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            6      0.02%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            9      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            5      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175           16      0.05%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            7      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            5      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            7      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231           32      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34401                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42359232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44735680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42361792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44735296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       203.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    203.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  208581125000                       # Total gap between requests
system.mem_ctrls.avgGap                     153267.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         1792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       159232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         5888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        10496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         6016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        12608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       400000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     41745216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         5504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        12288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     44735680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 8591.653992039272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 763429.826149775297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 920.534356289922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 28229.720259557605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 50322.544810515734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 28843.409830417553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 60448.422729704871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 1917779.908937337343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 200145341.347623705864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 26388.651546977762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 58914.198802555002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214482970.791624665260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           28                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         2488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           92                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           94                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         6250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       652309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           86                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       698989                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       889503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     90527136                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher       317001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2733750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      5989500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      3096250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      6799000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    205372945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  18554016729                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      2776250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      7421750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5019126396475                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     31767.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     36385.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher    105667.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29714.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     36521.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     32938.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     34512.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32859.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28443.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     32281.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     38654.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7180551.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            590378040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            313778190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2373414540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1825580160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16464976320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35026620270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50596509600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       107191257120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.923098                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130817993490                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6964880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70798703510                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            531901440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            282693345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2352322980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1823173740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16464976320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34861993440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50737852320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       107054913585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.269406                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 131201226745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6964880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70415456505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 210155823500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3540                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3540                       # Transaction distribution
system.iobus.trans_dist::WriteReq              350806                       # Transaction distribution
system.iobus.trans_dist::WriteResp             350806                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        12000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  708692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         6750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        21085                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 22141301                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3240500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               200500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           347014000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10872000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy          1802317712                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.9                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            11042500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              506000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               22000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5541688565500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1013619                       # Simulator instruction rate (inst/s)
host_mem_usage                                 813788                       # Number of bytes of host memory used
host_op_rate                                  1013619                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7007.11                       # Real time elapsed on the host
host_tick_rate                              438095887                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7102537032                       # Number of instructions simulated
sim_ops                                    7102537032                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.069784                       # Number of seconds simulated
sim_ticks                                3069784264000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued       303818                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit         7862                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified       323677                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull           12                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage      3363683                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                  112      0.13%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  421      0.49%      0.62% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.62% # number of callpals executed
system.cpu0.kern.callpal::swpipl                64939     75.56%     76.18% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6428      7.48%     83.66% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.00%     83.67% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     3      0.00%     83.67% # number of callpals executed
system.cpu0.kern.callpal::rti                    5711      6.65%     90.31% # number of callpals executed
system.cpu0.kern.callpal::callsys                 351      0.41%     90.72% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     90.73% # number of callpals executed
system.cpu0.kern.callpal::rdunique               7971      9.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 85943                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    745365                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     803                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   20674     27.89%     27.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     79      0.11%     28.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3143      4.24%     32.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    250      0.34%     32.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  49973     67.42%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               74119                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    20671     46.29%     46.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      79      0.18%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3143      7.04%     53.51% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     250      0.56%     54.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   20508     45.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                44651                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3052672942500     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               85304000      0.00%     99.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1734027500      0.06%     99.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              250015000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            15042115000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3069784404000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999855                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.410382                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.602423                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel               4849                      
system.cpu0.kern.mode_good::user                 4849                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel             6131                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               4849                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.790899                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.883242                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      860959678500     26.25%     26.25% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        2418542570000     73.75%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     421                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued       286752                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit        10506                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified       366879                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage      3044625                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                  126      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  355      0.25%      0.34% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.34% # number of callpals executed
system.cpu1.kern.callpal::swpipl                61195     43.68%     44.03% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6410      4.58%     48.60% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     4      0.00%     48.61% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     4      0.00%     48.61% # number of callpals executed
system.cpu1.kern.callpal::rti                    6514      4.65%     53.26% # number of callpals executed
system.cpu1.kern.callpal::callsys                 687      0.49%     53.75% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     53.75% # number of callpals executed
system.cpu1.kern.callpal::rdunique              64790     46.25%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                140087                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    576846                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    1267                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   22664     31.87%     31.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3143      4.42%     36.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    265      0.37%     36.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  45042     63.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               71114                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    22660     46.68%     46.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3143      6.48%     53.16% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     265      0.55%     53.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   22472     46.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                48540                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3056885186500     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1607963500      0.05%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              230549000      0.01%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            11280524000      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3070004223000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999824                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.498912                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.682566                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel               5274                      
system.cpu1.kern.mode_good::user                 5229                      
system.cpu1.kern.mode_good::idle                   44                      
system.cpu1.kern.mode_switch::kernel             5558                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               5229                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1311                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.948902                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.033562                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.871797                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       49071677500      1.50%      1.50% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        2000842428500     61.04%     62.54% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1227931147000     37.46%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     355                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       947326                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        56735                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      1467780                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage      9382780                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                  570      0.10%      0.10% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  645      0.11%      0.21% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.21% # number of callpals executed
system.cpu2.kern.callpal::swpipl                83656     14.25%     14.46% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6797      1.16%     15.62% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     2      0.00%     15.62% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     2      0.00%     15.62% # number of callpals executed
system.cpu2.kern.callpal::rti                   10595      1.80%     17.42% # number of callpals executed
system.cpu2.kern.callpal::callsys                2482      0.42%     17.84% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     17.84% # number of callpals executed
system.cpu2.kern.callpal::rdunique             482302     82.16%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                587054                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    884743                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     394                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   34211     35.05%     35.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     80      0.08%     35.13% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3143      3.22%     38.35% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    159      0.16%     38.52% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  60010     61.48%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               97603                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    34206     47.66%     47.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      80      0.11%     47.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3143      4.38%     52.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     159      0.22%     52.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   34181     47.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                71769                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3049558325000     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               76280500      0.00%     99.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1645664000      0.05%     99.40% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              134904000      0.00%     99.40% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            18369026000      0.60%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3069784199500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999854                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.569588                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.735316                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              10249                      
system.cpu2.kern.mode_good::user                10249                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            11240                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              10249                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.911833                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.953883                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      226535841000      7.38%      7.38% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        2843248358500     92.62%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     645                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued       286110                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit        18887                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified       333036                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            5                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage      2654308                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                  118      0.15%      0.15% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  641      0.81%      0.96% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.00%      0.97% # number of callpals executed
system.cpu3.kern.callpal::swpipl                55505     70.50%     71.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                   6351      8.07%     79.54% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.00%     79.54% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     79.54% # number of callpals executed
system.cpu3.kern.callpal::rti                    5352      6.80%     86.34% # number of callpals executed
system.cpu3.kern.callpal::callsys                 764      0.97%     87.31% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.00%     87.31% # number of callpals executed
system.cpu3.kern.callpal::rdunique               9988     12.69%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 78725                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    737288                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                    1266                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   19078     29.68%     29.68% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3143      4.89%     34.56% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    446      0.69%     35.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  41621     64.74%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               64288                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    19077     45.75%     45.75% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3143      7.54%     53.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     446      1.07%     54.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   19031     45.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                41697                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3057722049500     99.60%     99.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1602551000      0.05%     99.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              298158000      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            10383179500      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3070005938000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999948                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.457245                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.648597                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel               4062                      
system.cpu3.kern.mode_good::user                 4062                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel             5993                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               4062                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.677791                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.807956                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1284663258500     39.17%     39.17% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        1994963666500     60.83%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     641                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                  1208320                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                 125                       # Number of full page size DMA writes.
system.disks.dma_write_txs                        170                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4339555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8603658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                212014020                       # Number of branches fetched
system.switch_cpus0.committedInsts         1815833518                       # Number of instructions committed
system.switch_cpus0.committedOps           1815833518                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       469309891                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           474271077                       # DTB hits
system.switch_cpus0.dtb.data_misses            654562                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       352363204                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           354489564                       # DTB read hits
system.switch_cpus0.dtb.read_misses            206922                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      116946687                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          119781513                       # DTB write hits
system.switch_cpus0.dtb.write_misses           447640                       # DTB write misses
system.switch_cpus0.idle_fraction            0.196953                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses     1804020826                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits         1804019435                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1391                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.803047                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              6139566717                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4930357709.681139                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    191508051                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     414219759                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            414219759                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    459249685                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    346943035                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           10934682                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1209209007.318861                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   1440164305                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          1440164305                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   2535503097                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1013874707                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          354783132                       # Number of load instructions
system.switch_cpus0.num_mem_refs            475017050                       # number of memory refs
system.switch_cpus0.num_store_insts         120233918                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    119400723      6.57%      6.57% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        963852131     53.06%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          248724      0.01%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      168685523      9.29%     68.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       50684891      2.79%     71.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        3387656      0.19%     71.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      25650350      1.41%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1011573      0.06%     73.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     73.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       1530467      0.08%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       208516015     11.48%     84.94% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      103326957      5.69%     90.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead    146353781      8.06%     98.69% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     16915518      0.93%     99.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       6923771      0.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1816488080                       # Class of executed instruction
system.switch_cpus1.Branches                163374561                       # Number of branches fetched
system.switch_cpus1.committedInsts         1490652490                       # Number of instructions committed
system.switch_cpus1.committedOps           1490652490                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       394051371                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           399615415                       # DTB hits
system.switch_cpus1.dtb.data_misses            429264                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       293492110                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           295538574                       # DTB read hits
system.switch_cpus1.dtb.read_misses            170104                       # DTB read misses
system.switch_cpus1.dtb.write_accesses      100559261                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          104076841                       # DTB write hits
system.switch_cpus1.dtb.write_misses           259160                       # DTB write misses
system.switch_cpus1.idle_fraction            0.331314                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses     1477942202                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits         1477938112                       # ITB hits
system.switch_cpus1.itb.fetch_misses             4090                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.668686                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              6140012502                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4105739028.099633                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    144691560                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     355484072                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            355484072                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    404477989                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    299334189                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           11026550                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2034273473.900367                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   1168989660                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          1168989660                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   2084894461                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    825831360                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          295818902                       # Number of load instructions
system.switch_cpus1.num_mem_refs            400159499                       # number of memory refs
system.switch_cpus1.num_store_insts         104340597                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass     96721959      6.49%      6.49% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        764338709     51.26%     57.75% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1904100      0.13%     57.88% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     57.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      148577025      9.96%     67.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       40323233      2.70%     70.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        4739317      0.32%     70.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      26409330      1.77%     72.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     72.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1942216      0.13%     72.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     72.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       1113567      0.07%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     72.84% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       179777840     12.06%     84.89% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       88120696      5.91%     90.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead    116156593      7.79%     98.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     16222791      1.09%     99.68% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       4734378      0.32%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1491081754                       # Class of executed instruction
system.switch_cpus2.Branches                204609757                       # Number of branches fetched
system.switch_cpus2.committedInsts         2108226899                       # Number of instructions committed
system.switch_cpus2.committedOps           2108226899                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       561484844                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_hits           572263231                       # DTB hits
system.switch_cpus2.dtb.data_misses            271325                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       390284228                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           394016841                       # DTB read hits
system.switch_cpus2.dtb.read_misses            231580                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      171200616                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          178246390                       # DTB write hits
system.switch_cpus2.dtb.write_misses            39745                       # DTB write misses
system.switch_cpus2.idle_fraction            0.040450                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses     2083805894                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits         2083782883                       # ITB hits
system.switch_cpus2.itb.fetch_misses            23011                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.959550                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              6139568528                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      5891220646.000081                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    169517534                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     471592567                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            471592567                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    577071592                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    404035390                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           25878857                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      248347881.999919                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   1624279031                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          1624279031                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   2856019797                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1169565533                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          394765274                       # Number of load instructions
system.switch_cpus2.num_mem_refs            573057187                       # number of memory refs
system.switch_cpus2.num_store_insts         178291913                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    156334763      7.41%      7.41% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1032594950     48.97%     56.39% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        11696478      0.55%     56.94% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     56.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      216861032     10.29%     67.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       45602252      2.16%     69.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        8830023      0.42%     69.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      53205832      2.52%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        5289252      0.25%     72.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     72.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        719531      0.03%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     72.62% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       276442728     13.11%     85.73% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      156016914      7.40%     93.13% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead    118802928      5.63%     98.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     22281717      1.06%     99.82% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       3819825      0.18%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2108498225                       # Class of executed instruction
system.switch_cpus3.Branches                159838347                       # Number of branches fetched
system.switch_cpus3.committedInsts         1454153098                       # Number of instructions committed
system.switch_cpus3.committedOps           1454153098                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       401284626                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           404617011                       # DTB hits
system.switch_cpus3.dtb.data_misses            652546                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       300824642                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           302191160                       # DTB read hits
system.switch_cpus3.dtb.read_misses            409932                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      100459984                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          102425851                       # DTB write hits
system.switch_cpus3.dtb.write_misses           242614                       # DTB write misses
system.switch_cpus3.idle_fraction            0.339561                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses     1445725095                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits         1445722509                       # ITB hits
system.switch_cpus3.itb.fetch_misses             2586                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.660439                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              6140012790                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      4055104436.992043                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    144113736                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     348149927                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            348149927                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    381973786                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    292366820                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            9108471                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      2084908353.007957                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1150665346                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1150665346                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2048494553                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    804549667                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          302692923                       # Number of load instructions
system.switch_cpus3.num_mem_refs            405366860                       # number of memory refs
system.switch_cpus3.num_store_insts         102673937                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass     93025984      6.39%      6.39% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        740999513     50.93%     57.33% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         1288342      0.09%     57.42% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     57.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      139064971      9.56%     66.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       37627355      2.59%     69.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        2521100      0.17%     69.74% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      25221354      1.73%     71.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     71.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        1559386      0.11%     71.58% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     71.58% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       1184097      0.08%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       179947976     12.37%     84.03% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       84523692      5.81%     89.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead    122819483      8.44%     98.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     18152181      1.25%     99.53% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       6870210      0.47%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1454805644                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      2610889                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29784                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38075044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       161464                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     77944506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         191248                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2839                       # Transaction distribution
system.membus.trans_dist::ReadResp            2014404                       # Transaction distribution
system.membus.trans_dist::WriteReq              16828                       # Transaction distribution
system.membus.trans_dist::WriteResp             16828                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2765675                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1500391                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            19727                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8903                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2278498                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2277714                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2011566                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18880                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1046                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        38147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        38147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        39334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12854561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12893895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12932042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1212352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1212352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       124641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    450291200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    450415841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               451628193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            26921                       # Total snoops (count)
system.membus.snoopTraffic                      13504                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4357241                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000291                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017057                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4355973     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                    1268      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4357241                       # Request fanout histogram
system.membus.reqLayer0.occupancy            40475989                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         19728240491                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1992808                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22902461556                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        19042                       # number of demand (read+write) misses
system.iocache.demand_misses::total             19042                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        19042                       # number of overall misses
system.iocache.overall_misses::total            19042                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2248360937                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2248360937                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2248360937                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2248360937                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        19042                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           19042                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        19042                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          19042                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118073.780958                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118073.780958                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118073.780958                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118073.780958                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           340                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   29                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    11.724138                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18880                       # number of writebacks
system.iocache.writebacks::total                18880                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        19042                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        19042                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        19042                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        19042                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1295150689                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1295150689                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1295150689                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1295150689                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68015.475738                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68015.475738                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68015.475738                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68015.475738                       # average overall mshr miss latency
system.iocache.replacements                     19042                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          162                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              162                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     26678383                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     26678383                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          162                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            162                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 164681.376543                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 164681.376543                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          162                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     18578383                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18578383                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 114681.376543                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 114681.376543                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18880                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18880                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2221682554                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2221682554                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18880                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18880                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117673.864089                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117673.864089                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18880                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18880                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1276572306                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1276572306                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67615.058581                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67615.058581                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  19042                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                19042                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               171378                       # Number of tag accesses
system.iocache.tags.data_accesses              171378                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2382                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1191                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 107970706.129303                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 298489056.874594                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1191    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       170000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974535500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1191                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3152353267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 128593111000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2978                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1489                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 840624523.169241                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 308185110.552592                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1489    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974644000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1489                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2029264761001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1251689914999                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2054                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1028                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 792613037.937743                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 345677004.595959                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1028    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       227000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973868500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1028                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2466297742500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 814806203000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         2974                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1488                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 823938986.895161                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 327650215.852609                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1488    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974644000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1488                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 2055170335500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1226021212500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3281418311000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2221467708                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2245577826                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2221467708                       # number of overall hits
system.cpu2.icache.overall_hits::total     2245577826                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1086586                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1481449                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1086586                       # number of overall misses
system.cpu2.icache.overall_misses::total      1481449                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  29208743000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  29208743000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  29208743000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  29208743000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2222554294                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2247059275                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2222554294                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2247059275                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000489                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000659                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000489                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000659                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 26881.206826                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19716.333806                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 26881.206826                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19716.333806                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            65380                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      2142678                       # number of writebacks
system.cpu2.icache.writebacks::total          2142678                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         8778                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8778                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         8778                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8778                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1077808                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1077808                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       670680                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1077808                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1748488                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  27879875500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  27879875500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  11276914479                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  27879875500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  39156789979                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000485                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000480                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000485                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000778                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 25867.200373                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25867.200373                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16814.150532                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 25867.200373                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22394.657544                       # average overall mshr miss latency
system.cpu2.icache.replacements               2142678                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2221467708                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2245577826                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1086586                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1481449                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  29208743000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  29208743000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2222554294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2247059275                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000659                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 26881.206826                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19716.333806                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         8778                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8778                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1077808                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1077808                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  27879875500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  27879875500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000485                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 25867.200373                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25867.200373                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       670680                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       670680                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  11276914479                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  11276914479                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16814.150532                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 16814.150532                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          499.221040                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2247659702                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2142839                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1048.916742                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   196.319412                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   122.768087                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   180.133541                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.383436                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.239781                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.351823                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975041                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          236                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           70                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.460938                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4496261901                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4496261901                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    592058650                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       599340320                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    592058650                       # number of overall hits
system.cpu2.dcache.overall_hits::total      599340320                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     10814580                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11105347                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     10814580                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11105347                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 305100155500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 305100155500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 305100155500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 305100155500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    602873230                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    610445667                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    602873230                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    610445667                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017938                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018192                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017938                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018192                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28211.928295                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27473.266301                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28211.928295                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27473.266301                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9530963                       # number of writebacks
system.cpu2.dcache.writebacks::total          9530963                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10814580                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10814580                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10814580                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10814580                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        13028                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        13028                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 294285575500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 294285575500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 294285575500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 294285575500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    606052000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    606052000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017938                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017716                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017938                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017716                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27211.928295                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27211.928295                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27211.928295                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27211.928295                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 46519.189438                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 46519.189438                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              10970616                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    403959407                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      408446065                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6833737                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6986573                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 149742773000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 149742773000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    410793144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    415432638                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.016635                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016818                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 21912.282109                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21432.936148                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      6833737                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6833737                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3383                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3383                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 142909036000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 142909036000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    606052000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    606052000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016635                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016450                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 20912.282109                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20912.282109                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179146.319834                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179146.319834                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    188099243                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     190894255                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      3980843                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4118774                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 155357382500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 155357382500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    192080086                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    195013029                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.020725                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.021121                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 39026.252103                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37719.326795                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      3980843                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      3980843                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         9645                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         9645                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 151376539500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 151376539500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.020725                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020413                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 38026.252103                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 38026.252103                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       746248                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       797568                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        18533                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        33956                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    393434500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    393434500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       764781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       831524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.024233                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.040836                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 21228.862030                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11586.597361                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        18533                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        18533                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    374901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    374901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.024233                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.022288                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 20228.862030                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20228.862030                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       761328                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       804701                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         2897                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        25082                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     16748000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     16748000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       764225                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       829783                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.003791                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.030227                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  5781.152917                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   667.729846                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         2897                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2897                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     13853000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     13853000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.003791                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003491                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  4781.843286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4781.843286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        21000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        21000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          898.312316                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          612060125                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         11096078                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            55.160042                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   294.255240                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   604.057077                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.287359                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.589899                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.877258                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1235310982                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1235310982                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3281418311000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1455530654                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1469802395                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1455530654                       # number of overall hits
system.cpu3.icache.overall_hits::total     1469802395                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       201890                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        540885                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       201890                       # number of overall misses
system.cpu3.icache.overall_misses::total       540885                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   4643867000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   4643867000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   4643867000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   4643867000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1455732544                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1470343280                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1455732544                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1470343280                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000139                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000368                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000139                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000368                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 23001.966417                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  8585.682724                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 23001.966417                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  8585.682724                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             9949                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       697688                       # number of writebacks
system.cpu3.icache.writebacks::total           697688                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         2040                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2040                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         2040                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2040                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       199850                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       199850                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       159360                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       199850                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       359210                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   4355445000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4355445000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   3837110469                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   4355445000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   8192555469                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000244                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 21793.570178                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21793.570178                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 24078.253445                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 21793.570178                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22807.147543                       # average overall mshr miss latency
system.cpu3.icache.replacements                697688                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1455530654                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1469802395                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       201890                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       540885                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   4643867000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   4643867000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1455732544                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1470343280                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000368                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 23001.966417                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  8585.682724                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         2040                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2040                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       199850                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       199850                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   4355445000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4355445000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 21793.570178                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21793.570178                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       159360                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       159360                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   3837110469                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   3837110469                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 24078.253445                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 24078.253445                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.428535                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1469296211                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           697693                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2105.935148                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   204.304640                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   139.862953                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   163.260941                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.399033                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.273170                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.318869                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991071                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          210                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          302                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2          181                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.410156                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.589844                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2941384765                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2941384765                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    397154587                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       401786776                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    397154587                       # number of overall hits
system.cpu3.dcache.overall_hits::total      401786776                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      7798519                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8000530                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      7798519                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8000530                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 170775491500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 170775491500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 170775491500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 170775491500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    404953106                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    409787306                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    404953106                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    409787306                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.019258                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019524                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.019258                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019524                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 21898.451680                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21345.522297                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 21898.451680                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21345.522297                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6645442                       # number of writebacks
system.cpu3.dcache.writebacks::total          6645442                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      7798519                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7798519                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      7798519                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7798519                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         3836                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         3836                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 162976972500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 162976972500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 162976972500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 162976972500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      1358000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1358000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.019258                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.019031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.019258                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.019031                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 20898.451680                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20898.451680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 20898.451680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20898.451680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   354.014599                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   354.014599                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               7908023                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    299423138                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      302214217                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2998633                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3108245                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  86937746000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  86937746000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    302421771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    305322462                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.009915                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010180                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 28992.459564                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27970.042902                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2998633                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2998633                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  83939113000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  83939113000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      1358000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1358000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.009915                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 27992.459564                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27992.459564                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     97731449                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      99572559                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4799886                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4892285                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  83837745500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  83837745500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    102531335                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    104464844                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.046814                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.046832                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 17466.611811                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 17136.725579                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4799886                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4799886                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         3828                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         3828                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  79037859500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  79037859500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.046814                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.045947                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 16466.611811                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16466.611811                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        41517                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        97274                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data         5823                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        19704                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    135221500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    135221500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        47340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       116978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.123004                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.168442                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 23221.964623                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6862.642103                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data         5823                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         5823                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    129398500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    129398500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.123004                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.049779                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 22221.964623                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22221.964623                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        44711                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        93217                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         2511                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        20773                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     16555500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16555500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        47222                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       113990                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.053174                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.182235                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6593.189964                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   796.972031                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         2511                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2511                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     14052500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14052500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.053174                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.022028                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5596.375946                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5596.375946                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        65000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        65000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          975.079659                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          409977621                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7975565                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            51.404210                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   407.182796                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   567.896863                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.397639                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.554587                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.952226                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          995                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          586                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.971680                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        828013108                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       828013108                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3281418311000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1817059094                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1889102241                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1817059094                       # number of overall hits
system.cpu0.icache.overall_hits::total     1889102241                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       238852                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        740287                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       238852                       # number of overall misses
system.cpu0.icache.overall_misses::total       740287                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   4409354500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4409354500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   4409354500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4409354500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1817297946                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1889842528                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1817297946                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1889842528                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000131                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000392                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000131                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000392                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 18460.613685                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5956.277093                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 18460.613685                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5956.277093                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             7981                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       948568                       # number of writebacks
system.cpu0.icache.writebacks::total           948568                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1599                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1599                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1599                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1599                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       237253                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       237253                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       210427                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       237253                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       447680                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   4112204000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4112204000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   3490465717                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   4112204000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7602669717                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000131                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000131                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17332.569030                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17332.569030                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 16587.537326                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17332.569030                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16982.375172                       # average overall mshr miss latency
system.cpu0.icache.replacements                948568                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1817059094                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1889102241                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       238852                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       740287                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   4409354500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4409354500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1817297946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1889842528                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000131                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000392                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 18460.613685                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5956.277093                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1599                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1599                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       237253                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       237253                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   4112204000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4112204000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17332.569030                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17332.569030                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       210427                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       210427                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   3490465717                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   3490465717                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 16587.537326                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 16587.537326                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.784641                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1889262374                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           948603                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1991.625974                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   208.618189                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   131.933725                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   171.232727                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.407457                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.257683                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.334439                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999579                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          192                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           40                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3780634171                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3780634171                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    464236563                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       478962211                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    464236563                       # number of overall hits
system.cpu0.dcache.overall_hits::total      478962211                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     10288133                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12871474                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     10288133                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12871474                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 178935282500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 178935282500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 178935282500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 178935282500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    474524696                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    491833685                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    474524696                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    491833685                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.021681                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026170                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.021681                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026170                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 17392.395928                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13901.693194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 17392.395928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13901.693194                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     10802013                       # number of writebacks
system.cpu0.dcache.writebacks::total         10802013                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     10288133                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10288133                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     10288133                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10288133                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         6958                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         6958                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 168647149500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 168647149500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 168647149500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 168647149500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    529828000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    529828000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.021681                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020918                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.021681                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020918                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 16392.395928                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16392.395928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 16392.395928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16392.395928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 76146.593849                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 76146.593849                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              12817259                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    351921042                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      361691195                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2773389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5068293                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  52312770000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52312770000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    354694431                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    366759488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.007819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 18862.399036                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10321.575726                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2773389                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2773389                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2209                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2209                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  49539381000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  49539381000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    529828000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    529828000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.007819                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 17862.399036                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17862.399036                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239849.705749                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239849.705749                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    112315521                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     117271016                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      7514744                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7803181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 126622512500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 126622512500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    119830265                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    125074197                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.062712                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062388                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 16849.877055                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 16227.037730                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      7514744                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7514744                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         4749                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4749                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 119107768500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 119107768500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.062712                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060082                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15849.877055                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15849.877055                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        41653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       248083                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data         9926                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22431                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    170992500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    170992500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        51579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       270514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.192443                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.082920                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 17226.727786                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7623.044002                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         9926                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         9926                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    161066500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    161066500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.192443                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.036693                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 16226.727786                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16226.727786                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        46650                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       254381                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         4275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        15266                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     33707500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     33707500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        50925                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       269647                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.083947                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.056615                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  7884.795322                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  2208.011267                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         4275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     29433500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     29433500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.083947                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015854                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  6885.029240                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6885.029240                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        15000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          998.603454                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          492246856                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12864282                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            38.264620                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   411.740347                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   586.863107                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.402090                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.573109                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.975199                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          968                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          554                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        997612942                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       997612942                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3281418311000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1492085334                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1497100619                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1492085334                       # number of overall hits
system.cpu1.icache.overall_hits::total     1497100619                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       248495                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        286226                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       248495                       # number of overall misses
system.cpu1.icache.overall_misses::total       286226                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   6278881500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6278881500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   6278881500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6278881500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1492333829                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1497386845                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1492333829                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1497386845                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000167                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000167                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 25267.637176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21936.796448                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 25267.637176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21936.796448                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches            11786                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks       443688                       # number of writebacks
system.cpu1.icache.writebacks::total           443688                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         2212                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2212                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         2212                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2212                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       246283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       246283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       160211                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       246283                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       406494                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   5945577500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5945577500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   3216809245                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   5945577500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9162386745                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000165                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000164                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000165                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 24141.241986                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24141.241986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 20078.579155                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 24141.241986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22540.029484                       # average overall mshr miss latency
system.cpu1.icache.replacements                443688                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1492085334                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1497100619                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       248495                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       286226                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   6278881500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6278881500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1492333829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1497386845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 25267.637176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21936.796448                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         2212                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2212                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       246283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       246283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   5945577500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5945577500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 24141.241986                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24141.241986                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       160211                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       160211                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   3216809245                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   3216809245                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 20078.579155                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 20078.579155                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.773405                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1495725640                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           443713                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3370.930399                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   203.657176                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   147.393192                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   155.723038                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.397768                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.287877                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.304147                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.989792                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          257                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          133                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.501953                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2995217915                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2995217915                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    391419309                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       393065535                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    391419309                       # number of overall hits
system.cpu1.dcache.overall_hits::total      393065535                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8565785                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8600505                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8565785                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8600505                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 164115417500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 164115417500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 164115417500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 164115417500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    399985094                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    401666040                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    399985094                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    401666040                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.021415                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021412                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.021415                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021412                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 19159.413586                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19082.067565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 19159.413586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19082.067565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7880576                       # number of writebacks
system.cpu1.dcache.writebacks::total          7880576                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8565785                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8565785                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8565785                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8565785                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         3948                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3948                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 155549633500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 155549633500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 155549633500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 155549633500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      6773000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6773000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.021415                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021326                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.021415                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.021326                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18159.413702                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18159.413702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 18159.413702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18159.413702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data  1715.552178                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  1715.552178                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               8570875                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    292388583                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      293441983                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3422121                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3444885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  62692620000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  62692620000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    295810704                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    296886868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.011569                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011603                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 18319.813940                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18198.755546                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      3422121                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3422121                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  59270500000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59270500000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6773000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6773000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.011569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 17319.814232                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17319.814232                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       169325                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169325                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     99030726                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      99623552                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      5143664                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5155620                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 101422797500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 101422797500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    104174390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    104779172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.049376                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.049205                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 19718.005978                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19672.279474                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      5143664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5143664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         3908                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3908                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  96279133500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  96279133500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.049376                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049091                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 18718.005978                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18718.005978                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        83011                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        94855                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         6347                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7321                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    145627000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    145627000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        89358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       102176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.071029                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.071651                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 22944.225618                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19891.681464                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         6347                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6347                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    139280000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    139280000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.071029                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.062118                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 21944.225618                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21944.225618                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        87102                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        98370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         2105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3575                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     14514000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14514000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        89207                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       101945                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.023597                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.035068                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6895.011876                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4059.860140                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         2105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     12415000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12415000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.023597                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020648                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5897.862233                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5897.862233                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        44000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        44000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5541688565500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          946.718513                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          401754937                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8599562                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            46.718070                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   371.431326                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   575.287186                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.362726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.561804                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924530                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1012                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        812340896                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       812340896                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2839                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          18010985                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             16828                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            16828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     35450595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2499630                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5368202                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           36081                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10967                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          47048                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         20974069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        20974069                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2499630                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15508609                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1056                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1324194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     30821588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1188009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     25619324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3935370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     29628114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1051317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     23315215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             116883131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     56498944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1260252324                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     50688384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1048309685                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    167909120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1198128944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     44856192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    914636440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4741280033                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4534339                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182522112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         43453282                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076629                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.392803                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41496788     95.50%     95.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1022149      2.35%     97.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 498130      1.15%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 433478      1.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2737      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           43453282                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        74404705366                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       14832125084                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1969060698                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11676528577                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         526567114                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15434805072                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         663045045                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12831936979                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         594893665                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15992                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher       198834                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher       143329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       431701                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher       135142                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst       218345                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      9622712                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       200068                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7804503                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       652654                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8197819                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst       169075                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      6813028                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34587210                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher       198834                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher       143329                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       431701                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher       135142                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst       218345                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      9622712                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       200068                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7804503                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       652654                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8197819                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst       169075                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      6813028                       # number of overall hits
system.l2.overall_hits::total                34587210                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher        11593                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher        16130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher        39745                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher        24215                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst        12626                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       620333                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        36476                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       720620                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst       187690                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1656650                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst        22007                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data       941821                       # number of demand (read+write) misses
system.l2.demand_misses::total                4289906                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher        11593                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher        16130                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher        39745                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher        24215                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst        12626                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       620333                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        36476                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       720620                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst       187690                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1656650                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst        22007                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data       941821                       # number of overall misses
system.l2.overall_misses::total               4289906                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher   1047806287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher   1447771946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher   3536715054                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher   2172175833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst   1125504000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  51538080500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   3163876000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  59799926500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst  15843246000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 136580348500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst   1977381000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  79001818000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     357234649620                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher   1047806287                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher   1447771946                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher   3536715054                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher   2172175833                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   1125504000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  51538080500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   3163876000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  59799926500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst  15843246000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 136580348500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst   1977381000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  79001818000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    357234649620                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher       210427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher       159459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       471446                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher       159357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst       230971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     10243045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       236544                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8525123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       840344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      9854469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst       191082                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      7754849                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             38877116                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher       210427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher       159459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       471446                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher       159357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       230971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     10243045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       236544                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8525123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       840344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      9854469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst       191082                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      7754849                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            38877116                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.055093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.101155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.084304                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.151954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.054665                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.060561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.154204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.084529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.223349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.168112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.115170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.121449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.110345                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.055093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.101155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.084304                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.151954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.054665                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.060561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.154204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.084529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.223349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.168112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.115170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.121449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.110345                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 90382.669456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 89756.475263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 88985.156724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 89703.730456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 89141.770949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 83081.313585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 86738.567825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 82983.995032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 84411.774735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 82443.695711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 89852.365157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 83881.988191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83273.304734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 90382.669456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 89756.475263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 88985.156724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 89703.730456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 89141.770949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 83081.313585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 86738.567825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 82983.995032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 84411.774735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 82443.695711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 89852.365157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 83881.988191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83273.304734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2746795                       # number of writebacks
system.l2.writebacks::total                   2746795                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 579                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                579                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher        11547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher        16088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher        39707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher        24182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst        12542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       620267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        36423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       720585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst       187636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1656632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst        21940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data       941778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4289327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher        11547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher        16088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher        39707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher        24182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst        12542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       620267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        36423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       720585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst       187636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1656632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst        21940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data       941778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4289327                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         6413                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         3722                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         5938                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         3594                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        19667                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    929762300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher   1284430466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher   3137118573                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher   1928461847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    993891501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  45331846502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   2796280500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  52591941000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst  13962805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 120012900500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst   1752828001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  69581446001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 314303712691                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    929762300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher   1284430466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher   3137118573                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher   1928461847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    993891501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  45331846502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   2796280500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  52591941000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst  13962805500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 120012900500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst   1752828001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  69581446001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 314303712691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data    448463500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data      6272500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    139350000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       627500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    594713500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.054874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.100891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.084224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.151747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.054301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.060555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.153980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.084525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.223285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.168110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.114820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.121444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.110330                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.054874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.100891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.084224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.151747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.054301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.060555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.153980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.084525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.223285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.168110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.114820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.121444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.110330                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 80519.814670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79837.796246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 79006.688317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79747.822637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79245.056690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 73084.408008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76772.382835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 72985.062137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 74414.320813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 72443.910597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 79891.887010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 73883.065862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73275.763935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 80519.814670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79837.796246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 79006.688317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79747.822637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79245.056690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 73084.408008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76772.382835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 72985.062137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 74414.320813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 72443.910597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 79891.887010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 73883.065862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73275.763935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 69930.375799                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data  1685.249866                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 23467.497474                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   174.596550                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 30239.156963                       # average overall mshr uncacheable latency
system.l2.replacements                        4403190                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data         1973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          822                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2839                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    448463500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6272500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    139350000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       627500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    594713500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227300.304105                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 156812.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 169525.547445                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209479.922508                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         4440                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         3682                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         5116                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         3590                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        16828                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     32703800                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         32703800                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     32703800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     32703800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1583112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1583112                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1583112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1583112                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        12871                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12871                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         3162                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         1038                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         4902                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data         7461                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                16563                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          302                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          257                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data         2488                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          280                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3327                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1471000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data      1153500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data     72951500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data      1992000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     77568000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         3464                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         1295                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         7390                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data         7741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            19890                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.087182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.198456                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.336671                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.036171                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.167270                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  4870.860927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  4488.326848                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 29321.342444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  7114.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23314.697926                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          302                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          257                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data         2488                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          280                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3327                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      5889000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      5081000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data     48517000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      5465500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     64952500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.087182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.198456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.336671                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.036171                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.167270                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19770.428016                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19500.401929                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19519.642857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19522.843402                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         1053                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data          235                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          400                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          376                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2064                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           85                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              214                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       234000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data       149500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       116000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data       117000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       616500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         1138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data          315                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          407                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          418                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2278                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.074692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.253968                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.017199                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.100478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.093942                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  2752.941176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  1868.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 16571.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data  2785.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2880.841121                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           85                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           80                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          214                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      1671500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      1579000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       136500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       832000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4219000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.074692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.253968                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.017199                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.100478                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.093942                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19664.705882                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19737.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19809.523810                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19714.953271                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data      7101064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data      4654723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data      2442523                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data      4486746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              18685056                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       397446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       473232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data      1115996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       291249                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2277923                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  32941214500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  38979072000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  90902877500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  24200896500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  187024060500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      7498510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data      5127955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      3558519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data      4777995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          20962979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.053003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.092285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.313612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.060956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.108664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 82882.239348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 82367.785779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 81454.483260                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 83093.492166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82102.889562                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       397446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       473232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data      1115996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       291249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2277923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  28966753502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  34246752000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  79742917500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  21288406001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 164244829003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.053003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.092285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.313612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.060956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.108664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 72882.236837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 72367.785779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 71454.483260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73093.490453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72102.888905                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher       198834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher       143329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       431701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher       135142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       218345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       200068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       652654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst       169075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2149148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher        11593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher        16130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher        39745                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher        24215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst        12626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        36476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst       187690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst        22007                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           350482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher   1047806287                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher   1447771946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher   3536715054                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher   2172175833                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   1125504000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   3163876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst  15843246000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst   1977381000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  30314476120                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher       210427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher       159459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       471446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher       159357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       230971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       236544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       840344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst       191082                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2499630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.055093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.101155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.084304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.151954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.054665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.154204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.223349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.115170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.140214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 90382.669456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 89756.475263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 88985.156724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 89703.730456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 89141.770949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 86738.567825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 84411.774735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 89852.365157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86493.674768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           417                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher        11547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher        16088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher        39707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher        24182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst        12542                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        36423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst       187636                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst        21940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       350065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    929762300                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher   1284430466                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher   3137118573                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher   1928461847                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    993891501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   2796280500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst  13962805500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst   1752828001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  26785578688                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.054874                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.100891                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.084224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.151747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.054301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.153980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.223285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.114820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.140047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 80519.814670                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79837.796246                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 79006.688317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79747.822637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 79245.056690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 76772.382835                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 74414.320813                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 79891.887010                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76516.014706                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2521648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      3149780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      5755296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      2326282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13753006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       222887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       247388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       540654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       650572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1661501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  18596866000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  20820854500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  45677471000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  54800921500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 139896113000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2744535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      3397168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      6295950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      2976854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15414507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.081211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.072822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.085873                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.218543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83436.297317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 84162.750416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 84485.587825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 84234.983215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84198.633043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           66                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           35                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          162                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       222821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       247353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       540636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       650529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1661339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  16365093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  18345189000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  40269983000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  48293040000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 123273305000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.081187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.072812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.085870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.218529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 73445.020891                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74166.025882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74486.314267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74236.567470                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74201.174474                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.790857                       # Cycle average of tags in use
system.l2.tags.total_refs                    75561360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4404246                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.156480                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     906.368603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.858108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.531580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    94.994949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.867844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.860525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   114.372344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.737977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.059475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   298.671164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.513885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.829255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   181.853189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   102.848931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  5165.710705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   216.248768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  5394.688656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1298.123328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 12854.134063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   167.236976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  5945.280530                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.002899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.003490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.009115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.005550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.003139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.157645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.006599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.164633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.039616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.392277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.005104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.181436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1203                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          921                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1725                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1598                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          597                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27459                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.036713                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.963287                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 615006134                       # Number of tag accesses
system.l2.tags.data_accesses                615006134                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       739008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher      1029632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher      2541248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher      1547648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       802688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     39696000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst      2331072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     46113728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst     12008000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    106013888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst      1404160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data     60269312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          274500416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       802688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst      2331072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst     12008000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst      1404160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16545920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177003200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177003200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher        11547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher        16088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher        39707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher        24182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst        12542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data       620250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        36423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       720527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst       187625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      1656467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst        21940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data       941708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4289069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2765675                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2765675                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       240736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       335409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       827826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       504155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       261480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     12931202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       759360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     15021814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      3911676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     34534638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       457413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     19633077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           1313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89420100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       261480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       759360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      3911676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       457413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5389929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       57659817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57659817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       57659817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       240736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       335409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       827826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       504155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       261480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     12931202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       759360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     15021814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      3911676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     34534638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       457413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     19633077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          1313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            147079917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2765659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples     11547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples     16088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples     39707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples     24182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     12542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    612511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     36423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    716725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples    187625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1653723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples     21940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    936729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023903120500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       165130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       165130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11899243                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2605843                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4289069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2765675                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4289069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2765675                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19264                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            226033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            226915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            259933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            217513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            236992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            260443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            255716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            271696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            318900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            282566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           295224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           277014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           307052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           310664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           275185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           247959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            164206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            158757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            176156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            152200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            153630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            169524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            163807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            165820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            203346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            170088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           175651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           170644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           186816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           208615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           177452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168941                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58975891395                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21349025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139034735145                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13812.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32562.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2949788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1563946                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4289069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2765675                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4043154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  212845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  52933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  54708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 153361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 165809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 166366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 166958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 167560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 167159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 167276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 167868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 167949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 167370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 167365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 166276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     70                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2521724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.556118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.142025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.209883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1311303     52.00%     52.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       720268     28.56%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       183170      7.26%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        88468      3.51%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53325      2.11%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37201      1.48%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28010      1.11%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23767      0.94%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76212      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2521724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       165130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.857161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.016498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         134179     81.26%     81.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         28128     17.03%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2192      1.33%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          386      0.23%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          129      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           58      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           24      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        165130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       165130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.748338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.677536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.634544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        164389     99.55%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           460      0.28%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            26      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            14      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            73      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            17      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            17      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             8      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             6      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            58      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        165130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              273267520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1232896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177001792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               274500416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177003200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3069784323000                       # Total gap between requests
system.mem_ctrls.avgGap                     435137.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       739008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher      1029632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher      2541248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher      1547648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       802688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     39200704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst      2331072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     45870400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst     12008000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    105838272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst      1404160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data     59950656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177001792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 240736.135326023039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 335408.586223699560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 827826.251441101311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 504155.297865583154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 261480.264073697152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 12769856.324991572648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 759360.202388476348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 14942548.418770577759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 3911675.533952115104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 34477429.974864192307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 457413.250978864264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 19529273.344402030110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 1313.447347842682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 57659358.696875512600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher        11547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher        16088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher        39707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher        24182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst        12542                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data       620250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        36423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       720527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst       187625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      1656467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst        21940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data       941708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2765675                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    442394038                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    607200882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher   1470765390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    911289691                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    472594787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  20056772252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst   1295679263                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  23181803989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst   6265150120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  52370916733                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst    840750622                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  31113813351                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      5604027                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 73425142276781                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     38312.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     37742.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     37040.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     37684.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     37680.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     32336.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     35573.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     32173.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     33391.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     31616.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     38320.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     33039.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     88952.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26548724.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9627768780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5117276670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16525986960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7629306660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     242326122480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     503294318730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     754970362560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1539491142840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.498154                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1956875832309                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 102506820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1010401611691                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8377340580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4452665910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13960420740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6807402000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     242326122480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     498779055180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     758772689760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1533475696650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.538588                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1966783150720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 102506820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1000494293280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 3069784264000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3001                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3001                       # Transaction distribution
system.iobus.trans_dist::WriteReq               35708                       # Transaction distribution
system.iobus.trans_dist::WriteResp              35708                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        29486                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          634                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         5094                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        39334                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        38084                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        38084                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   77418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       117944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          870                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         2547                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       124641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1213200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1213200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1337841                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             32158010                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               216000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            19396000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            22506000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            98542937                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3354500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4123000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              613501                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5572716154500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              300212660                       # Simulator instruction rate (inst/s)
host_mem_usage                                 814812                       # Number of bytes of host memory used
host_op_rate                                300211632                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.73                       # Real time elapsed on the host
host_tick_rate                             1307562331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7123818841                       # Number of instructions simulated
sim_ops                                    7123818841                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031028                       # Number of seconds simulated
sim_ticks                                 31027589000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         4732                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit          243                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         5177                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage        46743                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    2      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   60      1.19%      1.23% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.04%      1.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4705     93.17%     94.44% # number of callpals executed
system.cpu0.kern.callpal::rdps                     69      1.37%     95.80% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     95.82% # number of callpals executed
system.cpu0.kern.callpal::rti                     125      2.48%     98.30% # number of callpals executed
system.cpu0.kern.callpal::callsys                  44      0.87%     99.17% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.10%     99.27% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 37      0.73%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5050                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      5581                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                      57                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    2243     45.80%     45.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      5      0.10%     45.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     32      0.65%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     30      0.61%     47.17% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2587     52.83%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4897                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2243     49.56%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       5      0.11%     49.67% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      32      0.71%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      30      0.66%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2216     48.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4526                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             29290217500     95.78%     95.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3776000      0.01%     95.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               13544500      0.04%     95.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               25538500      0.08%     95.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1248096500      4.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         30581173000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.856591                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.924239                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 61                      
system.cpu0.kern.mode_good::user                   61                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              185                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 61                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.329730                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.495935                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       28978037500     98.75%     98.75% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           365399500      1.25%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      60                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         3466                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          143                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         3779                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        39357                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    4      0.30%      0.30% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  108      7.99%      8.28% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.37%      8.65% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  875     64.72%     73.37% # number of callpals executed
system.cpu1.kern.callpal::rdps                     65      4.81%     78.18% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.07%     78.25% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.07%     78.33% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     12.87%     91.20% # number of callpals executed
system.cpu1.kern.callpal::callsys                  53      3.92%     95.12% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.15%     95.27% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 64      4.73%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1352                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      1985                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                      62                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     401     36.06%     36.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     32      2.88%     38.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     31      2.79%     41.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    648     58.27%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1112                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      400     48.13%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      32      3.85%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      31      3.73%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     368     44.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  831                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             30340404000     99.19%     99.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               12551500      0.04%     99.23% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               26881500      0.09%     99.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              208239000      0.68%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         30588076000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.997506                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.567901                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.747302                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                116                      
system.cpu1.kern.mode_good::user                  111                      
system.cpu1.kern.mode_good::idle                    6                      
system.cpu1.kern.mode_switch::kernel              191                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                111                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 91                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.607330                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.065934                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.592875                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         544068500      1.84%      1.84% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           227008000      0.77%      2.61% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         28777582500     97.39%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     108                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued        18642                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit         1108                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified        78929                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage       179151                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                   48      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   88      0.10%      0.16% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.16% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5029      5.87%      6.03% # number of callpals executed
system.cpu2.kern.callpal::rdps                     85      0.10%      6.13% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      6.13% # number of callpals executed
system.cpu2.kern.callpal::rti                     186      0.22%      6.34% # number of callpals executed
system.cpu2.kern.callpal::callsys                  50      0.06%      6.40% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%      6.41% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80221     93.59%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 85712                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                     90658                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                    2381     45.23%     45.23% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      2      0.04%     45.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     32      0.61%     45.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     27      0.51%     46.39% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2822     53.61%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5264                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2379     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       2      0.04%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      32      0.66%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      27      0.56%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2385     49.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4825                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             29682332500     95.66%     95.66% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1845500      0.01%     95.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               16356500      0.05%     95.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               16756000      0.05%     95.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1310096500      4.22%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         31027387000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999160                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.845145                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.916603                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                170                      
system.cpu2.kern.mode_good::user                  170                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel              274                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                170                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.620438                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.765766                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        6373983000     20.54%     20.54% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         24653404000     79.46%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      88                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         4735                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit          122                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         4978                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage        48110                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                   40      2.32%      2.32% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   63      3.66%      5.98% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1247     72.42%     78.40% # number of callpals executed
system.cpu3.kern.callpal::rdps                     80      4.65%     83.04% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     6      0.35%     83.39% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     6      0.35%     83.74% # number of callpals executed
system.cpu3.kern.callpal::rti                     113      6.56%     90.30% # number of callpals executed
system.cpu3.kern.callpal::callsys                  49      2.85%     93.15% # number of callpals executed
system.cpu3.kern.callpal::rdunique                118      6.85%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1722                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      2000                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                      50                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     475     33.69%     33.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     32      2.27%     35.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     31      2.20%     38.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    872     61.84%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1410                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      469     47.04%     47.04% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      32      3.21%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      31      3.11%     53.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     465     46.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  997                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             30282717000     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               12790500      0.04%     99.07% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               17872000      0.06%     99.13% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              266713500      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         30580093000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.987368                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.533257                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.707092                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              176                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.380682                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.551440                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1837732000     43.06%     43.06% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          2429779000     56.94%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      63                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   155648                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  19                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         19                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        148325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   269142                       # Number of branches fetched
system.switch_cpus0.committedInsts            1764855                       # Number of instructions committed
system.switch_cpus0.committedOps              1764855                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           47381                       # DTB accesses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_hits              461641                       # DTB hits
system.switch_cpus0.dtb.data_misses               250                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           29860                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              304737                       # DTB read hits
system.switch_cpus0.dtb.read_misses               227                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          17521                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             156904                       # DTB write hits
system.switch_cpus0.dtb.write_misses               23                       # DTB write misses
system.switch_cpus0.idle_fraction            0.894139                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         219538                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             219336                       # ITB hits
system.switch_cpus0.itb.fetch_misses              202                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.105861                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                61162218                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      6474671.680659                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       200256                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          1944                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 1944                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         1038                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          957                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              47409                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      54687546.319341                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1722342                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1722342                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      2369324                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1355193                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             305391                       # Number of load instructions
system.switch_cpus0.num_mem_refs               462574                       # number of memory refs
system.switch_cpus0.num_store_insts            157183                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        10909      0.62%      0.62% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1249775     70.80%     71.42% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            5388      0.31%     71.73% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     71.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            141      0.01%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          315450     17.87%     89.61% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         156630      8.87%     98.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead          860      0.05%     98.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          928      0.05%     98.58% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         25021      1.42%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1765117                       # Class of executed instruction
system.switch_cpus1.Branches                    79457                       # Number of branches fetched
system.switch_cpus1.committedInsts             457879                       # Number of instructions committed
system.switch_cpus1.committedOps               457879                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           38022                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits              141485                       # DTB hits
system.switch_cpus1.dtb.data_misses               409                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           23192                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               91181                       # DTB read hits
system.switch_cpus1.dtb.read_misses               362                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          14830                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              50304                       # DTB write hits
system.switch_cpus1.dtb.write_misses               47                       # DTB write misses
system.switch_cpus1.idle_fraction            0.971289                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         180427                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             180287                       # ITB hits
system.switch_cpus1.itb.fetch_misses              140                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.028711                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                61172096                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1756292.120321                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        57077                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses          2294                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                 2294                       # number of float instructions
system.switch_cpus1.num_fp_register_reads         1189                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         1117                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              11586                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      59415803.879679                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       435778                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              435778                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       581220                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       323193                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              92436                       # Number of load instructions
system.switch_cpus1.num_mem_refs               143187                       # number of memory refs
system.switch_cpus1.num_store_insts             50751                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        10669      2.33%      2.33% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           288623     62.98%     65.30% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1052      0.23%     65.53% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             83      0.02%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.55% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           93871     20.48%     86.03% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          49650     10.83%     96.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1068      0.23%     97.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite         1140      0.25%     97.35% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         12150      2.65%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            458309                       # Class of executed instruction
system.switch_cpus2.Branches                  3448815                       # Number of branches fetched
system.switch_cpus2.committedInsts           17083791                       # Number of instructions committed
system.switch_cpus2.committedOps             17083791                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         5153131                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_hits             5633214                       # DTB hits
system.switch_cpus2.dtb.data_misses              4464                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         3214042                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits             3501517                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4316                       # DTB read misses
system.switch_cpus2.dtb.write_accesses        1939089                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_hits            2131697                       # DTB write hits
system.switch_cpus2.dtb.write_misses              148                       # DTB write misses
system.switch_cpus2.idle_fraction            0.098842                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       15472896                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           15472468                       # ITB hits
system.switch_cpus2.itb.fetch_misses              428                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.901158                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                62055178                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      55921547.000198                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts      2208618                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses          4554                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                 4554                       # number of float instructions
system.switch_cpus2.num_fp_register_reads         2862                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2772                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             752615                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      6133630.999802                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     15616953                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            15616953                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     20988780                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     11147438                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            3587123                       # Number of load instructions
system.switch_cpus2.num_mem_refs              5719332                       # number of memory refs
system.switch_cpus2.num_store_insts           2132209                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       897984      5.25%      5.25% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         10201165     59.70%     64.95% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            6590      0.04%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     64.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1269      0.01%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              7      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            228      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3696108     21.63%     86.63% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2130987     12.47%     99.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead         1601      0.01%     99.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite         1445      0.01%     99.12% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        150872      0.88%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          17088260                       # Class of executed instruction
system.switch_cpus3.Branches                   381376                       # Number of branches fetched
system.switch_cpus3.committedInsts            1975284                       # Number of instructions committed
system.switch_cpus3.committedOps              1975284                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses          398876                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              488513                       # DTB hits
system.switch_cpus3.dtb.data_misses               191                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses          271004                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              328444                       # DTB read hits
system.switch_cpus3.dtb.read_misses               152                       # DTB read misses
system.switch_cpus3.dtb.write_accesses         127872                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             160069                       # DTB write hits
system.switch_cpus3.dtb.write_misses               39                       # DTB write misses
system.switch_cpus3.idle_fraction            0.902555                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses        1740266                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits            1740229                       # ITB hits
system.switch_cpus3.itb.fetch_misses               37                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.097445                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                61159272                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      5959693.032799                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts       231022                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3330                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3330                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         1707                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         1609                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              89561                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      55199578.967201                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses      1916205                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts             1916205                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      2512594                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      1460956                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             329113                       # Number of load instructions
system.switch_cpus3.num_mem_refs               489500                       # number of memory refs
system.switch_cpus3.num_store_insts            160387                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass        12837      0.65%      0.65% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          1455322     73.67%     74.32% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1400      0.07%     74.39% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     74.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            123      0.01%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              4      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              1      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          334098     16.91%     91.31% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         158862      8.04%     99.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1550      0.08%     99.43% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1652      0.08%     99.51% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9626      0.49%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1975475                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        39248                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          689                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       151750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2724                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       332179                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3413                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 392                       # Transaction distribution
system.membus.trans_dist::ReadResp              58721                       # Transaction distribution
system.membus.trans_dist::WriteReq                494                       # Transaction distribution
system.membus.trans_dist::WriteResp               494                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        50626                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21801                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1408                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1291                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12407                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58328                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2432                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       214116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       215888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 220760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       155648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       155648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7608896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7612112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7767760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2580                       # Total snoops (count)
system.membus.snoopTraffic                       1280                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76752                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000261                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016140                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76732     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76752                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1617000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           349190174                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy              21998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          376842404                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide         2436                       # number of demand (read+write) misses
system.iocache.demand_misses::total              2436                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide         2436                       # number of overall misses
system.iocache.overall_misses::total             2436                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide    288649447                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    288649447                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide    288649447                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    288649447                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide         2436                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            2436                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide         2436                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           2436                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118493.204844                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118493.204844                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118493.204844                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118493.204844                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           2432                       # number of writebacks
system.iocache.writebacks::total                 2432                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide         2436                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         2436                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide         2436                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         2436                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    166718379                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    166718379                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    166718379                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    166718379                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68439.400246                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68439.400246                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68439.400246                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68439.400246                       # average overall mshr miss latency
system.iocache.replacements                      2436                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       507998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       507998                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 126999.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 126999.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       307998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       307998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 76999.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 76999.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         2432                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         2432                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    288141449                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    288141449                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118479.214227                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118479.214227                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         2432                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         2432                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    166410381                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    166410381                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68425.321135                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68425.321135                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                   2452                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 2452                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                21924                       # Number of tag accesses
system.iocache.tags.data_accesses               21924                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2402                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1201                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 109625251.040799                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 300304231.979018                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1201    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       170000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974535500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1201                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3180314040500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 131659926500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         3077                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1539                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 831510075.697856                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 316769809.537464                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974644000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1539                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2032288258501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1279694006499                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2168                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1086                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 775827984.806630                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 357306819.679324                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1086    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973868500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1086                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2469582343000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 842549191500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         3097                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1550                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 810424502.258065                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 338603412.913261                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1550    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974644000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1550                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 2056061158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1256157978500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3312445900000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2238538366                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2262648484                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2238538366                       # number of overall hits
system.cpu2.icache.overall_hits::total     2262648484                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1104188                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1499051                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1104188                       # number of overall misses
system.cpu2.icache.overall_misses::total      1499051                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  29661976500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  29661976500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  29661976500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  29661976500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2239642554                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2264147535                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2239642554                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2264147535                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000493                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000662                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000493                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000662                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 26863.157814                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19787.169683                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 26863.157814                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19787.169683                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            66365                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      2165968                       # number of writebacks
system.cpu2.icache.writebacks::total          2165968                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         8931                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8931                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         8931                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8931                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1095257                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1095257                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       676522                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1095257                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1771779                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  28308971000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  28308971000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  11439603749                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  28308971000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  39748574749                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000484                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000783                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 25846.875208                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25846.875208                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16909.433469                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 25846.875208                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22434.273546                       # average overall mshr miss latency
system.cpu2.icache.replacements               2165968                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2238538366                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2262648484                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1104188                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1499051                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  29661976500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  29661976500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2239642554                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2264147535                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000493                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000662                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 26863.157814                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19787.169683                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         8931                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8931                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1095257                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1095257                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  28308971000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  28308971000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000484                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 25846.875208                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25846.875208                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       676522                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       676522                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  11439603749                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  11439603749                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16909.433469                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 16909.433469                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          499.292098                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2264815126                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2166642                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1045.311189                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   195.226351                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   123.257206                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   180.808541                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.381301                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.240737                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.353142                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975180                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2          109                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           69                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.394531                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4530461712                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4530461712                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    597472005                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       604753675                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    597472005                       # number of overall hits
system.cpu2.dcache.overall_hits::total      604753675                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     10907402                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11198169                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     10907402                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11198169                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 309870195500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 309870195500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 309870195500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 309870195500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    608379407                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    615951844                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    608379407                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    615951844                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017929                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018180                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017929                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018180                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28409.166133                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27671.505538                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28409.166133                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27671.505538                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9611814                       # number of writebacks
system.cpu2.dcache.writebacks::total          9611814                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10907402                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10907402                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10907402                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10907402                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        13163                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        13163                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 298962793500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 298962793500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 298962793500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 298962793500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    608899500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    608899500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017929                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017708                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017929                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017708                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27409.166133                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27409.166133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27409.166133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27409.166133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 46258.413735                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 46258.413735                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              11062321                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    407356688                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      411843346                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6915042                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7067878                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 153745665000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 153745665000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    414271730                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    418911224                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.016692                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016872                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 22233.511380                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21752.733281                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      6915042                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6915042                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3399                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3399                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 146830623000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 146830623000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    608899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    608899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016692                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016507                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 21233.511380                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21233.511380                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179140.776699                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179140.776699                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    190115317                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     192910329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      3992360                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4130291                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 156124530500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 156124530500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    194107677                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    197040620                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.020568                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.020962                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 39105.824750                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37799.886376                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      3992360                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      3992360                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         9764                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         9764                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 152132170500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 152132170500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.020568                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020262                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 38105.824750                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 38105.824750                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       849936                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       901256                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        19050                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        34473                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    407199500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    407199500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       868986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       935729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.021922                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036841                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 21375.301837                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11812.128332                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        19050                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        19050                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    388149500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    388149500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.021922                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.020358                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 20375.301837                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20375.301837                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       865121                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       908494                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         3263                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        25448                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     18693500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     18693500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       868384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       933942                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.003758                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.027248                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  5728.930432                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   734.576391                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         3263                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3263                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     15432500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     15432500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.003758                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003494                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  4729.543365                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4729.543365                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        21000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        21000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          898.924041                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          617821517                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         11189864                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            55.212603                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   292.616895                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   606.307146                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.285759                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.592097                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.877856                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          517                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1246832894                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1246832894                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3312445900000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1457502201                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1471773942                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1457502201                       # number of overall hits
system.cpu3.icache.overall_hits::total     1471773942                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       205817                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        544812                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       205817                       # number of overall misses
system.cpu3.icache.overall_misses::total       544812                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   4758789000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   4758789000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   4758789000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   4758789000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1457708018                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1472318754                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1457708018                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1472318754                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000141                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000141                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 23121.457411                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  8734.736019                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 23121.457411                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  8734.736019                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches            10266                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       704244                       # number of writebacks
system.cpu3.icache.writebacks::total           704244                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         2085                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2085                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         2085                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2085                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       203732                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       203732                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       162034                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       203732                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       365766                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   4465215500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4465215500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   3882737023                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   4465215500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   8347952523                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000140                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000140                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 21917.104333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21917.104333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 23962.483324                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 21917.104333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22823.205336                       # average overall mshr miss latency
system.cpu3.icache.replacements                704244                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1457502201                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1471773942                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       205817                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       544812                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   4758789000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   4758789000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1457708018                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1472318754                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 23121.457411                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  8734.736019                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         2085                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2085                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       203732                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       203732                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   4465215500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4465215500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000140                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 21917.104333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21917.104333                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       162034                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       162034                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   3882737023                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   3882737023                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 23962.483324                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 23962.483324                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.453988                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1472478703                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           704761                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2089.330572                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   203.167120                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   140.298495                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   163.988373                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.396811                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.274020                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.320290                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991121                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           84                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4          116                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.392578                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2945342269                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2945342269                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    397627489                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       402259678                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    397627489                       # number of overall hits
system.cpu3.dcache.overall_hits::total      402259678                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      7812234                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8014245                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      7812234                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8014245                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 171206978500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 171206978500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 171206978500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 171206978500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    405439723                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    410273923                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    405439723                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    410273923                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.019269                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019534                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.019269                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019534                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 21915.239418                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21362.833118                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 21915.239418                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21362.833118                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6650257                       # number of writebacks
system.cpu3.dcache.writebacks::total          6650257                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      7812234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7812234                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      7812234                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7812234                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         3943                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         3943                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 163394744500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 163394744500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 163394744500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 163394744500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      2034000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2034000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.019269                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.019042                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.019269                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.019042                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 20915.239418                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20915.239418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 20915.239418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20915.239418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   515.850875                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   515.850875                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               7920407                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    299739992                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      302531071                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3009469                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3119081                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  87220368500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  87220368500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    302749461                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    305650152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.009940                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010205                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 28981.979379                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27963.482994                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3009469                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3009469                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           12                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  84210899500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  84210899500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      2034000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2034000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.009940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009846                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 27981.979379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27981.979379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169500                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169500                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     97887497                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      99728607                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4802765                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4895164                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  83986610000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  83986610000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    102690262                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    104623771                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.046769                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.046788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 17487.137097                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 17157.057455                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4802765                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4802765                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         3931                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         3931                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  79183845000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  79183845000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.046769                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.045905                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 16487.137097                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16487.137097                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        42416                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        98173                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data         6191                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        20072                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    139358000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    139358000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        48607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       118245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.127368                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.169749                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 22509.772250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6942.905540                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data         6191                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         6191                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    133167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    133167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.127368                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.052357                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 21509.772250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21509.772250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        45505                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        94011                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         2916                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     18774500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     18774500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        48421                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       115189                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.060222                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.183854                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6438.443073                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   886.509585                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         2916                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2916                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     15869500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     15869500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.060222                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.025315                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5442.215364                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5442.215364                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        83500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        83500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        72500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        72500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          975.146191                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          410507369                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7990070                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            51.377193                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   404.915697                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   570.230494                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.395425                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.556866                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.952291                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          924                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          724                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        829004784                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       829004784                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3312445900000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1818819593                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1890862740                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1818819593                       # number of overall hits
system.cpu0.icache.overall_hits::total     1890862740                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       243470                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        744905                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       243470                       # number of overall misses
system.cpu0.icache.overall_misses::total       744905                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   4590572500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4590572500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   4590572500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4590572500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1819063063                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1891607645                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1819063063                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1891607645                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000134                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000394                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000134                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000394                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 18854.776769                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6162.628120                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 18854.776769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6162.628120                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             8337                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       956106                       # number of writebacks
system.cpu0.icache.writebacks::total           956106                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1641                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1641                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1641                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1641                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       241829                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       241829                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       213394                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       241829                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       455223                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   4288328500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4288328500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   3531148991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   4288328500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7819477491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000133                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000128                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000133                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000241                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17732.895972                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17732.895972                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 16547.555184                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17732.895972                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17177.246077                       # average overall mshr miss latency
system.cpu0.icache.replacements                956106                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1818819593                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1890862740                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       243470                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       744905                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   4590572500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4590572500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1819063063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1891607645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000394                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 18854.776769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6162.628120                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1641                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1641                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       241829                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       241829                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   4288328500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4288328500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000133                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17732.895972                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17732.895972                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       213394                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       213394                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   3531148991                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   3531148991                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 16547.555184                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 16547.555184                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.785799                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1891819398                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           956658                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1977.529481                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   207.456651                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   132.488821                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   171.840327                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.405189                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.258767                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.335626                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999582                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          253                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          259                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3          252                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.494141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.505859                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3784171948                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3784171948                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    464672989                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       479398637                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    464672989                       # number of overall hits
system.cpu0.dcache.overall_hits::total      479398637                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     10301214                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12884555                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     10301214                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12884555                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 179662560000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 179662560000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 179662560000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 179662560000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    474974203                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    492283192                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    474974203                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    492283192                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.021688                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026173                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.021688                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026173                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 17440.911333                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13944.025230                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 17440.911333                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13944.025230                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     10809047                       # number of writebacks
system.cpu0.dcache.writebacks::total         10809047                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     10301214                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10301214                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     10301214                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10301214                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7535                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7535                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 169361346000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 169361346000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 169361346000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 169361346000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    619187500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    619187500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.021688                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020925                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.021688                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020925                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 16440.911333                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16440.911333                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 16440.911333                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16440.911333                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 82174.850697                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 82174.850697                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              12829383                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    352210105                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      361980258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2782990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5077894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  52877596500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52877596500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    354993095                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    367058152                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.007840                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013834                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 19000.282610                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10413.292696                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2782990                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2782990                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2581                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2581                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  50094606500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  50094606500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    619187500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    619187500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.007840                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007582                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 18000.282610                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18000.282610                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239902.169702                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239902.169702                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    112462884                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     117418379                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      7518224                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7806661                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 126784963500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 126784963500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    119981108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    125225040                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.062662                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 16863.685293                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 16240.613433                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      7518224                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7518224                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         4954                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4954                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 119266739500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 119266739500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.062662                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060038                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15863.685293                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15863.685293                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        47183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       253613                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        10524                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        23029                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    197832000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    197832000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        57707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       276642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.182370                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.083245                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 18798.175599                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8590.559729                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        10524                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        10524                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    187308000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    187308000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.182370                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.038042                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 17798.175599                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17798.175599                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        52322                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       260053                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         4578                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        15569                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     35335500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     35335500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        56900                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       275622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.080457                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.056487                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  7718.545216                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  2269.606269                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         4578                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4578                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     30761500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     30761500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.080457                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.016610                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  6719.418960                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6719.418960                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        32500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        32500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          998.198502                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          492835462                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12878236                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            38.268864                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   409.447872                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   588.750630                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.399851                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.574952                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974803                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          820                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        998549148                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       998549148                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3312445900000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1492540800                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1497556085                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1492540800                       # number of overall hits
system.cpu1.icache.overall_hits::total     1497556085                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       251337                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        289068                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       251337                       # number of overall misses
system.cpu1.icache.overall_misses::total       289068                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   6342544500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6342544500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   6342544500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6342544500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1492792137                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1497845153                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1492792137                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1497845153                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000168                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000168                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 25235.220043                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21941.358089                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 25235.220043                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21941.358089                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches            12026                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks       448513                       # number of writebacks
system.cpu1.icache.writebacks::total           448513                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         2230                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2230                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         2230                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2230                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       249107                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       249107                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       162212                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       249107                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       411319                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   6006267000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   6006267000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   3245042279                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   6006267000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9251309279                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000167                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000166                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000167                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 24111.193182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24111.193182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 20004.945867                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 24111.193182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22491.811171                       # average overall mshr miss latency
system.cpu1.icache.replacements                448513                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1492540800                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1497556085                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       251337                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       289068                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   6342544500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6342544500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1492792137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1497845153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 25235.220043                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21941.358089                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         2230                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2230                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       249107                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       249107                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   6006267000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   6006267000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 24111.193182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24111.193182                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       162212                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       162212                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   3245042279                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   3245042279                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 20004.945867                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 20004.945867                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.802506                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1498005135                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           449050                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3335.942846                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   202.523260                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   147.910415                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   156.368831                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.395553                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.288888                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.305408                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.989849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3          163                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.394531                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2996139356                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2996139356                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    391554036                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       393200262                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    391554036                       # number of overall hits
system.cpu1.dcache.overall_hits::total      393200262                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8570942                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8605662                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8570942                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8605662                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 164329526500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 164329526500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 164329526500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 164329526500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    400124978                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    401805924                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    400124978                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    401805924                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.021421                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021417                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.021421                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021417                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 19172.866471                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19095.512524                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 19172.866471                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19095.512524                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7883010                       # number of writebacks
system.cpu1.dcache.writebacks::total          7883010                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8570942                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8570942                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8570942                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8570942                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         4015                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         4015                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 155758584500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 155758584500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 155758584500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 155758584500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      6773000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6773000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.021421                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021331                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.021421                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.021331                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18172.866471                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18172.866471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 18172.866471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18172.866471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data  1686.924035                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  1686.924035                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               8574417                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    292476023                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      293529423                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3425398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3448162                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  62805507000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  62805507000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    295901421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    296977585                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.011576                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 18335.243671                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18214.198463                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      3425398                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3425398                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  59380109000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59380109000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6773000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6773000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.011576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011534                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 17335.243671                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17335.243671                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       169325                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169325                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     99078013                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      99670839                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      5145544                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5157500                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 101524019500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 101524019500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    104223557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    104828339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.049370                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.049199                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 19730.473493                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19684.734755                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      5145544                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5145544                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         3975                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3975                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  96378475500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  96378475500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.049370                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 18730.473493                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18730.473493                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        84056                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        95900                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         6646                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7620                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    148335000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    148335000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        90702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       103520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.073273                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.073609                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 22319.440265                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19466.535433                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         6646                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6646                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    141689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    141689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.073273                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.064200                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 21319.440265                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21319.440265                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        88014                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        99282                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         2475                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3945                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     16486000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16486000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        90489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       103227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.027351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.038217                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6661.010101                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4178.960710                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         2475                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2475                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     14025000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14025000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.027351                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.023976                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        98000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        98000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        84000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        84000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5572716154500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          946.657697                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          402012685                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8605473                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            46.715931                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   369.363283                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   577.294414                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.360706                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.563764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924470                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          929                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          852                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.907227                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        812630815                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       812630815                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                392                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            149409                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               494                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       143327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        42209                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           49064                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1430                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3777                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         42215                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       106805                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        22624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        39905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       277405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        19668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        39595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                497143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       965184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1228103                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       617600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       397528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2981120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     11034829                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       839168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1094628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19158160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           79666                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3371520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           243743                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.227293                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.658322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 211409     86.73%     86.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17476      7.17%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   6786      2.78%     96.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7935      3.26%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    137      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             243743                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307120428                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         139794427                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          34948975                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20825468                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9848471                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20493915                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11326975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           7875442                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7274426                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         2908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         1958                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher         4804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         2506                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         3020                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         4708                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         2518                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1855                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst        14699                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        40362                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         3083                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8663                       # number of demand (read+write) hits
system.l2.demand_hits::total                    91084                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         2908                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         1958                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher         4804                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         2506                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         3020                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         4708                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         2518                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1855                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst        14699                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        40362                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         3083                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8663                       # number of overall hits
system.l2.overall_hits::total                   91084                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           59                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           43                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         1038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          168                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         1556                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         7430                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          306                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         1914                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         2749                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data        51193                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst          799                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         3614                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70869                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           59                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           43                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         1038                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          168                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         1556                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         7430                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          306                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         1914                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         2749                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data        51193                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst          799                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         3614                       # number of overall misses
system.l2.overall_misses::total                 70869                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      5500963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      4016989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    103794595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     14749375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    134483000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    661316500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst     27023500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data    176183500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    243845000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data   4115710000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     67896500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    302215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5856735422                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      5500963                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      4016989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    103794595                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     14749375                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    134483000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    661316500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst     27023500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data    176183500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    243845000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data   4115710000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     67896500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    302215500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5856735422                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         2967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         2001                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher         5842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         2674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         4576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        12138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         2824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         3769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst        17448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        91555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         3882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        12277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               161953                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         2967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         2001                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher         5842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         2674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         4576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        12138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         2824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         3769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst        17448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        91555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         3882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        12277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              161953                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.019885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.021489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.177679                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.062827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.340035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.612127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.108357                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.507827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.157554                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.559150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.205822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.294372                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.437590                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.019885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.021489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.177679                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.062827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.340035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.612127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.108357                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.507827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.157554                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.559150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.205822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.294372                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.437590                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 93236.661017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 93418.348837                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 99994.792871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 87793.898810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 86428.663239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 89006.258412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 88312.091503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 92049.895507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 88703.164787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 80395.952572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 84976.846058                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 83623.547316                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82641.711073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 93236.661017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 93418.348837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 99994.792871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 87793.898810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 86428.663239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 89006.258412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 88312.091503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 92049.895507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 88703.164787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 80395.952572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 84976.846058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 83623.547316                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82641.711073                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48194                       # number of writebacks
system.l2.writebacks::total                     48194                       # number of writebacks
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 145                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                145                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         1038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         1554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         7370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         1884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         2749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data        51193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         3614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             70724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         1038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         1554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         7370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         1884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         2749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data        51193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         3614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            70724                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          577                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data           67                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data          135                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          107                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          886                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      4910963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      1816989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher     93414595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     13008375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    118879500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    581835500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     21522000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data    154551000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    216355000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   3603780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     59609500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    266075500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5135758922                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      4910963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      1816989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher     93414595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     13008375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    118879500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    581835500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     21522000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data    154551000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    216355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   3603780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     59609500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    266075500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5135758922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     84691500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data      2647000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       626000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     87964500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.019885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.012494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.177679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.062453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.339598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.607184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.098088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.499867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.157554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.559150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.204534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.294372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.436695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.019885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.012494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.177679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.062453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.339598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.607184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.098088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.499867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.157554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.559150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.204534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.294372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.436695                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 83236.661017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 72679.560000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 89994.792871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77894.461078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76499.034749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 78946.472185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 77696.750903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 82033.439490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 78703.164787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 70395.952572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 75074.937028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 73623.547316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72616.918189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 83236.661017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 72679.560000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 89994.792871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77894.461078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76499.034749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 78946.472185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 77696.750903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 82033.439490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 78703.164787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 70395.952572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 75074.937028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 73623.547316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72616.918189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 146779.029463                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 19607.407407                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  5850.467290                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 99282.731377                       # average overall mshr uncacheable latency
system.l2.replacements                          72637                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          372                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          392                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     84691500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data      2647000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       626000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     87964500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227665.322581                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165437.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       156500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 224399.234694                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          205                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data           67                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data          119                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          103                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          494                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        95133                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            95133                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        95133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        95133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        26868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            26868                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        26868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        26868                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          427                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data          242                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          116                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          168                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  953                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data           48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                124                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data       644000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data       236000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       489500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1517000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          467                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          290                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1077                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.085653                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.165517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.147059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.086957                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.115135                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data        16100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  4916.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        24475                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9218.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12233.870968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           124                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       783000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       948500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       379000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       317000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2427500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.085653                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.165517                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.147059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.086957                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.115135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19575                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19760.416667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        18950                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19812.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19576.612903                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                139                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        87500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       117000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.025000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.179487                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.205882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.145833                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.136646                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data        12500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5318.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       136500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       140500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       135500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       432000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.025000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.179487                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.205882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.145833                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.136646                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19636.363636                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         1242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         2530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4644                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         1456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          982                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         8377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         1585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12400                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    134069500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     89134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    708001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    131844500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1063049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         2698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         1226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        10907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         2213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.539659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.800979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.768039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.716222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.727529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 92080.700549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 90768.329939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 84517.249612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 83182.649842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85729.798387                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         1456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         8377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         1585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    119509500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     79314500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    624231000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    115994500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    939049500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.539659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.800979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.768039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.716222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.727529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 82080.700549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 80768.329939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 74517.249612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73182.649842                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75729.798387                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         2908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         1958                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher         4804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         2506                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         3020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         2518                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst        14699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         3083                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              35496                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         1038                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         1556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         2749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst          799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      5500963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      4016989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    103794595                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     14749375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    134483000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst     27023500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    243845000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     67896500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    601309922                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         2967                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         2001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher         5842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         2674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         4576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         2824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst        17448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         3882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          42214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.019885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.021489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.177679                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.062827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.340035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.108357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.157554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.205822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 93236.661017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 93418.348837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 99994.792871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 87793.898810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 86428.663239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 88312.091503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 88703.164787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 84976.846058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89507.282227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           59                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         1038                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         1554                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         2749                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      4910963                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      1816989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher     93414595                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     13008375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    118879500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     21522000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    216355000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     59609500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    529516922                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.019885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.012494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.177679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.062453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.339598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.098088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.157554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.204534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.157839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 83236.661017                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 72679.560000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 89994.792871                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77894.461078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 76499.034749                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 77696.750903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 78703.164787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 75074.937028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79471.247486                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         3466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         1611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        37832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         8035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             50944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         5974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data        42816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data         2029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    527247000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data     87049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data   3407709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data    170371000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4192376000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         9440                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        80648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data        10064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.632839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.366496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.530900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.201610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.503929                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 88256.946769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 93400.214592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79589.616031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 83967.964515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81010.531197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           60                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           30                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           90                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         5914                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data        42816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data         2029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    462326000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     75236500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2979549000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    150081000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3667192500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.626483                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.354699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.530900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.201610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.503053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 78174.839364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 83410.753880                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69589.616031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 73967.964515                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70985.704884                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     1712923                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    105405                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.250870                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     860.562787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data              11                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    45.737516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.428626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    29.297979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   481.025808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   267.449375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   206.212757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  1172.911623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    51.574263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  1026.243235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   675.900118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 22776.616546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   450.377561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  4710.661806                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.001396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.014680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.008162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.006293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.035794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.031318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.020627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.695087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.013744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.143758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1094                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31674                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          730                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5890                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14479                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.033386                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.966614                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2513469                       # Number of tag accesses
system.l2.tags.data_accesses                  2513469                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         3776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher        66432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        10688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        99456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       471232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        17728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       120576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       175936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data      3276224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        50816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       229952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4524416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        99456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        17728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       175936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        50816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        343936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3240064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3240064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           59                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         1038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         1554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         7363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         2749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data        51191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         3593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               70694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        50626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50626                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       121698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        51567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      2141062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       344468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      3205405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     15187516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       571362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      3886090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      5670308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    105590673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1637768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      7411211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             145819129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      3205405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       571362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      5670308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1637768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11084845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104425258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104425258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104425258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       121698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        51567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      2141062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       344468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      3205405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     15187516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       571362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      3886090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      5670308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    105590673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1637768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      7411211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            250244387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     50626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        59.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        25.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      1038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      7359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      1884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      2749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     51191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      3593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004870680500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              194913                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47817                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       70694                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50626                       # Number of write requests accepted
system.mem_ctrls.readBursts                     70694                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50626                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3103                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    919391669                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  353450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2244829169                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13005.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31755.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    54422                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24944                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 70694                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    118                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.089245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.843858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.116876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21236     50.62%     50.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11202     26.70%     77.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3834      9.14%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1930      4.60%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1191      2.84%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          739      1.76%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          463      1.10%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          384      0.92%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          973      2.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41952                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.034002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.913149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              86      2.92%      2.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            251      8.53%     11.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          1514     51.48%     62.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           612     20.81%     83.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           242      8.23%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            91      3.09%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            50      1.70%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            35      1.19%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            15      0.51%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            14      0.48%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             6      0.20%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      0.17%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.10%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            6      0.20%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.212173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.485528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          2894     98.40%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            18      0.61%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             5      0.17%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.14%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             7      0.24%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.03%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.03%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.03%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.07%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::204-207            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4524160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3239744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4524416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3240064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       145.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31026638000                       # Total gap between requests
system.mem_ctrls.avgGap                     255742.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         3776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         1600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher        66432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        10688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        99456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       470976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        17728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       120576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       175936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data      3276224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        50816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       229952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3239744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 121698.144190320425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 51567.010250135769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 2141062.265585637186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 344467.628470906930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 3205405.357148439623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 15179265.137229966000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 571362.473571504350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 3886089.892450231593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 5670308.447104929946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 105590672.868588015437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1637768.245544312056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 7411210.713149513118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104414945.034884914756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           59                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           25                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         1038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         1554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         7363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         1884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         2749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data        51191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         3593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        50626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      2435503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       774248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     49687176                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      5990779                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     55265747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    280556999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     10145249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     77391000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    103308735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data   1514355241                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     27026744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data    117891748                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 731049165943                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     41279.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     30969.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     47868.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     35872.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     35563.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     38103.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     36625.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     41078.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     37580.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29582.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     34038.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     32811.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14440192.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            154395360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             82078260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           265079640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          133939980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2449340400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6551882670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6397219200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16033935510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.763823                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16541663746                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1036100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13449825254                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            145091940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             77129580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           239646960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          130301640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2449340400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6559073220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6391164000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15991747740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.404137                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16523245749                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1036100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13468243251                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31027589000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  396                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 396                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2926                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2926                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          654                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         4872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         4872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6644                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           55                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          491                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       155680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       155680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   158896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               702500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             2440000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1278000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            12675447                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               83500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              792500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               38500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
