INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'henrikhestnes' on host 'ubuntu' (Linux_x86_64 version 5.4.0-88-generic) on Fri Oct 15 18:40:26 PDT 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_LUT'
Sourcing Tcl script '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_LUT/cordiccart2pol/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project cordiccart2pol 
INFO: [HLS 200-10] Opening project '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_LUT/cordiccart2pol'.
INFO: [HLS 200-1510] Running: set_top cordiccart2pol 
INFO: [HLS 200-1510] Running: add_files cordiccart2pol.h 
INFO: [HLS 200-10] Adding design file 'cordiccart2pol.h' to the project
INFO: [HLS 200-1510] Running: add_files cordiccart2pol.cpp 
INFO: [HLS 200-10] Adding design file 'cordiccart2pol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cordiccart2pol_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'cordiccart2pol_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_LUT/cordiccart2pol/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.079 MB.
INFO: [HLS 200-10] Analyzing design file 'cordiccart2pol.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.3 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.95 seconds; current allocated memory: 252.283 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_1' (cordiccart2pol.cpp:54:19) in function 'cordiccart2pol' completely with a factor of 8 (cordiccart2pol.cpp:40:0)
INFO: [HLS 214-241] Aggregating scalar variable 'theta' with field bit alignment mode in 6-bits (cordiccart2pol.cpp:40:0)
INFO: [HLS 214-241] Aggregating scalar variable 'r' with field bit alignment mode in 6-bits (cordiccart2pol.cpp:40:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_fixeds' into 'cordiccart2pol(ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (cordiccart2pol.cpp:62:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i6.s_struct.ap_fixeds.1' into 'cordiccart2pol(ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (cordiccart2pol.cpp:63:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_fixeds' into 'cordiccart2pol(ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (cordiccart2pol.cpp:63:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i6.s_struct.ap_fixeds.1' into 'cordiccart2pol(ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (cordiccart2pol.cpp:62:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.23 seconds; current allocated memory: 252.658 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 252.659 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 263.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 279.560 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordiccart2pol.cpp:64:1) in function 'cordiccart2pol'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 315.424 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'my_LUT_th.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 317.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordiccart2pol' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 317.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 317.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/theta' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordiccart2pol' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordiccart2pol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.093 MB.
INFO: [RTMG 210-278] Implementing memory 'cordiccart2pol_my_LUT_th_V_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 320.589 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 323.133 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cordiccart2pol.
INFO: [VLOG 209-307] Generating Verilog RTL for cordiccart2pol.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.24 seconds. CPU system time: 0.86 seconds. Elapsed time: 10.3 seconds; current allocated memory: 323.118 MB.
INFO: [HLS 200-112] Total CPU user time: 13.13 seconds. Total CPU system time: 1.26 seconds. Total elapsed time: 12.3 seconds; peak allocated memory: 323.133 MB.
