// Seed: 3568170369
module module_0;
  wire id_1;
  case (id_1 * 1'd0)
    default:
    logic id_2 = id_1;
  endcase
  assign id_2 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd48
) (
    input tri1 _id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri0 id_3
    , id_13,
    input wire id_4
    , id_14,
    input uwire id_5,
    output wire id_6,
    input wor id_7,
    output tri0 id_8,
    input wire id_9,
    output uwire id_10,
    output supply0 id_11
);
  assign id_13 = id_14[id_0];
  logic id_15;
  ;
  module_0 modCall_1 ();
  assign id_3 = -1;
  parameter id_16 = -1;
  assign id_2 = id_5;
endmodule
