<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>regbus2reg_adapter.sv</title><link rel="stylesheet" type="text/css" href="../../../../styles/main.css" /><script type="text/javascript" src="../../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3.1 -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="regbus2reg_adapter.sv"></a><a name="Topic74"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">regbus2reg_adapter.sv</div>
 <div class="CBody"><p>Copyright (c) 2025 IC Verimeter. All rights reserved.</p><p>Licensed under the MIT License.</p><p>See LICENSE file in the project root for full license information.</p><p>Description: UVM RAL adapter for REGBUS bus protocol</p></div>
</div>

<a name="regbus2reg_adapter"></a><a name="Topic75"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">regbus2reg_adapter</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype75"><div class="CPEntry Parent TClass"><div class="CPName">uvm_reg_adapter</div></div><div class="CPEntry TClass Current"><div class="CPName">regbus2reg_adapter</div></div></div>
 <div class="CBody"><p>UVM RAL adapter for converting between UVM register operations and REGBUS protocol</p><p>This adapter provides the interface between UVM register model operations and the REGBUS protocol implementation. It handles the conversion of register read/write operations to and from REGBUS sequence items.</p><p>Inherits: uvm_reg_adapter</p></div>
</div>

<a name="regbus2reg_adapter.Functions"></a><a name="Topic76"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="regbus2reg_adapter.new"></a><a name="Topic77"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">new</div>
 <div id="NDPrototype77" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">function</span> new(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">string</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">name</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHString">&quot;regbus2reg_adapter&quot;</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Constructor for the REGBUS to register adapter</p><p>Parameter: name Name of the adapter instance</p></div>
</div>

<a name="regbus2reg_adapter.reg2bus"></a><a name="Topic78"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">reg2bus</div>
 <div id="NDPrototype78" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">virtual function</span> uvm_sequence_item reg2bus(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">const ref</span>&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">uvm_reg_bus_op&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">rw</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>Converts a UVM register operation to a REGBUS sequence item</p><p>Parameter: rw Reference to the UVM register bus operation</p><p>Returns: UVM sequence item representing the REGBUS transaction</p></div>
</div>

<a name="regbus2reg_adapter.bus2reg"></a><a name="Topic79"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">bus2reg</div>
 <div id="NDPrototype79" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/3/2"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> bus2reg(</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">uvm_sequence_item&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">bus_item,</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">ref</span>&nbsp;</div><div class="PType" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">uvm_reg_bus_op&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">rw</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="2/5/3/6" data-NarrowGridArea="4/1/5/5" style="grid-area:2/5/3/6">)</div></div></div></div>
 <div class="CBody"><p>Converts a REGBUS sequence item to a UVM register operation</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">bus_item<div class="CDLParameterType">uvm_sequence_item</div></td><td class="CDLDefinition"><p>The REGBUS sequence item to convert</p></td></tr><tr><td class="CDLEntry">rw<div class="CDLParameterType"><span class="SHKeyword">ref</span> uvm_reg_bus_op</div></td><td class="CDLDefinition"><p>Reference to the UVM register bus operation to populate</p></td></tr></table></div>
</div>

</body></html>