// Seed: 2514969929
module module_0 ();
  assign id_1 = -1;
  assign module_2.type_1 = 0;
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  always id_1 <= id_4;
  wire id_6, id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output wor id_1,
    input logic id_2,
    input supply0 id_3,
    output logic id_4,
    input logic id_5
);
  assign id_1 = -1'd0 / -1'b0;
  initial begin : LABEL_0
    id_4 <= id_5;
  end
  bit id_7, id_8, id_9;
  module_0 modCall_1 ();
  id_10 :
  assert property (@(negedge 1) -1) id_9 <= id_2;
  xor primCall (id_1, id_2, id_3, id_5, id_7, id_8, id_9);
  parameter id_11 = -1;
  bit  id_12;
  wire id_13;
  assign id_12 = id_8;
endmodule
