{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583762831701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583762831701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 15:07:11 2020 " "Processing started: Mon Mar 09 15:07:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583762831701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583762831701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583762831701 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583762832144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/dss_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dss_gen/synthesis/dss_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dss_gen-rtl " "Found design unit 1: dss_gen-rtl" {  } { { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832767 ""} { "Info" "ISGN_ENTITY_NAME" "1 dss_gen " "Found entity 1: dss_gen" {  } { { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dss_gen/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dss_gen/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/dds_gen_avl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dss_gen/synthesis/submodules/dds_gen_avl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/dds_logic.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dss_gen/synthesis/submodules/dds_logic.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/sig_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dss_gen/synthesis/submodules/sig_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/dss_gen_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/dss_gen_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dss_gen_master_0 " "Found entity 1: dss_gen_master_0" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dss_gen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dss_gen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/dss_gen_master_0_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/dss_gen_master_0_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dss_gen_master_0_p2b_adapter " "Found entity 1: dss_gen_master_0_p2b_adapter" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0_p2b_adapter.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/dss_gen_master_0_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/dss_gen_master_0_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dss_gen_master_0_b2p_adapter " "Found entity 1: dss_gen_master_0_b2p_adapter" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0_b2p_adapter.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832827 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832827 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832827 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832827 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832827 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832827 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "dss_gen/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "dss_gen/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dss_gen/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/dss_gen_master_0_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/dss_gen_master_0_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dss_gen_master_0_timing_adt " "Found entity 1: dss_gen_master_0_timing_adt" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0_timing_adt.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "dss_gen/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832859 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832859 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "dss_gen/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "dss_gen/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "dss_gen/synthesis/submodules/altera_pli_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "dss_gen/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dss_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "dss_gen/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "dss_gen/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762832895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762832895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dss_gen " "Elaborating entity \"dss_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583762833147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dss_gen_master_0 dss_gen_master_0:master_0 " "Elaborating entity \"dss_gen_master_0\" for hierarchy \"dss_gen_master_0:master_0\"" {  } { { "dss_gen/synthesis/dss_gen.vhd" "master_0" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "dss_gen/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_jtag_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583762833670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833670 ""}  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583762833670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583762833842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833842 ""}  } { { "dss_gen/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583762833842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_streaming.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833954 ""}  } { { "dss_gen/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583762833954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "dss_gen/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_streaming.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_streaming.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762833994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "dss_gen/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_jtag_dc_streaming.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dss_gen_master_0_timing_adt dss_gen_master_0:master_0\|dss_gen_master_0_timing_adt:timing_adt " "Elaborating entity \"dss_gen_master_0_timing_adt\" for hierarchy \"dss_gen_master_0:master_0\|dss_gen_master_0_timing_adt:timing_adt\"" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "timing_adt" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dss_gen_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "fifo" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets dss_gen_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "b2p" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes dss_gen_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "p2b" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master dss_gen_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "transacto" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master dss_gen_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"dss_gen_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dss_gen_master_0_b2p_adapter dss_gen_master_0:master_0\|dss_gen_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"dss_gen_master_0_b2p_adapter\" for hierarchy \"dss_gen_master_0:master_0\|dss_gen_master_0_b2p_adapter:b2p_adapter\"" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "b2p_adapter" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel dss_gen_master_0_b2p_adapter.v(28) " "Verilog HDL or VHDL warning at dss_gen_master_0_b2p_adapter.v(28): object \"out_channel\" assigned a value but never read" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0_b2p_adapter.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0_b2p_adapter.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1583762834281 "|dss_gen|dss_gen_master_0:master_0|dss_gen_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 dss_gen_master_0_b2p_adapter.v(40) " "Verilog HDL assignment warning at dss_gen_master_0_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0_b2p_adapter.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0_b2p_adapter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583762834281 "|dss_gen|dss_gen_master_0:master_0|dss_gen_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dss_gen_master_0_p2b_adapter dss_gen_master_0:master_0\|dss_gen_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"dss_gen_master_0_p2b_adapter\" for hierarchy \"dss_gen_master_0:master_0\|dss_gen_master_0_p2b_adapter:p2b_adapter\"" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "p2b_adapter" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dss_gen_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dss_gen_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "dss_gen/synthesis/submodules/dss_gen_master_0.v" "rst_controller" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/dss_gen_master_0.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dss_gen_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dss_gen_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dss_gen/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834317 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dds_gen_avl.vhd 2 1 " "Using design file dds_gen_avl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_gen_avl-rtl " "Found design unit 1: dds_gen_avl-rtl" {  } { { "dds_gen_avl.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_gen_avl.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762834353 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_gen_avl " "Found entity 1: dds_gen_avl" {  } { { "dds_gen_avl.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_gen_avl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762834353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1583762834353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_gen_avl dds_gen_avl:dds_gen_0 " "Elaborating entity \"dds_gen_avl\" for hierarchy \"dds_gen_avl:dds_gen_0\"" {  } { { "dss_gen/synthesis/dss_gen.vhd" "dds_gen_0" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sig_rom.vhd 2 1 " "Using design file sig_rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_rom-SYN " "Found design unit 1: sig_rom-SYN" {  } { { "sig_rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/sig_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762834421 ""} { "Info" "ISGN_ENTITY_NAME" "1 sig_rom " "Found entity 1: sig_rom" {  } { { "sig_rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/sig_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762834421 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1583762834421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_rom dds_gen_avl:dds_gen_0\|sig_rom:rom_1 " "Elaborating entity \"sig_rom\" for hierarchy \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\"" {  } { { "dds_gen_avl.vhd" "rom_1" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_gen_avl.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762834429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\"" {  } { { "sig_rom.vhd" "altsyncram_component" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/sig_rom.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\"" {  } { { "sig_rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/sig_rom.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_gen.mif " "Parameter \"init_file\" = \"sin_gen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=JTAG " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=JTAG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835071 ""}  } { { "sig_rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/sig_rom.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583762835071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv91 " "Found entity 1: altsyncram_cv91" {  } { { "db/altsyncram_cv91.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/db/altsyncram_cv91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762835243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762835243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cv91 dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated " "Elaborating entity \"altsyncram_cv91\" for hierarchy \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0992.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0992.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0992 " "Found entity 1: altsyncram_0992" {  } { { "db/altsyncram_0992.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/db/altsyncram_0992.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762835347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762835347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0992 dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|altsyncram_0992:altsyncram1 " "Elaborating entity \"altsyncram_0992\" for hierarchy \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|altsyncram_0992:altsyncram1\"" {  } { { "db/altsyncram_cv91.tdf" "altsyncram1" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/db/altsyncram_cv91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cv91.tdf" "mgl_prim2" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/db/altsyncram_cv91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cv91.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/db/altsyncram_cv91.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583762835934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000 " "Parameter \"CVALUE\" = \"0000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1247035719 " "Parameter \"NODE_NAME\" = \"1247035719\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 10 " "Parameter \"WIDTH_WORD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762835934 ""}  } { { "db/altsyncram_cv91.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/db/altsyncram_cv91.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583762835934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762836038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dds_logic.vhd 2 1 " "Using design file dds_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_logic-rtl " "Found design unit 1: dds_logic-rtl" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762836126 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_logic " "Found entity 1: dds_logic" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762836126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1583762836126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_logic dds_gen_avl:dds_gen_0\|dds_logic:dds_1 " "Elaborating entity \"dds_logic\" for hierarchy \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\"" {  } { { "dds_gen_avl.vhd" "dds_1" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_gen_avl.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762836130 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "faze_mod dds_logic.vhd(39) " "VHDL Process Statement warning at dds_logic.vhd(39): signal \"faze_mod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1583762836142 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:master_0_master_translator\"" {  } { { "dss_gen/synthesis/dss_gen.vhd" "master_0_master_translator" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762836170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:dds_gen_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:dds_gen_0_avalon_slave_0_translator\"" {  } { { "dss_gen/synthesis/dss_gen.vhd" "dds_gen_0_avalon_slave_0_translator" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762836202 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dss_gen_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dss_gen_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1583762839086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1583762839086 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1583762839086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dss_gen_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dss_gen_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dss_gen_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dss_gen_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583762839170 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583762839170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_elg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_elg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_elg1 " "Found entity 1: altsyncram_elg1" {  } { { "db/altsyncram_elg1.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/db/altsyncram_elg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762839266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762839266 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1583762840712 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dss_gen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "dss_gen/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "dss_gen/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 165 -1 0 } } { "dss_gen/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1583762840907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1583762840907 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[20\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[20\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[20\]~1 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[20\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[20\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[20\]~1\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[21\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[21\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[21\]~5 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[21\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[21\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[21\]~5\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[22\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[22\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[22\]~9 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[22\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[22\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[22\]~9\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[23\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[23\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[23\]~13 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[23\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[23\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[23\]~13\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[24\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[24\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[24\]~17 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[24\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[24\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[24\]~17\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[25\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[25\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[25\]~21 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[25\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[25\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[25\]~21\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[26\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[26\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[26\]~25 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[26\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[26\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[26\]~25\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[27\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[27\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[27\]~29 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[27\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[27\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[27\]~29\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[28\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[28\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[28\]~33 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[28\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[28\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[28\]~33\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[29\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[29\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[29\]~37 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[29\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[29\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[29\]~37\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[30\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[30\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[30\]~41 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[30\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[30\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[30\]~41\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[31\] dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[31\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[31\]~45 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[31\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[31\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[31\]~45\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[20\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[20\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[20\]~1 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[20\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[20\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[20\]~1\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[21\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[21\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[21\]~5 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[21\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[21\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[21\]~5\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[22\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[22\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[22\]~9 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[22\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[22\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[22\]~9\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[23\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[23\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[23\]~13 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[23\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[23\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[23\]~13\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[24\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[24\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[24\]~17 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[24\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[24\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[24\]~17\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[25\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[25\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[25\]~21 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[25\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[25\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[25\]~21\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[26\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[26\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[26\]~25 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[26\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[26\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[26\]~25\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[27\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[27\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[27\]~29 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[27\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[27\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[27\]~29\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[28\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[28\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[28\]~33 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[28\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[28\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[28\]~33\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[29\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[29\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[29\]~37 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[29\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[29\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[29\]~37\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[30\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[30\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[30\]~41 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[30\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[30\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[30\]~41\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[31\] dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[31\]~_emulated dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[31\]~45 " "Register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[31\]\" is converted into an equivalent circuit using register \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[31\]~_emulated\" and latch \"dds_gen_avl:dds_gen_0\|dds_logic:dds_1\|s_faze\[31\]~45\"" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583762840911 "|dss_gen|dds_gen_avl:dds_gen_0|dds_logic:dds_1|s_faze[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1583762840911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dds_sync GND " "Pin \"dds_sync\" is stuck at GND" {  } { { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583762842010 "|dss_gen|dds_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_blank VCC " "Pin \"dds_blank\" is stuck at VCC" {  } { { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583762842010 "|dss_gen|dds_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1583762842010 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1583762843927 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1583762844259 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1583762844259 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583762844423 "|dss_gen|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1583762844423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1583762846132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583762846132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1600 " "Implemented 1600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1583762847543 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1583762847543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1542 " "Implemented 1542 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1583762847543 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1583762847543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1583762847543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583762847598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 15:07:27 2020 " "Processing ended: Mon Mar 09 15:07:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583762847598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583762847598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583762847598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583762847598 ""}
