{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 14:47:40 2016 " "Info: Processing started: Wed Jun 01 14:47:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off responder -c responder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off responder -c responder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "responder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file responder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 responder-RTL " "Info: Found design unit 1: responder-RTL" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 responder " "Info: Found entity 1: responder" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EB-RTL " "Info: Found design unit 1: EB-RTL" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EB " "Info: Found entity 1: EB" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "responder " "Info: Elaborating entity \"responder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EB EB:EB1 " "Info: Elaborating entity \"EB\" for hierarchy \"EB:EB1\"" {  } { { "responder.vhd" "EB1" { Text "K:/vhdl_projects/20143100130/responder.vhd" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY EB.vhd(13) " "Warning (10492): VHDL Process Statement warning at EB.vhd(13): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Info: Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "responder.vhd" "Div0" { Text "K:/vhdl_projects/20143100130/responder.vhd" 153 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "responder.vhd" "Div3" { Text "K:/vhdl_projects/20143100130/responder.vhd" 156 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "responder.vhd" "Div1" { Text "K:/vhdl_projects/20143100130/responder.vhd" 154 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "responder.vhd" "Div2" { Text "K:/vhdl_projects/20143100130/responder.vhd" 155 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "responder.vhd" "Mod1" { Text "K:/vhdl_projects/20143100130/responder.vhd" 153 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "responder.vhd" "Mod2" { Text "K:/vhdl_projects/20143100130/responder.vhd" 154 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "responder.vhd" "Mod4" { Text "K:/vhdl_projects/20143100130/responder.vhd" 156 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "responder.vhd" "Mod3" { Text "K:/vhdl_projects/20143100130/responder.vhd" 155 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "responder.vhd" "Mod0" { Text "K:/vhdl_projects/20143100130/responder.vhd" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 153 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Info: Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "K:/vhdl_projects/20143100130/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "K:/vhdl_projects/20143100130/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "K:/vhdl_projects/20143100130/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "K:/vhdl_projects/20143100130/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 153 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Info: Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "K:/vhdl_projects/20143100130/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "K:/vhdl_projects/20143100130/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Info: Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "SEC1\[4\] SEC1\[4\]~_emulated SEC1\[4\]~latch " "Warning (13310): Register \"SEC1\[4\]\" is converted into an equivalent circuit using register \"SEC1\[4\]~_emulated\" and latch \"SEC1\[4\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "SEC1\[3\] SEC1\[3\]~_emulated SEC1\[3\]~latch " "Warning (13310): Register \"SEC1\[3\]\" is converted into an equivalent circuit using register \"SEC1\[3\]~_emulated\" and latch \"SEC1\[3\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "SEC1\[2\] SEC1\[2\]~_emulated SEC1\[2\]~latch " "Warning (13310): Register \"SEC1\[2\]\" is converted into an equivalent circuit using register \"SEC1\[2\]~_emulated\" and latch \"SEC1\[2\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "SEC1\[1\] SEC1\[1\]~_emulated SEC1\[1\]~latch " "Warning (13310): Register \"SEC1\[1\]\" is converted into an equivalent circuit using register \"SEC1\[1\]~_emulated\" and latch \"SEC1\[1\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "SEC1\[0\] SEC1\[0\]~_emulated SEC1\[0\]~latch " "Warning (13310): Register \"SEC1\[0\]\" is converted into an equivalent circuit using register \"SEC1\[0\]~_emulated\" and latch \"SEC1\[0\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "SEC1\[6\] SEC1\[6\]~_emulated SEC1\[6\]~latch " "Warning (13310): Register \"SEC1\[6\]\" is converted into an equivalent circuit using register \"SEC1\[6\]~_emulated\" and latch \"SEC1\[6\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "SEC1\[5\] SEC1\[5\]~_emulated SEC1\[5\]~latch " "Warning (13310): Register \"SEC1\[5\]\" is converted into an equivalent circuit using register \"SEC1\[5\]~_emulated\" and latch \"SEC1\[5\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MIN1\[3\] MIN1\[3\]~_emulated MIN1\[3\]~latch " "Warning (13310): Register \"MIN1\[3\]\" is converted into an equivalent circuit using register \"MIN1\[3\]~_emulated\" and latch \"MIN1\[3\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MIN1\[2\] MIN1\[2\]~_emulated MIN1\[2\]~latch " "Warning (13310): Register \"MIN1\[2\]\" is converted into an equivalent circuit using register \"MIN1\[2\]~_emulated\" and latch \"MIN1\[2\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MIN1\[1\] MIN1\[1\]~_emulated MIN1\[1\]~latch " "Warning (13310): Register \"MIN1\[1\]\" is converted into an equivalent circuit using register \"MIN1\[1\]~_emulated\" and latch \"MIN1\[1\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MIN1\[0\] MIN1\[0\]~_emulated MIN1\[0\]~latch " "Warning (13310): Register \"MIN1\[0\]\" is converted into an equivalent circuit using register \"MIN1\[0\]~_emulated\" and latch \"MIN1\[0\]~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "JFW JFW~_emulated JFW~latch " "Warning (13310): Register \"JFW\" is converted into an equivalent circuit using register \"JFW~_emulated\" and latch \"JFW~latch\"" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg7data\[7\] VCC " "Warning (13410): Pin \"seg7data\[7\]\" is stuck at VCC" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "QND Low " "Critical Warning (18010): Register QND will power up to Low" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "numshow\[0\] " "Info: Register \"numshow\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "numshow\[1\] " "Info: Register \"numshow\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "numshow\[2\] " "Info: Register \"numshow\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "numshow\[3\] " "Info: Register \"numshow\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[0\]~12 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_sve.tdf" "add_sub_5_result_int\[0\]~12" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1051 " "Info: Implemented 1051 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1032 " "Info: Implemented 1032 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Info: Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 14:47:49 2016 " "Info: Processing ended: Wed Jun 01 14:47:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 14:47:50 2016 " "Info: Processing started: Wed Jun 01 14:47:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off responder -c responder " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off responder -c responder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "responder EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"responder\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 2068 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 2069 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 2070 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 19 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg7data\[7\] " "Info: Pin seg7data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { seg7data[7] } } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg7data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T " "Info: Destination node T" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EB:EB4\|OP " "Info: Destination node EB:EB4\|OP" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB4|OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EB:EB1\|OP " "Info: Destination node EB:EB1\|OP" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB1|OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 28 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EB:EB2\|OP " "Info: Destination node EB:EB2\|OP" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB2|OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EB:EB3\|OP " "Info: Destination node EB:EB3\|OP" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB3|OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EB:EB5\|OP " "Info: Destination node EB:EB5\|OP" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB5|OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T  " "Info: Automatically promoted node T " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T~0 " "Info: Destination node T~0" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 1554 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EB:EB4\|OP  " "Info: Automatically promoted node EB:EB4\|OP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JFW~_emulated " "Info: Destination node JFW~_emulated" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JFW~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 849 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB4|OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ABCT  " "Info: Automatically promoted node ABCT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QC " "Info: Destination node QC" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABCT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "JFW~head_lut  " "Info: Automatically promoted node JFW~head_lut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC1\[4\]~head_lut " "Info: Destination node SEC1\[4\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[4]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 802 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC1\[3\]~head_lut " "Info: Destination node SEC1\[3\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 806 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC1\[2\]~head_lut " "Info: Destination node SEC1\[2\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 810 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC1\[1\]~head_lut " "Info: Destination node SEC1\[1\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 814 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC1\[0\]~head_lut " "Info: Destination node SEC1\[0\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 818 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC1\[6\]~head_lut " "Info: Destination node SEC1\[6\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 822 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC1\[5\]~head_lut " "Info: Destination node SEC1\[5\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[5]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 826 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIN1\[3\]~head_lut " "Info: Destination node MIN1\[3\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIN1[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 830 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIN1\[2\]~head_lut " "Info: Destination node MIN1\[2\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIN1[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 834 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIN1\[1\]~head_lut " "Info: Destination node MIN1\[1\]~head_lut" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIN1[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 838 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JFW~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 847 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EB:EB5\|OP  " "Info: Automatically promoted node EB:EB5\|OP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BJF " "Info: Destination node BJF" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BJF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB5|OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key2 (placed in PIN 88 (CLK7, LVDSCLK3n, Input)) " "Info: Automatically promoted node key2 (placed in PIN 88 (CLK7, LVDSCLK3n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EB:EB2\|OP " "Info: Destination node EB:EB2\|OP" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB2|OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { key2 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key3 (placed in PIN 89 (CLK6, LVDSCLK3p, Input)) " "Info: Automatically promoted node key3 (placed in PIN 89 (CLK6, LVDSCLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EB:EB3\|OP " "Info: Destination node EB:EB3\|OP" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB3|OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { key3 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/vhdl_projects/20143100130/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 5 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 11 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key1en " "Warning: Node \"key1en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key2en " "Warning: Node \"key2en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key3en " "Warning: Node \"key3en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key4en " "Warning: Node \"key4en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key4en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key5en " "Warning: Node \"key5en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key5en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[0\] " "Warning: Node \"sd_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[10\] " "Warning: Node \"sd_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[11\] " "Warning: Node \"sd_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[1\] " "Warning: Node \"sd_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[2\] " "Warning: Node \"sd_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[3\] " "Warning: Node \"sd_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[4\] " "Warning: Node \"sd_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[5\] " "Warning: Node \"sd_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[6\] " "Warning: Node \"sd_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[7\] " "Warning: Node \"sd_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[8\] " "Warning: Node \"sd_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[9\] " "Warning: Node \"sd_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ba\[0\] " "Warning: Node \"sd_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ba\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ba\[1\] " "Warning: Node \"sd_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ba\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cas " "Warning: Node \"sd_cas\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cas" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cke " "Warning: Node \"sd_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cke" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Warning: Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cs " "Warning: Node \"sd_cs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cs" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[0\] " "Warning: Node \"sd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[10\] " "Warning: Node \"sd_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[11\] " "Warning: Node \"sd_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[12\] " "Warning: Node \"sd_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[13\] " "Warning: Node \"sd_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[14\] " "Warning: Node \"sd_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[15\] " "Warning: Node \"sd_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[1\] " "Warning: Node \"sd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[2\] " "Warning: Node \"sd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[3\] " "Warning: Node \"sd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[4\] " "Warning: Node \"sd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[5\] " "Warning: Node \"sd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[6\] " "Warning: Node \"sd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[7\] " "Warning: Node \"sd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[8\] " "Warning: Node \"sd_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[9\] " "Warning: Node \"sd_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ldqm " "Warning: Node \"sd_ldqm\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ldqm" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ras " "Warning: Node \"sd_ras\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ras" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_udqm " "Warning: Node \"sd_udqm\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_udqm" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_we " "Warning: Node \"sd_we\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_we" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7dp " "Warning: Node \"seg7dp\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7dp" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.928 ns register register " "Info: Estimated most critical path is register to register delay of 23.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SEC1\[4\]~latch 1 REG LAB_X22_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y10; Fanout = 2; REG Node = 'SEC1\[4\]~latch'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[4]~latch } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.615 ns) 1.474 ns SEC1\[4\]~head_lut 2 COMB LAB_X25_Y10 4 " "Info: 2: + IC(0.859 ns) + CELL(0.615 ns) = 1.474 ns; Loc. = LAB_X25_Y10; Fanout = 4; COMB Node = 'SEC1\[4\]~head_lut'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { SEC1[4]~latch SEC1[4]~head_lut } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.534 ns) 2.475 ns Equal3~2 3 COMB LAB_X24_Y10 2 " "Info: 3: + IC(0.467 ns) + CELL(0.534 ns) = 2.475 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.001 ns" { SEC1[4]~head_lut Equal3~2 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.206 ns) 3.957 ns Equal3~4 4 COMB LAB_X26_Y10 5 " "Info: 4: + IC(1.276 ns) + CELL(0.206 ns) = 3.957 ns; Loc. = LAB_X26_Y10; Fanout = 5; COMB Node = 'Equal3~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.482 ns" { Equal3~2 Equal3~4 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.370 ns) 5.439 ns SEC1~9 5 COMB LAB_X24_Y10 1 " "Info: 5: + IC(1.112 ns) + CELL(0.370 ns) = 5.439 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'SEC1~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.482 ns" { Equal3~4 SEC1~9 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 6.250 ns SEC1~10 6 COMB LAB_X24_Y10 7 " "Info: 6: + IC(0.441 ns) + CELL(0.370 ns) = 6.250 ns; Loc. = LAB_X24_Y10; Fanout = 7; COMB Node = 'SEC1~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { SEC1~9 SEC1~10 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 7.449 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[3\]~5 7 COMB LAB_X24_Y10 1 " "Info: 7: + IC(0.578 ns) + CELL(0.621 ns) = 7.449 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.199 ns" { SEC1~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.955 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[4\]~6 8 COMB LAB_X24_Y10 11 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 7.955 ns; Loc. = LAB_X24_Y10; Fanout = 11; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.651 ns) 9.476 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[21\]~32 9 COMB LAB_X19_Y10 2 " "Info: 9: + IC(0.870 ns) + CELL(0.651 ns) = 9.476 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[21\]~32'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.521 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 10.675 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[1\]~1 10 COMB LAB_X19_Y10 2 " "Info: 10: + IC(0.578 ns) + CELL(0.621 ns) = 10.675 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.199 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.761 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[2\]~3 11 COMB LAB_X19_Y10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 10.761 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.847 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[3\]~5 12 COMB LAB_X19_Y10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 10.847 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.933 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[4\]~7 13 COMB LAB_X19_Y10 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 10.933 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.439 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[5\]~8 14 COMB LAB_X19_Y10 14 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 11.439 ns; Loc. = LAB_X19_Y10; Fanout = 14; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.206 ns) 12.921 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[32\]~58 15 COMB LAB_X21_Y10 3 " "Info: 15: + IC(1.276 ns) + CELL(0.206 ns) = 12.921 ns; Loc. = LAB_X21_Y10; Fanout = 3; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[32\]~58'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.482 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 14.427 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[5\]~9 16 COMB LAB_X20_Y10 1 " "Info: 16: + IC(0.885 ns) + CELL(0.621 ns) = 14.427 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.933 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[6\]~10 17 COMB LAB_X20_Y10 12 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 14.933 ns; Loc. = LAB_X20_Y10; Fanout = 12; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.202 ns) 16.047 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[38\]~43 18 COMB LAB_X21_Y10 1 " "Info: 18: + IC(0.912 ns) + CELL(0.202 ns) = 16.047 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[38\]~43'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.114 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[38]~43 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.596 ns) 17.973 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[4\]~7 19 COMB LAB_X20_Y12 1 " "Info: 19: + IC(1.330 ns) + CELL(0.596 ns) = 17.973 ns; Loc. = LAB_X20_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.926 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[38]~43 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.059 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[5\]~9 20 COMB LAB_X20_Y12 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 18.059 ns; Loc. = LAB_X20_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.145 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[6\]~11 21 COMB LAB_X20_Y12 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 18.145 ns; Loc. = LAB_X20_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[6\]~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.651 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[7\]~12 22 COMB LAB_X20_Y12 3 " "Info: 22: + IC(0.000 ns) + CELL(0.506 ns) = 18.651 ns; Loc. = LAB_X20_Y12; Fanout = 3; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[7\]~12'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 19.769 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[43\]~47 23 COMB LAB_X19_Y12 1 " "Info: 23: + IC(0.912 ns) + CELL(0.206 ns) = 19.769 ns; Loc. = LAB_X19_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[43\]~47'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.118 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[43]~47 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 20.580 ns M1~9 24 COMB LAB_X19_Y12 1 " "Info: 24: + IC(0.187 ns) + CELL(0.624 ns) = 20.580 ns; Loc. = LAB_X19_Y12; Fanout = 1; COMB Node = 'M1~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[43]~47 M1~9 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 21.387 ns M1~10 25 COMB LAB_X19_Y12 1 " "Info: 25: + IC(0.441 ns) + CELL(0.366 ns) = 21.387 ns; Loc. = LAB_X19_Y12; Fanout = 1; COMB Node = 'M1~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.807 ns" { M1~9 M1~10 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 22.198 ns M1~11 26 COMB LAB_X19_Y12 2 " "Info: 26: + IC(0.441 ns) + CELL(0.370 ns) = 22.198 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'M1~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { M1~10 M1~11 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 23.009 ns Mux83~1 27 COMB LAB_X19_Y12 7 " "Info: 27: + IC(0.187 ns) + CELL(0.624 ns) = 23.009 ns; Loc. = LAB_X19_Y12; Fanout = 7; COMB Node = 'Mux83~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { M1~11 Mux83~1 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 23.820 ns Mux88~0 28 COMB LAB_X19_Y12 1 " "Info: 28: + IC(0.187 ns) + CELL(0.624 ns) = 23.820 ns; Loc. = LAB_X19_Y12; Fanout = 1; COMB Node = 'Mux88~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { Mux83~1 Mux88~0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 23.928 ns seg7data\[3\]~reg0 29 REG LAB_X19_Y12 1 " "Info: 29: + IC(0.000 ns) + CELL(0.108 ns) = 23.928 ns; Loc. = LAB_X19_Y12; Fanout = 1; REG Node = 'seg7data\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux88~0 seg7data[3]~reg0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.989 ns ( 45.93 % ) " "Info: Total cell delay = 10.989 ns ( 45.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.939 ns ( 54.07 % ) " "Info: Total interconnect delay = 12.939 ns ( 54.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "23.928 ns" { SEC1[4]~latch SEC1[4]~head_lut Equal3~2 Equal3~4 SEC1~9 SEC1~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[38]~43 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[43]~47 M1~9 M1~10 M1~11 Mux83~1 Mux88~0 seg7data[3]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7com\[0\] 0 " "Info: Pin \"seg7com\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7com\[1\] 0 " "Info: Pin \"seg7com\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7com\[2\] 0 " "Info: Pin \"seg7com\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7com\[3\] 0 " "Info: Pin \"seg7com\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7data\[0\] 0 " "Info: Pin \"seg7data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7data\[1\] 0 " "Info: Pin \"seg7data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7data\[2\] 0 " "Info: Pin \"seg7data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7data\[3\] 0 " "Info: Pin \"seg7data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7data\[4\] 0 " "Info: Pin \"seg7data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7data\[5\] 0 " "Info: Pin \"seg7data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7data\[6\] 0 " "Info: Pin \"seg7data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7data\[7\] 0 " "Info: Pin \"seg7data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led 0 " "Info: Pin \"led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/vhdl_projects/20143100130/responder.fit.smsg " "Info: Generated suppressed messages file K:/vhdl_projects/20143100130/responder.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Info: Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 14:47:59 2016 " "Info: Processing ended: Wed Jun 01 14:47:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 14:48:00 2016 " "Info: Processing started: Wed Jun 01 14:48:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off responder -c responder " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off responder -c responder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 14:48:02 2016 " "Info: Processing ended: Wed Jun 01 14:48:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 14:48:02 2016 " "Info: Processing started: Wed Jun 01 14:48:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off responder -c responder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off responder -c responder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[0\]~latch " "Warning: Node \"SEC1\[0\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "JFW~latch " "Warning: Node \"JFW~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[6\]~latch " "Warning: Node \"SEC1\[6\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[5\]~latch " "Warning: Node \"SEC1\[5\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MIN1\[3\]~latch " "Warning: Node \"MIN1\[3\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MIN1\[0\]~latch " "Warning: Node \"MIN1\[0\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MIN1\[1\]~latch " "Warning: Node \"MIN1\[1\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MIN1\[2\]~latch " "Warning: Node \"MIN1\[2\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[1\]~latch " "Warning: Node \"SEC1\[1\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[3\]~latch " "Warning: Node \"SEC1\[3\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[4\]~latch " "Warning: Node \"SEC1\[4\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SEC1\[2\]~latch " "Warning: Node \"SEC1\[2\]~latch\" is a latch" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "JFW~latch " "Info: Detected ripple clock \"JFW~latch\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JFW~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB5\|OP " "Info: Detected ripple clock \"EB:EB5\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB5\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB1\|OP " "Info: Detected ripple clock \"EB:EB1\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB1\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB3\|OP " "Info: Detected ripple clock \"EB:EB3\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB3\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB2\|OP " "Info: Detected ripple clock \"EB:EB2\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB2\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BJF " "Info: Detected ripple clock \"BJF\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BJF" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "EB:EB4\|OP " "Info: Detected ripple clock \"EB:EB4\|OP\" as buffer" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EB:EB4\|OP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ABCT " "Info: Detected gated clock \"ABCT\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABCT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "JFW~2 " "Info: Detected gated clock \"JFW~2\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JFW~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "JFW~_emulated " "Info: Detected ripple clock \"JFW~_emulated\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JFW~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "QC " "Info: Detected ripple clock \"QC\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QC" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "JFW~head_lut " "Info: Detected gated clock \"JFW~head_lut\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JFW~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T " "Info: Detected ripple clock \"T\" as buffer" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register SEC1\[4\]~latch register seg7data\[5\]~reg0 19.23 MHz 52.004 ns Internal " "Info: Clock \"clk\" has Internal fmax of 19.23 MHz between source register \"SEC1\[4\]~latch\" and destination register \"seg7data\[5\]~reg0\" (period= 52.004 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.125 ns + Longest register register " "Info: + Longest register to register delay is 22.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SEC1\[4\]~latch 1 REG LCCOMB_X22_Y10_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 2; REG Node = 'SEC1\[4\]~latch'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEC1[4]~latch } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.206 ns) 1.259 ns SEC1\[4\]~head_lut 2 COMB LCCOMB_X25_Y10_N0 4 " "Info: 2: + IC(1.053 ns) + CELL(0.206 ns) = 1.259 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 4; COMB Node = 'SEC1\[4\]~head_lut'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.259 ns" { SEC1[4]~latch SEC1[4]~head_lut } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.370 ns) 2.328 ns Equal3~2 3 COMB LCCOMB_X24_Y10_N8 2 " "Info: 3: + IC(0.699 ns) + CELL(0.370 ns) = 2.328 ns; Loc. = LCCOMB_X24_Y10_N8; Fanout = 2; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.069 ns" { SEC1[4]~head_lut Equal3~2 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.206 ns) 3.584 ns Equal3~4 4 COMB LCCOMB_X26_Y10_N4 5 " "Info: 4: + IC(1.050 ns) + CELL(0.206 ns) = 3.584 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 5; COMB Node = 'Equal3~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.256 ns" { Equal3~2 Equal3~4 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.202 ns) 4.835 ns SEC1~9 5 COMB LCCOMB_X24_Y10_N18 1 " "Info: 5: + IC(1.049 ns) + CELL(0.202 ns) = 4.835 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'SEC1~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.251 ns" { Equal3~4 SEC1~9 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 5.399 ns SEC1~10 6 COMB LCCOMB_X24_Y10_N20 7 " "Info: 6: + IC(0.358 ns) + CELL(0.206 ns) = 5.399 ns; Loc. = LCCOMB_X24_Y10_N20; Fanout = 7; COMB Node = 'SEC1~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.564 ns" { SEC1~9 SEC1~10 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.621 ns) 6.429 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[3\]~5 7 COMB LCCOMB_X24_Y10_N28 1 " "Info: 7: + IC(0.409 ns) + CELL(0.621 ns) = 6.429 ns; Loc. = LCCOMB_X24_Y10_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.030 ns" { SEC1~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.935 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[4\]~6 8 COMB LCCOMB_X24_Y10_N30 11 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.935 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.206 ns) 8.626 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[21\]~32 9 COMB LCCOMB_X19_Y10_N6 2 " "Info: 9: + IC(1.485 ns) + CELL(0.206 ns) = 8.626 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[21\]~32'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.691 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.621 ns) 9.645 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[1\]~1 10 COMB LCCOMB_X19_Y10_N22 2 " "Info: 10: + IC(0.398 ns) + CELL(0.621 ns) = 9.645 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.019 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.731 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[2\]~3 11 COMB LCCOMB_X19_Y10_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.731 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.817 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[3\]~5 12 COMB LCCOMB_X19_Y10_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.817 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.903 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[4\]~7 13 COMB LCCOMB_X19_Y10_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.903 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.409 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[5\]~8 14 COMB LCCOMB_X19_Y10_N30 14 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 10.409 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 14; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.370 ns) 11.821 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[32\]~58 15 COMB LCCOMB_X21_Y10_N30 3 " "Info: 15: + IC(1.042 ns) + CELL(0.370 ns) = 11.821 ns; Loc. = LCCOMB_X21_Y10_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[32\]~58'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.412 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.596 ns) 13.029 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[5\]~9 16 COMB LCCOMB_X20_Y10_N26 1 " "Info: 16: + IC(0.612 ns) + CELL(0.596 ns) = 13.029 ns; Loc. = LCCOMB_X20_Y10_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.208 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.535 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[6\]~10 17 COMB LCCOMB_X20_Y10_N28 12 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 13.535 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 12; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.206 ns) 14.484 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[39\]~55 18 COMB LCCOMB_X21_Y10_N18 1 " "Info: 18: + IC(0.743 ns) + CELL(0.206 ns) = 14.484 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|StageOut\[39\]~55'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.621 ns) 16.559 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[5\]~9 19 COMB LCCOMB_X20_Y12_N10 1 " "Info: 19: + IC(1.454 ns) + CELL(0.621 ns) = 16.559 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.075 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.645 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[6\]~11 20 COMB LCCOMB_X20_Y12_N12 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 16.645 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[6\]~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.151 ns lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[7\]~12 21 COMB LCCOMB_X20_Y12_N14 3 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 17.151 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 3; COMB Node = 'lpm_divide:Mod4\|lpm_divide_65m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[7\]~12'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "K:/vhdl_projects/20143100130/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.366 ns) 17.906 ns M1~13 22 COMB LCCOMB_X20_Y12_N16 1 " "Info: 22: + IC(0.389 ns) + CELL(0.366 ns) = 17.906 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 1; COMB Node = 'M1~13'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.755 ns" { lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 M1~13 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.366 ns) 18.637 ns M1~16 23 COMB LCCOMB_X20_Y12_N18 1 " "Info: 23: + IC(0.365 ns) + CELL(0.366 ns) = 18.637 ns; Loc. = LCCOMB_X20_Y12_N18; Fanout = 1; COMB Node = 'M1~16'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.731 ns" { M1~13 M1~16 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 19.202 ns M1~18 24 COMB LCCOMB_X20_Y12_N24 2 " "Info: 24: + IC(0.359 ns) + CELL(0.206 ns) = 19.202 ns; Loc. = LCCOMB_X20_Y12_N24; Fanout = 2; COMB Node = 'M1~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { M1~16 M1~18 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.206 ns) 20.127 ns Mux82~0 25 COMB LCCOMB_X19_Y12_N28 1 " "Info: 25: + IC(0.719 ns) + CELL(0.206 ns) = 20.127 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'Mux82~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.925 ns" { M1~18 Mux82~0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 20.693 ns Mux82~1 26 COMB LCCOMB_X19_Y12_N14 7 " "Info: 26: + IC(0.360 ns) + CELL(0.206 ns) = 20.693 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 7; COMB Node = 'Mux82~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.566 ns" { Mux82~0 Mux82~1 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.650 ns) 22.017 ns Mux86~0 27 COMB LCCOMB_X19_Y12_N18 1 " "Info: 27: + IC(0.674 ns) + CELL(0.650 ns) = 22.017 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 1; COMB Node = 'Mux86~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.324 ns" { Mux82~1 Mux86~0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 22.125 ns seg7data\[5\]~reg0 28 REG LCFF_X19_Y12_N19 1 " "Info: 28: + IC(0.000 ns) + CELL(0.108 ns) = 22.125 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 1; REG Node = 'seg7data\[5\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux86~0 seg7data[5]~reg0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.907 ns ( 40.26 % ) " "Info: Total cell delay = 8.907 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.218 ns ( 59.74 % ) " "Info: Total interconnect delay = 13.218 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "22.125 ns" { SEC1[4]~latch SEC1[4]~head_lut Equal3~2 Equal3~4 SEC1~9 SEC1~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 M1~13 M1~16 M1~18 Mux82~0 Mux82~1 Mux86~0 seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "22.125 ns" { SEC1[4]~latch {} SEC1[4]~head_lut {} Equal3~2 {} Equal3~4 {} SEC1~9 {} SEC1~10 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 {} M1~13 {} M1~16 {} M1~18 {} Mux82~0 {} Mux82~1 {} Mux86~0 {} seg7data[5]~reg0 {} } { 0.000ns 1.053ns 0.699ns 1.050ns 1.049ns 0.358ns 0.409ns 0.000ns 1.485ns 0.398ns 0.000ns 0.000ns 0.000ns 0.000ns 1.042ns 0.612ns 0.000ns 0.743ns 1.454ns 0.000ns 0.000ns 0.389ns 0.365ns 0.359ns 0.719ns 0.360ns 0.674ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.202ns 0.206ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.366ns 0.366ns 0.206ns 0.206ns 0.206ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.917 ns - Smallest " "Info: - Smallest clock skew is -3.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.189 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.970 ns) 3.502 ns T 2 REG LCFF_X15_Y6_N3 2 " "Info: 2: + IC(1.432 ns) + CELL(0.970 ns) = 3.502 ns; Loc. = LCFF_X15_Y6_N3; Fanout = 2; REG Node = 'T'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.402 ns" { clk T } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.168 ns) + CELL(0.000 ns) 6.670 ns T~clkctrl 3 COMB CLKCTRL_G1 57 " "Info: 3: + IC(3.168 ns) + CELL(0.000 ns) = 6.670 ns; Loc. = CLKCTRL_G1; Fanout = 57; COMB Node = 'T~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.168 ns" { T T~clkctrl } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 8.189 ns seg7data\[5\]~reg0 4 REG LCFF_X19_Y12_N19 1 " "Info: 4: + IC(0.853 ns) + CELL(0.666 ns) = 8.189 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 1; REG Node = 'seg7data\[5\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.519 ns" { T~clkctrl seg7data[5]~reg0 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 33.41 % ) " "Info: Total cell delay = 2.736 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.453 ns ( 66.59 % ) " "Info: Total interconnect delay = 5.453 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.189 ns" { clk T T~clkctrl seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.189 ns" { clk {} clk~combout {} T {} T~clkctrl {} seg7data[5]~reg0 {} } { 0.000ns 0.000ns 1.432ns 3.168ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.106 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.970 ns) 3.521 ns EB:EB2\|OP 2 REG LCFF_X21_Y6_N25 7 " "Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.421 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.624 ns) 5.701 ns ABCT 3 COMB LCCOMB_X25_Y8_N24 2 " "Info: 3: + IC(1.556 ns) + CELL(0.624 ns) = 5.701 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'ABCT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.180 ns" { EB:EB2|OP ABCT } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 6.994 ns QC 4 REG LCFF_X25_Y8_N1 16 " "Info: 4: + IC(0.323 ns) + CELL(0.970 ns) = 6.994 ns; Loc. = LCFF_X25_Y8_N1; Fanout = 16; REG Node = 'QC'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.293 ns" { ABCT QC } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.370 ns) 8.493 ns JFW~2 5 COMB LCCOMB_X26_Y10_N0 3 " "Info: 5: + IC(1.129 ns) + CELL(0.370 ns) = 8.493 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 3; COMB Node = 'JFW~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.499 ns" { QC JFW~2 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 9.078 ns JFW~head_lut 6 COMB LCCOMB_X26_Y10_N2 13 " "Info: 6: + IC(0.379 ns) + CELL(0.206 ns) = 9.078 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 13; COMB Node = 'JFW~head_lut'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.585 ns" { JFW~2 JFW~head_lut } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.000 ns) 10.542 ns JFW~head_lutclkctrl 7 COMB CLKCTRL_G6 26 " "Info: 7: + IC(1.464 ns) + CELL(0.000 ns) = 10.542 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'JFW~head_lutclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.464 ns" { JFW~head_lut JFW~head_lutclkctrl } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.206 ns) 12.106 ns SEC1\[4\]~latch 8 REG LCCOMB_X22_Y10_N4 2 " "Info: 8: + IC(1.358 ns) + CELL(0.206 ns) = 12.106 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 2; REG Node = 'SEC1\[4\]~latch'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.564 ns" { JFW~head_lutclkctrl SEC1[4]~latch } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 36.73 % ) " "Info: Total cell delay = 4.446 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.660 ns ( 63.27 % ) " "Info: Total interconnect delay = 7.660 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.106 ns" { clk EB:EB2|OP ABCT QC JFW~2 JFW~head_lut JFW~head_lutclkctrl SEC1[4]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.106 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} QC {} JFW~2 {} JFW~head_lut {} JFW~head_lutclkctrl {} SEC1[4]~latch {} } { 0.000ns 0.000ns 1.451ns 1.556ns 0.323ns 1.129ns 0.379ns 1.464ns 1.358ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.970ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.189 ns" { clk T T~clkctrl seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.189 ns" { clk {} clk~combout {} T {} T~clkctrl {} seg7data[5]~reg0 {} } { 0.000ns 0.000ns 1.432ns 3.168ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.106 ns" { clk EB:EB2|OP ABCT QC JFW~2 JFW~head_lut JFW~head_lutclkctrl SEC1[4]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.106 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} QC {} JFW~2 {} JFW~head_lut {} JFW~head_lutclkctrl {} SEC1[4]~latch {} } { 0.000ns 0.000ns 1.451ns 1.556ns 0.323ns 1.129ns 0.379ns 1.464ns 1.358ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.970ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 -1 0 } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 109 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "22.125 ns" { SEC1[4]~latch SEC1[4]~head_lut Equal3~2 Equal3~4 SEC1~9 SEC1~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 M1~13 M1~16 M1~18 Mux82~0 Mux82~1 Mux86~0 seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "22.125 ns" { SEC1[4]~latch {} SEC1[4]~head_lut {} Equal3~2 {} Equal3~4 {} SEC1~9 {} SEC1~10 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11 {} lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12 {} M1~13 {} M1~16 {} M1~18 {} Mux82~0 {} Mux82~1 {} Mux86~0 {} seg7data[5]~reg0 {} } { 0.000ns 1.053ns 0.699ns 1.050ns 1.049ns 0.358ns 0.409ns 0.000ns 1.485ns 0.398ns 0.000ns 0.000ns 0.000ns 0.000ns 1.042ns 0.612ns 0.000ns 0.743ns 1.454ns 0.000ns 0.000ns 0.389ns 0.365ns 0.359ns 0.719ns 0.360ns 0.674ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.202ns 0.206ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.366ns 0.366ns 0.206ns 0.206ns 0.206ns 0.650ns 0.108ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.189 ns" { clk T T~clkctrl seg7data[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.189 ns" { clk {} clk~combout {} T {} T~clkctrl {} seg7data[5]~reg0 {} } { 0.000ns 0.000ns 1.432ns 3.168ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.106 ns" { clk EB:EB2|OP ABCT QC JFW~2 JFW~head_lut JFW~head_lutclkctrl SEC1[4]~latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.106 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} QC {} JFW~2 {} JFW~head_lut {} JFW~head_lutclkctrl {} SEC1[4]~latch {} } { 0.000ns 0.000ns 1.451ns 1.556ns 0.323ns 1.129ns 0.379ns 1.464ns 1.358ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.970ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 53 " "Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "EB:EB2\|OP TEAM\[0\] clk 4.211 ns " "Info: Found hold time violation between source  pin or register \"EB:EB2\|OP\" and destination pin or register \"TEAM\[0\]\" for clock \"clk\" (Hold time is 4.211 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.176 ns + Largest " "Info: + Largest clock skew is 6.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.393 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.970 ns) 3.521 ns EB:EB2\|OP 2 REG LCFF_X21_Y6_N25 7 " "Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.421 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.624 ns) 5.701 ns ABCT 3 COMB LCCOMB_X25_Y8_N24 2 " "Info: 3: + IC(1.556 ns) + CELL(0.624 ns) = 5.701 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'ABCT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.180 ns" { EB:EB2|OP ABCT } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.000 ns) 7.887 ns ABCT~clkctrl 4 COMB CLKCTRL_G0 14 " "Info: 4: + IC(2.186 ns) + CELL(0.000 ns) = 7.887 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'ABCT~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.186 ns" { ABCT ABCT~clkctrl } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 9.393 ns TEAM\[0\] 5 REG LCFF_X18_Y9_N25 6 " "Info: 5: + IC(0.840 ns) + CELL(0.666 ns) = 9.393 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 6; REG Node = 'TEAM\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { ABCT~clkctrl TEAM[0] } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.360 ns ( 35.77 % ) " "Info: Total cell delay = 3.360 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.033 ns ( 64.23 % ) " "Info: Total interconnect delay = 6.033 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.393 ns" { clk EB:EB2|OP ABCT ABCT~clkctrl TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.393 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} ABCT~clkctrl {} TEAM[0] {} } { 0.000ns 0.000ns 1.451ns 1.556ns 2.186ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.217 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.666 ns) 3.217 ns EB:EB2\|OP 2 REG LCFF_X21_Y6_N25 7 " "Info: 2: + IC(1.451 ns) + CELL(0.666 ns) = 3.217 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.117 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.90 % ) " "Info: Total cell delay = 1.766 ns ( 54.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 45.10 % ) " "Info: Total interconnect delay = 1.451 ns ( 45.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.217 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} EB:EB2|OP {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.393 ns" { clk EB:EB2|OP ABCT ABCT~clkctrl TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.393 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} ABCT~clkctrl {} TEAM[0] {} } { 0.000ns 0.000ns 1.451ns 1.556ns 2.186ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.217 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} EB:EB2|OP {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.967 ns - Shortest register register " "Info: - Shortest register to register delay is 1.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns EB:EB2\|OP 1 REG LCFF_X21_Y6_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EB:EB2|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.319 ns) 1.859 ns QC~2 2 COMB LCCOMB_X18_Y9_N24 1 " "Info: 2: + IC(1.540 ns) + CELL(0.319 ns) = 1.859 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 1; COMB Node = 'QC~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { EB:EB2|OP QC~2 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.967 ns TEAM\[0\] 3 REG LCFF_X18_Y9_N25 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.967 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 6; REG Node = 'TEAM\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { QC~2 TEAM[0] } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 21.71 % ) " "Info: Total cell delay = 0.427 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.540 ns ( 78.29 % ) " "Info: Total interconnect delay = 1.540 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.967 ns" { EB:EB2|OP QC~2 TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.967 ns" { EB:EB2|OP {} QC~2 {} TEAM[0] {} } { 0.000ns 1.540ns 0.000ns } { 0.000ns 0.319ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.393 ns" { clk EB:EB2|OP ABCT ABCT~clkctrl TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.393 ns" { clk {} clk~combout {} EB:EB2|OP {} ABCT {} ABCT~clkctrl {} TEAM[0] {} } { 0.000ns 0.000ns 1.451ns 1.556ns 2.186ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.217 ns" { clk EB:EB2|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.217 ns" { clk {} clk~combout {} EB:EB2|OP {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.967 ns" { EB:EB2|OP QC~2 TEAM[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.967 ns" { EB:EB2|OP {} QC~2 {} TEAM[0] {} } { 0.000ns 1.540ns 0.000ns } { 0.000ns 0.319ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "EB:EB1\|OP key1 clk 4.637 ns register " "Info: tsu for register \"EB:EB1\|OP\" (data pin = \"key1\", clock pin = \"clk\") is 4.637 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.991 ns + Longest pin register " "Info: + Longest pin to register delay is 7.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns key1 1 PIN PIN_72 18 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 18; PIN Node = 'key1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.182 ns) + CELL(0.855 ns) 7.991 ns EB:EB1\|OP 2 REG LCFF_X25_Y6_N23 6 " "Info: 2: + IC(6.182 ns) + CELL(0.855 ns) = 7.991 ns; Loc. = LCFF_X25_Y6_N23; Fanout = 6; REG Node = 'EB:EB1\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.037 ns" { key1 EB:EB1|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 22.64 % ) " "Info: Total cell delay = 1.809 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.182 ns ( 77.36 % ) " "Info: Total interconnect delay = 6.182 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.991 ns" { key1 EB:EB1|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.991 ns" { key1 {} key1~combout {} EB:EB1|OP {} } { 0.000ns 0.000ns 6.182ns } { 0.000ns 0.954ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.314 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.666 ns) 3.314 ns EB:EB1\|OP 2 REG LCFF_X25_Y6_N23 6 " "Info: 2: + IC(1.548 ns) + CELL(0.666 ns) = 3.314 ns; Loc. = LCFF_X25_Y6_N23; Fanout = 6; REG Node = 'EB:EB1\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.214 ns" { clk EB:EB1|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.29 % ) " "Info: Total cell delay = 1.766 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.548 ns ( 46.71 % ) " "Info: Total interconnect delay = 1.548 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.314 ns" { clk EB:EB1|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.314 ns" { clk {} clk~combout {} EB:EB1|OP {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.991 ns" { key1 EB:EB1|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.991 ns" { key1 {} key1~combout {} EB:EB1|OP {} } { 0.000ns 0.000ns 6.182ns } { 0.000ns 0.954ns 0.855ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.314 ns" { clk EB:EB1|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.314 ns" { clk {} clk~combout {} EB:EB1|OP {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led Q 15.598 ns register " "Info: tco from clock \"clk\" to destination pin \"led\" through register \"Q\" is 15.598 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.541 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.970 ns) 3.947 ns EB:EB4\|OP 2 REG LCFF_X26_Y6_N13 2 " "Info: 2: + IC(1.877 ns) + CELL(0.970 ns) = 3.947 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 2; REG Node = 'EB:EB4\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk EB:EB4|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.085 ns) + CELL(0.000 ns) 9.032 ns EB:EB4\|OP~clkctrl 3 COMB CLKCTRL_G3 22 " "Info: 3: + IC(5.085 ns) + CELL(0.000 ns) = 9.032 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'EB:EB4\|OP~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.085 ns" { EB:EB4|OP EB:EB4|OP~clkctrl } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 10.541 ns Q 4 REG LCFF_X26_Y8_N25 11 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 10.541 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 11; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.509 ns" { EB:EB4|OP~clkctrl Q } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 25.96 % ) " "Info: Total cell delay = 2.736 ns ( 25.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.805 ns ( 74.04 % ) " "Info: Total interconnect delay = 7.805 ns ( 74.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.541 ns" { clk EB:EB4|OP EB:EB4|OP~clkctrl Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.541 ns" { clk {} clk~combout {} EB:EB4|OP {} EB:EB4|OP~clkctrl {} Q {} } { 0.000ns 0.000ns 1.877ns 5.085ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.753 ns + Longest register pin " "Info: + Longest register to pin delay is 4.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q 1 REG LCFF_X26_Y8_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 11; REG Node = 'Q'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(3.256 ns) 4.753 ns led 2 PIN PIN_71 0 " "Info: 2: + IC(1.497 ns) + CELL(3.256 ns) = 4.753 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'led'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { Q led } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 68.50 % ) " "Info: Total cell delay = 3.256 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 31.50 % ) " "Info: Total interconnect delay = 1.497 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { Q led } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.753 ns" { Q {} led {} } { 0.000ns 1.497ns } { 0.000ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.541 ns" { clk EB:EB4|OP EB:EB4|OP~clkctrl Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.541 ns" { clk {} clk~combout {} EB:EB4|OP {} EB:EB4|OP~clkctrl {} Q {} } { 0.000ns 0.000ns 1.877ns 5.085ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { Q led } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.753 ns" { Q {} led {} } { 0.000ns 1.497ns } { 0.000ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "EB:EB5\|OP key5 clk 1.185 ns register " "Info: th for register \"EB:EB5\|OP\" (data pin = \"key5\", clock pin = \"clk\") is 1.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.727 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.666 ns) 3.727 ns EB:EB5\|OP 2 REG LCFF_X24_Y7_N5 2 " "Info: 2: + IC(1.961 ns) + CELL(0.666 ns) = 3.727 ns; Loc. = LCFF_X24_Y7_N5; Fanout = 2; REG Node = 'EB:EB5\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.627 ns" { clk EB:EB5|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 47.38 % ) " "Info: Total cell delay = 1.766 ns ( 47.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.961 ns ( 52.62 % ) " "Info: Total interconnect delay = 1.961 ns ( 52.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.727 ns" { clk EB:EB5|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.727 ns" { clk {} clk~combout {} EB:EB5|OP {} } { 0.000ns 0.000ns 1.961ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.848 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns key5 1 PIN PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; PIN Node = 'key5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key5 } "NODE_NAME" } } { "responder.vhd" "" { Text "K:/vhdl_projects/20143100130/responder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.855 ns) 2.848 ns EB:EB5\|OP 2 REG LCFF_X24_Y7_N5 2 " "Info: 2: + IC(0.883 ns) + CELL(0.855 ns) = 2.848 ns; Loc. = LCFF_X24_Y7_N5; Fanout = 2; REG Node = 'EB:EB5\|OP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.738 ns" { key5 EB:EB5|OP } "NODE_NAME" } } { "EB.vhd" "" { Text "K:/vhdl_projects/20143100130/EB.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 69.00 % ) " "Info: Total cell delay = 1.965 ns ( 69.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.883 ns ( 31.00 % ) " "Info: Total interconnect delay = 0.883 ns ( 31.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.848 ns" { key5 EB:EB5|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.848 ns" { key5 {} key5~combout {} EB:EB5|OP {} } { 0.000ns 0.000ns 0.883ns } { 0.000ns 1.110ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.727 ns" { clk EB:EB5|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.727 ns" { clk {} clk~combout {} EB:EB5|OP {} } { 0.000ns 0.000ns 1.961ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.848 ns" { key5 EB:EB5|OP } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.848 ns" { key5 {} key5~combout {} EB:EB5|OP {} } { 0.000ns 0.000ns 0.883ns } { 0.000ns 1.110ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 14:48:03 2016 " "Info: Processing ended: Wed Jun 01 14:48:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Info: Quartus II Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
