{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../design/module_top_deco_gray.v:3.1-65.10"
      },
      "ports": {
        "rst_pi": {
          "direction": "input",
          "bits": [ 3877466 ]
        },
        "codigo_gray_pi": {
          "direction": "input",
          "bits": [ 3877843, 3877840, 3877837, 3877834 ]
        },
        "codigo_bin_led_po": {
          "direction": "output",
          "bits": [ 1180449347, 1180449347, 1180449347, 3877926 ]
        },
        "clk_pi": {
          "direction": "input",
          "bits": [ 3877463 ]
        },
        "catodo_po": {
          "direction": "output",
          "bits": [ 3877923, 3877921, 3877919, 3877917, 3877915, 3877913, 3877911 ]
        },
        "anodo_po": {
          "direction": "output",
          "bits": [ 3877909, 3877907, 3877905, 3877903 ]
        }
      },
      "cells": {
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877610 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877638 ]
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877846 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877888 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877613 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877786 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877584 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877744 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877608 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877782 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877592 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877774 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877593 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877768 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877595 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877718 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877599 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877760 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877600 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877756 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877666 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877667 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877674 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877675 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877649 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877650 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877679 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877680 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877699 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877700 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877711 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877712 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877661 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877662 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877671 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877672 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877654 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877655 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877684 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877685 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877689 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877690 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877694 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877695 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877704 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877705 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877707 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877708 ]
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida_DFFS_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:20.5-35.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877483 ],
            "CE": [  ],
            "Q": [ 3877642 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877643 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:28.5-30.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877849 ],
            "CE": [ 3877846 ],
            "Q": [ 3877848 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877835 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:28.5-30.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877852 ],
            "CE": [ 3877846 ],
            "Q": [ 3877851 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877838 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:28.5-30.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877857 ],
            "CE": [ 3877846 ],
            "Q": [ 3877855 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877841 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877611 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877726 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:28.5-30.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877862 ],
            "CE": [ 3877846 ],
            "Q": [ 3877860 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877844 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877612 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877788 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877588 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877732 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877589 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877795 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877587 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877736 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877585 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877740 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877583 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877748 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877582 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877752 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877598 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877764 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877597 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877770 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877594 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877722 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877604 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877778 ]
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada_DFFS_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877565 ],
            "CE": [  ],
            "Q": [ 3877590 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877793 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877849 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877476 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_3_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877862 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877476 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_2_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877857 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877476 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_1_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877852 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877476 ]
          }
        },
        "codigo_bin_led_po_OBUF_O_1_I_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877928 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877851 ],
            "A": [ 3877848 ]
          }
        },
        "codigo_bin_led_po_OBUF_O_I_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877925 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877848 ]
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877899 ],
            "CLK": [  ],
            "D": [ 3877579 ],
            "C": [ 3877578 ],
            "B": [ 3877577 ],
            "A": [ 3877569 ]
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877826 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877476 ]
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_D_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877561 ],
            "CLK": [  ],
            "D": [ 3877679 ],
            "C": [ 3877684 ],
            "B": [ 3877689 ],
            "A": [ 3877694 ]
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_D_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877558 ],
            "CLK": [  ],
            "D": [ 3877699 ],
            "C": [ 3877704 ],
            "B": [ 3877707 ],
            "A": [ 3877642 ]
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877560 ],
            "CLK": [  ],
            "D": [ 3877671 ],
            "C": [ 3877674 ],
            "B": [ 3877649 ],
            "A": [ 3877654 ]
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877559 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877711 ],
            "B": [ 3877661 ],
            "A": [ 3877666 ]
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877826 ],
            "CE": [  ],
            "Q": [ 3877798 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877560 ],
            "C": [ 3877559 ],
            "B": [ 3877558 ],
            "A": [ 3877561 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877638 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877960 ],
            "A": [ 3877610 ]
          }
        },
        "SUBMODULE_DISPLAY.contador_digitos_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877800 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877476 ]
          }
        },
        "SUBMODULE_DISPLAY.contador_digitos_DFFRE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877800 ],
            "CE": [ 3877798 ],
            "Q": [ 3877624 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877625 ],
            "A": [ 3877624 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3877960 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877726 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877611 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877788 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877612 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877786 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877613 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877782 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877608 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877778 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877604 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877774 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877592 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877768 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877593 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877722 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877594 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877718 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877595 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877770 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877597 ]
          }
        },
        "SUBMODULE_DISPLAY.contador_digitos_DFFRE_Q_1_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877804 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877476 ]
          }
        },
        "SUBMODULE_DISPLAY.contador_digitos_DFFRE_Q_1_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877804 ],
            "CE": [ 3877798 ],
            "Q": [ 3877625 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877625 ]
          }
        },
        "codigo_bin_led_po_OBUF_O_2_I_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877932 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877855 ],
            "A": [ 3877928 ]
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877893 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877894 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877898 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_DISPLAY.anodo_o_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877631 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877625 ],
            "A": [ 3877624 ]
          }
        },
        "SUBMODULE_DISPLAY.anodo_o_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877629 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877625 ],
            "A": [ 3877624 ]
          }
        },
        "SUBMODULE_DISPLAY.anodo_o_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877627 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877624 ],
            "A": [ 3877625 ]
          }
        },
        "SUBMODULE_DISPLAY.anodo_o_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877622 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877625 ],
            "A": [ 3877624 ]
          }
        },
        "codigo_bin_led_po_OBUF_O_3_I_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877936 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877855 ],
            "B": [ 3877860 ],
            "A": [ 3877928 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877617 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877616 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877607 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877606 ],
            "CLK": [  ],
            "D": [ 3877613 ],
            "C": [ 3877612 ],
            "B": [ 3877611 ],
            "A": [ 3877610 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877764 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877598 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877760 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877599 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877752 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877582 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877748 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877583 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877744 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877584 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877756 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877600 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877740 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877585 ]
          }
        },
        "catodo_po_OBUF_O_6$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBB",
            "src": "../design/module_top_deco_gray.v:14.28-14.37",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877958 ],
            "PAD": [  ]
          }
        },
        "catodo_po_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBA",
            "src": "../design/module_top_deco_gray.v:14.28-14.37",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877958 ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877577 ],
            "CLK": [  ],
            "D": [ 3877600 ],
            "C": [ 3877599 ],
            "B": [ 3877598 ],
            "A": [ 3877597 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877578 ],
            "CLK": [  ],
            "D": [ 3877595 ],
            "C": [ 3877594 ],
            "B": [ 3877593 ],
            "A": [ 3877592 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877579 ],
            "CLK": [  ],
            "D": [ 3877590 ],
            "C": [ 3877589 ],
            "B": [ 3877588 ],
            "A": [ 3877587 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877580 ],
            "CLK": [  ],
            "D": [ 3877585 ],
            "C": [ 3877584 ],
            "B": [ 3877583 ],
            "A": [ 3877582 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877574 ],
            "CLK": [  ],
            "D": [ 3877580 ],
            "C": [ 3877579 ],
            "B": [ 3877578 ],
            "A": [ 3877577 ]
          }
        },
        "SUBMODULE_BIN_BCD.clk_i_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "../design/module_top_deco_gray.v:8.28-8.34",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877471 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877573 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "anodo_po_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "../design/module_top_deco_gray.v:13.28-13.36",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877629 ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877736 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877587 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877732 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877588 ]
          }
        },
        "anodo_po_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C33_IOBB",
            "src": "../design/module_top_deco_gray.v:13.28-13.36",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877631 ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877795 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877589 ]
          }
        },
        "codigo_bin_led_po_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "../design/module_top_deco_gray.v:15.28-15.45"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877936 ],
            "PAD": [  ]
          }
        },
        "codigo_bin_led_po_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C11_IOBB",
            "src": "../design/module_top_deco_gray.v:15.28-15.45"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877932 ],
            "PAD": [  ]
          }
        },
        "codigo_bin_led_po_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C11_IOBA",
            "src": "../design/module_top_deco_gray.v:15.28-15.45"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877928 ],
            "PAD": [  ]
          }
        },
        "codigo_bin_led_po_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C13_IOBA",
            "src": "../design/module_top_deco_gray.v:15.28-15.45"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877925 ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877568 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877567 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT5_S0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877482 ],
            "CLK": [  ],
            "D": [ 3877561 ],
            "C": [ 3877560 ],
            "B": [ 3877559 ],
            "A": [ 3877558 ]
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877888 ],
            "SEL": [ 3877476 ],
            "I1": [ 3877891 ],
            "I0": [ 3877890 ]
          }
        },
        "catodo_po_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBA",
            "src": "../design/module_top_deco_gray.v:14.28-14.37",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877958 ],
            "PAD": [  ]
          }
        },
        "catodo_po_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBB",
            "src": "../design/module_top_deco_gray.v:14.28-14.37",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877958 ],
            "PAD": [  ]
          }
        },
        "catodo_po_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBB",
            "src": "../design/module_top_deco_gray.v:14.28-14.37",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877958 ],
            "PAD": [  ]
          }
        },
        "catodo_po_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBA",
            "src": "../design/module_top_deco_gray.v:14.28-14.37",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877960 ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877891 ],
            "SEL": [ 3877580 ],
            "I1": [ 3877899 ],
            "I0": [ 3877898 ]
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877890 ],
            "SEL": [ 3877580 ],
            "I1": [ 3877894 ],
            "I0": [ 3877893 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877603 ],
            "SEL": [ 3877608 ],
            "I1": [ 3877617 ],
            "I0": [ 3877616 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877563 ],
            "SEL": [ 3877569 ],
            "I1": [ 3877568 ],
            "I0": [ 3877567 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877483 ],
            "SEL": [ 3877476 ],
            "I1": [ 3877482 ],
            "I0": [ 3877481 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877565 ],
            "SEL": [ 3877476 ],
            "I1": [ 3877564 ],
            "I0": [ 3877563 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877569 ],
            "SEL": [ 3877604 ],
            "I1": [ 3877603 ],
            "I0": [ 3877602 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877602 ],
            "SEL": [ 3877608 ],
            "I1": [ 3877607 ],
            "I0": [ 3877606 ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877564 ],
            "SEL": [ 3877569 ],
            "I1": [ 3877574 ],
            "I0": [ 3877573 ]
          }
        },
        "catodo_po_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R13C47_IOBA",
            "src": "../design/module_top_deco_gray.v:14.28-14.37",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877958 ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877481 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877793 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877590 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_8_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877960 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877643 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877960 ],
            "A": [ 3877642 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877708 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877707 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877705 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877704 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877700 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877699 ]
          }
        },
        "anodo_po_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C29_IOBA",
            "src": "../design/module_top_deco_gray.v:13.28-13.36",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877627 ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877695 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877694 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877690 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877689 ]
          }
        },
        "anodo_po_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBB",
            "src": "../design/module_top_deco_gray.v:13.28-13.36",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877622 ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "../design/module_top_deco_gray.v:9.28-9.34",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877476 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877685 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877684 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877680 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877679 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877655 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877654 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877650 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877649 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877675 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877674 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877672 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877671 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_i_IBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBA",
            "src": "../design/module_top_deco_gray.v:10.28-10.42",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877844 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877667 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877666 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877662 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877661 ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_i_IBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBB",
            "src": "../design/module_top_deco_gray.v:10.28-10.42",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877841 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_i_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBB",
            "src": "../design/module_top_deco_gray.v:10.28-10.42",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877835 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877712 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877960 ],
            "B": [ 3877958 ],
            "A": [ 3877711 ]
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877960 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "SUBMODULE_INPUT.codigo_gray_i_IBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBA",
            "src": "../design/module_top_deco_gray.v:10.28-10.42",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877838 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3877958 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3877960 ]
          }
        }
      },
      "netnames": {
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877890 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF2;;1;R13C11_I0MUX1;R13C11_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3877888 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF1;;1;R13C11_E10;R13C11_OF1_E100;1;R13C11_A5;R13C11_E100_A5;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:22.5-25.8"
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_3_RESET": {
          "hide_name": 0,
          "bits": [ 3877862 ] ,
          "attributes": {
            "ROUTING": "R15C11_F6;;1;R15C11_X07;R15C11_F6_X07;1;R15C11_LSR1;R15C11_X07_LSR1;1"
          }
        },
        "codigo_bin_led_po_OBUF_O_1_I[1]": {
          "hide_name": 0,
          "bits": [ 3877860 ] ,
          "attributes": {
            "ROUTING": "R15C11_Q2;;1;R15C11_X05;R15C11_Q2_X05;1;R15C11_B1;R15C11_X05_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "SUBMODULE_INPUT codigo_gray_sync_r"
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3877857 ] ,
          "attributes": {
            "ROUTING": "R15C11_F7;;1;R15C11_X08;R15C11_F7_X08;1;R15C11_LSR2;R15C11_X08_LSR2;1"
          }
        },
        "codigo_bin_led_po_OBUF_O_1_I[2]": {
          "hide_name": 0,
          "bits": [ 3877855 ] ,
          "attributes": {
            "ROUTING": "R15C11_X04;R15C11_Q5_X04;1;R15C11_C1;R15C11_X04_C1;1;R15C11_Q5;;1;R15C11_N25;R15C11_Q5_N250;1;R13C11_N25;R13C11_N252_N250;1;R11C11_N20;R11C11_N252_N200;1;R9C11_N21;R9C11_N202_N210;1;R7C11_N21;R7C11_N212_N210;1;R5C11_N21;R5C11_N212_N210;1;R4C11_B0;R4C11_N211_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "SUBMODULE_INPUT codigo_gray_sync_r"
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3877852 ] ,
          "attributes": {
            "ROUTING": "R15C12_F3;;1;R15C12_X06;R15C12_F3_X06;1;R15C12_LSR2;R15C12_X06_LSR2;1"
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r[2]": {
          "hide_name": 0,
          "bits": [ 3877851 ] ,
          "attributes": {
            "ROUTING": "R15C12_Q4;;1;R15C12_X07;R15C12_Q4_X07;1;R15C12_B6;R15C12_X07_B6;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:16.39-16.57",
            "hdlname": "SUBMODULE_INPUT codigo_gray_sync_r"
          }
        },
        "SUBMODULE_INPUT.codigo_gray_sync_r_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877849 ] ,
          "attributes": {
            "ROUTING": "R15C13_F4;;1;R15C13_X07;R15C13_F4_X07;1;R15C13_LSR0;R15C13_X07_LSR0;1"
          }
        },
        "SUBMODULE_INPUT.codigo_bin_o[3]": {
          "hide_name": 0,
          "bits": [ 3877848 ] ,
          "attributes": {
            "ROUTING": "R15C13_W13;R15C13_Q1_W130;1;R15C12_A6;R15C12_W131_A6;1;R15C13_Q1;;1;R15C13_N21;R15C13_Q1_N210;1;R13C13_N21;R13C13_N212_N210;1;R11C13_N24;R11C13_N212_N240;1;R9C13_X07;R9C13_N242_X07;1;R9C13_A2;R9C13_X07_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:16.39-16.57",
            "hdlname": "SUBMODULE_INPUT codigo_gray_sync_r"
          }
        },
        "SUBMODULE_INPUT.en_lectura": {
          "hide_name": 0,
          "bits": [ 3877846 ] ,
          "attributes": {
            "ROUTING": "R15C11_CE2;R15C11_X06_CE2;1;R15C13_X08;R15C13_E252_X08;1;R15C13_CE0;R15C13_X08_CE0;1;R15C11_X06;R15C11_S252_X06;1;R15C11_CE1;R15C11_X06_CE1;1;R15C12_CE2;R15C12_X08_CE2;1;R13C11_Q5;;1;R13C11_S25;R13C11_Q5_S250;1;R15C11_E25;R15C11_S252_E250;1;R15C12_X08;R15C12_E251_X08;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:19.9-19.19",
            "hdlname": "SUBMODULE_INPUT en_lectura"
          }
        },
        "SUBMODULE_INPUT.codigo_gray_i[0]": {
          "hide_name": 0,
          "bits": [ 3877844 ] ,
          "attributes": {
            "ROUTING": "R29C11_F6;;1;R29C11_N26;R29C11_F6_N260;1;R27C11_N26;R27C11_N262_N260;1;R25C11_N27;R25C11_N262_N270;1;R23C11_N27;R23C11_N272_N270;1;R21C11_N27;R21C11_N272_N270;1;R19C11_N27;R19C11_N272_N270;1;R17C11_N27;R17C11_N272_N270;1;R15C11_A2;R15C11_N272_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:7.28-7.41",
            "hdlname": "SUBMODULE_INPUT codigo_gray_i"
          }
        },
        "codigo_bin_led_po_OBUF_O_1_I[0]": {
          "hide_name": 0,
          "bits": [ 3877928 ] ,
          "attributes": {
            "ROUTING": "R3C11_N27;R3C11_N272_N270;1;R1C11_A0;R1C11_N272_A0;1;R15C11_N23;R15C11_W131_N230;1;R13C11_N23;R13C11_N232_N230;1;R11C11_N23;R11C11_N232_N230;1;R9C11_N26;R9C11_N232_N260;1;R7C11_N27;R7C11_N262_N270;1;R5C11_N27;R5C11_N272_N270;1;R4C11_A0;R4C11_N271_A0;1;R15C12_F6;;1;R15C12_W13;R15C12_F6_W130;1;R15C11_A1;R15C11_W131_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_INPUT.codigo_gray_i[1]": {
          "hide_name": 0,
          "bits": [ 3877841 ] ,
          "attributes": {
            "ROUTING": "R29C11_Q6;;1;R29C11_SN20;R29C11_Q6_SN20;1;R28C11_N26;R28C11_N121_N260;1;R26C11_N27;R26C11_N262_N270;1;R24C11_N22;R24C11_N272_N220;1;R22C11_N22;R22C11_N222_N220;1;R20C11_N22;R20C11_N222_N220;1;R18C11_N22;R18C11_N222_N220;1;R16C11_N23;R16C11_N222_N230;1;R15C11_A5;R15C11_N231_A5;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:7.28-7.41",
            "hdlname": "SUBMODULE_INPUT codigo_gray_i"
          }
        },
        "codigo_bin_led_po_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 3877925 ] ,
          "attributes": {
            "ROUTING": "R9C13_F2;;1;R9C13_N22;R9C13_F2_N220;1;R7C13_N22;R7C13_N222_N220;1;R5C13_N22;R5C13_N222_N220;1;R3C13_N22;R3C13_N222_N220;1;R1C13_X01;R1C13_N222_X01;1;R1C13_A0;R1C13_X01_A0;1"
          }
        },
        "SUBMODULE_INPUT.codigo_gray_i[2]": {
          "hide_name": 0,
          "bits": [ 3877838 ] ,
          "attributes": {
            "ROUTING": "R29C13_F6;;1;R29C13_SN10;R29C13_F6_SN10;1;R28C13_N25;R28C13_N111_N250;1;R26C13_N20;R26C13_N252_N200;1;R24C13_N21;R24C13_N202_N210;1;R22C13_N24;R22C13_N212_N240;1;R20C13_N24;R20C13_N242_N240;1;R18C13_N25;R18C13_N242_N250;1;R16C13_N25;R16C13_N252_N250;1;R15C13_W25;R15C13_N251_W250;1;R15C12_A4;R15C12_W251_A4;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:7.28-7.41",
            "hdlname": "SUBMODULE_INPUT codigo_gray_i"
          }
        },
        "codigo_bin_led_po_OBUF_O_2_I": {
          "hide_name": 0,
          "bits": [ 3877932 ] ,
          "attributes": {
            "ROUTING": "R4C11_F0;;1;R4C11_SN20;R4C11_F0_SN20;1;R3C11_N22;R3C11_N121_N220;1;R1C11_D1;R1C11_N222_D1;1"
          }
        },
        "SUBMODULE_INPUT.codigo_gray_i[3]": {
          "hide_name": 0,
          "bits": [ 3877835 ] ,
          "attributes": {
            "ROUTING": "R29C13_Q6;;1;R29C13_N26;R29C13_Q6_N260;1;R27C13_N27;R27C13_N262_N270;1;R25C13_N22;R25C13_N272_N220;1;R23C13_N22;R23C13_N222_N220;1;R21C13_N22;R21C13_N222_N220;1;R19C13_N23;R19C13_N222_N230;1;R17C13_N26;R17C13_N232_N260;1;R15C13_X01;R15C13_N262_X01;1;R15C13_A1;R15C13_X01_A1;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:7.28-7.41",
            "hdlname": "SUBMODULE_INPUT codigo_gray_i"
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877899 ] ,
          "attributes": {
            "ROUTING": "R13C11_F1;;1;R13C11_I1MUX0;R13C11_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877826 ] ,
          "attributes": {
            "ROUTING": "R14C14_F3;;1;R14C14_X06;R14C14_F3_X06;1;R14C14_LSR2;R14C14_X06_LSR2;1"
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877894 ] ,
          "attributes": {
            "ROUTING": "R13C11_F3;;1;R13C11_I1MUX2;R13C11_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "SUBMODULE_DISPLAY.contador_digitos_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3877804 ] ,
          "attributes": {
            "ROUTING": "R15C14_F7;;1;R15C14_X08;R15C14_F7_X08;1;R15C14_LSR2;R15C14_X08_LSR2;1"
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877891 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF0;;1;R13C11_I1MUX1;R13C11_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "SUBMODULE_DISPLAY.contador_digitos_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877800 ] ,
          "attributes": {
            "ROUTING": "R15C14_F6;;1;R15C14_X07;R15C14_F6_X07;1;R15C14_LSR1;R15C14_X07_LSR1;1"
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877893 ] ,
          "attributes": {
            "ROUTING": "R13C11_F2;;1;R13C11_I0MUX2;R13C11_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador": {
          "hide_name": 0,
          "bits": [ 3877798 ] ,
          "attributes": {
            "ROUTING": "R15C14_CE2;R15C14_X06_CE2;1;R14C14_Q5;;1;R14C14_S25;R14C14_Q5_S250;1;R15C14_X06;R15C14_S251_X06;1;R15C14_CE1;R15C14_X06_CE1;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:16.9-16.22",
            "hdlname": "SUBMODULE_DISPLAY en_conmutador"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3877795 ] ,
          "attributes": {
            "ROUTING": "R12C12_F3;;1;R12C12_E23;R12C12_F3_E230;1;R12C13_X02;R12C13_E231_X02;1;R12C13_A1;R12C13_X02_A1;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3877793 ] ,
          "attributes": {
            "ROUTING": "R12C12_F4;;1;R12C12_S13;R12C12_F4_S130;1;R13C12_E27;R13C12_S131_E270;1;R13C13_A2;R13C13_E271_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM_ALU_SUM_8_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877792 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877788 ] ,
          "attributes": {
            "ROUTING": "R12C9_F3;;1;R12C9_E13;R12C9_F3_E130;1;R12C10_S23;R12C10_E131_S230;1;R13C10_A5;R13C10_S231_A5;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877786 ] ,
          "attributes": {
            "ROUTING": "R12C9_F4;;1;R12C9_S13;R12C9_F4_S130;1;R13C9_A1;R13C9_S131_A1;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877785 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3877782 ] ,
          "attributes": {
            "ROUTING": "R12C9_F5;;1;R12C9_S10;R12C9_F5_S100;1;R13C9_A4;R13C9_S101_A4;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3877778 ] ,
          "attributes": {
            "ROUTING": "R12C10_F0;;1;R12C10_SN10;R12C10_F0_SN10;1;R11C10_A3;R11C10_N111_A3;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877777 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3877774 ] ,
          "attributes": {
            "ROUTING": "R12C10_F1;;1;R12C10_S21;R12C10_F1_S210;1;R14C10_W21;R14C10_S212_W210;1;R14C9_X06;R14C9_W211_X06;1;R14C9_A5;R14C9_X06_A5;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877773 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3877770 ] ,
          "attributes": {
            "ROUTING": "R12C10_F5;;1;R12C10_S25;R12C10_F5_S250;1;R14C10_E25;R14C10_S252_E250;1;R14C11_A3;R14C11_E251_A3;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3877768 ] ,
          "attributes": {
            "ROUTING": "R12C10_F2;;1;R12C10_S22;R12C10_F2_S220;1;R14C10_X07;R14C10_S222_X07;1;R14C10_A3;R14C10_X07_A3;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877764 ] ,
          "attributes": {
            "ROUTING": "R12C11_F0;;1;R12C11_S20;R12C11_F0_S200;1;R14C11_X01;R14C11_S202_X01;1;R14C11_A1;R14C11_X01_A1;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877763 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877760 ] ,
          "attributes": {
            "ROUTING": "R12C11_F1;;1;R12C11_S21;R12C11_F1_S210;1;R14C11_X02;R14C11_S212_X02;1;R14C11_A2;R14C11_X02_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3877756 ] ,
          "attributes": {
            "ROUTING": "R12C11_F2;;1;R12C11_S22;R12C11_F2_S220;1;R14C11_X03;R14C11_S222_X03;1;R14C11_A0;R14C11_X03_A0;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3877752 ] ,
          "attributes": {
            "ROUTING": "R12C11_F3;;1;R12C11_SN10;R12C11_F3_SN10;1;R11C11_A3;R11C11_N111_A3;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877751 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3877748 ] ,
          "attributes": {
            "ROUTING": "R12C11_F4;;1;R12C11_E24;R12C11_F4_E240;1;R12C13_X07;R12C13_E242_X07;1;R12C13_A4;R12C13_X07_A4;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3877744 ] ,
          "attributes": {
            "ROUTING": "R12C11_F5;;1;R12C11_SN20;R12C11_F5_SN20;1;R11C11_A4;R11C11_N121_A4;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877743 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3877740 ] ,
          "attributes": {
            "ROUTING": "R12C12_F0;;1;R12C12_S10;R12C12_F0_S100;1;R13C12_A5;R13C12_S101_A5;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3877736 ] ,
          "attributes": {
            "ROUTING": "R12C12_F1;;1;R12C12_EW10;R12C12_F1_EW10;1;R12C13_A0;R12C13_E111_A0;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3877732 ] ,
          "attributes": {
            "ROUTING": "R12C12_F2;;1;R12C12_E10;R12C12_F2_E100;1;R12C13_E20;R12C13_E101_E200;1;R12C13_A2;R12C13_E200_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877726 ] ,
          "attributes": {
            "ROUTING": "R12C9_F2;;1;R12C9_SN10;R12C9_F2_SN10;1;R13C9_E25;R13C9_S111_E250;1;R13C10_A4;R13C10_E251_A4;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877725 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3877722 ] ,
          "attributes": {
            "ROUTING": "R12C10_F3;;1;R12C10_S10;R12C10_F3_S100;1;R13C10_S20;R13C10_S101_S200;1;R14C10_X01;R14C10_S201_X01;1;R14C10_A1;R14C10_X01_A1;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877721 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3877718 ] ,
          "attributes": {
            "ROUTING": "R12C10_F4;;1;R12C10_S24;R12C10_F4_S240;1;R14C10_X05;R14C10_S242_X05;1;R14C10_A2;R14C10_X05_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877715 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3877712 ] ,
          "attributes": {
            "ROUTING": "R13C16_F3;;1;R13C16_X06;R13C16_F3_X06;1;R13C16_A4;R13C16_X06_A4;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[14]": {
          "hide_name": 0,
          "bits": [ 3877711 ] ,
          "attributes": {
            "ROUTING": "R13C16_SN20;R13C16_Q4_SN20;1;R14C16_E22;R14C16_S121_E220;1;R14C16_C6;R14C16_E220_C6;1;R13C16_A3;R13C16_X07_A3;1;R13C16_X07;R13C16_Q4_X07;1;R13C16_Q4;;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM_ALU_SUM_9_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877710 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877708 ] ,
          "attributes": {
            "ROUTING": "R13C14_F2;;1;R13C14_SN10;R13C14_F2_SN10;1;R12C14_A1;R12C14_N111_A1;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[1]": {
          "hide_name": 0,
          "bits": [ 3877707 ] ,
          "attributes": {
            "ROUTING": "R12C14_S21;R12C14_Q1_S210;1;R13C14_X02;R13C14_S211_X02;1;R13C14_A2;R13C14_X02_A2;1;R12C14_Q1;;1;R12C14_SN20;R12C14_Q1_SN20;1;R13C14_B6;R13C14_S121_B6;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877705 ] ,
          "attributes": {
            "ROUTING": "R13C14_F3;;1;R13C14_N23;R13C14_F3_N230;1;R12C14_A5;R12C14_N231_A5;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[2]": {
          "hide_name": 0,
          "bits": [ 3877704 ] ,
          "attributes": {
            "ROUTING": "R13C14_X06;R13C14_S251_X06;1;R13C14_C6;R13C14_X06_C6;1;R12C14_Q5;;1;R12C14_S25;R12C14_Q5_S250;1;R13C14_A3;R13C14_S251_A3;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877703 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877700 ] ,
          "attributes": {
            "ROUTING": "R13C14_F4;;1;R13C14_SN20;R13C14_F4_SN20;1;R12C14_A4;R12C14_N121_A4;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[3]": {
          "hide_name": 0,
          "bits": [ 3877699 ] ,
          "attributes": {
            "ROUTING": "R12C14_SN10;R12C14_Q4_SN10;1;R13C14_D6;R13C14_S111_D6;1;R12C14_Q4;;1;R12C14_S10;R12C14_Q4_S100;1;R13C14_A4;R13C14_S101_A4;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877698 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3877695 ] ,
          "attributes": {
            "ROUTING": "R13C14_F5;;1;R13C14_N25;R13C14_F5_N250;1;R12C14_A2;R12C14_N251_A2;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[4]": {
          "hide_name": 0,
          "bits": [ 3877694 ] ,
          "attributes": {
            "ROUTING": "R12C14_S22;R12C14_Q2_S220;1;R13C14_X07;R13C14_S221_X07;1;R13C14_A5;R13C14_X07_A5;1;R12C14_Q2;;1;R12C14_EW10;R12C14_Q2_EW10;1;R12C15_S21;R12C15_E111_S210;1;R13C15_A6;R13C15_S211_A6;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877693 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3877690 ] ,
          "attributes": {
            "ROUTING": "R13C15_F0;;1;R13C15_SN20;R13C15_F0_SN20;1;R12C15_A4;R12C15_N121_A4;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[5]": {
          "hide_name": 0,
          "bits": [ 3877689 ] ,
          "attributes": {
            "ROUTING": "R12C15_S13;R12C15_Q4_S130;1;R13C15_A0;R13C15_S131_A0;1;R12C15_Q4;;1;R12C15_SN20;R12C15_Q4_SN20;1;R13C15_B6;R13C15_S121_B6;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877688 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3877685 ] ,
          "attributes": {
            "ROUTING": "R13C15_F1;;1;R13C15_SN10;R13C15_F1_SN10;1;R12C15_A3;R12C15_N111_A3;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[6]": {
          "hide_name": 0,
          "bits": [ 3877684 ] ,
          "attributes": {
            "ROUTING": "R13C15_X02;R13C15_S231_X02;1;R13C15_A1;R13C15_X02_A1;1;R12C15_Q3;;1;R12C15_S23;R12C15_Q3_S230;1;R13C15_X08;R13C15_S231_X08;1;R13C15_C6;R13C15_X08_C6;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877683 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3877680 ] ,
          "attributes": {
            "ROUTING": "R13C15_F2;;1;R13C15_N22;R13C15_F2_N220;1;R12C15_X07;R12C15_N221_X07;1;R12C15_A2;R12C15_X07_A2;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[7]": {
          "hide_name": 0,
          "bits": [ 3877679 ] ,
          "attributes": {
            "ROUTING": "R13C15_D6;R13C15_X07_D6;1;R12C15_Q2;;1;R12C15_S22;R12C15_Q2_S220;1;R13C15_X07;R13C15_S221_X07;1;R13C15_A2;R13C15_X07_A2;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877678 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3877675 ] ,
          "attributes": {
            "ROUTING": "R13C15_F5;;1;R13C15_S25;R13C15_F5_S250;1;R14C15_A0;R14C15_S251_A0;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[10]": {
          "hide_name": 0,
          "bits": [ 3877674 ] ,
          "attributes": {
            "ROUTING": "R14C15_N10;R14C15_Q0_N100;1;R14C15_C4;R14C15_N100_C4;1;R14C15_Q0;;1;R14C15_SN20;R14C15_Q0_SN20;1;R13C15_A5;R13C15_N121_A5;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877672 ] ,
          "attributes": {
            "ROUTING": "R13C16_F0;;1;R13C16_S13;R13C16_F0_S130;1;R14C16_A0;R14C16_S131_A0;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[11]": {
          "hide_name": 0,
          "bits": [ 3877671 ] ,
          "attributes": {
            "ROUTING": "R14C16_EW20;R14C16_Q0_EW20;1;R14C15_D4;R14C15_W121_D4;1;R14C16_Q0;;1;R14C16_SN10;R14C16_Q0_SN10;1;R13C16_A0;R13C16_N111_A0;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877670 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877667 ] ,
          "attributes": {
            "ROUTING": "R13C16_F1;;1;R13C16_S21;R13C16_F1_S210;1;R14C16_X02;R14C16_S211_X02;1;R14C16_A2;R14C16_X02_A2;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[12]": {
          "hide_name": 0,
          "bits": [ 3877666 ] ,
          "attributes": {
            "ROUTING": "R14C16_X01;R14C16_Q2_X01;1;R14C16_A6;R14C16_X01_A6;1;R14C16_Q2;;1;R14C16_N22;R14C16_Q2_N220;1;R13C16_X01;R13C16_N221_X01;1;R13C16_A1;R13C16_X01_A1;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877665 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3877662 ] ,
          "attributes": {
            "ROUTING": "R13C16_F2;;1;R13C16_S10;R13C16_F2_S100;1;R14C16_A4;R14C16_S101_A4;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[13]": {
          "hide_name": 0,
          "bits": [ 3877661 ] ,
          "attributes": {
            "ROUTING": "R14C16_X07;R14C16_Q4_X07;1;R14C16_B6;R14C16_X07_B6;1;R14C16_Q4;;1;R14C16_N24;R14C16_Q4_N240;1;R13C16_X05;R13C16_N241_X05;1;R13C16_A2;R13C16_X05_A2;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877660 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3877655 ] ,
          "attributes": {
            "ROUTING": "R13C15_F3;;1;R13C15_S23;R13C15_F3_S230;1;R14C15_X02;R14C15_S231_X02;1;R14C15_A1;R14C15_X02_A1;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[8]": {
          "hide_name": 0,
          "bits": [ 3877654 ] ,
          "attributes": {
            "ROUTING": "R14C15_X06;R14C15_Q1_X06;1;R14C15_A4;R14C15_X06_A4;1;R14C15_Q1;;1;R14C15_SN10;R14C15_Q1_SN10;1;R13C15_A3;R13C15_N111_A3;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877653 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3877650 ] ,
          "attributes": {
            "ROUTING": "R13C15_F4;;1;R13C15_S13;R13C15_F4_S130;1;R14C15_A3;R14C15_S131_A3;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[9]": {
          "hide_name": 0,
          "bits": [ 3877649 ] ,
          "attributes": {
            "ROUTING": "R14C15_W10;R14C15_Q3_W100;1;R14C15_B4;R14C15_W100_B4;1;R14C15_Q3;;1;R14C15_N23;R14C15_Q3_N230;1;R13C15_A4;R13C15_N231_A4;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877646 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877643 ] ,
          "attributes": {
            "ROUTING": "R13C14_F1;;1;R13C14_N21;R13C14_F1_N210;1;R12C14_X02;R12C14_N211_X02;1;R12C14_A0;R12C14_X02_A0;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.cuenta_salida[0]": {
          "hide_name": 0,
          "bits": [ 3877642 ] ,
          "attributes": {
            "ROUTING": "R12C14_S20;R12C14_Q0_S200;1;R13C14_X01;R13C14_S201_X01;1;R13C14_A6;R13C14_X01_A6;1;R12C14_Q0;;1;R12C14_S13;R12C14_Q0_S130;1;R13C14_A1;R13C14_S131_A1;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:13.41-13.54",
            "hdlname": "SUBMODULE_DISPLAY cuenta_salida"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877641 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:31.34-31.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877638 ] ,
          "attributes": {
            "ROUTING": "R12C9_F1;;1;R12C9_S21;R12C9_F1_S210;1;R13C9_A5;R13C9_S211_A5;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.catodo_o_ALU_I1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877637 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "21",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:23.81-23.99|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3877960 ] ,
          "attributes": {
            "ROUTING": "R13C15_C3;R13C15_W220_C3;1;R13C15_C5;R13C15_S220_C5;1;R12C10_C5;R12C10_X08_C5;1;R13C16_C2;R13C16_X04_C2;1;R12C11_C0;R12C11_X04_C0;1;R12C9_C1;R12C9_X04_C1;1;R12C11_C1;R12C11_X04_C1;1;R12C12_C0;R12C12_X04_C0;1;R12C12_C2;R12C12_X04_C2;1;R12C10_C2;R12C10_X04_C2;1;R12C11_C2;R12C11_X04_C2;1;R12C10_C3;R12C10_X04_C3;1;R12C9_C4;R12C9_X08_C4;1;R12C11_C5;R12C11_X08_C5;1;R15C47_E27;R15C47_VCC_E270;1;R15C47_A0;R15C47_W271_A0;1;R13C15_C1;R13C15_E261_C1;1;R12C10_C0;R12C10_X04_C0;1;R13C15_S22;R13C15_VCC_S220;1;R13C15_C4;R13C15_S220_C4;1;R12C11_X08;R12C11_VCC_X08;1;R12C11_C4;R12C11_X08_C4;1;R12C11_X04;R12C11_VCC_X04;1;R12C11_C3;R12C11_X04_C3;1;R12C12_C3;R12C12_X04_C3;1;R13C16_C1;R13C16_X04_C1;1;R13C16_C0;R13C16_X04_C0;1;R13C14_C0;R13C14_X04_C0;1;R12C9_C3;R12C9_X04_C3;1;R12C12_X08;R12C12_VCC_X08;1;R12C12_C4;R12C12_X08_C4;1;R13C14_C2;R13C14_X04_C2;1;R12C9_C2;R12C9_X04_C2;1;R12C9_B1;R12C9_X04_B1;1;R13C14_C3;R13C14_X04_C3;1;R13C14_C5;R13C14_X08_C5;1;R13C14_E26;R13C14_VCC_E260;1;R13C15_C0;R13C15_E261_C0;1;R13C15_W22;R13C15_VCC_W220;1;R13C15_C2;R13C15_W220_C2;1;R12C9_X08;R12C9_VCC_X08;1;R12C9_C5;R12C9_X08_C5;1;R12C10_X08;R12C10_VCC_X08;1;R12C10_C4;R12C10_X08_C4;1;R13C14_B1;R13C14_X04_B1;1;R13C14_X08;R13C14_VCC_X08;1;R13C14_C4;R13C14_X08_C4;1;R13C14_X04;R13C14_VCC_X04;1;R13C14_C1;R13C14_X04_C1;1;R12C10_X04;R12C10_VCC_X04;1;R12C10_C1;R12C10_X04_C1;1;R12C12_X04;R12C12_VCC_X04;1;R12C12_C1;R12C12_X04_C1;1;R12C9_X04;R12C9_VCC_X04;1;R12C9_C0;R12C9_X04_C0;1;R1C1_N20;R1C1_VCC_N200;1;R1C1_C4;R1C1_S201_C4;1;VCC;;1;R13C16_X04;R13C16_VCC_X04;1;R13C16_C3;R13C16_X04_C3;1"
          }
        },
        "SUBMODULE_DISPLAY.anodo_o[0]": {
          "hide_name": 0,
          "bits": [ 3877631 ] ,
          "attributes": {
            "ROUTING": "R27C31_F4;;1;R27C31_S24;R27C31_F4_S240;1;R29C31_E24;R29C31_S242_E240;1;R29C33_X03;R29C33_E242_X03;1;R29C33_D1;R29C33_X03_D1;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:7.24-7.31",
            "hdlname": "SUBMODULE_DISPLAY anodo_o"
          }
        },
        "SUBMODULE_DISPLAY.anodo_o[1]": {
          "hide_name": 0,
          "bits": [ 3877629 ] ,
          "attributes": {
            "ROUTING": "R27C14_F3;;1;R27C14_S23;R27C14_F3_S230;1;R29C14_W23;R29C14_S232_W230;1;R29C12_W23;R29C12_W232_W230;1;R29C10_W23;R29C10_W232_W230;1;R29C8_X06;R29C8_W232_X06;1;R29C8_D1;R29C8_X06_D1;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:7.24-7.31",
            "hdlname": "SUBMODULE_DISPLAY anodo_o"
          }
        },
        "SUBMODULE_DISPLAY.anodo_o[2]": {
          "hide_name": 0,
          "bits": [ 3877627 ] ,
          "attributes": {
            "ROUTING": "R27C29_F0;;1;R27C29_S20;R27C29_F0_S200;1;R29C29_X03;R29C29_S202_X03;1;R29C29_A0;R29C29_X03_A0;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:7.24-7.31",
            "hdlname": "SUBMODULE_DISPLAY anodo_o"
          }
        },
        "SUBMODULE_DISPLAY.contador_digitos[0]": {
          "hide_name": 0,
          "bits": [ 3877625 ] ,
          "attributes": {
            "ROUTING": "R27C30_E25;R27C30_E252_E250;1;R27C31_X08;R27C31_E251_X08;1;R27C31_B4;R27C31_X08_B4;1;R17C14_E24;R17C14_S242_E240;1;R17C16_E25;R17C16_E242_E250;1;R17C18_E20;R17C18_E252_E200;1;R17C20_E20;R17C20_E202_E200;1;R17C22_E21;R17C22_E202_E210;1;R17C24_E21;R17C24_E212_E210;1;R17C26_E21;R17C26_E212_E210;1;R17C28_E21;R17C28_E212_E210;1;R17C30_E21;R17C30_E212_E210;1;R17C31_B7;R17C31_E211_B7;1;R15C14_E10;R15C14_Q4_E100;1;R15C14_A4;R15C14_E100_A4;1;R27C14_B3;R27C14_X03_B3;1;R15C14_S24;R15C14_Q4_S240;1;R17C14_S24;R17C14_S242_S240;1;R19C14_S24;R19C14_S242_S240;1;R21C14_S24;R21C14_S242_S240;1;R23C14_S24;R23C14_S242_S240;1;R25C14_E24;R25C14_S242_E240;1;R25C16_E24;R25C16_E242_E240;1;R25C18_E25;R25C18_E242_E250;1;R25C20_S25;R25C20_E252_S250;1;R27C20_E25;R27C20_S252_E250;1;R27C22_E25;R27C22_E252_E250;1;R27C24_E25;R27C24_E252_E250;1;R27C26_E25;R27C26_E252_E250;1;R27C28_E25;R27C28_E252_E250;1;R27C29_A0;R27C29_E251_A0;1;R15C14_X03;R15C14_Q4_X03;1;R15C14_B3;R15C14_X03_B3;1;R15C14_Q4;;1;R25C14_S24;R25C14_S242_S240;1;R27C14_X03;R27C14_S242_X03;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:17.15-17.31",
            "hdlname": "SUBMODULE_DISPLAY contador_digitos"
          }
        },
        "SUBMODULE_DISPLAY.contador_digitos[1]": {
          "hide_name": 0,
          "bits": [ 3877624 ] ,
          "attributes": {
            "ROUTING": "R27C30_E26;R27C30_E232_E260;1;R27C31_X07;R27C31_E261_X07;1;R27C31_A4;R27C31_X07_A4;1;R27C14_E27;R27C14_S272_E270;1;R27C16_E22;R27C16_E272_E220;1;R27C18_E22;R27C18_E222_E220;1;R27C20_E22;R27C20_E222_E220;1;R27C22_E22;R27C22_E222_E220;1;R27C24_E23;R27C24_E222_E230;1;R27C26_E23;R27C26_E232_E230;1;R27C28_E23;R27C28_E232_E230;1;R27C29_B0;R27C29_E231_B0;1;R17C14_E23;R17C14_S232_E230;1;R17C16_E26;R17C16_E232_E260;1;R17C18_E27;R17C18_E262_E270;1;R17C20_E27;R17C20_E272_E270;1;R17C22_E27;R17C22_E272_E270;1;R17C24_E27;R17C24_E272_E270;1;R17C26_E27;R17C26_E272_E270;1;R17C28_E27;R17C28_E272_E270;1;R17C30_E27;R17C30_E272_E270;1;R17C31_A7;R17C31_E271_A7;1;R15C14_S23;R15C14_Q3_S230;1;R17C14_S23;R17C14_S232_S230;1;R19C14_S23;R19C14_S232_S230;1;R21C14_S23;R21C14_S232_S230;1;R23C14_S26;R23C14_S232_S260;1;R25C14_S27;R25C14_S262_S270;1;R27C14_A3;R27C14_S272_A3;1;R15C14_Q3;;1;R15C14_X02;R15C14_Q3_X02;1;R15C14_A3;R15C14_X02_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:44.37-44.60|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "SUBMODULE_DISPLAY contador_digitos"
          }
        },
        "SUBMODULE_DISPLAY.anodo_o[3]": {
          "hide_name": 0,
          "bits": [ 3877622 ] ,
          "attributes": {
            "ROUTING": "R17C31_F7;;1;R17C31_E27;R17C31_F7_E270;1;R17C33_E27;R17C33_E272_E270;1;R17C35_E27;R17C35_E272_E270;1;R17C37_E22;R17C37_E272_E220;1;R17C39_E23;R17C39_E222_E230;1;R17C41_E23;R17C41_E232_E230;1;R17C43_E23;R17C43_E232_E230;1;R17C45_E26;R17C45_E232_E260;1;R17C47_X03;R17C47_E262_X03;1;R17C47_D1;R17C47_X03_D1;1",
            "src": "../design/module_top_deco_gray.v:47.47-53.10|../design/module_7_segments.v:7.24-7.31",
            "hdlname": "SUBMODULE_DISPLAY anodo_o"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877617 ] ,
          "attributes": {
            "ROUTING": "R13C10_F1;;1;R13C10_I1MUX0;R13C10_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877616 ] ,
          "attributes": {
            "ROUTING": "R13C10_F0;;1;R13C10_I0MUX0;R13C10_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[3]": {
          "hide_name": 0,
          "bits": [ 3877613 ] ,
          "attributes": {
            "ROUTING": "R13C9_N21;R13C9_Q1_N210;1;R12C9_A4;R12C9_N211_A4;1;R13C9_Q1;;1;R13C9_E10;R13C9_Q1_E100;1;R13C10_D2;R13C10_E101_D2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[2]": {
          "hide_name": 0,
          "bits": [ 3877612 ] ,
          "attributes": {
            "ROUTING": "R13C10_X04;R13C10_Q5_X04;1;R13C10_C2;R13C10_X04_C2;1;R13C10_Q5;;1;R13C10_W13;R13C10_Q5_W130;1;R13C9_N27;R13C9_W131_N270;1;R12C9_A3;R12C9_N271_A3;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[1]": {
          "hide_name": 0,
          "bits": [ 3877611 ] ,
          "attributes": {
            "ROUTING": "R13C10_EW10;R13C10_Q4_EW10;1;R13C9_N25;R13C9_W111_N250;1;R12C9_A2;R12C9_N251_A2;1;R13C10_B2;R13C10_X03_B2;1;R13C10_X03;R13C10_Q4_X03;1;R13C10_Q4;;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[0]": {
          "hide_name": 0,
          "bits": [ 3877610 ] ,
          "attributes": {
            "ROUTING": "R13C9_SN10;R13C9_Q5_SN10;1;R12C9_A1;R12C9_N111_A1;1;R13C9_Q5;;1;R13C9_EW10;R13C9_Q5_EW10;1;R13C10_A2;R13C10_E111_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[4]": {
          "hide_name": 0,
          "bits": [ 3877608 ] ,
          "attributes": {
            "ROUTING": "R13C10_SEL0;R13C10_X07_SEL0;1;R13C9_E24;R13C9_Q4_E240;1;R13C10_X07;R13C10_E241_X07;1;R13C10_SEL2;R13C10_X07_SEL2;1;R13C9_Q4;;1;R13C9_SN20;R13C9_Q4_SN20;1;R12C9_A5;R12C9_N121_A5;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877607 ] ,
          "attributes": {
            "ROUTING": "R13C10_F3;;1;R13C10_I1MUX2;R13C10_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877606 ] ,
          "attributes": {
            "ROUTING": "R13C10_F2;;1;R13C10_I0MUX2;R13C10_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[5]": {
          "hide_name": 0,
          "bits": [ 3877604 ] ,
          "attributes": {
            "ROUTING": "R11C10_S23;R11C10_Q3_S230;1;R13C10_X02;R13C10_S232_X02;1;R13C10_SEL1;R13C10_X02_SEL1;1;R11C10_Q3;;1;R11C10_S13;R11C10_Q3_S130;1;R12C10_A0;R12C10_S131_A0;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877603 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF0;;1;R13C10_I1MUX1;R13C10_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877602 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF2;;1;R13C10_I0MUX1;R13C10_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[13]": {
          "hide_name": 0,
          "bits": [ 3877600 ] ,
          "attributes": {
            "ROUTING": "R14C11_S10;R14C11_Q0_S100;1;R14C11_D5;R14C11_S100_D5;1;R14C11_Q0;;1;R14C11_N20;R14C11_Q0_N200;1;R12C11_X05;R12C11_N202_X05;1;R12C11_A2;R12C11_X05_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[12]": {
          "hide_name": 0,
          "bits": [ 3877599 ] ,
          "attributes": {
            "ROUTING": "R14C11_X05;R14C11_Q2_X05;1;R14C11_C5;R14C11_X05_C5;1;R14C11_Q2;;1;R14C11_N22;R14C11_Q2_N220;1;R12C11_X03;R12C11_N222_X03;1;R12C11_A1;R12C11_X03_A1;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[11]": {
          "hide_name": 0,
          "bits": [ 3877598 ] ,
          "attributes": {
            "ROUTING": "R14C11_W10;R14C11_Q1_W100;1;R14C11_B5;R14C11_W100_B5;1;R14C11_Q1;;1;R14C11_N21;R14C11_Q1_N210;1;R12C11_X02;R12C11_N212_X02;1;R12C11_A0;R12C11_X02_A0;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[10]": {
          "hide_name": 0,
          "bits": [ 3877597 ] ,
          "attributes": {
            "ROUTING": "R14C11_X06;R14C11_Q3_X06;1;R14C11_A5;R14C11_X06_A5;1;R14C11_Q3;;1;R14C11_N23;R14C11_Q3_N230;1;R12C11_W23;R12C11_N232_W230;1;R12C10_X06;R12C10_W231_X06;1;R12C10_A5;R12C10_X06_A5;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[9]": {
          "hide_name": 0,
          "bits": [ 3877595 ] ,
          "attributes": {
            "ROUTING": "R14C10_S13;R14C10_Q2_S130;1;R14C10_D6;R14C10_S130_D6;1;R14C10_Q2;;1;R14C10_N22;R14C10_Q2_N220;1;R12C10_X05;R12C10_N222_X05;1;R12C10_A4;R12C10_X05_A4;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[8]": {
          "hide_name": 0,
          "bits": [ 3877594 ] ,
          "attributes": {
            "ROUTING": "R14C10_X06;R14C10_Q1_X06;1;R14C10_C6;R14C10_X06_C6;1;R14C10_Q1;;1;R14C10_N21;R14C10_Q1_N210;1;R12C10_X02;R12C10_N212_X02;1;R12C10_A3;R12C10_X02_A3;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[7]": {
          "hide_name": 0,
          "bits": [ 3877593 ] ,
          "attributes": {
            "ROUTING": "R14C10_W13;R14C10_Q3_W130;1;R14C10_B6;R14C10_W130_B6;1;R14C10_Q3;;1;R14C10_N13;R14C10_Q3_N130;1;R13C10_N27;R13C10_N131_N270;1;R12C10_A2;R12C10_N271_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[6]": {
          "hide_name": 0,
          "bits": [ 3877592 ] ,
          "attributes": {
            "ROUTING": "R14C9_EW10;R14C9_Q5_EW10;1;R14C10_A6;R14C10_E111_A6;1;R14C9_Q5;;1;R14C9_N25;R14C9_Q5_N250;1;R12C9_E25;R12C9_N252_E250;1;R12C10_A1;R12C10_E251_A1;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[21]": {
          "hide_name": 0,
          "bits": [ 3877590 ] ,
          "attributes": {
            "ROUTING": "R12C13_W27;R12C13_N131_W270;1;R12C12_A4;R12C12_W271_A4;1;R13C13_Q2;;1;R13C13_N13;R13C13_Q2_N130;1;R12C13_D6;R12C13_N131_D6;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[20]": {
          "hide_name": 0,
          "bits": [ 3877589 ] ,
          "attributes": {
            "ROUTING": "R12C13_X06;R12C13_Q1_X06;1;R12C13_C6;R12C13_X06_C6;1;R12C13_Q1;;1;R12C13_W21;R12C13_Q1_W210;1;R12C12_X02;R12C12_W211_X02;1;R12C12_A3;R12C12_X02_A3;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[19]": {
          "hide_name": 0,
          "bits": [ 3877588 ] ,
          "attributes": {
            "ROUTING": "R12C13_X05;R12C13_Q2_X05;1;R12C13_B6;R12C13_X05_B6;1;R12C13_Q2;;1;R12C13_W13;R12C13_Q2_W130;1;R12C12_A2;R12C12_W131_A2;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[18]": {
          "hide_name": 0,
          "bits": [ 3877587 ] ,
          "attributes": {
            "ROUTING": "R12C13_X01;R12C13_Q0_X01;1;R12C13_A6;R12C13_X01_A6;1;R12C13_Q0;;1;R12C13_W20;R12C13_Q0_W200;1;R12C12_X01;R12C12_W201_X01;1;R12C12_A1;R12C12_X01_A1;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[17]": {
          "hide_name": 0,
          "bits": [ 3877585 ] ,
          "attributes": {
            "ROUTING": "R13C12_W10;R13C12_Q5_W100;1;R13C11_N24;R13C11_W101_N240;1;R12C11_D6;R12C11_N241_D6;1;R13C12_Q5;;1;R13C12_SN10;R13C12_Q5_SN10;1;R12C12_A0;R12C12_N111_A0;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[16]": {
          "hide_name": 0,
          "bits": [ 3877584 ] ,
          "attributes": {
            "ROUTING": "R11C11_SN20;R11C11_Q4_SN20;1;R12C11_E22;R12C11_S121_E220;1;R12C11_C6;R12C11_E220_C6;1;R11C11_Q4;;1;R11C11_S10;R11C11_Q4_S100;1;R12C11_A5;R12C11_S101_A5;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[15]": {
          "hide_name": 0,
          "bits": [ 3877583 ] ,
          "attributes": {
            "ROUTING": "R12C11_B6;R12C11_X07_B6;1;R12C13_Q4;;1;R12C13_W24;R12C13_Q4_W240;1;R12C11_X07;R12C11_W242_X07;1;R12C11_A4;R12C11_X07_A4;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_INPUT.cuenta_entrada[14]": {
          "hide_name": 0,
          "bits": [ 3877582 ] ,
          "attributes": {
            "ROUTING": "R11C11_S23;R11C11_Q3_S230;1;R12C11_A6;R12C11_S231_A6;1;R11C11_Q3;;1;R11C11_S13;R11C11_Q3_S130;1;R12C11_A3;R12C11_S131_A3;1",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:17.39-17.53",
            "hdlname": "SUBMODULE_INPUT cuenta_entrada"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3877580 ] ,
          "attributes": {
            "ROUTING": "R13C11_E26;R13C11_S261_E260;1;R13C12_X03;R13C12_E261_X03;1;R13C12_D1;R13C12_X03_D1;1;R13C11_SEL0;R13C11_X05_SEL0;1;R12C11_F6;;1;R12C11_S26;R12C11_F6_S260;1;R13C11_X05;R13C11_S261_X05;1;R13C11_SEL2;R13C11_X05_SEL2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3877579 ] ,
          "attributes": {
            "ROUTING": "R13C12_X01;R13C12_W221_X01;1;R13C12_C1;R13C12_X01_C1;1;R12C13_F6;;1;R12C13_SN20;R12C13_F6_SN20;1;R13C13_W22;R13C13_S121_W220;1;R13C11_D1;R13C11_W222_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3877578 ] ,
          "attributes": {
            "ROUTING": "R14C10_E26;R14C10_F6_E260;1;R14C12_N26;R14C12_E262_N260;1;R13C12_X05;R13C12_N261_X05;1;R13C12_B1;R13C12_X05_B1;1;R14C10_F6;;1;R14C10_EW20;R14C10_F6_EW20;1;R14C11_N26;R14C11_E121_N260;1;R13C11_C1;R13C11_N261_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3877577 ] ,
          "attributes": {
            "ROUTING": "R13C11_E27;R13C11_N131_E270;1;R13C12_A1;R13C12_E271_A1;1;R14C11_F5;;1;R14C11_N13;R14C11_F5_N130;1;R13C11_B1;R13C11_N131_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877574 ] ,
          "attributes": {
            "ROUTING": "R13C12_F1;;1;R13C12_I1MUX0;R13C12_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877573 ] ,
          "attributes": {
            "ROUTING": "R13C12_F0;;1;R13C12_I0MUX0;R13C12_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877569 ] ,
          "attributes": {
            "ROUTING": "R13C12_SEL2;R13C12_X06_SEL2;1;R13C12_X06;R13C12_E212_X06;1;R13C12_SEL0;R13C12_X06_SEL0;1;R13C10_OF1;;1;R13C10_E21;R13C10_OF1_E210;1;R13C11_X02;R13C11_E211_X02;1;R13C11_A1;R13C11_X02_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877568 ] ,
          "attributes": {
            "ROUTING": "R13C12_F3;;1;R13C12_I1MUX2;R13C12_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877567 ] ,
          "attributes": {
            "ROUTING": "R13C12_F2;;1;R13C12_I0MUX2;R13C12_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 3877565 ] ,
          "attributes": {
            "ROUTING": "R14C11_LSR0;R14C11_X08_LSR0;1;R13C9_S21;R13C9_W211_S210;1;R14C9_X08;R14C9_S211_X08;1;R14C9_LSR2;R14C9_X08_LSR2;1;R13C12_E21;R13C12_OF1_E210;1;R13C13_LSR1;R13C13_E211_LSR1;1;R13C11_S21;R13C11_W211_S210;1;R14C11_X08;R14C11_S211_X08;1;R14C11_LSR1;R14C11_X08_LSR1;1;R12C13_LSR2;R12C13_E211_LSR2;1;R14C10_LSR1;R14C10_X08_LSR1;1;R13C10_N21;R13C10_W212_N210;1;R11C10_X06;R11C10_N212_X06;1;R11C10_LSR1;R11C10_X06_LSR1;1;R13C10_S21;R13C10_W212_S210;1;R14C10_X08;R14C10_S211_X08;1;R14C10_LSR0;R14C10_X08_LSR0;1;R12C13_S21;R12C13_E211_S210;1;R13C13_W21;R13C13_S211_W210;1;R13C12_LSR2;R13C12_W211_LSR2;1;R12C13_LSR1;R12C13_E211_LSR1;1;R12C12_E21;R12C12_N211_E210;1;R12C13_LSR0;R12C13_E211_LSR0;1;R13C10_LSR2;R13C10_W212_LSR2;1;R11C11_LSR1;R11C11_W211_LSR1;1;R13C9_LSR2;R13C9_W211_LSR2;1;R13C12_W21;R13C12_OF1_W210;1;R13C10_W21;R13C10_W212_W210;1;R13C9_LSR0;R13C9_W211_LSR0;1;R13C12_OF1;;1;R13C12_N21;R13C12_OF1_N210;1;R11C12_W21;R11C12_N212_W210;1;R11C11_LSR2;R11C11_W211_LSR2;1"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3877564 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF0;;1;R13C12_I1MUX1;R13C12_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3877563 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF2;;1;R13C12_I0MUX1;R13C12_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877561 ] ,
          "attributes": {
            "ROUTING": "R13C15_S10;R13C15_F6_S100;1;R14C15_W20;R14C15_S101_W200;1;R14C14_D1;R14C14_W201_D1;1;R13C15_F6;;1;R13C15_EW10;R13C15_F6_EW10;1;R13C14_S21;R13C14_W111_S210;1;R14C14_A5;R14C14_S211_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877560 ] ,
          "attributes": {
            "ROUTING": "R14C14_N22;R14C14_W121_N220;1;R14C14_C1;R14C14_N220_C1;1;R14C15_F4;;1;R14C15_EW20;R14C15_F4_EW20;1;R14C14_D5;R14C14_W121_D5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877559 ] ,
          "attributes": {
            "ROUTING": "R14C14_X07;R14C14_W262_X07;1;R14C14_B1;R14C14_X07_B1;1;R14C16_F6;;1;R14C16_W26;R14C16_F6_W260;1;R14C14_C5;R14C14_W262_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "SUBMODULE_DISPLAY.en_conmutador_DFFR_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877558 ] ,
          "attributes": {
            "ROUTING": "R14C14_A1;R14C14_X03_A1;1;R13C14_F6;;1;R13C14_S26;R13C14_F6_S260;1;R14C14_X03;R14C14_S261_X03;1;R14C14_B5;R14C14_X03_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3877958 ] ,
          "attributes": {
            "ROUTING": "R14C47_A0;R14C47_W271_A0;1;R13C15_D4;R13C15_W270_D4;1;R13C16_D2;R13C16_S270_D2;1;R12C12_B2;R12C12_S250_B2;1;R12C10_B3;R12C10_W211_B3;1;R12C10_B1;R12C10_W250_B1;1;R13C16_D0;R13C16_E270_D0;1;R13C15_D2;R13C15_S270_D2;1;R13C16_B3;R13C16_S250_B3;1;R29C41_E21;R29C41_VSS_E210;1;R29C41_A0;R29C41_E210_A0;1;R15C47_S26;R15C47_VSS_S260;1;R15C47_D1;R15C47_S260_D1;1;R13C14_D4;R13C14_W270_D4;1;R13C14_E27;R13C14_VSS_E270;1;R13C14_D1;R13C14_E270_D1;1;R13C14_D2;R13C14_S270_D2;1;R13C47_E25;R13C47_VSS_E250;1;R13C47_A0;R13C47_W251_A0;1;R12C11_D4;R12C11_W270_D4;1;R29C41_E27;R29C41_VSS_E270;1;R29C41_D1;R29C41_E270_D1;1;R13C15_W27;R13C15_VSS_W270;1;R13C15_D5;R13C15_W270_D5;1;R12C11_D1;R12C11_E270_D1;1;R12C9_B5;R12C9_W211_B5;1;R13C16_S27;R13C16_VSS_S270;1;R13C16_D3;R13C16_S270_D3;1;R13C15_B0;R13C15_W250_B0;1;R12C11_B2;R12C11_S250_B2;1;R14C15_N21;R14C15_VSS_N210;1;R13C15_B3;R13C15_N211_B3;1;R12C10_B5;R12C10_E250_B5;1;R12C11_W21;R12C11_VSS_W210;1;R12C10_B2;R12C10_W211_B2;1;R13C15_B4;R13C15_E250_B4;1;R13C14_B3;R13C14_S250_B3;1;R12C12_B1;R12C12_W250_B1;1;R12C12_D2;R12C12_S270_D2;1;R12C11_D3;R12C11_S270_D3;1;R12C12_W27;R12C12_VSS_W270;1;R12C12_D4;R12C12_W270_D4;1;R13C16_E27;R13C16_VSS_E270;1;R13C16_D1;R13C16_E270_D1;1;R12C11_S25;R12C11_VSS_S250;1;R12C11_B3;R12C11_S250_B3;1;R12C10_W21;R12C10_VSS_W210;1;R12C9_B4;R12C9_W211_B4;1;R12C10_D3;R12C10_S270_D3;1;R12C12_D1;R12C12_E270_D1;1;R12C10_D0;R12C10_E270_D0;1;R12C10_W25;R12C10_VSS_W250;1;R12C10_B0;R12C10_W250_B0;1;R13C15_D0;R13C15_E270_D0;1;R13C16_S25;R13C16_VSS_S250;1;R13C16_B2;R13C16_S250_B2;1;R13C14_B5;R13C14_E250_B5;1;R13C15_E25;R13C15_VSS_E250;1;R13C15_B5;R13C15_E250_B5;1;R12C9_B2;R12C9_S250_B2;1;R12C12_S27;R12C12_VSS_S270;1;R12C12_D3;R12C12_S270_D3;1;R12C9_E27;R12C9_VSS_E270;1;R12C9_D1;R12C9_E270_D1;1;R12C10_D4;R12C10_W270_D4;1;R13C14_W27;R13C14_VSS_W270;1;R13C14_D5;R13C14_W270_D5;1;R12C11_B1;R12C11_W250_B1;1;R12C11_E27;R12C11_VSS_E270;1;R12C11_D0;R12C11_E270_D0;1;R12C10_S27;R12C10_VSS_S270;1;R12C10_D2;R12C10_S270_D2;1;R13C15_S27;R13C15_VSS_S270;1;R13C15_D3;R13C15_S270_D3;1;R13C14_E25;R13C14_VSS_E250;1;R13C14_B4;R13C14_E250_B4;1;R12C10_E27;R12C10_VSS_E270;1;R12C10_D1;R12C10_E270_D1;1;R12C11_S27;R12C11_VSS_S270;1;R12C11_D2;R12C11_S270_D2;1;R12C12_E25;R12C12_VSS_E250;1;R12C12_B4;R12C12_E250_B4;1;R13C14_S27;R13C14_VSS_S270;1;R13C14_D3;R13C14_S270_D3;1;R13C16_B1;R13C16_W250_B1;1;R12C9_S25;R12C9_VSS_S250;1;R12C9_B3;R12C9_S250_B3;1;R13C15_W25;R13C15_VSS_W250;1;R13C15_B1;R13C15_W250_B1;1;R13C15_E27;R13C15_VSS_E270;1;R13C15_D1;R13C15_E270_D1;1;R12C11_W25;R12C11_VSS_W250;1;R12C11_B0;R12C11_W250_B0;1;R12C11_B4;R12C11_E250_B4;1;R12C12_W25;R12C12_VSS_W250;1;R12C12_B0;R12C12_W250_B0;1;R12C10_W27;R12C10_VSS_W270;1;R12C10_D5;R12C10_W270_D5;1;R12C10_E25;R12C10_VSS_E250;1;R12C10_B4;R12C10_E250_B4;1;R12C9_D4;R12C9_W270_D4;1;R12C12_S25;R12C12_VSS_S250;1;R12C12_B3;R12C12_S250_B3;1;R12C11_E25;R12C11_VSS_E250;1;R12C11_B5;R12C11_E250_B5;1;R12C12_E27;R12C12_VSS_E270;1;R12C12_D0;R12C12_E270_D0;1;R12C11_W27;R12C11_VSS_W270;1;R12C11_D5;R12C11_W270_D5;1;R12C9_W27;R12C9_VSS_W270;1;R12C9_D5;R12C9_W270_D5;1;R12C9_D2;R12C9_S270_D2;1;R12C9_S27;R12C9_VSS_S270;1;R12C9_D3;R12C9_S270_D3;1;R14C47_E27;R14C47_VSS_E270;1;R14C47_D1;R14C47_E270_D1;1;R13C15_X04;R13C15_W251_X04;1;R13C15_B2;R13C15_X04_B2;1;R13C16_W25;R13C16_VSS_W250;1;R13C16_B0;R13C16_W250_B0;1;VSS;;1;R13C14_S25;R13C14_VSS_S250;1;R13C14_B2;R13C14_S250_B2;1"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3877483 ] ,
          "attributes": {
            "ROUTING": "R14C14_SN10;R14C14_OF0_SN10;1;R13C14_E21;R13C14_N111_E210;1;R13C16_LSR2;R13C16_E212_LSR2;1;R14C15_LSR0;R14C15_X05_LSR0;1;R12C14_LSR0;R12C14_X07_LSR0;1;R12C14_LSR1;R12C14_X07_LSR1;1;R14C14_N20;R14C14_OF0_N200;1;R12C14_X07;R12C14_N202_X07;1;R12C14_LSR2;R12C14_X07_LSR2;1;R14C15_X05;R14C15_E201_X05;1;R14C15_LSR1;R14C15_X05_LSR1;1;R12C15_LSR1;R12C15_X05_LSR1;1;R14C16_LSR0;R14C16_X05_LSR0;1;R14C16_LSR2;R14C16_X05_LSR2;1;R14C14_E20;R14C14_OF0_E200;1;R14C16_X05;R14C16_E202_X05;1;R14C16_LSR1;R14C16_X05_LSR1;1;R14C14_OF0;;1;R14C14_E10;R14C14_OF0_E100;1;R14C15_N24;R14C15_E101_N240;1;R12C15_X05;R12C15_N242_X05;1;R12C15_LSR2;R12C15_X05_LSR2;1"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3877482 ] ,
          "attributes": {
            "ROUTING": "R14C14_F1;;1;R14C14_I1MUX0;R14C14_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3877481 ] ,
          "attributes": {
            "ROUTING": "R14C14_F0;;1;R14C14_I0MUX0;R14C14_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "SUBMODULE_BIN_BCD.rst_i": {
          "hide_name": 0,
          "bits": [ 3877476 ] ,
          "attributes": {
            "ROUTING": "R13C11_X01;R13C11_S222_X01;1;R13C11_SEL1;R13C11_X01_SEL1;1;R15C14_A7;R15C14_E272_A7;1;R15C11_A7;R15C11_S232_A7;1;R15C13_A4;R15C13_E271_A4;1;R14C14_X08;R14C14_E272_X08;1;R14C14_SEL0;R14C14_X08_SEL0;1;R14C12_E27;R14C12_S271_E270;1;R14C14_A3;R14C14_E272_A3;1;R15C12_E27;R15C12_S272_E270;1;R15C14_A6;R15C14_E272_A6;1;R13C12_X04;R13C12_S272_X04;1;R13C12_SEL1;R13C12_X04_SEL1;1;R1C11_S22;R1C11_E221_S220;1;R3C11_S22;R3C11_S222_S220;1;R5C11_S22;R5C11_S222_S220;1;R7C11_S22;R7C11_S222_S220;1;R9C11_S22;R9C11_S222_S220;1;R11C11_S22;R11C11_S222_S220;1;R13C11_S23;R13C11_S222_S230;1;R15C11_A6;R15C11_S232_A6;1;R1C2_F6;;1;R1C2_E26;R1C2_F6_E260;1;R1C4_E27;R1C4_E262_E270;1;R1C6_E22;R1C6_E272_E220;1;R1C8_E22;R1C8_E222_E220;1;R1C10_E22;R1C10_E222_E220;1;R1C12_S22;R1C12_E222_S220;1;R3C12_S22;R3C12_S222_S220;1;R5C12_S23;R5C12_S222_S230;1;R7C12_S26;R7C12_S232_S260;1;R9C12_S27;R9C12_S262_S270;1;R11C12_S27;R11C12_S272_S270;1;R13C12_S27;R13C12_S272_S270;1;R15C12_A3;R15C12_S272_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:6.28-6.33",
            "hdlname": "SUBMODULE_INPUT rst_i"
          }
        },
        "codigo_bin_led_po_OBUF_O_3_I": {
          "hide_name": 0,
          "bits": [ 3877936 ] ,
          "attributes": {
            "ROUTING": "R15C11_F1;;1;R15C11_W21;R15C11_F1_W210;1;R15C9_W21;R15C9_W212_W210;1;R15C7_W24;R15C7_W212_W240;1;R15C5_W25;R15C5_W242_W250;1;R15C3_W25;R15C3_W252_W250;1;R15C1_A0;R15C1_W252_A0;1"
          }
        },
        "SUBMODULE_BIN_BCD.clk_i": {
          "hide_name": 0,
          "bits": [ 3877471 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R15C14_CLK1;R15C14_GB00_CLK1;5;R15C12_GBO0;R15C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R15C14_CLK2;R15C14_GB00_CLK2;5;R14C16_CLK1;R14C16_GB00_CLK1;5;R14C16_GBO0;R14C16_GT00_GBO0;5;R20C16_GT00;R20C16_SPINE16_GT00;5;R14C15_CLK0;R14C15_GB00_CLK0;5;R14C15_CLK1;R14C15_GB00_CLK1;5;R12C15_CLK1;R12C15_GB00_CLK1;5;R12C16_GBO0;R12C16_GT00_GBO0;5;R12C14_CLK2;R12C14_GB00_CLK2;5;R12C12_GBO0;R12C12_GT00_GBO0;5;R13C16_CLK2;R13C16_GB00_CLK2;5;R13C16_GBO0;R13C16_GT00_GBO0;5;R14C16_CLK2;R14C16_GB00_CLK2;5;R14C16_CLK0;R14C16_GB00_CLK0;5;R12C15_CLK2;R12C15_GB00_CLK2;5;R12C14_CLK1;R12C14_GB00_CLK1;5;R12C14_CLK0;R12C14_GB00_CLK0;5;R14C14_CLK2;R14C14_GB00_CLK2;5;R14C12_GBO0;R14C12_GT00_GBO0;5;R15C13_CLK0;R15C13_GB00_CLK0;5;R15C12_CLK2;R15C12_GB00_CLK2;5;R15C11_CLK2;R15C11_GB00_CLK2;5;R15C11_CLK1;R15C11_GB00_CLK1;5;R12C13_CLK0;R12C13_GB00_CLK0;5;R13C12_CLK2;R13C12_GB00_CLK2;5;R13C12_GBO0;R13C12_GT00_GBO0;5;R12C13_CLK2;R12C13_GB00_CLK2;5;R11C11_CLK1;R11C11_GB00_CLK1;5;R11C12_GBO0;R11C12_GT00_GBO0;5;R14C11_CLK0;R14C11_GB00_CLK0;5;R14C11_CLK1;R14C11_GB00_CLK1;5;R14C10_CLK0;R14C10_GB00_CLK0;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R11C10_CLK1;R11C10_GB00_CLK1;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R13C13_CLK1;R13C13_GB00_CLK1;5;R12C13_CLK1;R12C13_GB00_CLK1;5;R13C10_CLK2;R13C10_GB00_CLK2;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R13C9_CLK2;R13C9_GB00_CLK2;5;R11C11_CLK2;R11C11_GB00_CLK2;5;R14C10_CLK1;R14C10_GB00_CLK1;5;R14C9_CLK2;R14C9_GB00_CLK2;5;R13C9_CLK0;R13C9_GB00_CLK0;5;R13C11_CLK2;R13C11_GB00_CLK2;5",
            "src": "../design/module_top_deco_gray.v:29.53-34.10|../design/module_input_deco_gray.v:5.28-5.33",
            "hdlname": "SUBMODULE_INPUT clk_i"
          }
        },
        "SUBMODULE_INPUT.en_lectura_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877898 ] ,
          "attributes": {
            "ROUTING": "R13C11_F0;;1;R13C11_I0MUX0;R13C11_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        }
      }
    }
  }
}
