# src.yml - hammer source file config

# List of all Verilog source files to include in this build.
synthesis.inputs.input_files: [
  # BSG Modules
  "${bsg_root}/bsg_misc/bsg_defines.v",
  "${bsg_root}/bsg_misc/bsg_dff.v",
  "${bsg_root}/bsg_misc/bsg_dff_en.v",
  "${bsg_root}/bsg_misc/bsg_dff_en_bypass.v",
  "${bsg_root}/bsg_tag/bsg_tag_pkg.v",
  "${bsg_root}/bsg_tag/bsg_tag_master.v",
  "${bsg_root}/bsg_tag/bsg_tag_client.v",
  "${bsg_root}/bsg_misc/bsg_counter_clear_up.v",
  "${bsg_root}/bsg_misc/bsg_mux2_gatestack.v",
  "${bsg_root}/bsg_misc/bsg_dff_gatestack.v",
  "${bsg_root}/bsg_async/bsg_launch_sync_sync.v",
  "${bsg_root}/bsg_misc/bsg_dff_reset_en.v",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync.v",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync_synth.v",

  # Hard swap files 
  # TODO: comment in/out to enable/disable hard macro swapping
  # "${bsg_root}/hard/fakeram/bsg_mem_1rw_sync_macros.vh",
  # "${bsg_root}/hard/fakeram/gen/bsg_mem_1rw_sync.v",
  
  # Project Modules
  "v/bsg_tag_ram_pkg.v",
  "v/bsg_tag_ram.v",
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]

