/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sata_ahci_pcicfg.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/13/11 6:49p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Apr 13 13:21:38 2011
 *                 MD5 Checksum         5014fc6b805cdf8eed48fe0da9f96997
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/b0/bchp_sata_ahci_pcicfg.h $
 * 
 * Hydra_Software_Devel/1   4/13/11 6:49p albertl
 * SW7231-123: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SATA_AHCI_PCICFG_H__
#define BCHP_SATA_AHCI_PCICFG_H__

/***************************************************************************
 *SATA_AHCI_PCICFG - AHCI PCI Configuration Registers
 ***************************************************************************/
#define BCHP_SATA_AHCI_PCICFG_Vendor_DEVICE_ID   0x00181600 /* Vendor and Device Identification Register */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS 0x00181604 /* PCI Command and Status Register */
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE  0x00181608 /* Class Code Register */
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE     0x0018160c /* Cacheline Size,Type_MASTER_LATECY_TIMER,Header Type,BIST Register */
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR     0x00181624 /* AHCI Base Address Register */
#define BCHP_SATA_AHCI_PCICFG_SUB_VENDOR_DEVICE_ID 0x0018162c /* Sub System Vendor ID register */
#define BCHP_SATA_AHCI_PCICFG_INTERRUPT_LINE_PIN 0x0018163c /* Interrupt Line Pin register */
#define BCHP_SATA_AHCI_PCICFG_CAP_PTR            0x00181634 /* PCIX Capability Pointer */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC    0x00181660 /* PCI Power Management Capability and ID Register */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS       0x00181664 /* PCI Power Management Control and Status Register */

/***************************************************************************
 *Vendor_DEVICE_ID - Vendor and Device Identification Register
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: Vendor_DEVICE_ID :: DEVICE_ID [31:16] */
#define BCHP_SATA_AHCI_PCICFG_Vendor_DEVICE_ID_DEVICE_ID_MASK      0xffff0000
#define BCHP_SATA_AHCI_PCICFG_Vendor_DEVICE_ID_DEVICE_ID_SHIFT     16
#define BCHP_SATA_AHCI_PCICFG_Vendor_DEVICE_ID_DEVICE_ID_DEFAULT   34306

/* SATA_AHCI_PCICFG :: Vendor_DEVICE_ID :: VENDOR_ID [15:00] */
#define BCHP_SATA_AHCI_PCICFG_Vendor_DEVICE_ID_VENDOR_ID_MASK      0x0000ffff
#define BCHP_SATA_AHCI_PCICFG_Vendor_DEVICE_ID_VENDOR_ID_SHIFT     0
#define BCHP_SATA_AHCI_PCICFG_Vendor_DEVICE_ID_VENDOR_ID_DEFAULT   5348

/***************************************************************************
 *PCI_COMMAND_STATUS - PCI Command and Status Register
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Detected_Parity_Error [31:31] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Detected_Parity_Error_MASK 0x80000000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Detected_Parity_Error_SHIFT 31
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Detected_Parity_Error_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Signaled_System_Error [30:30] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Signaled_System_Error_MASK 0x40000000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Signaled_System_Error_SHIFT 30
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Signaled_System_Error_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Received_Master_Abort [29:29] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Received_Master_Abort_MASK 0x20000000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Received_Master_Abort_SHIFT 29
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Received_Master_Abort_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Received_Target_Abort [28:28] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Received_Target_Abort_MASK 0x10000000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Received_Target_Abort_SHIFT 28
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Received_Target_Abort_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Signaled_Target_Abort [27:27] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Signaled_Target_Abort_MASK 0x08000000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Signaled_Target_Abort_SHIFT 27
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Signaled_Target_Abort_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: DEVSEL_Timing [26:25] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_DEVSEL_Timing_MASK 0x06000000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_DEVSEL_Timing_SHIFT 25
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_DEVSEL_Timing_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Data_Parity_Error [24:24] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Data_Parity_Error_MASK 0x01000000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Data_Parity_Error_SHIFT 24
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Data_Parity_Error_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Fast_Back_to_Back_Capable [23:23] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Fast_Back_to_Back_Capable_MASK 0x00800000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Fast_Back_to_Back_Capable_SHIFT 23
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Fast_Back_to_Back_Capable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: UDF_Supported [22:22] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_UDF_Supported_MASK 0x00400000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_UDF_Supported_SHIFT 22
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_UDF_Supported_DEFAULT 1

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: PCI66Mhz_Capable [21:21] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_PCI66Mhz_Capable_MASK 0x00200000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_PCI66Mhz_Capable_SHIFT 21
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_PCI66Mhz_Capable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: PCIX_EXTENDED_CAP_SUPPORT [20:20] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_PCIX_EXTENDED_CAP_SUPPORT_MASK 0x00100000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_PCIX_EXTENDED_CAP_SUPPORT_SHIFT 20
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_PCIX_EXTENDED_CAP_SUPPORT_DEFAULT 1

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: interrupt_status_bit [19:19] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_interrupt_status_bit_MASK 0x00080000
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_interrupt_status_bit_SHIFT 19

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: reserved_for_delete0 [18:11] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_reserved_for_delete0_MASK 0x0007f800
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_reserved_for_delete0_SHIFT 11

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Interrupt_Disable [10:10] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Interrupt_Disable_MASK 0x00000400
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Interrupt_Disable_SHIFT 10
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Interrupt_Disable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Fast_Back_to_Back_Enable [09:09] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Fast_Back_to_Back_Enable_MASK 0x00000200
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Fast_Back_to_Back_Enable_SHIFT 9
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Fast_Back_to_Back_Enable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: SERR_Enable [08:08] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_SERR_Enable_MASK  0x00000100
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_SERR_Enable_SHIFT 8
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_SERR_Enable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Wait_Cycle_Control [07:07] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Wait_Cycle_Control_MASK 0x00000080
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Wait_Cycle_Control_SHIFT 7
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Wait_Cycle_Control_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Parity_Error_Detection_Enable [06:06] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Parity_Error_Detection_Enable_MASK 0x00000040
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Parity_Error_Detection_Enable_SHIFT 6
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Parity_Error_Detection_Enable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: VGA_Palette_Snoop_Enable [05:05] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_VGA_Palette_Snoop_Enable_MASK 0x00000020
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_VGA_Palette_Snoop_Enable_SHIFT 5
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_VGA_Palette_Snoop_Enable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Memory_Write_Invalidate_Enable [04:04] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Memory_Write_Invalidate_Enable_MASK 0x00000010
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Memory_Write_Invalidate_Enable_SHIFT 4
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Memory_Write_Invalidate_Enable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Special_Cycle_Recognition_Enable [03:03] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Special_Cycle_Recognition_Enable_MASK 0x00000008
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Special_Cycle_Recognition_Enable_SHIFT 3
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Special_Cycle_Recognition_Enable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Bus_Master_Enable [02:02] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Bus_Master_Enable_MASK 0x00000004
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Bus_Master_Enable_SHIFT 2
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Bus_Master_Enable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: Memory_Space_Enable [01:01] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Memory_Space_Enable_MASK 0x00000002
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Memory_Space_Enable_SHIFT 1
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_Memory_Space_Enable_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_COMMAND_STATUS :: IO_Space_Enable [00:00] */
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_IO_Space_Enable_MASK 0x00000001
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_IO_Space_Enable_SHIFT 0
#define BCHP_SATA_AHCI_PCICFG_PCI_COMMAND_STATUS_IO_Space_Enable_DEFAULT 0

/***************************************************************************
 *REV_ID_CLASS_CODE - Class Code Register
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: REV_ID_CLASS_CODE :: BCC [31:24] */
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_BCC_MASK           0xff000000
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_BCC_SHIFT          24
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_BCC_DEFAULT        1

/* SATA_AHCI_PCICFG :: REV_ID_CLASS_CODE :: SCC [23:16] */
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_SCC_MASK           0x00ff0000
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_SCC_SHIFT          16
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_SCC_DEFAULT        6

/* SATA_AHCI_PCICFG :: REV_ID_CLASS_CODE :: PI [15:08] */
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_PI_MASK            0x0000ff00
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_PI_SHIFT           8
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_PI_DEFAULT         1

/* SATA_AHCI_PCICFG :: REV_ID_CLASS_CODE :: ID [07:00] */
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_ID_MASK            0x000000ff
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_ID_SHIFT           0
#define BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE_ID_DEFAULT         0

/***************************************************************************
 *CACHELINE_SIZE - Cacheline Size,Type_MASTER_LATECY_TIMER,Header Type,BIST Register
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: CACHELINE_SIZE :: BIST [31:24] */
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_BIST_MASK             0xff000000
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_BIST_SHIFT            24
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_BIST_DEFAULT          0

/* SATA_AHCI_PCICFG :: CACHELINE_SIZE :: Header_Type [23:16] */
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_Header_Type_MASK      0x00ff0000
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_Header_Type_SHIFT     16
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_Header_Type_DEFAULT   0

/* SATA_AHCI_PCICFG :: CACHELINE_SIZE :: Master_Latency_Timer [15:08] */
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_Master_Latency_Timer_MASK 0x0000ff00
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_Master_Latency_Timer_SHIFT 8
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_Master_Latency_Timer_DEFAULT 0

/* SATA_AHCI_PCICFG :: CACHELINE_SIZE :: Size [07:00] */
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_Size_MASK             0x000000ff
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_Size_SHIFT            0
#define BCHP_SATA_AHCI_PCICFG_CACHELINE_SIZE_Size_DEFAULT          0

/***************************************************************************
 *AHCI_BASE_ADDR - AHCI Base Address Register
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: AHCI_BASE_ADDR :: Base_Address [31:13] */
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Base_Address_MASK     0xffffe000
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Base_Address_SHIFT    13
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Base_Address_DEFAULT  0

/* SATA_AHCI_PCICFG :: AHCI_BASE_ADDR :: reserved_for_delete2 [12:04] */
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_reserved_for_delete2_MASK 0x00001ff0
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_reserved_for_delete2_SHIFT 4

/* SATA_AHCI_PCICFG :: AHCI_BASE_ADDR :: Prefetchable [03:03] */
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Prefetchable_MASK     0x00000008
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Prefetchable_SHIFT    3
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Prefetchable_DEFAULT  0

/* SATA_AHCI_PCICFG :: AHCI_BASE_ADDR :: Type [02:01] */
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Type_MASK             0x00000006
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Type_SHIFT            1
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Type_DEFAULT          0

/* SATA_AHCI_PCICFG :: AHCI_BASE_ADDR :: Resource_Type_Indicator [00:00] */
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Resource_Type_Indicator_MASK 0x00000001
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Resource_Type_Indicator_SHIFT 0
#define BCHP_SATA_AHCI_PCICFG_AHCI_BASE_ADDR_Resource_Type_Indicator_DEFAULT 0

/***************************************************************************
 *SUB_VENDOR_DEVICE_ID - Sub System Vendor ID register
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: SUB_VENDOR_DEVICE_ID :: SUB_DEVICE_ID [31:16] */
#define BCHP_SATA_AHCI_PCICFG_SUB_VENDOR_DEVICE_ID_SUB_DEVICE_ID_MASK 0xffff0000
#define BCHP_SATA_AHCI_PCICFG_SUB_VENDOR_DEVICE_ID_SUB_DEVICE_ID_SHIFT 16
#define BCHP_SATA_AHCI_PCICFG_SUB_VENDOR_DEVICE_ID_SUB_DEVICE_ID_DEFAULT 34306

/* SATA_AHCI_PCICFG :: SUB_VENDOR_DEVICE_ID :: SUB_VENDOR_ID [15:00] */
#define BCHP_SATA_AHCI_PCICFG_SUB_VENDOR_DEVICE_ID_SUB_VENDOR_ID_MASK 0x0000ffff
#define BCHP_SATA_AHCI_PCICFG_SUB_VENDOR_DEVICE_ID_SUB_VENDOR_ID_SHIFT 0
#define BCHP_SATA_AHCI_PCICFG_SUB_VENDOR_DEVICE_ID_SUB_VENDOR_ID_DEFAULT 5348

/***************************************************************************
 *INTERRUPT_LINE_PIN - Interrupt Line Pin register
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: INTERRUPT_LINE_PIN :: reserved_for_delete13 [31:16] */
#define BCHP_SATA_AHCI_PCICFG_INTERRUPT_LINE_PIN_reserved_for_delete13_MASK 0xffff0000
#define BCHP_SATA_AHCI_PCICFG_INTERRUPT_LINE_PIN_reserved_for_delete13_SHIFT 16

/* SATA_AHCI_PCICFG :: INTERRUPT_LINE_PIN :: pin_value [15:08] */
#define BCHP_SATA_AHCI_PCICFG_INTERRUPT_LINE_PIN_pin_value_MASK    0x0000ff00
#define BCHP_SATA_AHCI_PCICFG_INTERRUPT_LINE_PIN_pin_value_SHIFT   8
#define BCHP_SATA_AHCI_PCICFG_INTERRUPT_LINE_PIN_pin_value_DEFAULT 1

/* SATA_AHCI_PCICFG :: INTERRUPT_LINE_PIN :: line_value [07:00] */
#define BCHP_SATA_AHCI_PCICFG_INTERRUPT_LINE_PIN_line_value_MASK   0x000000ff
#define BCHP_SATA_AHCI_PCICFG_INTERRUPT_LINE_PIN_line_value_SHIFT  0
#define BCHP_SATA_AHCI_PCICFG_INTERRUPT_LINE_PIN_line_value_DEFAULT 0

/***************************************************************************
 *CAP_PTR - PCIX Capability Pointer
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: CAP_PTR :: reserved0 [31:08] */
#define BCHP_SATA_AHCI_PCICFG_CAP_PTR_reserved0_MASK               0xffffff00
#define BCHP_SATA_AHCI_PCICFG_CAP_PTR_reserved0_SHIFT              8

/* SATA_AHCI_PCICFG :: CAP_PTR :: CP [07:00] */
#define BCHP_SATA_AHCI_PCICFG_CAP_PTR_CP_MASK                      0x000000ff
#define BCHP_SATA_AHCI_PCICFG_CAP_PTR_CP_SHIFT                     0
#define BCHP_SATA_AHCI_PCICFG_CAP_PTR_CP_DEFAULT                   96

/***************************************************************************
 *PCI_PMCAP_ID_PC - PCI Power Management Capability and ID Register
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: PME_SUPPORT_BIT15 [31:31] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT15_MASK 0x80000000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT15_SHIFT 31
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT15_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: PME_SUPPORT_BIT14 [30:30] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT14_MASK 0x40000000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT14_SHIFT 30
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT14_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: PME_SUPPORT_BIT13 [29:29] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT13_MASK 0x20000000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT13_SHIFT 29
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT13_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: PME_SUPPORT_BIT12 [28:28] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT12_MASK 0x10000000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT12_SHIFT 28
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT12_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: PME_SUPPORT_BIT11 [27:27] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT11_MASK 0x08000000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT11_SHIFT 27
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_SUPPORT_BIT11_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: D2_SUPPORT [26:26] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_D2_SUPPORT_MASK      0x04000000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_D2_SUPPORT_SHIFT     26
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_D2_SUPPORT_DEFAULT   0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: D1_SUPPORT [25:25] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_D1_SUPPORT_MASK      0x02000000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_D1_SUPPORT_SHIFT     25
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_D1_SUPPORT_DEFAULT   0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: AUX_CURRENT [24:22] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_AUX_CURRENT_MASK     0x01c00000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_AUX_CURRENT_SHIFT    22
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_AUX_CURRENT_DEFAULT  0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: DEVICE_SPECIFIC_INIT [21:21] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_DEVICE_SPECIFIC_INIT_MASK 0x00200000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_DEVICE_SPECIFIC_INIT_SHIFT 21
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_DEVICE_SPECIFIC_INIT_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: reserved_for_delete3 [20:20] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_reserved_for_delete3_MASK 0x00100000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_reserved_for_delete3_SHIFT 20

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: PME_CLOCK [19:19] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_CLOCK_MASK       0x00080000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_CLOCK_SHIFT      19
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_PME_CLOCK_DEFAULT    0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: VERSION [18:16] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_VERSION_MASK         0x00070000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_VERSION_SHIFT        16
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_VERSION_DEFAULT      0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: next_capability [15:08] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_next_capability_MASK 0x0000ff00
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_next_capability_SHIFT 8
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_next_capability_DEFAULT 0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_ID_PC :: cap_id [07:00] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_cap_id_MASK          0x000000ff
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_cap_id_SHIFT         0
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC_cap_id_DEFAULT       1

/***************************************************************************
 *PCI_PMCAP_CS - PCI Power Management Control and Status Register
 ***************************************************************************/
/* SATA_AHCI_PCICFG :: PCI_PMCAP_CS :: reserved_for_delete4 [31:16] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_reserved_for_delete4_MASK 0xffff0000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_reserved_for_delete4_SHIFT 16

/* SATA_AHCI_PCICFG :: PCI_PMCAP_CS :: PME_STATUS [15:15] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_PME_STATUS_MASK         0x00008000
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_PME_STATUS_SHIFT        15
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_PME_STATUS_DEFAULT      0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_CS :: reserved_for_delete5 [14:09] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_reserved_for_delete5_MASK 0x00007e00
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_reserved_for_delete5_SHIFT 9

/* SATA_AHCI_PCICFG :: PCI_PMCAP_CS :: PME_ENABLE [08:08] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_PME_ENABLE_MASK         0x00000100
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_PME_ENABLE_SHIFT        8
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_PME_ENABLE_DEFAULT      0

/* SATA_AHCI_PCICFG :: PCI_PMCAP_CS :: reserved_for_delete6 [07:02] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_reserved_for_delete6_MASK 0x000000fc
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_reserved_for_delete6_SHIFT 2

/* SATA_AHCI_PCICFG :: PCI_PMCAP_CS :: POWER_STATE [01:00] */
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_POWER_STATE_MASK        0x00000003
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_POWER_STATE_SHIFT       0
#define BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_CS_POWER_STATE_DEFAULT     0

#endif /* #ifndef BCHP_SATA_AHCI_PCICFG_H__ */

/* End of File */
