{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 16:30:32 2019 " "Info: Processing started: Mon Oct 14 16:30:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1 " "Info: Found entity 1: RAM1" {  } { { "RAM1.v" "" { Text "C:/Users/mings/Desktop/LAB3/RAM1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Info: Found entity 1: RAM2" {  } { { "RAM2.v" "" { Text "C:/Users/mings/Desktop/LAB3/RAM2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ag.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ag.v" { { "Info" "ISGN_ENTITY_NAME" "1 AG " "Info: Found entity 1: AG" {  } { { "AG.v" "" { Text "C:/Users/mings/Desktop/LAB3/AG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asynchronus_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file asynchronus_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asynchronus_counter " "Info: Found entity 1: Asynchronus_counter" {  } { { "Asynchronus_counter.v" "" { Text "C:/Users/mings/Desktop/LAB3/Asynchronus_counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/mings/Desktop/LAB3/Decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_reset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_reset " "Info: Found entity 1: output_reset" {  } { { "output_reset.v" "" { Text "C:/Users/mings/Desktop/LAB3/output_reset.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fdiv_80.v(11) " "Warning (10268): Verilog HDL information at Fdiv_80.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Fdiv_80.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_80.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_80.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fdiv_80 " "Info: Found entity 1: Fdiv_80" {  } { { "Fdiv_80.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_80.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fdiv_6.v(11) " "Warning (10268): Verilog HDL information at Fdiv_6.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Fdiv_6.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_6.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fdiv_6 " "Info: Found entity 1: Fdiv_6" {  } { { "Fdiv_6.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fdiv_Beat.v(10) " "Warning (10268): Verilog HDL information at Fdiv_Beat.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "Fdiv_Beat.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Beat.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_beat.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv_beat.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fdiv_Beat " "Info: Found entity 1: Fdiv_Beat" {  } { { "Fdiv_Beat.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Beat.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Info: Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/Users/mings/Desktop/LAB3/Comparator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file _dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 _DFF " "Info: Found entity 1: _DFF" {  } { { "_DFF.v" "" { Text "C:/Users/mings/Desktop/LAB3/_DFF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hw3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw3 " "Info: Found entity 1: hw3" {  } { { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr7to8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addr7to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr7To8 " "Info: Found entity 1: Addr7To8" {  } { { "Addr7To8.v" "" { Text "C:/Users/mings/Desktop/LAB3/Addr7To8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fdiv_Sound.v(11) " "Warning (10268): Verilog HDL information at Fdiv_Sound.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_sound.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv_sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fdiv_Sound " "Info: Found entity 1: Fdiv_Sound" {  } { { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM3 " "Info: Found entity 1: RAM3" {  } { { "RAM3.v" "" { Text "C:/Users/mings/Desktop/LAB3/RAM3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM4 " "Info: Found entity 1: RAM4" {  } { { "RAM4.v" "" { Text "C:/Users/mings/Desktop/LAB3/RAM4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw3 " "Info: Elaborating entity \"hw3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst15 " "Warning: Primitive \"GND\" of instance \"inst15\" not used" {  } { { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 272 1016 1048 304 "inst15" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fdiv_Sound Fdiv_Sound:inst14 " "Info: Elaborating entity \"Fdiv_Sound\" for hierarchy \"Fdiv_Sound:inst14\"" {  } { { "hw3.bdf" "inst14" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 112 888 1072 208 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_reset output_reset:inst11 " "Info: Elaborating entity \"output_reset\" for hierarchy \"output_reset:inst11\"" {  } { { "hw3.bdf" "inst11" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 672 784 376 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM3 RAM3:inst23 " "Info: Elaborating entity \"RAM3\" for hierarchy \"RAM3:inst23\"" {  } { { "hw3.bdf" "inst23" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 32 216 432 168 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM3:inst23\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM3:inst23\|altsyncram:altsyncram_component\"" {  } { { "RAM3.v" "altsyncram_component" { Text "C:/Users/mings/Desktop/LAB3/RAM3.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM3:inst23\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM3:inst23\|altsyncram:altsyncram_component\"" {  } { { "RAM3.v" "" { Text "C:/Users/mings/Desktop/LAB3/RAM3.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM3:inst23\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM3:inst23\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../\[數位實驗3\] 音樂盒/song2f.mif " "Info: Parameter \"init_file\" = \"../\[數位實驗3\] 音樂盒/song2f.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM3.v" "" { Text "C:/Users/mings/Desktop/LAB3/RAM3.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfc1 " "Info: Found entity 1: altsyncram_rfc1" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rfc1 RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated " "Info: Elaborating entity \"altsyncram_rfc1\" for hierarchy \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr7To8 Addr7To8:inst7 " "Info: Elaborating entity \"Addr7To8\" for hierarchy \"Addr7To8:inst7\"" {  } { { "hw3.bdf" "inst7" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 72 -16 136 168 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AG AG:inst3 " "Info: Elaborating entity \"AG\" for hierarchy \"AG:inst3\"" {  } { { "hw3.bdf" "inst3" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 72 -192 -64 168 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_DFF _DFF:inst2 " "Info: Elaborating entity \"_DFF\" for hierarchy \"_DFF:inst2\"" {  } { { "hw3.bdf" "inst2" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 456 568 664 552 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:inst5 " "Info: Elaborating entity \"Comparator\" for hierarchy \"Comparator:inst5\"" {  } { { "hw3.bdf" "inst5" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 456 408 520 552 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst6 " "Info: Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst6\"" {  } { { "hw3.bdf" "inst6" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 328 376 512 424 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asynchronus_counter Asynchronus_counter:inst4 " "Info: Elaborating entity \"Asynchronus_counter\" for hierarchy \"Asynchronus_counter:inst4\"" {  } { { "hw3.bdf" "inst4" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 336 112 232 432 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fdiv_Beat Fdiv_Beat:inst10 " "Info: Elaborating entity \"Fdiv_Beat\" for hierarchy \"Fdiv_Beat:inst10\"" {  } { { "hw3.bdf" "inst10" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 320 -56 40 416 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM4 RAM4:inst24 " "Info: Elaborating entity \"RAM4\" for hierarchy \"RAM4:inst24\"" {  } { { "hw3.bdf" "inst24" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 24 560 776 160 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM4:inst24\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM4:inst24\|altsyncram:altsyncram_component\"" {  } { { "RAM4.v" "altsyncram_component" { Text "C:/Users/mings/Desktop/LAB3/RAM4.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM4:inst24\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM4:inst24\|altsyncram:altsyncram_component\"" {  } { { "RAM4.v" "" { Text "C:/Users/mings/Desktop/LAB3/RAM4.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM4:inst24\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM4:inst24\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../\[數位實驗3\] 音樂盒/sound1.mif " "Info: Parameter \"init_file\" = \"../\[數位實驗3\] 音樂盒/sound1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM4.v" "" { Text "C:/Users/mings/Desktop/LAB3/RAM4.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ofc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofc1 " "Info: Found entity 1: altsyncram_ofc1" {  } { { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ofc1 RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated " "Info: Elaborating entity \"altsyncram_ofc1\" for hierarchy \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mings/Desktop/LAB3/hw3.map.smsg " "Info: Generated suppressed messages file C:/Users/mings/Desktop/LAB3/hw3.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Info: Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Info: Implemented 180 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Info: Implemented 40 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 16:30:37 2019 " "Info: Processing ended: Mon Oct 14 16:30:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 16:30:38 2019 " "Info: Processing started: Mon Oct 14 16:30:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw3 -c hw3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hw3 -c hw3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "hw3 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"hw3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a31 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a30 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a29 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a28 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a27 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a26 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a25 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a24 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a23 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a22 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a21 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a20 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a19 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a18 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a17 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a16 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a15 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a14 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a13 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a12 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a11 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a10 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a9 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a8 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a7 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a6 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a5 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a4 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a3 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a2 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a1 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a1 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a2 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a3 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a4 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a6 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a7 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a5 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a1 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 57 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a2 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 78 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a3 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 99 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a4 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 120 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a5 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 141 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a6 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 162 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a7 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 183 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_DFF:inst2\|Out " "Info: Destination node _DFF:inst2\|Out" {  } { { "_DFF.v" "" { Text "C:/Users/mings/Desktop/LAB3/_DFF.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DFF:inst2|Out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fdiv_Beat:inst10\|Fout " "Info: Destination node Fdiv_Beat:inst10\|Fout" {  } { { "Fdiv_Beat.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Beat.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fdiv_Beat:inst10|Fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CLK_50M } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst9  " "Info: Automatically promoted node inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 192 256 296 "inst9" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fdiv_Beat:inst10\|Fout  " "Info: Automatically promoted node Fdiv_Beat:inst10\|Fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Fdiv_Beat.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Beat.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fdiv_Beat:inst10|Fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_DFF:inst2\|Out  " "Info: Automatically promoted node _DFF:inst2\|Out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fdiv_Sound:inst14\|counter\[30\]~95 " "Info: Destination node Fdiv_Sound:inst14\|counter\[30\]~95" {  } { { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fdiv_Sound:inst14|counter[30]~95 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 396 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst9 " "Info: Destination node inst9" {  } { { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 192 256 296 "inst9" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "_DFF.v" "" { Text "C:/Users/mings/Desktop/LAB3/_DFF.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DFF:inst2|Out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.591 ns memory register " "Info: Estimated most critical path is memory to register delay of 9.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg4 1 MEM M4K_X26_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y19 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4 RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.393 ns) 3.972 ns Fdiv_Sound:inst14\|LessThan0~1 3 COMB LAB_X27_Y19 1 " "Info: 3: + IC(0.586 ns) + CELL(0.393 ns) = 3.972 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[0] Fdiv_Sound:inst14|LessThan0~1 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.043 ns Fdiv_Sound:inst14\|LessThan0~3 4 COMB LAB_X27_Y19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.043 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~1 Fdiv_Sound:inst14|LessThan0~3 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.114 ns Fdiv_Sound:inst14\|LessThan0~5 5 COMB LAB_X27_Y19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.114 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~3 Fdiv_Sound:inst14|LessThan0~5 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.185 ns Fdiv_Sound:inst14\|LessThan0~7 6 COMB LAB_X27_Y19 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.185 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~5 Fdiv_Sound:inst14|LessThan0~7 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.256 ns Fdiv_Sound:inst14\|LessThan0~9 7 COMB LAB_X27_Y19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.256 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~7 Fdiv_Sound:inst14|LessThan0~9 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.327 ns Fdiv_Sound:inst14\|LessThan0~11 8 COMB LAB_X27_Y19 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.327 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~9 Fdiv_Sound:inst14|LessThan0~11 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.398 ns Fdiv_Sound:inst14\|LessThan0~13 9 COMB LAB_X27_Y19 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.398 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~11 Fdiv_Sound:inst14|LessThan0~13 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.469 ns Fdiv_Sound:inst14\|LessThan0~15 10 COMB LAB_X27_Y19 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.469 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~13 Fdiv_Sound:inst14|LessThan0~15 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.540 ns Fdiv_Sound:inst14\|LessThan0~17 11 COMB LAB_X27_Y19 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.540 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~15 Fdiv_Sound:inst14|LessThan0~17 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.611 ns Fdiv_Sound:inst14\|LessThan0~19 12 COMB LAB_X27_Y19 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.611 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~19'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~17 Fdiv_Sound:inst14|LessThan0~19 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.682 ns Fdiv_Sound:inst14\|LessThan0~21 13 COMB LAB_X27_Y19 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.682 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~19 Fdiv_Sound:inst14|LessThan0~21 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.753 ns Fdiv_Sound:inst14\|LessThan0~23 14 COMB LAB_X27_Y19 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.753 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~21 Fdiv_Sound:inst14|LessThan0~23 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.824 ns Fdiv_Sound:inst14\|LessThan0~25 15 COMB LAB_X27_Y19 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.824 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~23 Fdiv_Sound:inst14|LessThan0~25 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.895 ns Fdiv_Sound:inst14\|LessThan0~27 16 COMB LAB_X27_Y19 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.895 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~25 Fdiv_Sound:inst14|LessThan0~27 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.966 ns Fdiv_Sound:inst14\|LessThan0~29 17 COMB LAB_X27_Y19 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.966 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~27 Fdiv_Sound:inst14|LessThan0~29 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.037 ns Fdiv_Sound:inst14\|LessThan0~31 18 COMB LAB_X27_Y19 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.037 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~31'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~29 Fdiv_Sound:inst14|LessThan0~31 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 5.198 ns Fdiv_Sound:inst14\|LessThan0~33 19 COMB LAB_X27_Y18 1 " "Info: 19: + IC(0.090 ns) + CELL(0.071 ns) = 5.198 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~33'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Fdiv_Sound:inst14|LessThan0~31 Fdiv_Sound:inst14|LessThan0~33 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.269 ns Fdiv_Sound:inst14\|LessThan0~35 20 COMB LAB_X27_Y18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.269 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~35'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~33 Fdiv_Sound:inst14|LessThan0~35 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.340 ns Fdiv_Sound:inst14\|LessThan0~37 21 COMB LAB_X27_Y18 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.340 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~37'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~35 Fdiv_Sound:inst14|LessThan0~37 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.411 ns Fdiv_Sound:inst14\|LessThan0~39 22 COMB LAB_X27_Y18 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.411 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~39'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~37 Fdiv_Sound:inst14|LessThan0~39 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.482 ns Fdiv_Sound:inst14\|LessThan0~41 23 COMB LAB_X27_Y18 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.482 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~41'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~39 Fdiv_Sound:inst14|LessThan0~41 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.553 ns Fdiv_Sound:inst14\|LessThan0~43 24 COMB LAB_X27_Y18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.553 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~43'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~41 Fdiv_Sound:inst14|LessThan0~43 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.624 ns Fdiv_Sound:inst14\|LessThan0~45 25 COMB LAB_X27_Y18 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.624 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~45'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~43 Fdiv_Sound:inst14|LessThan0~45 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.695 ns Fdiv_Sound:inst14\|LessThan0~47 26 COMB LAB_X27_Y18 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.695 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~47'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~45 Fdiv_Sound:inst14|LessThan0~47 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.766 ns Fdiv_Sound:inst14\|LessThan0~49 27 COMB LAB_X27_Y18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.766 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~49'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~47 Fdiv_Sound:inst14|LessThan0~49 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.837 ns Fdiv_Sound:inst14\|LessThan0~51 28 COMB LAB_X27_Y18 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.837 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~51'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~49 Fdiv_Sound:inst14|LessThan0~51 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.908 ns Fdiv_Sound:inst14\|LessThan0~53 29 COMB LAB_X27_Y18 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.908 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~53'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~51 Fdiv_Sound:inst14|LessThan0~53 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.979 ns Fdiv_Sound:inst14\|LessThan0~55 30 COMB LAB_X27_Y18 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.979 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~55'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~53 Fdiv_Sound:inst14|LessThan0~55 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.050 ns Fdiv_Sound:inst14\|LessThan0~57 31 COMB LAB_X27_Y18 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.050 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~57'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~55 Fdiv_Sound:inst14|LessThan0~57 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.121 ns Fdiv_Sound:inst14\|LessThan0~59 32 COMB LAB_X27_Y18 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.121 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~59'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~57 Fdiv_Sound:inst14|LessThan0~59 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.192 ns Fdiv_Sound:inst14\|LessThan0~61 33 COMB LAB_X27_Y18 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.192 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~61'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~59 Fdiv_Sound:inst14|LessThan0~61 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.602 ns Fdiv_Sound:inst14\|LessThan0~62 34 COMB LAB_X27_Y18 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 6.602 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~62'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Fdiv_Sound:inst14|LessThan0~61 Fdiv_Sound:inst14|LessThan0~62 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.420 ns) 7.925 ns Fdiv_Sound:inst14\|counter\[30\]~95 35 COMB LAB_X25_Y20 32 " "Info: 35: + IC(0.903 ns) + CELL(0.420 ns) = 7.925 ns; Loc. = LAB_X25_Y20; Fanout = 32; COMB Node = 'Fdiv_Sound:inst14\|counter\[30\]~95'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { Fdiv_Sound:inst14|LessThan0~62 Fdiv_Sound:inst14|counter[30]~95 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.659 ns) 9.591 ns Fdiv_Sound:inst14\|counter\[30\] 36 REG LAB_X28_Y18 4 " "Info: 36: + IC(1.007 ns) + CELL(0.659 ns) = 9.591 ns; Loc. = LAB_X28_Y18; Fanout = 4; REG Node = 'Fdiv_Sound:inst14\|counter\[30\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { Fdiv_Sound:inst14|counter[30]~95 Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 73.04 % ) " "Info: Total cell delay = 7.005 ns ( 73.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.586 ns ( 26.96 % ) " "Info: Total interconnect delay = 2.586 ns ( 26.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.591 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4 RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[0] Fdiv_Sound:inst14|LessThan0~1 Fdiv_Sound:inst14|LessThan0~3 Fdiv_Sound:inst14|LessThan0~5 Fdiv_Sound:inst14|LessThan0~7 Fdiv_Sound:inst14|LessThan0~9 Fdiv_Sound:inst14|LessThan0~11 Fdiv_Sound:inst14|LessThan0~13 Fdiv_Sound:inst14|LessThan0~15 Fdiv_Sound:inst14|LessThan0~17 Fdiv_Sound:inst14|LessThan0~19 Fdiv_Sound:inst14|LessThan0~21 Fdiv_Sound:inst14|LessThan0~23 Fdiv_Sound:inst14|LessThan0~25 Fdiv_Sound:inst14|LessThan0~27 Fdiv_Sound:inst14|LessThan0~29 Fdiv_Sound:inst14|LessThan0~31 Fdiv_Sound:inst14|LessThan0~33 Fdiv_Sound:inst14|LessThan0~35 Fdiv_Sound:inst14|LessThan0~37 Fdiv_Sound:inst14|LessThan0~39 Fdiv_Sound:inst14|LessThan0~41 Fdiv_Sound:inst14|LessThan0~43 Fdiv_Sound:inst14|LessThan0~45 Fdiv_Sound:inst14|LessThan0~47 Fdiv_Sound:inst14|LessThan0~49 Fdiv_Sound:inst14|LessThan0~51 Fdiv_Sound:inst14|LessThan0~53 Fdiv_Sound:inst14|LessThan0~55 Fdiv_Sound:inst14|LessThan0~57 Fdiv_Sound:inst14|LessThan0~59 Fdiv_Sound:inst14|LessThan0~61 Fdiv_Sound:inst14|LessThan0~62 Fdiv_Sound:inst14|counter[30]~95 Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT 0 " "Info: Pin \"OUTPUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Info: Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 16:30:45 2019 " "Info: Processing ended: Mon Oct 14 16:30:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 16:30:46 2019 " "Info: Processing started: Mon Oct 14 16:30:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hw3 -c hw3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off hw3 -c hw3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 16:30:49 2019 " "Info: Processing ended: Mon Oct 14 16:30:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 16:30:50 2019 " "Info: Processing started: Mon Oct 14 16:30:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw3 -c hw3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw3 -c hw3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50M " "Info: Assuming node \"CLK_50M\" is an undefined clock" {  } { { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Fdiv_Beat:inst10\|Fout " "Info: Detected ripple clock \"Fdiv_Beat:inst10\|Fout\" as buffer" {  } { { "Fdiv_Beat.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Beat.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Fdiv_Beat:inst10\|Fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 192 256 296 "inst9" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7 " "Info: Detected ripple clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg6 " "Info: Detected ripple clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg5 " "Info: Detected ripple clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[7\] " "Info: Detected gated clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 32 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[6\] " "Info: Detected gated clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 32 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[5\] " "Info: Detected gated clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 32 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[4\] " "Info: Detected gated clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 32 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[3\] " "Info: Detected gated clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 32 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[2\] " "Info: Detected gated clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 32 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[1\] " "Info: Detected gated clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 32 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[0\] " "Info: Detected gated clock \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 32 2 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "_DFF:inst2\|Out " "Info: Detected ripple clock \"_DFF:inst2\|Out\" as buffer" {  } { { "_DFF.v" "" { Text "C:/Users/mings/Desktop/LAB3/_DFF.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "_DFF:inst2\|Out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50M memory RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg0 register Fdiv_Sound:inst14\|Fout 67.59 MHz 14.796 ns Internal " "Info: Clock \"CLK_50M\" has Internal fmax of 67.59 MHz between source memory \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"Fdiv_Sound:inst14\|Fout\" (period= 14.796 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.164 ns + Longest memory register " "Info: + Longest memory to register delay is 7.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y19 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y19; Fanout = 18; MEM Node = 'RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y19 2 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y19; Fanout = 2; MEM Node = 'RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.393 ns) 3.820 ns Fdiv_Sound:inst14\|LessThan1~1 3 COMB LCCOMB_X25_Y19_N2 1 " "Info: 3: + IC(0.434 ns) + CELL(0.393 ns) = 3.820 ns; Loc. = LCCOMB_X25_Y19_N2; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[1] Fdiv_Sound:inst14|LessThan1~1 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.891 ns Fdiv_Sound:inst14\|LessThan1~3 4 COMB LCCOMB_X25_Y19_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.891 ns; Loc. = LCCOMB_X25_Y19_N4; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~1 Fdiv_Sound:inst14|LessThan1~3 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.962 ns Fdiv_Sound:inst14\|LessThan1~5 5 COMB LCCOMB_X25_Y19_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.962 ns; Loc. = LCCOMB_X25_Y19_N6; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~3 Fdiv_Sound:inst14|LessThan1~5 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.033 ns Fdiv_Sound:inst14\|LessThan1~7 6 COMB LCCOMB_X25_Y19_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.033 ns; Loc. = LCCOMB_X25_Y19_N8; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~5 Fdiv_Sound:inst14|LessThan1~7 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.104 ns Fdiv_Sound:inst14\|LessThan1~9 7 COMB LCCOMB_X25_Y19_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.104 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~7 Fdiv_Sound:inst14|LessThan1~9 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.175 ns Fdiv_Sound:inst14\|LessThan1~11 8 COMB LCCOMB_X25_Y19_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.175 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~9 Fdiv_Sound:inst14|LessThan1~11 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.334 ns Fdiv_Sound:inst14\|LessThan1~13 9 COMB LCCOMB_X25_Y19_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 4.334 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Fdiv_Sound:inst14|LessThan1~11 Fdiv_Sound:inst14|LessThan1~13 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.405 ns Fdiv_Sound:inst14\|LessThan1~15 10 COMB LCCOMB_X25_Y19_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.405 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~13 Fdiv_Sound:inst14|LessThan1~15 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.476 ns Fdiv_Sound:inst14\|LessThan1~17 11 COMB LCCOMB_X25_Y19_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.476 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~15 Fdiv_Sound:inst14|LessThan1~17 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.547 ns Fdiv_Sound:inst14\|LessThan1~19 12 COMB LCCOMB_X25_Y19_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.547 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~19'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~17 Fdiv_Sound:inst14|LessThan1~19 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.618 ns Fdiv_Sound:inst14\|LessThan1~21 13 COMB LCCOMB_X25_Y19_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.618 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~19 Fdiv_Sound:inst14|LessThan1~21 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.689 ns Fdiv_Sound:inst14\|LessThan1~23 14 COMB LCCOMB_X25_Y19_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.689 ns; Loc. = LCCOMB_X25_Y19_N24; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~21 Fdiv_Sound:inst14|LessThan1~23 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.760 ns Fdiv_Sound:inst14\|LessThan1~25 15 COMB LCCOMB_X25_Y19_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.760 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~23 Fdiv_Sound:inst14|LessThan1~25 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.831 ns Fdiv_Sound:inst14\|LessThan1~27 16 COMB LCCOMB_X25_Y19_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.831 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~25 Fdiv_Sound:inst14|LessThan1~27 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.977 ns Fdiv_Sound:inst14\|LessThan1~29 17 COMB LCCOMB_X25_Y19_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 4.977 ns; Loc. = LCCOMB_X25_Y19_N30; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Fdiv_Sound:inst14|LessThan1~27 Fdiv_Sound:inst14|LessThan1~29 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.048 ns Fdiv_Sound:inst14\|LessThan1~31 18 COMB LCCOMB_X25_Y18_N0 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.048 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~31'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~29 Fdiv_Sound:inst14|LessThan1~31 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.119 ns Fdiv_Sound:inst14\|LessThan1~33 19 COMB LCCOMB_X25_Y18_N2 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.119 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~33'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~31 Fdiv_Sound:inst14|LessThan1~33 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.190 ns Fdiv_Sound:inst14\|LessThan1~35 20 COMB LCCOMB_X25_Y18_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.190 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~35'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~33 Fdiv_Sound:inst14|LessThan1~35 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.261 ns Fdiv_Sound:inst14\|LessThan1~37 21 COMB LCCOMB_X25_Y18_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.261 ns; Loc. = LCCOMB_X25_Y18_N6; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~37'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~35 Fdiv_Sound:inst14|LessThan1~37 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.332 ns Fdiv_Sound:inst14\|LessThan1~39 22 COMB LCCOMB_X25_Y18_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.332 ns; Loc. = LCCOMB_X25_Y18_N8; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~39'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~37 Fdiv_Sound:inst14|LessThan1~39 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.403 ns Fdiv_Sound:inst14\|LessThan1~41 23 COMB LCCOMB_X25_Y18_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.403 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~41'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~39 Fdiv_Sound:inst14|LessThan1~41 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.474 ns Fdiv_Sound:inst14\|LessThan1~43 24 COMB LCCOMB_X25_Y18_N12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.474 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~43'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~41 Fdiv_Sound:inst14|LessThan1~43 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.633 ns Fdiv_Sound:inst14\|LessThan1~45 25 COMB LCCOMB_X25_Y18_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 5.633 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~45'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Fdiv_Sound:inst14|LessThan1~43 Fdiv_Sound:inst14|LessThan1~45 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.704 ns Fdiv_Sound:inst14\|LessThan1~47 26 COMB LCCOMB_X25_Y18_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.704 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~47'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~45 Fdiv_Sound:inst14|LessThan1~47 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.775 ns Fdiv_Sound:inst14\|LessThan1~49 27 COMB LCCOMB_X25_Y18_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.775 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~49'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~47 Fdiv_Sound:inst14|LessThan1~49 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.846 ns Fdiv_Sound:inst14\|LessThan1~51 28 COMB LCCOMB_X25_Y18_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.846 ns; Loc. = LCCOMB_X25_Y18_N20; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~51'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~49 Fdiv_Sound:inst14|LessThan1~51 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.917 ns Fdiv_Sound:inst14\|LessThan1~53 29 COMB LCCOMB_X25_Y18_N22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.917 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~53'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~51 Fdiv_Sound:inst14|LessThan1~53 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.988 ns Fdiv_Sound:inst14\|LessThan1~55 30 COMB LCCOMB_X25_Y18_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.988 ns; Loc. = LCCOMB_X25_Y18_N24; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~55'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~53 Fdiv_Sound:inst14|LessThan1~55 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.059 ns Fdiv_Sound:inst14\|LessThan1~57 31 COMB LCCOMB_X25_Y18_N26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.059 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~57'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~55 Fdiv_Sound:inst14|LessThan1~57 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.130 ns Fdiv_Sound:inst14\|LessThan1~59 32 COMB LCCOMB_X25_Y18_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.130 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~59'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan1~57 Fdiv_Sound:inst14|LessThan1~59 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.540 ns Fdiv_Sound:inst14\|LessThan1~60 33 COMB LCCOMB_X25_Y18_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 6.540 ns; Loc. = LCCOMB_X25_Y18_N30; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~60'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Fdiv_Sound:inst14|LessThan1~59 Fdiv_Sound:inst14|LessThan1~60 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.149 ns) 7.080 ns Fdiv_Sound:inst14\|LessThan1~62 34 COMB LCCOMB_X24_Y18_N16 1 " "Info: 34: + IC(0.391 ns) + CELL(0.149 ns) = 7.080 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan1~62'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Fdiv_Sound:inst14|LessThan1~60 Fdiv_Sound:inst14|LessThan1~62 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.164 ns Fdiv_Sound:inst14\|Fout 35 REG LCFF_X24_Y18_N17 1 " "Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 7.164 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 1; REG Node = 'Fdiv_Sound:inst14\|Fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Fdiv_Sound:inst14|LessThan1~62 Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.339 ns ( 88.48 % ) " "Info: Total cell delay = 6.339 ns ( 88.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 11.52 % ) " "Info: Total interconnect delay = 0.825 ns ( 11.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[1] Fdiv_Sound:inst14|LessThan1~1 Fdiv_Sound:inst14|LessThan1~3 Fdiv_Sound:inst14|LessThan1~5 Fdiv_Sound:inst14|LessThan1~7 Fdiv_Sound:inst14|LessThan1~9 Fdiv_Sound:inst14|LessThan1~11 Fdiv_Sound:inst14|LessThan1~13 Fdiv_Sound:inst14|LessThan1~15 Fdiv_Sound:inst14|LessThan1~17 Fdiv_Sound:inst14|LessThan1~19 Fdiv_Sound:inst14|LessThan1~21 Fdiv_Sound:inst14|LessThan1~23 Fdiv_Sound:inst14|LessThan1~25 Fdiv_Sound:inst14|LessThan1~27 Fdiv_Sound:inst14|LessThan1~29 Fdiv_Sound:inst14|LessThan1~31 Fdiv_Sound:inst14|LessThan1~33 Fdiv_Sound:inst14|LessThan1~35 Fdiv_Sound:inst14|LessThan1~37 Fdiv_Sound:inst14|LessThan1~39 Fdiv_Sound:inst14|LessThan1~41 Fdiv_Sound:inst14|LessThan1~43 Fdiv_Sound:inst14|LessThan1~45 Fdiv_Sound:inst14|LessThan1~47 Fdiv_Sound:inst14|LessThan1~49 Fdiv_Sound:inst14|LessThan1~51 Fdiv_Sound:inst14|LessThan1~53 Fdiv_Sound:inst14|LessThan1~55 Fdiv_Sound:inst14|LessThan1~57 Fdiv_Sound:inst14|LessThan1~59 Fdiv_Sound:inst14|LessThan1~60 Fdiv_Sound:inst14|LessThan1~62 Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 {} RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[1] {} Fdiv_Sound:inst14|LessThan1~1 {} Fdiv_Sound:inst14|LessThan1~3 {} Fdiv_Sound:inst14|LessThan1~5 {} Fdiv_Sound:inst14|LessThan1~7 {} Fdiv_Sound:inst14|LessThan1~9 {} Fdiv_Sound:inst14|LessThan1~11 {} Fdiv_Sound:inst14|LessThan1~13 {} Fdiv_Sound:inst14|LessThan1~15 {} Fdiv_Sound:inst14|LessThan1~17 {} Fdiv_Sound:inst14|LessThan1~19 {} Fdiv_Sound:inst14|LessThan1~21 {} Fdiv_Sound:inst14|LessThan1~23 {} Fdiv_Sound:inst14|LessThan1~25 {} Fdiv_Sound:inst14|LessThan1~27 {} Fdiv_Sound:inst14|LessThan1~29 {} Fdiv_Sound:inst14|LessThan1~31 {} Fdiv_Sound:inst14|LessThan1~33 {} Fdiv_Sound:inst14|LessThan1~35 {} Fdiv_Sound:inst14|LessThan1~37 {} Fdiv_Sound:inst14|LessThan1~39 {} Fdiv_Sound:inst14|LessThan1~41 {} Fdiv_Sound:inst14|LessThan1~43 {} Fdiv_Sound:inst14|LessThan1~45 {} Fdiv_Sound:inst14|LessThan1~47 {} Fdiv_Sound:inst14|LessThan1~49 {} Fdiv_Sound:inst14|LessThan1~51 {} Fdiv_Sound:inst14|LessThan1~53 {} Fdiv_Sound:inst14|LessThan1~55 {} Fdiv_Sound:inst14|LessThan1~57 {} Fdiv_Sound:inst14|LessThan1~59 {} Fdiv_Sound:inst14|LessThan1~60 {} Fdiv_Sound:inst14|LessThan1~62 {} Fdiv_Sound:inst14|Fout {} } { 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.391ns 0.000ns } { 0.000ns 2.993ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.061 ns - Smallest " "Info: - Smallest clock skew is -0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 2.692 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50M\" to destination register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50M 1 CLK PIN_N2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50M~clkctrl 2 COMB CLKCTRL_G2 139 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 139; COMB Node = 'CLK_50M~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50M CLK_50M~clkctrl } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns Fdiv_Sound:inst14\|Fout 3 REG LCFF_X24_Y18_N17 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 1; REG Node = 'Fdiv_Sound:inst14\|Fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CLK_50M~clkctrl Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLK_50M CLK_50M~clkctrl Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} Fdiv_Sound:inst14|Fout {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M source 2.753 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_50M\" to source memory is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50M 1 CLK PIN_N2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50M~clkctrl 2 COMB CLKCTRL_G2 139 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 139; COMB Node = 'CLK_50M~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50M CLK_50M~clkctrl } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.661 ns) 2.753 ns RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y19 18 " "Info: 3: + IC(0.975 ns) + CELL(0.661 ns) = 2.753 ns; Loc. = M4K_X26_Y19; Fanout = 18; MEM Node = 'RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { CLK_50M~clkctrl RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.30 % ) " "Info: Total cell delay = 1.660 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 39.70 % ) " "Info: Total interconnect delay = 1.093 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK_50M CLK_50M~clkctrl RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLK_50M CLK_50M~clkctrl Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} Fdiv_Sound:inst14|Fout {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK_50M CLK_50M~clkctrl RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 36 2 0 } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[1] Fdiv_Sound:inst14|LessThan1~1 Fdiv_Sound:inst14|LessThan1~3 Fdiv_Sound:inst14|LessThan1~5 Fdiv_Sound:inst14|LessThan1~7 Fdiv_Sound:inst14|LessThan1~9 Fdiv_Sound:inst14|LessThan1~11 Fdiv_Sound:inst14|LessThan1~13 Fdiv_Sound:inst14|LessThan1~15 Fdiv_Sound:inst14|LessThan1~17 Fdiv_Sound:inst14|LessThan1~19 Fdiv_Sound:inst14|LessThan1~21 Fdiv_Sound:inst14|LessThan1~23 Fdiv_Sound:inst14|LessThan1~25 Fdiv_Sound:inst14|LessThan1~27 Fdiv_Sound:inst14|LessThan1~29 Fdiv_Sound:inst14|LessThan1~31 Fdiv_Sound:inst14|LessThan1~33 Fdiv_Sound:inst14|LessThan1~35 Fdiv_Sound:inst14|LessThan1~37 Fdiv_Sound:inst14|LessThan1~39 Fdiv_Sound:inst14|LessThan1~41 Fdiv_Sound:inst14|LessThan1~43 Fdiv_Sound:inst14|LessThan1~45 Fdiv_Sound:inst14|LessThan1~47 Fdiv_Sound:inst14|LessThan1~49 Fdiv_Sound:inst14|LessThan1~51 Fdiv_Sound:inst14|LessThan1~53 Fdiv_Sound:inst14|LessThan1~55 Fdiv_Sound:inst14|LessThan1~57 Fdiv_Sound:inst14|LessThan1~59 Fdiv_Sound:inst14|LessThan1~60 Fdiv_Sound:inst14|LessThan1~62 Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 {} RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[1] {} Fdiv_Sound:inst14|LessThan1~1 {} Fdiv_Sound:inst14|LessThan1~3 {} Fdiv_Sound:inst14|LessThan1~5 {} Fdiv_Sound:inst14|LessThan1~7 {} Fdiv_Sound:inst14|LessThan1~9 {} Fdiv_Sound:inst14|LessThan1~11 {} Fdiv_Sound:inst14|LessThan1~13 {} Fdiv_Sound:inst14|LessThan1~15 {} Fdiv_Sound:inst14|LessThan1~17 {} Fdiv_Sound:inst14|LessThan1~19 {} Fdiv_Sound:inst14|LessThan1~21 {} Fdiv_Sound:inst14|LessThan1~23 {} Fdiv_Sound:inst14|LessThan1~25 {} Fdiv_Sound:inst14|LessThan1~27 {} Fdiv_Sound:inst14|LessThan1~29 {} Fdiv_Sound:inst14|LessThan1~31 {} Fdiv_Sound:inst14|LessThan1~33 {} Fdiv_Sound:inst14|LessThan1~35 {} Fdiv_Sound:inst14|LessThan1~37 {} Fdiv_Sound:inst14|LessThan1~39 {} Fdiv_Sound:inst14|LessThan1~41 {} Fdiv_Sound:inst14|LessThan1~43 {} Fdiv_Sound:inst14|LessThan1~45 {} Fdiv_Sound:inst14|LessThan1~47 {} Fdiv_Sound:inst14|LessThan1~49 {} Fdiv_Sound:inst14|LessThan1~51 {} Fdiv_Sound:inst14|LessThan1~53 {} Fdiv_Sound:inst14|LessThan1~55 {} Fdiv_Sound:inst14|LessThan1~57 {} Fdiv_Sound:inst14|LessThan1~59 {} Fdiv_Sound:inst14|LessThan1~60 {} Fdiv_Sound:inst14|LessThan1~62 {} Fdiv_Sound:inst14|Fout {} } { 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.391ns 0.000ns } { 0.000ns 2.993ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLK_50M CLK_50M~clkctrl Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} Fdiv_Sound:inst14|Fout {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK_50M CLK_50M~clkctrl RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_50M 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"CLK_50M\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "AG:inst3\|Addr\[0\] AG:inst3\|Addr\[0\] CLK_50M 4.139 ns " "Info: Found hold time violation between source  pin or register \"AG:inst3\|Addr\[0\]\" and destination pin or register \"AG:inst3\|Addr\[0\]\" for clock \"CLK_50M\" (Hold time is 4.139 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.530 ns + Largest " "Info: + Largest clock skew is 4.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 11.260 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50M\" to destination register is 11.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50M 1 CLK PIN_N2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.870 ns) 3.333 ns RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7 2 MEM M4K_X26_Y20 8 " "Info: 2: + IC(1.464 ns) + CELL(0.870 ns) = 3.333 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { CLK_50M RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 6.326 ns RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[5\] 3 MEM M4K_X26_Y20 6 " "Info: 3: + IC(0.000 ns) + CELL(2.993 ns) = 6.326 ns; Loc. = M4K_X26_Y20; Fanout = 6; MEM Node = 'RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.410 ns) 7.434 ns inst8~1 4 COMB LCCOMB_X25_Y20_N20 2 " "Info: 4: + IC(0.698 ns) + CELL(0.410 ns) = 7.434 ns; Loc. = LCCOMB_X25_Y20_N20; Fanout = 2; COMB Node = 'inst8~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] inst8~1 } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 208 400 544 272 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.408 ns) 8.112 ns inst9 5 COMB LCCOMB_X25_Y20_N28 1 " "Info: 5: + IC(0.270 ns) + CELL(0.408 ns) = 8.112 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { inst8~1 inst9 } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 192 256 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.000 ns) 9.681 ns inst9~clkctrl 6 COMB CLKCTRL_G1 7 " "Info: 6: + IC(1.569 ns) + CELL(0.000 ns) = 9.681 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 192 256 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 11.260 ns AG:inst3\|Addr\[0\] 7 REG LCFF_X27_Y20_N1 4 " "Info: 7: + IC(1.042 ns) + CELL(0.537 ns) = 11.260 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 4; REG Node = 'AG:inst3\|Addr\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { inst9~clkctrl AG:inst3|Addr[0] } "NODE_NAME" } } { "AG.v" "" { Text "C:/Users/mings/Desktop/LAB3/AG.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.217 ns ( 55.21 % ) " "Info: Total cell delay = 6.217 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.043 ns ( 44.79 % ) " "Info: Total interconnect delay = 5.043 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.260 ns" { CLK_50M RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] inst8~1 inst9 inst9~clkctrl AG:inst3|Addr[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "11.260 ns" { CLK_50M {} CLK_50M~combout {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] {} inst8~1 {} inst9 {} inst9~clkctrl {} AG:inst3|Addr[0] {} } { 0.000ns 0.000ns 1.464ns 0.000ns 0.698ns 0.270ns 1.569ns 1.042ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.410ns 0.408ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M source 6.730 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50M\" to source register is 6.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50M 1 CLK PIN_N2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.787 ns) 3.123 ns _DFF:inst2\|Out 2 REG LCFF_X25_Y20_N13 3 " "Info: 2: + IC(1.337 ns) + CELL(0.787 ns) = 3.123 ns; Loc. = LCFF_X25_Y20_N13; Fanout = 3; REG Node = '_DFF:inst2\|Out'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { CLK_50M _DFF:inst2|Out } "NODE_NAME" } } { "_DFF.v" "" { Text "C:/Users/mings/Desktop/LAB3/_DFF.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 3.582 ns inst9 3 COMB LCCOMB_X25_Y20_N28 1 " "Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 3.582 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { _DFF:inst2|Out inst9 } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 192 256 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.000 ns) 5.151 ns inst9~clkctrl 4 COMB CLKCTRL_G1 7 " "Info: 4: + IC(1.569 ns) + CELL(0.000 ns) = 5.151 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 192 256 296 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 6.730 ns AG:inst3\|Addr\[0\] 5 REG LCFF_X27_Y20_N1 4 " "Info: 5: + IC(1.042 ns) + CELL(0.537 ns) = 6.730 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 4; REG Node = 'AG:inst3\|Addr\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { inst9~clkctrl AG:inst3|Addr[0] } "NODE_NAME" } } { "AG.v" "" { Text "C:/Users/mings/Desktop/LAB3/AG.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 36.75 % ) " "Info: Total cell delay = 2.473 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.257 ns ( 63.25 % ) " "Info: Total interconnect delay = 4.257 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { CLK_50M _DFF:inst2|Out inst9 inst9~clkctrl AG:inst3|Addr[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.730 ns" { CLK_50M {} CLK_50M~combout {} _DFF:inst2|Out {} inst9 {} inst9~clkctrl {} AG:inst3|Addr[0] {} } { 0.000ns 0.000ns 1.337ns 0.309ns 1.569ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.260 ns" { CLK_50M RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] inst8~1 inst9 inst9~clkctrl AG:inst3|Addr[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "11.260 ns" { CLK_50M {} CLK_50M~combout {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] {} inst8~1 {} inst9 {} inst9~clkctrl {} AG:inst3|Addr[0] {} } { 0.000ns 0.000ns 1.464ns 0.000ns 0.698ns 0.270ns 1.569ns 1.042ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.410ns 0.408ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { CLK_50M _DFF:inst2|Out inst9 inst9~clkctrl AG:inst3|Addr[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.730 ns" { CLK_50M {} CLK_50M~combout {} _DFF:inst2|Out {} inst9 {} inst9~clkctrl {} AG:inst3|Addr[0] {} } { 0.000ns 0.000ns 1.337ns 0.309ns 1.569ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "AG.v" "" { Text "C:/Users/mings/Desktop/LAB3/AG.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AG:inst3\|Addr\[0\] 1 REG LCFF_X27_Y20_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 4; REG Node = 'AG:inst3\|Addr\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AG:inst3|Addr[0] } "NODE_NAME" } } { "AG.v" "" { Text "C:/Users/mings/Desktop/LAB3/AG.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns AG:inst3\|Addr\[0\]~18 2 COMB LCCOMB_X27_Y20_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 1; COMB Node = 'AG:inst3\|Addr\[0\]~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { AG:inst3|Addr[0] AG:inst3|Addr[0]~18 } "NODE_NAME" } } { "AG.v" "" { Text "C:/Users/mings/Desktop/LAB3/AG.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns AG:inst3\|Addr\[0\] 3 REG LCFF_X27_Y20_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 4; REG Node = 'AG:inst3\|Addr\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AG:inst3|Addr[0]~18 AG:inst3|Addr[0] } "NODE_NAME" } } { "AG.v" "" { Text "C:/Users/mings/Desktop/LAB3/AG.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { AG:inst3|Addr[0] AG:inst3|Addr[0]~18 AG:inst3|Addr[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { AG:inst3|Addr[0] {} AG:inst3|Addr[0]~18 {} AG:inst3|Addr[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "AG.v" "" { Text "C:/Users/mings/Desktop/LAB3/AG.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.260 ns" { CLK_50M RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] inst8~1 inst9 inst9~clkctrl AG:inst3|Addr[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "11.260 ns" { CLK_50M {} CLK_50M~combout {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] {} inst8~1 {} inst9 {} inst9~clkctrl {} AG:inst3|Addr[0] {} } { 0.000ns 0.000ns 1.464ns 0.000ns 0.698ns 0.270ns 1.569ns 1.042ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.410ns 0.408ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { CLK_50M _DFF:inst2|Out inst9 inst9~clkctrl AG:inst3|Addr[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.730 ns" { CLK_50M {} CLK_50M~combout {} _DFF:inst2|Out {} inst9 {} inst9~clkctrl {} AG:inst3|Addr[0] {} } { 0.000ns 0.000ns 1.337ns 0.309ns 1.569ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { AG:inst3|Addr[0] AG:inst3|Addr[0]~18 AG:inst3|Addr[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { AG:inst3|Addr[0] {} AG:inst3|Addr[0]~18 {} AG:inst3|Addr[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Fdiv_Sound:inst14\|counter\[30\] RESET CLK_50M 6.027 ns register " "Info: tsu for register \"Fdiv_Sound:inst14\|counter\[30\]\" (data pin = \"RESET\", clock pin = \"CLK_50M\") is 6.027 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.760 ns + Longest pin register " "Info: + Longest pin to register delay is 8.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESET 1 PIN PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; PIN Node = 'RESET'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 96 -448 -280 112 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.998 ns) + CELL(0.275 ns) 7.135 ns Fdiv_Sound:inst14\|counter\[30\]~95 2 COMB LCCOMB_X25_Y20_N22 32 " "Info: 2: + IC(5.998 ns) + CELL(0.275 ns) = 7.135 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 32; COMB Node = 'Fdiv_Sound:inst14\|counter\[30\]~95'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { RESET Fdiv_Sound:inst14|counter[30]~95 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.659 ns) 8.760 ns Fdiv_Sound:inst14\|counter\[30\] 3 REG LCFF_X28_Y18_N29 4 " "Info: 3: + IC(0.966 ns) + CELL(0.659 ns) = 8.760 ns; Loc. = LCFF_X28_Y18_N29; Fanout = 4; REG Node = 'Fdiv_Sound:inst14\|counter\[30\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { Fdiv_Sound:inst14|counter[30]~95 Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 20.50 % ) " "Info: Total cell delay = 1.796 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.964 ns ( 79.50 % ) " "Info: Total interconnect delay = 6.964 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.760 ns" { RESET Fdiv_Sound:inst14|counter[30]~95 Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.760 ns" { RESET {} RESET~combout {} Fdiv_Sound:inst14|counter[30]~95 {} Fdiv_Sound:inst14|counter[30] {} } { 0.000ns 0.000ns 5.998ns 0.966ns } { 0.000ns 0.862ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50M\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50M 1 CLK PIN_N2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50M~clkctrl 2 COMB CLKCTRL_G2 139 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 139; COMB Node = 'CLK_50M~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50M CLK_50M~clkctrl } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns Fdiv_Sound:inst14\|counter\[30\] 3 REG LCFF_X28_Y18_N29 4 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X28_Y18_N29; Fanout = 4; REG Node = 'Fdiv_Sound:inst14\|counter\[30\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLK_50M~clkctrl Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK_50M CLK_50M~clkctrl Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} Fdiv_Sound:inst14|counter[30] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.760 ns" { RESET Fdiv_Sound:inst14|counter[30]~95 Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.760 ns" { RESET {} RESET~combout {} Fdiv_Sound:inst14|counter[30]~95 {} Fdiv_Sound:inst14|counter[30] {} } { 0.000ns 0.000ns 5.998ns 0.966ns } { 0.000ns 0.862ns 0.275ns 0.659ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK_50M CLK_50M~clkctrl Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} Fdiv_Sound:inst14|counter[30] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50M OUTPUT Fdiv_Sound:inst14\|Fout 8.403 ns register " "Info: tco from clock \"CLK_50M\" to destination pin \"OUTPUT\" through register \"Fdiv_Sound:inst14\|Fout\" is 8.403 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M source 2.692 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50M\" to source register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50M 1 CLK PIN_N2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50M~clkctrl 2 COMB CLKCTRL_G2 139 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 139; COMB Node = 'CLK_50M~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50M CLK_50M~clkctrl } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns Fdiv_Sound:inst14\|Fout 3 REG LCFF_X24_Y18_N17 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 1; REG Node = 'Fdiv_Sound:inst14\|Fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CLK_50M~clkctrl Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLK_50M CLK_50M~clkctrl Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} Fdiv_Sound:inst14|Fout {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.461 ns + Longest register pin " "Info: + Longest register to pin delay is 5.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Fdiv_Sound:inst14\|Fout 1 REG LCFF_X24_Y18_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 1; REG Node = 'Fdiv_Sound:inst14\|Fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.839 ns) + CELL(2.622 ns) 5.461 ns OUTPUT 2 PIN PIN_J22 0 " "Info: 2: + IC(2.839 ns) + CELL(2.622 ns) = 5.461 ns; Loc. = PIN_J22; Fanout = 0; PIN Node = 'OUTPUT'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { Fdiv_Sound:inst14|Fout OUTPUT } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 136 1144 1320 152 "OUTPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 48.01 % ) " "Info: Total cell delay = 2.622 ns ( 48.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.839 ns ( 51.99 % ) " "Info: Total interconnect delay = 2.839 ns ( 51.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { Fdiv_Sound:inst14|Fout OUTPUT } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { Fdiv_Sound:inst14|Fout {} OUTPUT {} } { 0.000ns 2.839ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { CLK_50M CLK_50M~clkctrl Fdiv_Sound:inst14|Fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} Fdiv_Sound:inst14|Fout {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.461 ns" { Fdiv_Sound:inst14|Fout OUTPUT } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.461 ns" { Fdiv_Sound:inst14|Fout {} OUTPUT {} } { 0.000ns 2.839ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7 SONG CLK_50M 0.657 ns memory " "Info: th for memory \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7\" (data pin = \"SONG\", clock pin = \"CLK_50M\") is 0.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 3.124 ns + Longest memory " "Info: + Longest clock path from clock \"CLK_50M\" to destination memory is 3.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50M 1 CLK PIN_N2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.661 ns) 3.124 ns RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7 2 MEM M4K_X26_Y20 8 " "Info: 2: + IC(1.464 ns) + CELL(0.661 ns) = 3.124 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLK_50M RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 53.14 % ) " "Info: Total cell delay = 1.660 ns ( 53.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 46.86 % ) " "Info: Total interconnect delay = 1.464 ns ( 46.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { CLK_50M RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { CLK_50M {} CLK_50M~combout {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.464ns } { 0.000ns 0.999ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.701 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SONG 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SONG'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SONG } "NODE_NAME" } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { -32 -384 -216 -16 "SONG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.142 ns) 2.701 ns RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7 2 MEM M4K_X26_Y20 8 " "Info: 2: + IC(1.560 ns) + CELL(0.142 ns) = 2.701 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { SONG RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.141 ns ( 42.24 % ) " "Info: Total cell delay = 1.141 ns ( 42.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns ( 57.76 % ) " "Info: Total interconnect delay = 1.560 ns ( 57.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { SONG RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { SONG {} SONG~combout {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.999ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { CLK_50M RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { CLK_50M {} CLK_50M~combout {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.464ns } { 0.000ns 0.999ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { SONG RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { SONG {} SONG~combout {} RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.999ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 16:30:51 2019 " "Info: Processing ended: Mon Oct 14 16:30:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
