
*** Running vivado
    with args -log HS_omega_network.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HS_omega_network.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source HS_omega_network.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1276.871 ; gain = 10.824
Command: synth_design -top HS_omega_network -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8248
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HS_omega_network' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/HS_omega_network.vhd:46]
INFO: [Synth 8-638] synthesizing module 'sender_node' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
	Parameter address bound to: 3'b000 
WARNING: [Synth 8-614] signal 'dest' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
WARNING: [Synth 8-614] signal 'mess' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'sender_node' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sender_node__parameterized0' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
	Parameter address bound to: 3'b001 
WARNING: [Synth 8-614] signal 'dest' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
WARNING: [Synth 8-614] signal 'mess' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'sender_node__parameterized0' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sender_node__parameterized1' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
	Parameter address bound to: 3'b010 
WARNING: [Synth 8-614] signal 'dest' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
WARNING: [Synth 8-614] signal 'mess' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'sender_node__parameterized1' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sender_node__parameterized2' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
	Parameter address bound to: 3'b011 
WARNING: [Synth 8-614] signal 'dest' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
WARNING: [Synth 8-614] signal 'mess' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'sender_node__parameterized2' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sender_node__parameterized3' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
	Parameter address bound to: 3'b100 
WARNING: [Synth 8-614] signal 'dest' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
WARNING: [Synth 8-614] signal 'mess' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'sender_node__parameterized3' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sender_node__parameterized4' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
	Parameter address bound to: 3'b101 
WARNING: [Synth 8-614] signal 'dest' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
WARNING: [Synth 8-614] signal 'mess' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'sender_node__parameterized4' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sender_node__parameterized5' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
	Parameter address bound to: 3'b110 
WARNING: [Synth 8-614] signal 'dest' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
WARNING: [Synth 8-614] signal 'mess' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'sender_node__parameterized5' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sender_node__parameterized6' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
	Parameter address bound to: 3'b111 
WARNING: [Synth 8-614] signal 'dest' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
WARNING: [Synth 8-614] signal 'mess' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'sender_node__parameterized6' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/sender_node.vhd:47]
INFO: [Synth 8-638] synthesizing module 'receiver_node' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
	Parameter address bound to: 3'b000 
INFO: [Synth 8-256] done synthesizing module 'receiver_node' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
INFO: [Synth 8-638] synthesizing module 'receiver_node__parameterized0' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
	Parameter address bound to: 3'b001 
INFO: [Synth 8-256] done synthesizing module 'receiver_node__parameterized0' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
INFO: [Synth 8-638] synthesizing module 'receiver_node__parameterized1' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
	Parameter address bound to: 3'b010 
INFO: [Synth 8-256] done synthesizing module 'receiver_node__parameterized1' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
INFO: [Synth 8-638] synthesizing module 'receiver_node__parameterized2' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
	Parameter address bound to: 3'b011 
INFO: [Synth 8-256] done synthesizing module 'receiver_node__parameterized2' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
INFO: [Synth 8-638] synthesizing module 'receiver_node__parameterized3' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
	Parameter address bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'receiver_node__parameterized3' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
INFO: [Synth 8-638] synthesizing module 'receiver_node__parameterized4' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
	Parameter address bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'receiver_node__parameterized4' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
INFO: [Synth 8-638] synthesizing module 'receiver_node__parameterized5' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
	Parameter address bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'receiver_node__parameterized5' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
INFO: [Synth 8-638] synthesizing module 'receiver_node__parameterized6' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
	Parameter address bound to: 3'b111 
INFO: [Synth 8-256] done synthesizing module 'receiver_node__parameterized6' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/receiver_node.vhd:35]
INFO: [Synth 8-638] synthesizing module 'smart_omega_network' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/smart_omega_network.vhd:44]
INFO: [Synth 8-638] synthesizing module 'smart_switch_2_2' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/smart_switch_2_2.vhd:48]
	Parameter level bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uc_switch' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:52]
	Parameter level bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'out_reg' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'uc_switch' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:52]
INFO: [Synth 8-638] synthesizing module 'mux_2_1' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/mux_2_1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/mux_2_1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'demux_1_2' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/demux_1_2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'demux_1_2' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/demux_1_2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'register_9' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/register_6.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'register_9' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/register_6.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'smart_switch_2_2' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/smart_switch_2_2.vhd:48]
INFO: [Synth 8-638] synthesizing module 'smart_switch_2_2__parameterized0' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/smart_switch_2_2.vhd:48]
	Parameter level bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uc_switch__parameterized0' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:52]
	Parameter level bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'out_reg' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'uc_switch__parameterized0' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'smart_switch_2_2__parameterized0' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/smart_switch_2_2.vhd:48]
INFO: [Synth 8-638] synthesizing module 'smart_switch_2_2__parameterized1' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/smart_switch_2_2.vhd:48]
	Parameter level bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uc_switch__parameterized1' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:52]
	Parameter level bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'out_reg' is read in the process but is not in the sensitivity list [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'uc_switch__parameterized1' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'smart_switch_2_2__parameterized1' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/smart_switch_2_2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'smart_omega_network' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/smart_omega_network.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'HS_omega_network' (0#1) [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/HS_omega_network.vhd:46]
WARNING: [Synth 8-7129] Port out_reg[9] in module uc_switch__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[8] in module uc_switch__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[7] in module uc_switch__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[6] in module uc_switch__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[5] in module uc_switch__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[4] in module uc_switch__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[3] in module uc_switch__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[1] in module uc_switch__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[0] in module uc_switch__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[9] in module uc_switch__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[8] in module uc_switch__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[7] in module uc_switch__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[6] in module uc_switch__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[5] in module uc_switch__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[4] in module uc_switch__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[2] in module uc_switch__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[1] in module uc_switch__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[0] in module uc_switch__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[9] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[8] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[7] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[6] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[5] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[3] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[2] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[1] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reg[0] in module uc_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[9] in module receiver_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module receiver_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module receiver_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module receiver_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[1] in module receiver_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[0] in module receiver_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[9] in module receiver_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module receiver_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module receiver_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module receiver_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[1] in module receiver_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[0] in module receiver_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[9] in module receiver_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module receiver_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module receiver_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module receiver_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[1] in module receiver_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[0] in module receiver_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[9] in module receiver_node__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module receiver_node__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module receiver_node__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module receiver_node__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[1] in module receiver_node__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[0] in module receiver_node__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[9] in module receiver_node__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module receiver_node__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module receiver_node__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module receiver_node__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[1] in module receiver_node__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[0] in module receiver_node__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[9] in module receiver_node__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module receiver_node__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module receiver_node__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module receiver_node__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[1] in module receiver_node__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[0] in module receiver_node__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[9] in module receiver_node__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module receiver_node__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module receiver_node__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module receiver_node__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[1] in module receiver_node__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[0] in module receiver_node__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[9] in module receiver_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module receiver_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module receiver_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module receiver_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[1] in module receiver_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[0] in module receiver_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[9] in module sender_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[7] in module sender_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[6] in module sender_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[5] in module sender_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[4] in module sender_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[3] in module sender_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[2] in module sender_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[1] in module sender_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[0] in module sender_node__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[9] in module sender_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[7] in module sender_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[6] in module sender_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[5] in module sender_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[4] in module sender_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[3] in module sender_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[2] in module sender_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[1] in module sender_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[0] in module sender_node__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[9] in module sender_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[7] in module sender_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[6] in module sender_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[5] in module sender_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[4] in module sender_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[3] in module sender_node__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ack[2] in module sender_node__parameterized4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'sender_node'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'sender_node__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'sender_node__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'sender_node__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'sender_node__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'sender_node__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'sender_node__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'sender_node__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   invio |                              010 |                               01
                ricevuto |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'sender_node'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   invio |                              010 |                               01
                ricevuto |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'sender_node__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   invio |                              010 |                               01
                ricevuto |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'sender_node__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   invio |                              010 |                               01
                ricevuto |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'sender_node__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   invio |                              010 |                               01
                ricevuto |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'sender_node__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   invio |                              010 |                               01
                ricevuto |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'sender_node__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   invio |                              010 |                               01
                ricevuto |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'sender_node__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   invio |                              010 |                               01
                ricevuto |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'sender_node__parameterized6'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.srcs/sources_1/new/uc_switch.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 24    
	                1 Bit    Registers := 32    
+---Muxes : 
	   3 Input   10 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 200   
	   3 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 24    
	   2 Input    1 Bit        Muxes := 296   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design HS_omega_network has port output[0][7] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[0][6] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[0][5] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[0][1] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[0][0] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[1][7] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[1][6] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[1][1] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[1][0] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[2][7] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[2][5] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[2][1] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[2][0] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[3][7] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[3][1] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[3][0] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[4][6] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[4][5] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[4][1] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[4][0] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[5][6] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[5][1] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[5][0] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[6][5] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[6][1] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[6][0] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[7][1] driven by constant 0
WARNING: [Synth 8-3917] design HS_omega_network has port output[7][0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    94|
|3     |LUT3 |   102|
|4     |LUT4 |    26|
|5     |LUT5 |    66|
|6     |LUT6 |   190|
|7     |FDRE |   144|
|8     |FDSE |     8|
|9     |LDCP |    24|
|10    |IBUF |    34|
|11    |OBUF |    80|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+------------------------------------+------+
|      |Instance                     |Module                              |Cells |
+------+-----------------------------+------------------------------------+------+
|1     |top                          |                                    |   769|
|2     |  omega_receiver             |smart_omega_network                 |   236|
|3     |    \first_lvl[0].switch_0   |smart_switch_2_2_30                 |    28|
|4     |      controllo              |uc_switch_64                        |     6|
|5     |      \reg                   |register_9_65                       |    22|
|6     |    \first_lvl[1].switch_0   |smart_switch_2_2_31                 |    28|
|7     |      controllo              |uc_switch_62                        |     6|
|8     |      \reg                   |register_9_63                       |    22|
|9     |    \first_lvl[2].switch_0   |smart_switch_2_2_32                 |    22|
|10    |      controllo              |uc_switch_60                        |     6|
|11    |      \reg                   |register_9_61                       |    16|
|12    |    \first_lvl[3].switch_0   |smart_switch_2_2_33                 |    22|
|13    |      controllo              |uc_switch_58                        |     6|
|14    |      \reg                   |register_9_59                       |    16|
|15    |    \second_lvl[0].switch_0  |smart_switch_2_2__parameterized0_34 |    20|
|16    |      controllo              |uc_switch__parameterized0_56        |     3|
|17    |      \reg                   |register_9_57                       |    17|
|18    |    \second_lvl[1].switch_0  |smart_switch_2_2__parameterized0_35 |    20|
|19    |      controllo              |uc_switch__parameterized0_54        |     3|
|20    |      \reg                   |register_9_55                       |    17|
|21    |    \second_lvl[2].switch_0  |smart_switch_2_2__parameterized0_36 |    16|
|22    |      controllo              |uc_switch__parameterized0_52        |     3|
|23    |      \reg                   |register_9_53                       |    13|
|24    |    \second_lvl[3].switch_0  |smart_switch_2_2__parameterized0_37 |    16|
|25    |      controllo              |uc_switch__parameterized0_50        |     3|
|26    |      \reg                   |register_9_51                       |    13|
|27    |    \thrid_lvl[0].switch_0   |smart_switch_2_2__parameterized1_38 |    16|
|28    |      controllo              |uc_switch__parameterized1_48        |     5|
|29    |      \reg                   |register_9_49                       |    11|
|30    |    \thrid_lvl[1].switch_0   |smart_switch_2_2__parameterized1_39 |    16|
|31    |      controllo              |uc_switch__parameterized1_46        |     5|
|32    |      \reg                   |register_9_47                       |    11|
|33    |    \thrid_lvl[2].switch_0   |smart_switch_2_2__parameterized1_40 |    16|
|34    |      controllo              |uc_switch__parameterized1_44        |     5|
|35    |      \reg                   |register_9_45                       |    11|
|36    |    \thrid_lvl[3].switch_0   |smart_switch_2_2__parameterized1_41 |    16|
|37    |      controllo              |uc_switch__parameterized1_42        |     5|
|38    |      \reg                   |register_9_43                       |    11|
|39    |  omega_sender               |smart_omega_network_0               |   358|
|40    |    \first_lvl[0].switch_0   |smart_switch_2_2                    |    35|
|41    |      controllo              |uc_switch_28                        |    10|
|42    |      \reg                   |register_9_29                       |    25|
|43    |    \first_lvl[1].switch_0   |smart_switch_2_2_1                  |    35|
|44    |      controllo              |uc_switch_26                        |    10|
|45    |      \reg                   |register_9_27                       |    25|
|46    |    \first_lvl[2].switch_0   |smart_switch_2_2_2                  |    29|
|47    |      controllo              |uc_switch_24                        |    10|
|48    |      \reg                   |register_9_25                       |    19|
|49    |    \first_lvl[3].switch_0   |smart_switch_2_2_3                  |    29|
|50    |      controllo              |uc_switch                           |    10|
|51    |      \reg                   |register_9_23                       |    19|
|52    |    \second_lvl[0].switch_0  |smart_switch_2_2__parameterized0    |    48|
|53    |      controllo              |uc_switch__parameterized0_21        |     7|
|54    |      \reg                   |register_9_22                       |    41|
|55    |    \second_lvl[1].switch_0  |smart_switch_2_2__parameterized0_4  |    44|
|56    |      controllo              |uc_switch__parameterized0_19        |     7|
|57    |      \reg                   |register_9_20                       |    37|
|58    |    \second_lvl[2].switch_0  |smart_switch_2_2__parameterized0_5  |    23|
|59    |      controllo              |uc_switch__parameterized0_17        |     7|
|60    |      \reg                   |register_9_18                       |    16|
|61    |    \second_lvl[3].switch_0  |smart_switch_2_2__parameterized0_6  |    23|
|62    |      controllo              |uc_switch__parameterized0           |     7|
|63    |      \reg                   |register_9_16                       |    16|
|64    |    \thrid_lvl[0].switch_0   |smart_switch_2_2__parameterized1    |    26|
|65    |      controllo              |uc_switch__parameterized1_14        |     5|
|66    |      \reg                   |register_9_15                       |    21|
|67    |    \thrid_lvl[1].switch_0   |smart_switch_2_2__parameterized1_7  |    26|
|68    |      controllo              |uc_switch__parameterized1_12        |     5|
|69    |      \reg                   |register_9_13                       |    21|
|70    |    \thrid_lvl[2].switch_0   |smart_switch_2_2__parameterized1_8  |    20|
|71    |      controllo              |uc_switch__parameterized1_10        |     5|
|72    |      \reg                   |register_9_11                       |    15|
|73    |    \thrid_lvl[3].switch_0   |smart_switch_2_2__parameterized1_9  |    20|
|74    |      controllo              |uc_switch__parameterized1           |     5|
|75    |      \reg                   |register_9                          |    15|
|76    |  \receivers[0].receiver     |receiver_node                       |     2|
|77    |  \receivers[1].receiver     |receiver_node__parameterized0       |     2|
|78    |  \receivers[2].receiver     |receiver_node__parameterized1       |     2|
|79    |  \receivers[3].receiver     |receiver_node__parameterized2       |     2|
|80    |  \receivers[4].receiver     |receiver_node__parameterized3       |     2|
|81    |  \receivers[5].receiver     |receiver_node__parameterized4       |     2|
|82    |  \receivers[6].receiver     |receiver_node__parameterized5       |     2|
|83    |  \receivers[7].receiver     |receiver_node__parameterized6       |     2|
|84    |  \senders[0].sender         |sender_node                         |     5|
|85    |  \senders[1].sender         |sender_node__parameterized0         |     5|
|86    |  \senders[2].sender         |sender_node__parameterized1         |     5|
|87    |  \senders[3].sender         |sender_node__parameterized2         |     5|
|88    |  \senders[4].sender         |sender_node__parameterized3         |     6|
|89    |  \senders[5].sender         |sender_node__parameterized4         |     6|
|90    |  \senders[6].sender         |sender_node__parameterized5         |     6|
|91    |  \senders[7].sender         |sender_node__parameterized6         |     6|
+------+-----------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.871 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 198 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.871 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.871 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1276.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1276.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 24 instances

Synth Design complete, checksum: c87ebeb5
INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1276.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Progetti_Xilinx/10_c_HS_omega_network/10_c_HS_omega_network.runs/synth_1/HS_omega_network.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HS_omega_network_utilization_synth.rpt -pb HS_omega_network_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 20 18:35:17 2022...
