<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn_layer.cpp:184:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" BundleName="gmem0" VarName="input" LoopLoc="cnn_layer.cpp:184:20" LoopName="VITIS_LOOP_184_1" ParentFunc="read_input_top(short*, hls::stream&lt;short, 0&gt;&amp;)" Length="256" Direction="read" AccessID="input2seq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="cnn_layer.cpp:186:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn_layer.cpp:192:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 512 has been inferred" BundleName="gmem1" VarName="output" LoopLoc="cnn_layer.cpp:192:20" LoopName="VITIS_LOOP_192_1" ParentFunc="write_output_top(hls::stream&lt;short, 0&gt;&amp;, short*)" Length="512" Direction="write" AccessID="output2seq" OrigID="for.inc.store.6" OrigAccess-DebugLoc="cnn_layer.cpp:194:12" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn_layer.cpp:26:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9216 has been inferred" BundleName="gmem6" VarName="this_weights" LoopLoc="cnn_layer.cpp:26:19" LoopName="VITIS_LOOP_26_1" ParentFunc="ConvLayer&lt;32, 8, 8, 32, 8, 8, 1, 1, 4&gt;::load_params_func(short (*) [32][3][3], short*)" Length="9216" Direction="read" AccessID="this_weights1seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="cnn_layer.cpp:34:55" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn_layer.cpp:40:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="gmem7" VarName="this_bias" LoopLoc="cnn_layer.cpp:40:26" LoopName="VITIS_LOOP_40_5" ParentFunc="ConvLayer&lt;32, 8, 8, 32, 8, 8, 1, 1, 4&gt;::load_params_func(short (*) [32][3][3], short*)" Length="32" Direction="read" AccessID="this_bias2seq" OrigID="for.inc47.load.5" OrigAccess-DebugLoc="cnn_layer.cpp:42:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn_layer.cpp:26:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9216 has been inferred" BundleName="gmem4" VarName="this_weights" LoopLoc="cnn_layer.cpp:26:19" LoopName="VITIS_LOOP_26_1" ParentFunc="ConvLayer&lt;32, 16, 16, 32, 16, 16, 1, 1, 4&gt;::load_params_func(short (*) [32][3][3], short*)" Length="9216" Direction="read" AccessID="this_weights1seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="cnn_layer.cpp:34:55" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn_layer.cpp:40:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="gmem5" VarName="this_bias" LoopLoc="cnn_layer.cpp:40:26" LoopName="VITIS_LOOP_40_5" ParentFunc="ConvLayer&lt;32, 16, 16, 32, 16, 16, 1, 1, 4&gt;::load_params_func(short (*) [32][3][3], short*)" Length="32" Direction="read" AccessID="this_bias2seq" OrigID="for.inc47.load.5" OrigAccess-DebugLoc="cnn_layer.cpp:42:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn_layer.cpp:26:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 288 has been inferred" BundleName="gmem2" VarName="this_weights" LoopLoc="cnn_layer.cpp:26:19" LoopName="VITIS_LOOP_26_1" ParentFunc="ConvLayer&lt;1, 16, 16, 32, 16, 16, 1, 1, 4&gt;::load_params_func(short (*) [1][3][3], short*)" Length="288" Direction="read" AccessID="this_weights1seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="cnn_layer.cpp:34:55" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn_layer.cpp:40:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="gmem3" VarName="this_bias" LoopLoc="cnn_layer.cpp:40:26" LoopName="VITIS_LOOP_40_5" ParentFunc="ConvLayer&lt;1, 16, 16, 32, 16, 16, 1, 1, 4&gt;::load_params_func(short (*) [1][3][3], short*)" Length="32" Direction="read" AccessID="this_bias2seq" OrigID="for.inc47.load.5" OrigAccess-DebugLoc="cnn_layer.cpp:42:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn_layer.cpp:184:20" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem0" VarName="input" LoopLoc="cnn_layer.cpp:184:20" LoopName="VITIS_LOOP_184_1" ParentFunc="read_input_top(short*, hls::stream&lt;short, 0&gt;&amp;)" OrigID="input2seq" OrigAccess-DebugLoc="cnn_layer.cpp:184:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn_layer.cpp:192:20" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem1" VarName="output" LoopLoc="cnn_layer.cpp:192:20" LoopName="VITIS_LOOP_192_1" ParentFunc="write_output_top(hls::stream&lt;short, 0&gt;&amp;, short*)" OrigID="output2seq" OrigAccess-DebugLoc="cnn_layer.cpp:192:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn_layer.cpp:40:26" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem7" VarName="this_bias" LoopLoc="cnn_layer.cpp:40:26" LoopName="VITIS_LOOP_40_5" ParentFunc="ConvLayer&lt;32, 8, 8, 32, 8, 8, 1, 1, 4&gt;::load_params_func(short (*) [32][3][3], short*)" OrigID="this_bias2seq" OrigAccess-DebugLoc="cnn_layer.cpp:40:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn_layer.cpp:31:38" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem6" VarName="this_weights" LoopLoc="cnn_layer.cpp:31:38" LoopName="VITIS_LOOP_31_4" ParentFunc="ConvLayer&lt;32, 8, 8, 32, 8, 8, 1, 1, 4&gt;::load_params_func(short (*) [32][3][3], short*)" OrigID="this_weights1seq" OrigAccess-DebugLoc="cnn_layer.cpp:26:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn_layer.cpp:40:26" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem5" VarName="this_bias" LoopLoc="cnn_layer.cpp:40:26" LoopName="VITIS_LOOP_40_5" ParentFunc="ConvLayer&lt;32, 16, 16, 32, 16, 16, 1, 1, 4&gt;::load_params_func(short (*) [32][3][3], short*)" OrigID="this_bias2seq" OrigAccess-DebugLoc="cnn_layer.cpp:40:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn_layer.cpp:31:38" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem4" VarName="this_weights" LoopLoc="cnn_layer.cpp:31:38" LoopName="VITIS_LOOP_31_4" ParentFunc="ConvLayer&lt;32, 16, 16, 32, 16, 16, 1, 1, 4&gt;::load_params_func(short (*) [32][3][3], short*)" OrigID="this_weights1seq" OrigAccess-DebugLoc="cnn_layer.cpp:26:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn_layer.cpp:40:26" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem3" VarName="this_bias" LoopLoc="cnn_layer.cpp:40:26" LoopName="VITIS_LOOP_40_5" ParentFunc="ConvLayer&lt;1, 16, 16, 32, 16, 16, 1, 1, 4&gt;::load_params_func(short (*) [1][3][3], short*)" OrigID="this_bias2seq" OrigAccess-DebugLoc="cnn_layer.cpp:40:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="cnn_layer.cpp:31:38" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem2" VarName="this_weights" LoopLoc="cnn_layer.cpp:31:38" LoopName="VITIS_LOOP_31_4" ParentFunc="ConvLayer&lt;1, 16, 16, 32, 16, 16, 1, 1, 4&gt;::load_params_func(short (*) [1][3][3], short*)" OrigID="this_weights1seq" OrigAccess-DebugLoc="cnn_layer.cpp:26:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn_layer.cpp:184:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 16 in loop 'VITIS_LOOP_184_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="cnn_layer.cpp:184:20" LoopName="VITIS_LOOP_184_1" Length="256" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn_layer.cpp:26:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 288 and bit width 16 in loop 'VITIS_LOOP_26_1' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="cnn_layer.cpp:26:19" LoopName="VITIS_LOOP_26_1" Length="288" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn_layer.cpp:40:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 32 and bit width 16 in loop 'VITIS_LOOP_40_5' has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem3" LoopLoc="cnn_layer.cpp:40:26" LoopName="VITIS_LOOP_40_5" Length="32" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn_layer.cpp:26:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9216 and bit width 16 in loop 'VITIS_LOOP_26_1' has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem4" LoopLoc="cnn_layer.cpp:26:19" LoopName="VITIS_LOOP_26_1" Length="9216" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn_layer.cpp:40:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 32 and bit width 16 in loop 'VITIS_LOOP_40_5' has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem5" LoopLoc="cnn_layer.cpp:40:26" LoopName="VITIS_LOOP_40_5" Length="32" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn_layer.cpp:26:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9216 and bit width 16 in loop 'VITIS_LOOP_26_1' has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem6" LoopLoc="cnn_layer.cpp:26:19" LoopName="VITIS_LOOP_26_1" Length="9216" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn_layer.cpp:40:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 32 and bit width 16 in loop 'VITIS_LOOP_40_5' has been inferred on bundle 'gmem7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem7" LoopLoc="cnn_layer.cpp:40:26" LoopName="VITIS_LOOP_40_5" Length="32" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn_layer.cpp:192:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 512 and bit width 16 in loop 'VITIS_LOOP_192_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="cnn_layer.cpp:192:20" LoopName="VITIS_LOOP_192_1" Length="512" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

