INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_TC/FIP_TC.srcs/sources_1/new/FIP_TC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIP_TC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_TC/FIP_TC.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_TC/FIP_TC.srcs/sources_1/new/SA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_TC/FIP_TC.srcs/sources_1/new/TOP_TC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_TC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_TC/FIP_TC.srcs/sources_1/new/random_matrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_matrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_TC/FIP_TC.srcs/sources_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
