Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: vga640480.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga640480.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga640480"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : vga640480
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Projects/myVGA/VGA_640480.vhd" in Library work.
Entity <vga640480> compiled.
Entity <vga640480> (Architecture <behavior>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga640480> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vga640480> in library <work> (Architecture <behavior>).
Entity <vga640480> analyzed. Unit <vga640480> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga640480>.
    Related source file is "C:/Projects/myVGA/VGA_640480.vhd".
WARNING:Xst:647 - Input <q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <g1> equivalent to <b1> has been removed
    Register <r1> equivalent to <b1> has been removed
    Found 7-bit register for signal <bit_addr>.
    Found 12-bit register for signal <char_addr>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 3-bit register for signal <b1>.
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <hs1>.
    Found 11-bit comparator greatequal for signal <hs1$cmp_ge0000> created at line 70.
    Found 11-bit comparator less for signal <hs1$cmp_lt0000> created at line 70.
    Found 11-bit comparator greater for signal <r1$cmp_gt0000> created at line 122.
    Found 10-bit comparator greater for signal <r1$cmp_gt0001> created at line 122.
    Found 11-bit comparator less for signal <r1$cmp_lt0000> created at line 118.
    Found 10-bit comparator less for signal <r1$cmp_lt0001> created at line 118.
    Found 10-bit up counter for signal <vector_x>.
    Found 9-bit up counter for signal <vector_y>.
    Found 1-bit register for signal <vs1>.
    Found 10-bit comparator greatequal for signal <vs1$cmp_ge0000> created at line 83.
    Found 10-bit comparator less for signal <vs1$cmp_lt0000> created at line 83.
    Summary:
	inferred   2 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga640480> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 5
 12-bit register                                       : 1
 3-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 8
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <b1_0> in Unit <vga640480> is equivalent to the following 2 FFs/Latches, which will be removed : <b1_1> <b1_2> 

Optimizing unit <vga640480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga640480, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga640480.ngr
Top Level Output File Name         : vga640480
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 96
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 17
#      LUT2                        : 14
#      LUT3                        : 5
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 11
#      LUT4_D                      : 1
#      LUT4_L                      : 5
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 44
#      FDC                         : 13
#      FDCE                        : 9
#      FDE                         : 19
#      FDP                         : 2
#      FDR                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 1
#      OBUF                        : 31
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       37  out of   8672     0%  
 Number of Slice Flip Flops:             44  out of  17344     0%  
 Number of 4 input LUTs:                 58  out of  17344     0%  
 Number of IOs:                          34
 Number of bonded IOBs:                  33  out of    250    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_0                              | BUFGP                  | 1     |
clk1                               | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset_inv(reset_inv1_INV_0:O)      | NONE(b1_0)             | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.042ns (Maximum Frequency: 165.508MHz)
   Minimum input arrival time before clock: 4.184ns
   Maximum output required time after clock: 6.009ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_0'
  Clock period: 2.033ns (frequency: 491.884MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.033ns (Levels of Logic = 0)
  Source:            clk (FF)
  Destination:       clk (FF)
  Source Clock:      clk_0 rising
  Destination Clock: clk_0 rising

  Data Path: clk to clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  clk (clk1)
     FDR:R                     0.911          clk
    ----------------------------------------
    Total                      2.033ns (1.502ns logic, 0.531ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 6.042ns (frequency: 165.508MHz)
  Total number of paths / destination ports: 727 / 71
-------------------------------------------------------------------------
Delay:               6.042ns (Levels of Logic = 3)
  Source:            vector_y_0 (FF)
  Destination:       char_addr_0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: vector_y_0 to char_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  vector_y_0 (vector_y_0)
     LUT3:I0->O            1   0.704   0.455  r1_cmp_lt0001221 (r1_cmp_lt0001221)
     LUT4:I2->O            2   0.704   0.482  r1_cmp_lt0001234 (r1_cmp_lt0001)
     LUT4:I2->O           19   0.704   1.085  bit_addr_and0000 (bit_addr_and0000)
     FDE:CE                    0.555          char_addr_0
    ----------------------------------------
    Total                      6.042ns (3.258ns logic, 2.784ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              4.184ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       char_addr_0 (FF)
  Destination Clock: clk1 rising

  Data Path: reset to char_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  reset_IBUF (reset_IBUF)
     LUT4:I0->O           19   0.704   1.085  bit_addr_and0000 (bit_addr_and0000)
     FDE:CE                    0.555          char_addr_0
    ----------------------------------------
    Total                      4.184ns (2.477ns logic, 1.707ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 48 / 30
-------------------------------------------------------------------------
Offset:              6.009ns (Levels of Logic = 2)
  Source:            vs1 (FF)
  Destination:       b<2> (PAD)
  Source Clock:      clk1 rising

  Data Path: vs1 to b<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.591   0.622  vs1 (vs1)
     LUT3:I0->O            9   0.704   0.820  g<0>1 (g_0_OBUF)
     OBUF:I->O                 3.272          b_2_OBUF (b<2>)
    ----------------------------------------
    Total                      6.009ns (4.567ns logic, 1.442ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            clk (FF)
  Destination:       clk25 (PAD)
  Source Clock:      clk_0 rising

  Data Path: clk to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  clk (clk1)
     OBUF:I->O                 3.272          clk25_OBUF (clk25)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.54 secs
 
--> 

Total memory usage is 202592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

