ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_it.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NMI_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	NMI_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	NMI_Handler:
  26              	.LFB144:
  27              		.file 1 "Core/Src/stm32h7xx_it.c"
   1:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_it.c **** /**
   3:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_it.c ****   * @file    stm32h7xx_it.c
   5:Core/Src/stm32h7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32h7xx_it.c ****   * @attention
   8:Core/Src/stm32h7xx_it.c ****   *
   9:Core/Src/stm32h7xx_it.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32h7xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32h7xx_it.c ****   *
  12:Core/Src/stm32h7xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32h7xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32h7xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32h7xx_it.c ****   *
  16:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32h7xx_it.c ****   */
  18:Core/Src/stm32h7xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32h7xx_it.c **** 
  20:Core/Src/stm32h7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32h7xx_it.c **** #include "main.h"
  22:Core/Src/stm32h7xx_it.c **** #include "stm32h7xx_it.h"
  23:Core/Src/stm32h7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32h7xx_it.c **** 
  27:Core/Src/stm32h7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32h7xx_it.c **** 
  30:Core/Src/stm32h7xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32h7xx_it.c **** 
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 2


  32:Core/Src/stm32h7xx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32h7xx_it.c **** 
  35:Core/Src/stm32h7xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32h7xx_it.c **** 
  37:Core/Src/stm32h7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32h7xx_it.c **** 
  40:Core/Src/stm32h7xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32h7xx_it.c **** 
  42:Core/Src/stm32h7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32h7xx_it.c **** 
  45:Core/Src/stm32h7xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32h7xx_it.c **** 
  47:Core/Src/stm32h7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32h7xx_it.c **** 
  50:Core/Src/stm32h7xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32h7xx_it.c **** 
  52:Core/Src/stm32h7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32h7xx_it.c **** 
  55:Core/Src/stm32h7xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32h7xx_it.c **** 
  57:Core/Src/stm32h7xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32h7xx_it.c **** extern FDCAN_HandleTypeDef hfdcan1;
  59:Core/Src/stm32h7xx_it.c **** extern FDCAN_HandleTypeDef hfdcan2;
  60:Core/Src/stm32h7xx_it.c **** extern FDCAN_HandleTypeDef hfdcan3;
  61:Core/Src/stm32h7xx_it.c **** extern DMA_HandleTypeDef hdma_spi2_rx;
  62:Core/Src/stm32h7xx_it.c **** extern DMA_HandleTypeDef hdma_spi2_tx;
  63:Core/Src/stm32h7xx_it.c **** extern SPI_HandleTypeDef hspi2;
  64:Core/Src/stm32h7xx_it.c **** extern DMA_HandleTypeDef hdma_uart5_rx;
  65:Core/Src/stm32h7xx_it.c **** extern UART_HandleTypeDef huart5;
  66:Core/Src/stm32h7xx_it.c **** extern TIM_HandleTypeDef htim2;
  67:Core/Src/stm32h7xx_it.c **** 
  68:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN EV */
  69:Core/Src/stm32h7xx_it.c **** 
  70:Core/Src/stm32h7xx_it.c **** /* USER CODE END EV */
  71:Core/Src/stm32h7xx_it.c **** 
  72:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
  73:Core/Src/stm32h7xx_it.c **** /*           Cortex Processor Interruption and Exception Handlers          */
  74:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
  75:Core/Src/stm32h7xx_it.c **** /**
  76:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  77:Core/Src/stm32h7xx_it.c ****   */
  78:Core/Src/stm32h7xx_it.c **** void NMI_Handler(void)
  79:Core/Src/stm32h7xx_it.c **** {
  28              		.loc 1 79 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.L2:
  80:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  81:Core/Src/stm32h7xx_it.c **** 
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 3


  82:Core/Src/stm32h7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  83:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  84:Core/Src/stm32h7xx_it.c ****    while (1)
  35              		.loc 1 84 4 discriminator 1 view .LVU1
  85:Core/Src/stm32h7xx_it.c ****   {
  86:Core/Src/stm32h7xx_it.c ****   }
  36              		.loc 1 86 3 discriminator 1 view .LVU2
  84:Core/Src/stm32h7xx_it.c ****   {
  37              		.loc 1 84 10 discriminator 1 view .LVU3
  38 0000 FEE7     		b	.L2
  39              		.cfi_endproc
  40              	.LFE144:
  42              		.section	.text.HardFault_Handler,"ax",%progbits
  43              		.align	1
  44              		.global	HardFault_Handler
  45              		.syntax unified
  46              		.thumb
  47              		.thumb_func
  49              	HardFault_Handler:
  50              	.LFB145:
  87:Core/Src/stm32h7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  88:Core/Src/stm32h7xx_it.c **** }
  89:Core/Src/stm32h7xx_it.c **** 
  90:Core/Src/stm32h7xx_it.c **** /**
  91:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  92:Core/Src/stm32h7xx_it.c ****   */
  93:Core/Src/stm32h7xx_it.c **** void HardFault_Handler(void)
  94:Core/Src/stm32h7xx_it.c **** {
  51              		.loc 1 94 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  95:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  96:Core/Src/stm32h7xx_it.c **** 
  97:Core/Src/stm32h7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  98:Core/Src/stm32h7xx_it.c ****   while (1)
  58              		.loc 1 98 3 discriminator 1 view .LVU5
  99:Core/Src/stm32h7xx_it.c ****   {
 100:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 101:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 102:Core/Src/stm32h7xx_it.c ****   }
  59              		.loc 1 102 3 discriminator 1 view .LVU6
  98:Core/Src/stm32h7xx_it.c ****   {
  60              		.loc 1 98 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE145:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	MemManage_Handler:
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 4


  73              	.LFB146:
 103:Core/Src/stm32h7xx_it.c **** }
 104:Core/Src/stm32h7xx_it.c **** 
 105:Core/Src/stm32h7xx_it.c **** /**
 106:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Memory management fault.
 107:Core/Src/stm32h7xx_it.c ****   */
 108:Core/Src/stm32h7xx_it.c **** void MemManage_Handler(void)
 109:Core/Src/stm32h7xx_it.c **** {
  74              		.loc 1 109 1 view -0
  75              		.cfi_startproc
  76              		@ Volatile: function does not return.
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
  80              	.L6:
 110:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 111:Core/Src/stm32h7xx_it.c **** 
 112:Core/Src/stm32h7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 113:Core/Src/stm32h7xx_it.c ****   while (1)
  81              		.loc 1 113 3 discriminator 1 view .LVU9
 114:Core/Src/stm32h7xx_it.c ****   {
 115:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 116:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 117:Core/Src/stm32h7xx_it.c ****   }
  82              		.loc 1 117 3 discriminator 1 view .LVU10
 113:Core/Src/stm32h7xx_it.c ****   {
  83              		.loc 1 113 9 discriminator 1 view .LVU11
  84 0000 FEE7     		b	.L6
  85              		.cfi_endproc
  86              	.LFE146:
  88              		.section	.text.BusFault_Handler,"ax",%progbits
  89              		.align	1
  90              		.global	BusFault_Handler
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	BusFault_Handler:
  96              	.LFB147:
 118:Core/Src/stm32h7xx_it.c **** }
 119:Core/Src/stm32h7xx_it.c **** 
 120:Core/Src/stm32h7xx_it.c **** /**
 121:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 122:Core/Src/stm32h7xx_it.c ****   */
 123:Core/Src/stm32h7xx_it.c **** void BusFault_Handler(void)
 124:Core/Src/stm32h7xx_it.c **** {
  97              		.loc 1 124 1 view -0
  98              		.cfi_startproc
  99              		@ Volatile: function does not return.
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 103              	.L8:
 125:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 126:Core/Src/stm32h7xx_it.c **** 
 127:Core/Src/stm32h7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 128:Core/Src/stm32h7xx_it.c ****   while (1)
 104              		.loc 1 128 3 discriminator 1 view .LVU13
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 5


 129:Core/Src/stm32h7xx_it.c ****   {
 130:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 131:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 132:Core/Src/stm32h7xx_it.c ****   }
 105              		.loc 1 132 3 discriminator 1 view .LVU14
 128:Core/Src/stm32h7xx_it.c ****   {
 106              		.loc 1 128 9 discriminator 1 view .LVU15
 107 0000 FEE7     		b	.L8
 108              		.cfi_endproc
 109              	.LFE147:
 111              		.section	.text.UsageFault_Handler,"ax",%progbits
 112              		.align	1
 113              		.global	UsageFault_Handler
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 118              	UsageFault_Handler:
 119              	.LFB148:
 133:Core/Src/stm32h7xx_it.c **** }
 134:Core/Src/stm32h7xx_it.c **** 
 135:Core/Src/stm32h7xx_it.c **** /**
 136:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 137:Core/Src/stm32h7xx_it.c ****   */
 138:Core/Src/stm32h7xx_it.c **** void UsageFault_Handler(void)
 139:Core/Src/stm32h7xx_it.c **** {
 120              		.loc 1 139 1 view -0
 121              		.cfi_startproc
 122              		@ Volatile: function does not return.
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126              	.L10:
 140:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 141:Core/Src/stm32h7xx_it.c **** 
 142:Core/Src/stm32h7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 143:Core/Src/stm32h7xx_it.c ****   while (1)
 127              		.loc 1 143 3 discriminator 1 view .LVU17
 144:Core/Src/stm32h7xx_it.c ****   {
 145:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 146:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 147:Core/Src/stm32h7xx_it.c ****   }
 128              		.loc 1 147 3 discriminator 1 view .LVU18
 143:Core/Src/stm32h7xx_it.c ****   {
 129              		.loc 1 143 9 discriminator 1 view .LVU19
 130 0000 FEE7     		b	.L10
 131              		.cfi_endproc
 132              	.LFE148:
 134              		.section	.text.DebugMon_Handler,"ax",%progbits
 135              		.align	1
 136              		.global	DebugMon_Handler
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 141              	DebugMon_Handler:
 142              	.LFB149:
 148:Core/Src/stm32h7xx_it.c **** }
 149:Core/Src/stm32h7xx_it.c **** 
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 6


 150:Core/Src/stm32h7xx_it.c **** /**
 151:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Debug monitor.
 152:Core/Src/stm32h7xx_it.c ****   */
 153:Core/Src/stm32h7xx_it.c **** void DebugMon_Handler(void)
 154:Core/Src/stm32h7xx_it.c **** {
 143              		.loc 1 154 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 155:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 156:Core/Src/stm32h7xx_it.c **** 
 157:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 158:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 159:Core/Src/stm32h7xx_it.c **** 
 160:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 161:Core/Src/stm32h7xx_it.c **** }
 148              		.loc 1 161 1 view .LVU21
 149 0000 7047     		bx	lr
 150              		.cfi_endproc
 151              	.LFE149:
 153              		.section	.text.DMA1_Stream0_IRQHandler,"ax",%progbits
 154              		.align	1
 155              		.global	DMA1_Stream0_IRQHandler
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 160              	DMA1_Stream0_IRQHandler:
 161              	.LFB150:
 162:Core/Src/stm32h7xx_it.c **** 
 163:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
 164:Core/Src/stm32h7xx_it.c **** /* STM32H7xx Peripheral Interrupt Handlers                                    */
 165:Core/Src/stm32h7xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 166:Core/Src/stm32h7xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 167:Core/Src/stm32h7xx_it.c **** /* please refer to the startup file (startup_stm32h7xx.s).                    */
 168:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
 169:Core/Src/stm32h7xx_it.c **** 
 170:Core/Src/stm32h7xx_it.c **** /**
 171:Core/Src/stm32h7xx_it.c ****   * @brief This function handles DMA1 stream0 global interrupt.
 172:Core/Src/stm32h7xx_it.c ****   */
 173:Core/Src/stm32h7xx_it.c **** void DMA1_Stream0_IRQHandler(void)
 174:Core/Src/stm32h7xx_it.c **** {
 162              		.loc 1 174 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166 0000 08B5     		push	{r3, lr}
 167              	.LCFI0:
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 3, -8
 170              		.cfi_offset 14, -4
 175:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
 176:Core/Src/stm32h7xx_it.c **** 
 177:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DMA1_Stream0_IRQn 0 */
 178:Core/Src/stm32h7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi2_rx);
 171              		.loc 1 178 3 view .LVU23
 172 0002 0248     		ldr	r0, .L14
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 7


 173 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 174              	.LVL0:
 179:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
 180:Core/Src/stm32h7xx_it.c **** 
 181:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DMA1_Stream0_IRQn 1 */
 182:Core/Src/stm32h7xx_it.c **** }
 175              		.loc 1 182 1 is_stmt 0 view .LVU24
 176 0008 08BD     		pop	{r3, pc}
 177              	.L15:
 178 000a 00BF     		.align	2
 179              	.L14:
 180 000c 00000000 		.word	hdma_spi2_rx
 181              		.cfi_endproc
 182              	.LFE150:
 184              		.section	.text.DMA1_Stream1_IRQHandler,"ax",%progbits
 185              		.align	1
 186              		.global	DMA1_Stream1_IRQHandler
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	DMA1_Stream1_IRQHandler:
 192              	.LFB151:
 183:Core/Src/stm32h7xx_it.c **** 
 184:Core/Src/stm32h7xx_it.c **** /**
 185:Core/Src/stm32h7xx_it.c ****   * @brief This function handles DMA1 stream1 global interrupt.
 186:Core/Src/stm32h7xx_it.c ****   */
 187:Core/Src/stm32h7xx_it.c **** void DMA1_Stream1_IRQHandler(void)
 188:Core/Src/stm32h7xx_it.c **** {
 193              		.loc 1 188 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197 0000 08B5     		push	{r3, lr}
 198              	.LCFI1:
 199              		.cfi_def_cfa_offset 8
 200              		.cfi_offset 3, -8
 201              		.cfi_offset 14, -4
 189:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
 190:Core/Src/stm32h7xx_it.c **** 
 191:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 0 */
 192:Core/Src/stm32h7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi2_tx);
 202              		.loc 1 192 3 view .LVU26
 203 0002 0248     		ldr	r0, .L18
 204 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 205              	.LVL1:
 193:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
 194:Core/Src/stm32h7xx_it.c **** 
 195:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 1 */
 196:Core/Src/stm32h7xx_it.c **** }
 206              		.loc 1 196 1 is_stmt 0 view .LVU27
 207 0008 08BD     		pop	{r3, pc}
 208              	.L19:
 209 000a 00BF     		.align	2
 210              	.L18:
 211 000c 00000000 		.word	hdma_spi2_tx
 212              		.cfi_endproc
 213              	.LFE151:
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 8


 215              		.section	.text.DMA1_Stream2_IRQHandler,"ax",%progbits
 216              		.align	1
 217              		.global	DMA1_Stream2_IRQHandler
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 222              	DMA1_Stream2_IRQHandler:
 223              	.LFB152:
 197:Core/Src/stm32h7xx_it.c **** 
 198:Core/Src/stm32h7xx_it.c **** /**
 199:Core/Src/stm32h7xx_it.c ****   * @brief This function handles DMA1 stream2 global interrupt.
 200:Core/Src/stm32h7xx_it.c ****   */
 201:Core/Src/stm32h7xx_it.c **** void DMA1_Stream2_IRQHandler(void)
 202:Core/Src/stm32h7xx_it.c **** {
 224              		.loc 1 202 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228 0000 08B5     		push	{r3, lr}
 229              	.LCFI2:
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 3, -8
 232              		.cfi_offset 14, -4
 203:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */
 204:Core/Src/stm32h7xx_it.c **** 
 205:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DMA1_Stream2_IRQn 0 */
 206:Core/Src/stm32h7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_uart5_rx);
 233              		.loc 1 206 3 view .LVU29
 234 0002 0248     		ldr	r0, .L22
 235 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 236              	.LVL2:
 207:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */
 208:Core/Src/stm32h7xx_it.c **** 
 209:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DMA1_Stream2_IRQn 1 */
 210:Core/Src/stm32h7xx_it.c **** }
 237              		.loc 1 210 1 is_stmt 0 view .LVU30
 238 0008 08BD     		pop	{r3, pc}
 239              	.L23:
 240 000a 00BF     		.align	2
 241              	.L22:
 242 000c 00000000 		.word	hdma_uart5_rx
 243              		.cfi_endproc
 244              	.LFE152:
 246              		.section	.text.FDCAN1_IT0_IRQHandler,"ax",%progbits
 247              		.align	1
 248              		.global	FDCAN1_IT0_IRQHandler
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 253              	FDCAN1_IT0_IRQHandler:
 254              	.LFB153:
 211:Core/Src/stm32h7xx_it.c **** 
 212:Core/Src/stm32h7xx_it.c **** /**
 213:Core/Src/stm32h7xx_it.c ****   * @brief This function handles FDCAN1 interrupt 0.
 214:Core/Src/stm32h7xx_it.c ****   */
 215:Core/Src/stm32h7xx_it.c **** void FDCAN1_IT0_IRQHandler(void)
 216:Core/Src/stm32h7xx_it.c **** {
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 9


 255              		.loc 1 216 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259 0000 08B5     		push	{r3, lr}
 260              	.LCFI3:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 3, -8
 263              		.cfi_offset 14, -4
 217:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */
 218:Core/Src/stm32h7xx_it.c **** 
 219:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN1_IT0_IRQn 0 */
 220:Core/Src/stm32h7xx_it.c ****   HAL_FDCAN_IRQHandler(&hfdcan1);
 264              		.loc 1 220 3 view .LVU32
 265 0002 0248     		ldr	r0, .L26
 266 0004 FFF7FEFF 		bl	HAL_FDCAN_IRQHandler
 267              	.LVL3:
 221:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */
 222:Core/Src/stm32h7xx_it.c **** 
 223:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN1_IT0_IRQn 1 */
 224:Core/Src/stm32h7xx_it.c **** }
 268              		.loc 1 224 1 is_stmt 0 view .LVU33
 269 0008 08BD     		pop	{r3, pc}
 270              	.L27:
 271 000a 00BF     		.align	2
 272              	.L26:
 273 000c 00000000 		.word	hfdcan1
 274              		.cfi_endproc
 275              	.LFE153:
 277              		.section	.text.FDCAN2_IT0_IRQHandler,"ax",%progbits
 278              		.align	1
 279              		.global	FDCAN2_IT0_IRQHandler
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	FDCAN2_IT0_IRQHandler:
 285              	.LFB154:
 225:Core/Src/stm32h7xx_it.c **** 
 226:Core/Src/stm32h7xx_it.c **** /**
 227:Core/Src/stm32h7xx_it.c ****   * @brief This function handles FDCAN2 interrupt 0.
 228:Core/Src/stm32h7xx_it.c ****   */
 229:Core/Src/stm32h7xx_it.c **** void FDCAN2_IT0_IRQHandler(void)
 230:Core/Src/stm32h7xx_it.c **** {
 286              		.loc 1 230 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290 0000 08B5     		push	{r3, lr}
 291              	.LCFI4:
 292              		.cfi_def_cfa_offset 8
 293              		.cfi_offset 3, -8
 294              		.cfi_offset 14, -4
 231:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */
 232:Core/Src/stm32h7xx_it.c **** 
 233:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN2_IT0_IRQn 0 */
 234:Core/Src/stm32h7xx_it.c ****   HAL_FDCAN_IRQHandler(&hfdcan2);
 295              		.loc 1 234 3 view .LVU35
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 10


 296 0002 0248     		ldr	r0, .L30
 297 0004 FFF7FEFF 		bl	HAL_FDCAN_IRQHandler
 298              	.LVL4:
 235:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */
 236:Core/Src/stm32h7xx_it.c **** 
 237:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN2_IT0_IRQn 1 */
 238:Core/Src/stm32h7xx_it.c **** }
 299              		.loc 1 238 1 is_stmt 0 view .LVU36
 300 0008 08BD     		pop	{r3, pc}
 301              	.L31:
 302 000a 00BF     		.align	2
 303              	.L30:
 304 000c 00000000 		.word	hfdcan2
 305              		.cfi_endproc
 306              	.LFE154:
 308              		.section	.text.FDCAN2_IT1_IRQHandler,"ax",%progbits
 309              		.align	1
 310              		.global	FDCAN2_IT1_IRQHandler
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 315              	FDCAN2_IT1_IRQHandler:
 316              	.LFB155:
 239:Core/Src/stm32h7xx_it.c **** 
 240:Core/Src/stm32h7xx_it.c **** /**
 241:Core/Src/stm32h7xx_it.c ****   * @brief This function handles FDCAN2 interrupt 1.
 242:Core/Src/stm32h7xx_it.c ****   */
 243:Core/Src/stm32h7xx_it.c **** void FDCAN2_IT1_IRQHandler(void)
 244:Core/Src/stm32h7xx_it.c **** {
 317              		.loc 1 244 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321 0000 08B5     		push	{r3, lr}
 322              	.LCFI5:
 323              		.cfi_def_cfa_offset 8
 324              		.cfi_offset 3, -8
 325              		.cfi_offset 14, -4
 245:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */
 246:Core/Src/stm32h7xx_it.c **** 
 247:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN2_IT1_IRQn 0 */
 248:Core/Src/stm32h7xx_it.c ****   HAL_FDCAN_IRQHandler(&hfdcan2);
 326              		.loc 1 248 3 view .LVU38
 327 0002 0248     		ldr	r0, .L34
 328 0004 FFF7FEFF 		bl	HAL_FDCAN_IRQHandler
 329              	.LVL5:
 249:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */
 250:Core/Src/stm32h7xx_it.c **** 
 251:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN2_IT1_IRQn 1 */
 252:Core/Src/stm32h7xx_it.c **** }
 330              		.loc 1 252 1 is_stmt 0 view .LVU39
 331 0008 08BD     		pop	{r3, pc}
 332              	.L35:
 333 000a 00BF     		.align	2
 334              	.L34:
 335 000c 00000000 		.word	hfdcan2
 336              		.cfi_endproc
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 11


 337              	.LFE155:
 339              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 340              		.align	1
 341              		.global	TIM2_IRQHandler
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 346              	TIM2_IRQHandler:
 347              	.LFB156:
 253:Core/Src/stm32h7xx_it.c **** 
 254:Core/Src/stm32h7xx_it.c **** /**
 255:Core/Src/stm32h7xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 256:Core/Src/stm32h7xx_it.c ****   */
 257:Core/Src/stm32h7xx_it.c **** void TIM2_IRQHandler(void)
 258:Core/Src/stm32h7xx_it.c **** {
 348              		.loc 1 258 1 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 0
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352 0000 08B5     		push	{r3, lr}
 353              	.LCFI6:
 354              		.cfi_def_cfa_offset 8
 355              		.cfi_offset 3, -8
 356              		.cfi_offset 14, -4
 259:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 260:Core/Src/stm32h7xx_it.c **** 
 261:Core/Src/stm32h7xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 262:Core/Src/stm32h7xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 357              		.loc 1 262 3 view .LVU41
 358 0002 0248     		ldr	r0, .L38
 359 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 360              	.LVL6:
 263:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 264:Core/Src/stm32h7xx_it.c **** 
 265:Core/Src/stm32h7xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 266:Core/Src/stm32h7xx_it.c **** }
 361              		.loc 1 266 1 is_stmt 0 view .LVU42
 362 0008 08BD     		pop	{r3, pc}
 363              	.L39:
 364 000a 00BF     		.align	2
 365              	.L38:
 366 000c 00000000 		.word	htim2
 367              		.cfi_endproc
 368              	.LFE156:
 370              		.section	.text.SPI2_IRQHandler,"ax",%progbits
 371              		.align	1
 372              		.global	SPI2_IRQHandler
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	SPI2_IRQHandler:
 378              	.LFB157:
 267:Core/Src/stm32h7xx_it.c **** 
 268:Core/Src/stm32h7xx_it.c **** /**
 269:Core/Src/stm32h7xx_it.c ****   * @brief This function handles SPI2 global interrupt.
 270:Core/Src/stm32h7xx_it.c ****   */
 271:Core/Src/stm32h7xx_it.c **** void SPI2_IRQHandler(void)
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 12


 272:Core/Src/stm32h7xx_it.c **** {
 379              		.loc 1 272 1 is_stmt 1 view -0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 0
 382              		@ frame_needed = 0, uses_anonymous_args = 0
 383 0000 08B5     		push	{r3, lr}
 384              	.LCFI7:
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 3, -8
 387              		.cfi_offset 14, -4
 273:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN SPI2_IRQn 0 */
 274:Core/Src/stm32h7xx_it.c **** 
 275:Core/Src/stm32h7xx_it.c ****   /* USER CODE END SPI2_IRQn 0 */
 276:Core/Src/stm32h7xx_it.c ****   HAL_SPI_IRQHandler(&hspi2);
 388              		.loc 1 276 3 view .LVU44
 389 0002 0248     		ldr	r0, .L42
 390 0004 FFF7FEFF 		bl	HAL_SPI_IRQHandler
 391              	.LVL7:
 277:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN SPI2_IRQn 1 */
 278:Core/Src/stm32h7xx_it.c **** 
 279:Core/Src/stm32h7xx_it.c ****   /* USER CODE END SPI2_IRQn 1 */
 280:Core/Src/stm32h7xx_it.c **** }
 392              		.loc 1 280 1 is_stmt 0 view .LVU45
 393 0008 08BD     		pop	{r3, pc}
 394              	.L43:
 395 000a 00BF     		.align	2
 396              	.L42:
 397 000c 00000000 		.word	hspi2
 398              		.cfi_endproc
 399              	.LFE157:
 401              		.section	.text.UART5_IRQHandler,"ax",%progbits
 402              		.align	1
 403              		.global	UART5_IRQHandler
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	UART5_IRQHandler:
 409              	.LFB158:
 281:Core/Src/stm32h7xx_it.c **** 
 282:Core/Src/stm32h7xx_it.c **** /**
 283:Core/Src/stm32h7xx_it.c ****   * @brief This function handles UART5 global interrupt.
 284:Core/Src/stm32h7xx_it.c ****   */
 285:Core/Src/stm32h7xx_it.c **** void UART5_IRQHandler(void)
 286:Core/Src/stm32h7xx_it.c **** {
 410              		.loc 1 286 1 is_stmt 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414 0000 08B5     		push	{r3, lr}
 415              	.LCFI8:
 416              		.cfi_def_cfa_offset 8
 417              		.cfi_offset 3, -8
 418              		.cfi_offset 14, -4
 287:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN UART5_IRQn 0 */
 288:Core/Src/stm32h7xx_it.c **** 
 289:Core/Src/stm32h7xx_it.c ****   /* USER CODE END UART5_IRQn 0 */
 290:Core/Src/stm32h7xx_it.c ****   HAL_UART_IRQHandler(&huart5);
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 13


 419              		.loc 1 290 3 view .LVU47
 420 0002 0248     		ldr	r0, .L46
 421 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 422              	.LVL8:
 291:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN UART5_IRQn 1 */
 292:Core/Src/stm32h7xx_it.c **** 
 293:Core/Src/stm32h7xx_it.c ****   /* USER CODE END UART5_IRQn 1 */
 294:Core/Src/stm32h7xx_it.c **** }
 423              		.loc 1 294 1 is_stmt 0 view .LVU48
 424 0008 08BD     		pop	{r3, pc}
 425              	.L47:
 426 000a 00BF     		.align	2
 427              	.L46:
 428 000c 00000000 		.word	huart5
 429              		.cfi_endproc
 430              	.LFE158:
 432              		.section	.text.FDCAN3_IT0_IRQHandler,"ax",%progbits
 433              		.align	1
 434              		.global	FDCAN3_IT0_IRQHandler
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 439              	FDCAN3_IT0_IRQHandler:
 440              	.LFB159:
 295:Core/Src/stm32h7xx_it.c **** 
 296:Core/Src/stm32h7xx_it.c **** /**
 297:Core/Src/stm32h7xx_it.c ****   * @brief This function handles FDCAN3 interrupt 0.
 298:Core/Src/stm32h7xx_it.c ****   */
 299:Core/Src/stm32h7xx_it.c **** void FDCAN3_IT0_IRQHandler(void)
 300:Core/Src/stm32h7xx_it.c **** {
 441              		.loc 1 300 1 is_stmt 1 view -0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
 444              		@ frame_needed = 0, uses_anonymous_args = 0
 445 0000 08B5     		push	{r3, lr}
 446              	.LCFI9:
 447              		.cfi_def_cfa_offset 8
 448              		.cfi_offset 3, -8
 449              		.cfi_offset 14, -4
 301:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */
 302:Core/Src/stm32h7xx_it.c **** 
 303:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN3_IT0_IRQn 0 */
 304:Core/Src/stm32h7xx_it.c ****   HAL_FDCAN_IRQHandler(&hfdcan3);
 450              		.loc 1 304 3 view .LVU50
 451 0002 0248     		ldr	r0, .L50
 452 0004 FFF7FEFF 		bl	HAL_FDCAN_IRQHandler
 453              	.LVL9:
 305:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */
 306:Core/Src/stm32h7xx_it.c **** 
 307:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN3_IT0_IRQn 1 */
 308:Core/Src/stm32h7xx_it.c **** }
 454              		.loc 1 308 1 is_stmt 0 view .LVU51
 455 0008 08BD     		pop	{r3, pc}
 456              	.L51:
 457 000a 00BF     		.align	2
 458              	.L50:
 459 000c 00000000 		.word	hfdcan3
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 14


 460              		.cfi_endproc
 461              	.LFE159:
 463              		.section	.text.FDCAN3_IT1_IRQHandler,"ax",%progbits
 464              		.align	1
 465              		.global	FDCAN3_IT1_IRQHandler
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 470              	FDCAN3_IT1_IRQHandler:
 471              	.LFB160:
 309:Core/Src/stm32h7xx_it.c **** 
 310:Core/Src/stm32h7xx_it.c **** /**
 311:Core/Src/stm32h7xx_it.c ****   * @brief This function handles FDCAN3 interrupt 1.
 312:Core/Src/stm32h7xx_it.c ****   */
 313:Core/Src/stm32h7xx_it.c **** void FDCAN3_IT1_IRQHandler(void)
 314:Core/Src/stm32h7xx_it.c **** {
 472              		.loc 1 314 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476 0000 08B5     		push	{r3, lr}
 477              	.LCFI10:
 478              		.cfi_def_cfa_offset 8
 479              		.cfi_offset 3, -8
 480              		.cfi_offset 14, -4
 315:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */
 316:Core/Src/stm32h7xx_it.c **** 
 317:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN3_IT1_IRQn 0 */
 318:Core/Src/stm32h7xx_it.c ****   HAL_FDCAN_IRQHandler(&hfdcan3);
 481              		.loc 1 318 3 view .LVU53
 482 0002 0248     		ldr	r0, .L54
 483 0004 FFF7FEFF 		bl	HAL_FDCAN_IRQHandler
 484              	.LVL10:
 319:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */
 320:Core/Src/stm32h7xx_it.c **** 
 321:Core/Src/stm32h7xx_it.c ****   /* USER CODE END FDCAN3_IT1_IRQn 1 */
 322:Core/Src/stm32h7xx_it.c **** }
 485              		.loc 1 322 1 is_stmt 0 view .LVU54
 486 0008 08BD     		pop	{r3, pc}
 487              	.L55:
 488 000a 00BF     		.align	2
 489              	.L54:
 490 000c 00000000 		.word	hfdcan3
 491              		.cfi_endproc
 492              	.LFE160:
 494              		.text
 495              	.Letext0:
 496              		.file 2 "d:\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 497              		.file 3 "d:\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 498              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 499              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 500              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 501              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 502              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_fdcan.h"
 503              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 504              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 505              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 15


ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_it.c
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:19     .text.NMI_Handler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:25     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:43     .text.HardFault_Handler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:49     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:66     .text.MemManage_Handler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:72     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:89     .text.BusFault_Handler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:95     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:112    .text.UsageFault_Handler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:118    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:135    .text.DebugMon_Handler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:141    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:154    .text.DMA1_Stream0_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:160    .text.DMA1_Stream0_IRQHandler:00000000 DMA1_Stream0_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:180    .text.DMA1_Stream0_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:185    .text.DMA1_Stream1_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:191    .text.DMA1_Stream1_IRQHandler:00000000 DMA1_Stream1_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:211    .text.DMA1_Stream1_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:216    .text.DMA1_Stream2_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:222    .text.DMA1_Stream2_IRQHandler:00000000 DMA1_Stream2_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:242    .text.DMA1_Stream2_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:247    .text.FDCAN1_IT0_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:253    .text.FDCAN1_IT0_IRQHandler:00000000 FDCAN1_IT0_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:273    .text.FDCAN1_IT0_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:278    .text.FDCAN2_IT0_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:284    .text.FDCAN2_IT0_IRQHandler:00000000 FDCAN2_IT0_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:304    .text.FDCAN2_IT0_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:309    .text.FDCAN2_IT1_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:315    .text.FDCAN2_IT1_IRQHandler:00000000 FDCAN2_IT1_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:335    .text.FDCAN2_IT1_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:340    .text.TIM2_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:346    .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:366    .text.TIM2_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:371    .text.SPI2_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:377    .text.SPI2_IRQHandler:00000000 SPI2_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:397    .text.SPI2_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:402    .text.UART5_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:408    .text.UART5_IRQHandler:00000000 UART5_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:428    .text.UART5_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:433    .text.FDCAN3_IT0_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:439    .text.FDCAN3_IT0_IRQHandler:00000000 FDCAN3_IT0_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:459    .text.FDCAN3_IT0_IRQHandler:0000000c $d
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:464    .text.FDCAN3_IT1_IRQHandler:00000000 $t
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:470    .text.FDCAN3_IT1_IRQHandler:00000000 FDCAN3_IT1_IRQHandler
C:\Users\28212\AppData\Local\Temp\cczc1x0v.s:490    .text.FDCAN3_IT1_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_DMA_IRQHandler
hdma_spi2_rx
hdma_spi2_tx
hdma_uart5_rx
HAL_FDCAN_IRQHandler
hfdcan1
hfdcan2
HAL_TIM_IRQHandler
ARM GAS  C:\Users\28212\AppData\Local\Temp\cczc1x0v.s 			page 17


htim2
HAL_SPI_IRQHandler
hspi2
HAL_UART_IRQHandler
huart5
hfdcan3
