Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jun  7 20:18:39 2023
| Host         : HLS04 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_drc -file hw_bb_locked_drc_routed.rpt -pb hw_bb_locked_drc_routed.pb -rpx hw_bb_locked_drc_routed.rpx
| Design       : level0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 294
+-----------+----------+--------------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                              | Violations |
+-----------+----------+--------------------------------------------------------------------------+------------+
| DPIP-2    | Warning  | Input pipelining                                                         | 75         |
| DPOP-3    | Warning  | PREG Output pipelining                                                   | 65         |
| DPOP-4    | Warning  | MREG Output pipelining                                                   | 21         |
| DPREG-7   | Warning  | DSP48E2_PregDynOpmodeZmuxP:                                              | 4          |
| FLBO-1    | Warning  | Pblock overlap                                                           | 4          |
| LOCE-1    | Warning  | Pblock ranges contradict LOC constraints on logic assigned to the Pblock | 1          |
| PDCN-1569 | Warning  | LUT equation term check                                                  | 27         |
| REQP-1774 | Warning  | RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32                               | 2          |
| REQP-1776 | Warning  | RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72                               | 2          |
| REQP-1858 | Warning  | RAMB36E2_writefirst_collision_advisory                                   | 22         |
| RTSTAT-10 | Warning  | No routable loads                                                        | 1          |
| UTLZ-3    | Warning  | Resource utilization                                                     | 1          |
| AVAL-155  | Advisory | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND      | 45         |
| AVAL-156  | Advisory | enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND         | 12         |
| HDPRA-51  | Advisory | Narrow Edge with Location Constraints                                    | 1          |
| HDPRA-53  | Advisory | Edge with Location Constraints                                           | 1          |
| HDPRA-55  | Advisory | Narrow Gap with Location Constraints                                     | 6          |
| HDPRA-57  | Advisory | Gap with Location Constraints                                            | 4          |
+-----------+----------+--------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#18 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#19 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#20 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#21 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#22 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#23 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#24 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#25 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#26 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#27 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#28 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#29 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#30 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#31 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#32 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#33 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#34 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#35 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#36 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#37 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#38 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#39 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#40 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#41 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#42 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#43 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#44 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#45 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#46 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#47 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#48 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#49 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#50 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#51 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#52 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#53 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#54 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#55 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#56 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#57 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#58 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#59 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#60 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#61 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#62 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#63 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#64 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#65 Warning
PREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPREG-7#1 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#2 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#3 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#4 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

FLBO-1#1 Warning
Pblock overlap  - PBlock:pblock_dynamic_SLR0
pblock_dynamic_SLR0 overlaps with pblock_level0_blp: 0.06%.
Related violations: <none>

FLBO-1#2 Warning
Pblock overlap  - PBlock:pblock_dynamic_SLR1
pblock_dynamic_SLR1 overlaps with pblock_level0_blp: 0.00%.
Related violations: <none>

FLBO-1#3 Warning
Pblock overlap  - PBlock:pblock_dynamic_region
pblock_dynamic_region overlaps with pblock_level0_blp: 0.03%.
Related violations: <none>

FLBO-1#4 Warning
Pblock overlap  - PBlock:pblock_level0_blp
pblock_level0_blp overlaps with pblock_dynamic_SLR0: 0.12%, pblock_dynamic_region: 0.13%, pblock_dynamic_SLR1: 0.01%.
Related violations: <none>

LOCE-1#1 Warning
Pblock ranges contradict LOC constraints on logic assigned to the Pblock  - PBlock:pblock_level0_blp
Pblock pblock_level0_blp's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[13],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[16],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[170],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[176],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[18],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[20],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[21],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[22],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[23],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[27],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[29],
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_mgmt_addr_snoop_reg_n_0_[4]_hold_fix,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_mgmt_addr_snoop_reg_n_0_[7]_hold_fix,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_mgmt_read_snoop_reg_n_0_hold_fix,
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_mgmt_write_data_snoop_reg_n_0_[16]_hold_fix
 (the first 15 of 1934 listed)
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#4 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A4)+(A2*(~A4)*(~A5))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#5 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*(~A2))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#6 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#7 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#8 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#9 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#10 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A4)+(A2*(~A4)*(~A5))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#11 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#12 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#13 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A4)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#14 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#15 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#16 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*(~A1))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#17 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A1)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#18 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#19 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A4)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#20 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#21 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*(~A2))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#22 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*(~A1))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#23 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#24 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#25 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#26 Warning
LUT equation term check  
Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#27 Warning
LUT equation term check  
Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

REQP-1774#1 Warning
RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32  
The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
Related violations: <none>

REQP-1774#2 Warning
RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32  
The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
Related violations: <none>

REQP-1776#1 Warning
RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72  
The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
Related violations: <none>

REQP-1776#2 Warning
RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72  
The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
Related violations: <none>

REQP-1858#1 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#2 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#3 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#4 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#5 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#6 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#7 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#8 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#9 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#10 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#11 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#12 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#13 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#14 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#15 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#16 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#17 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#18 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#19 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#20 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#21 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#22 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
201 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i,
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i,
level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i,
level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i,
level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i,
level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i,
level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i,
level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i,
level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i,
level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i,
level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i,
level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Div_d1,
level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Div_d1
 (the first 15 of 108 listed nets/buses).
Related violations: <none>

UTLZ-3#1 Warning
Resource utilization  - PBlock:pblock_level0_blp
Slice over-utilized in Pblock pblock_level0_blp (This design requires more Slice cells than are available in Pblock 'pblock_level0_blp'. This design requires 19859 of such cell types but only 19758 compatible sites are available in Pblock 'pblock_level0_blp'. Please consider increasing the span of Pblock 'pblock_level0_blp' or removing cells from it.)
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U18/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#2 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U19/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#3 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fadd_32ns_32ns_32_7_full_dsp_0_U20/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#4 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#5 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#6 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#7 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#8 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#9 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#10 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#11 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#12 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#13 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#14 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#15 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#16 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U68/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#17 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U70/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#18 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U71/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#19 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fadd_32ns_32ns_32_7_full_dsp_1_U72/kernel_geqrf_0_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#20 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#21 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#22 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#23 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#24 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#25 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#26 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#27 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#28 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#29 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#30 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#31 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#32 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#33 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#34 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#35 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#36 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#37 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#38 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#39 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#40 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#41 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#42 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#43 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#44 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U67/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#45 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fsub_32ns_32ns_32_7_full_dsp_1_U69/kernel_geqrf_0_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#1 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U21/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#2 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U22/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#3 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U23/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#4 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_Pipeline_calc_rotations_fu_266/grp_qrf_givens_float_s_fu_251/fmul_32ns_32ns_32_4_max_dsp_0_U24/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#5 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U73/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#6 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U74/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#7 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U75/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#8 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U76/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#9 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U77/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#10 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U78/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#11 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U79/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#12 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
level0_i/ulp/kernel_geqrf_0_1/inst/grp_pass_dataflow_fu_86/QRF_U0/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_float_x_complex_float_s_fu_26/grp_qrf_alt_false_100_10_my_qrf_traits_x_complex_x_complex_Pipeline_update_q_fu_289/fmul_32ns_32ns_32_4_max_dsp_1_U80/kernel_geqrf_0_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

HDPRA-51#1 Advisory
Narrow Edge with Location Constraints  
Static Logic contains narrow edges with location constraints that may impact implementation results.  It is best to PROHIBIT the CLBs inside the gap to avoid congestion.  Or, create an EXCLUDE_PLACEMENT static pblock to cover the edge which prevents unnecessary logic from getting placed in narrow gap.  TAG='51_RE_S_RP1'.  Sites on edge: SLICE_X232Y15, SLICE_X232Y16, SLICE_X232Y17, SLICE_X232Y18, SLICE_X232Y19,
SLICE_X232Y20, SLICE_X232Y21, SLICE_X232Y22, SLICE_X232Y23, SLICE_X232Y24,
SLICE_X232Y25, SLICE_X232Y26, SLICE_X232Y27, SLICE_X232Y28, SLICE_X232Y29
 (the first 15 of 30 listed)
Related violations: <none>

HDPRA-53#1 Advisory
Edge with Location Constraints  
Static Logic contains edges with location constraints that may impact implementation results.  It is best to create an EXCLUDE_PLACEMENT static pblock to cover the edge which prevents unnecessary logic from getting placed in narrow gap.  TAG='53_RE_S_RP1'.  Sites on edge: SLICE_X222Y359, SLICE_X223Y359, SLICE_X224Y359, SLICE_X225Y359,
SLICE_X226Y359, SLICE_X227Y359, SLICE_X228Y359, SLICE_X229Y358,
SLICE_X229Y359, SLICE_X230Y358, SLICE_X230Y359, SLICE_X231Y358,
SLICE_X231Y359, SLICE_X232Y358, SLICE_X232Y359
 (the first 15 of 720 listed)
Related violations: <none>

HDPRA-55#1 Advisory
Narrow Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a narrow gap with location constraints that may impact implementation results.  If possible, it is best to avoid gaps within a RP. If that cannot be done, it is best to PROHIBIT the CLBs inside the gap to avoid congestion.  If additional logic is needed nearby, instead add a static EXCLUDE_PLACEMENT pblock that covers the gap and add only essential logic to this pblock.  TAG='55_G129_RP1_S'.   Sites in gap: DSP48E2_X27Y124, DSP48E2_X27Y125, SLICE_X191Y325, SLICE_X191Y326,
SLICE_X191Y327, SLICE_X191Y328, SLICE_X191Y329
Related violations: <none>

HDPRA-55#2 Advisory
Narrow Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a narrow gap with location constraints that may impact implementation results.  If possible, it is best to avoid gaps within a RP. If that cannot be done, it is best to PROHIBIT the CLBs inside the gap to avoid congestion.  If additional logic is needed nearby, instead add a static EXCLUDE_PLACEMENT pblock that covers the gap and add only essential logic to this pblock.  TAG='55_G133_RP1_S'.   Sites in gap: DSP48E2_X28Y124, DSP48E2_X28Y125, SLICE_X196Y325, SLICE_X196Y326,
SLICE_X196Y327, SLICE_X196Y328, SLICE_X196Y329
Related violations: <none>

HDPRA-55#3 Advisory
Narrow Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a narrow gap with location constraints that may impact implementation results.  If possible, it is best to avoid gaps within a RP. If that cannot be done, it is best to PROHIBIT the CLBs inside the gap to avoid congestion.  If additional logic is needed nearby, instead add a static EXCLUDE_PLACEMENT pblock that covers the gap and add only essential logic to this pblock.  TAG='55_G138_RP1_S'.   Sites in gap: DSP48E2_X29Y124, DSP48E2_X29Y125, SLICE_X205Y325, SLICE_X205Y326,
SLICE_X205Y327, SLICE_X205Y328, SLICE_X205Y329
Related violations: <none>

HDPRA-55#4 Advisory
Narrow Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a narrow gap with location constraints that may impact implementation results.  If possible, it is best to avoid gaps within a RP. If that cannot be done, it is best to PROHIBIT the CLBs inside the gap to avoid congestion.  If additional logic is needed nearby, instead add a static EXCLUDE_PLACEMENT pblock that covers the gap and add only essential logic to this pblock.  TAG='55_G145_RP1_S'.   Sites in gap: DSP48E2_X30Y124, DSP48E2_X30Y125, SLICE_X216Y325, SLICE_X216Y326,
SLICE_X216Y327, SLICE_X216Y328, SLICE_X216Y329
Related violations: <none>

HDPRA-55#5 Advisory
Narrow Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a narrow gap with location constraints that may impact implementation results.  If possible, it is best to avoid gaps within a RP. If that cannot be done, it is best to PROHIBIT the CLBs inside the gap to avoid congestion.  If additional logic is needed nearby, instead add a static EXCLUDE_PLACEMENT pblock that covers the gap and add only essential logic to this pblock.  TAG='55_G147_RP1_S'.   Sites in gap: RAMB18_X12Y130, RAMB18_X12Y131, RAMB36_X12Y65, SLICE_X219Y325,
SLICE_X219Y326, SLICE_X219Y327, SLICE_X219Y328, SLICE_X219Y329
Related violations: <none>

HDPRA-55#6 Advisory
Narrow Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a narrow gap with location constraints that may impact implementation results.  If possible, it is best to avoid gaps within a RP. If that cannot be done, it is best to PROHIBIT the CLBs inside the gap to avoid congestion.  If additional logic is needed nearby, instead add a static EXCLUDE_PLACEMENT pblock that covers the gap and add only essential logic to this pblock.  TAG='55_G79_RP1_S'.   Sites in gap: SLICE_X117Y285, SLICE_X117Y286, SLICE_X117Y287, SLICE_X117Y288,
SLICE_X117Y289, SLICE_X117Y290, SLICE_X117Y291, SLICE_X117Y292,
SLICE_X117Y293, SLICE_X117Y294, SLICE_X117Y295, SLICE_X117Y296,
SLICE_X117Y297, SLICE_X117Y298, SLICE_X117Y299
 (the first 15 of 120 listed)
Related violations: <none>

HDPRA-57#1 Advisory
Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a gap with location constraints that likely will impact implementation results.  If possible, it is best to avoid gaps within an RP. If that cannot be done, nested pblock may be required in the pblock to minimize crossings. Also, you may need to add a static EXCLUDE_PLACEMENT pblock that covers the gap and add contains only essential logic to this pblock.  TAG='57_G119_RP1_S'.   Sites in gap: SLICE_X178Y359, SLICE_X179Y359, SLICE_X180Y359, SLICE_X181Y359,
SLICE_X182Y359, SLICE_X183Y359, SLICE_X184Y359, SLICE_X185Y359,
SLICE_X186Y359, SLICE_X187Y359, SLICE_X188Y359, SLICE_X189Y359,
SLICE_X190Y359, SLICE_X191Y359, SLICE_X192Y359
 (the first 15 of 2510 listed)
Related violations: <none>

HDPRA-57#2 Advisory
Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a gap with location constraints that likely will impact implementation results.  If possible, it is best to avoid gaps within an RP. If that cannot be done, nested pblock may be required in the pblock to minimize crossings. Also, you may need to add a static EXCLUDE_PLACEMENT pblock that covers the gap and add contains only essential logic to this pblock.  TAG='57_G120_RP1_S'.   Sites in gap: SLICE_X178Y329, SLICE_X179Y329, SLICE_X178Y328, SLICE_X179Y328,
SLICE_X178Y327, SLICE_X179Y327, SLICE_X178Y326, SLICE_X179Y326,
RAMB18_X11Y131, RAMB18_X11Y130, RAMB36_X11Y65, SLICE_X178Y325,
SLICE_X179Y325, DSP48E2_X25Y124
Related violations: <none>

HDPRA-57#3 Advisory
Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a gap with location constraints that likely will impact implementation results.  If possible, it is best to avoid gaps within an RP. If that cannot be done, nested pblock may be required in the pblock to minimize crossings. Also, you may need to add a static EXCLUDE_PLACEMENT pblock that covers the gap and add contains only essential logic to this pblock.  TAG='57_G125_RP1_S'.   Sites in gap: SLICE_X184Y325, SLICE_X184Y326, SLICE_X184Y327, SLICE_X184Y328,
SLICE_X184Y329, SLICE_X185Y325, SLICE_X185Y326, SLICE_X185Y327,
SLICE_X185Y328, SLICE_X185Y329, SLICE_X186Y325, SLICE_X186Y326,
SLICE_X186Y327, SLICE_X186Y328, SLICE_X186Y329
 (the first 15 of 17 listed)
Related violations: <none>

HDPRA-57#4 Advisory
Gap with Location Constraints  
RP pblock 'pblock_dynamic_region' contains a gap with location constraints that likely will impact implementation results.  If possible, it is best to avoid gaps within an RP. If that cannot be done, nested pblock may be required in the pblock to minimize crossings. Also, you may need to add a static EXCLUDE_PLACEMENT pblock that covers the gap and add contains only essential logic to this pblock.  TAG='57_G148_RP1_S'.   Sites in gap: SLICE_X220Y26, SLICE_X220Y26, SLICE_X220Y27, SLICE_X220Y27, SLICE_X220Y28,
SLICE_X220Y28, SLICE_X220Y29, SLICE_X220Y29, SLICE_X221Y26, SLICE_X221Y27,
SLICE_X221Y27, SLICE_X221Y28, SLICE_X221Y28, SLICE_X221Y29, SLICE_X221Y29
 (the first 15 of 120 listed)
Related violations: <none>


