============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 15:10:14 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.302086s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (57.6%)

RUN-1004 : used memory is 273 MB, reserved memory is 242 MB, peak memory is 278 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93780610908160"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93780610908160"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83172041687040"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 16 view nodes, 139 trigger nets, 139 data nets.
KIT-1004 : Chipwatcher code = 0110000001010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=364) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=364) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=364)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=364)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14860/64 useful/useless nets, 11847/41 useful/useless insts
SYN-1016 : Merged 74 instances.
SYN-1032 : 14023/18 useful/useless nets, 12813/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 14007/16 useful/useless nets, 12801/12 useful/useless insts
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 1, 1018 better
SYN-1014 : Optimize round 2
SYN-1032 : 13150/105 useful/useless nets, 11944/112 useful/useless insts
SYN-1015 : Optimize round 2, 224 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.642914s wall, 0.750000s user + 0.093750s system = 0.843750s CPU (51.4%)

RUN-1004 : used memory is 289 MB, reserved memory is 259 MB, peak memory is 291 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 131 instances.
SYN-2501 : Optimize round 1, 263 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 29 mux instances.
SYN-1016 : Merged 19 instances.
SYN-1032 : 14169/2 useful/useless nets, 12978/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 57714, tnet num: 14169, tinst num: 12977, tnode num: 70887, tedge num: 92349.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14169 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 555 (3.13), #lev = 7 (1.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 555 (3.13), #lev = 7 (1.48)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1230 instances into 555 LUTs, name keeping = 70%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 975 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 316 adder to BLE ...
SYN-4008 : Packed 316 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.576932s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (52.8%)

RUN-1004 : used memory is 310 MB, reserved memory is 290 MB, peak memory is 436 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.354583s wall, 2.187500s user + 0.093750s system = 2.281250s CPU (52.4%)

RUN-1004 : used memory is 310 MB, reserved memory is 290 MB, peak memory is 436 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (740 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11415 instances
RUN-0007 : 6624 luts, 3761 seqs, 608 mslices, 273 lslices, 101 pads, 40 brams, 3 dsps
RUN-1001 : There are total 12639 nets
RUN-1001 : 7300 nets have 2 pins
RUN-1001 : 4008 nets have [3 - 5] pins
RUN-1001 : 783 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1509     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |    1253     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  58   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 78
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11413 instances, 6624 luts, 3761 seqs, 881 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54276, tnet num: 12637, tinst num: 11413, tnode num: 67155, tedge num: 88574.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12637 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.049178s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (58.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.90246e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11413.
PHY-3001 : Level 1 #clusters 1660.
PHY-3001 : End clustering;  0.089971s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 933180, overlap = 322.406
PHY-3002 : Step(2): len = 821879, overlap = 372.344
PHY-3002 : Step(3): len = 599625, overlap = 470.312
PHY-3002 : Step(4): len = 528205, overlap = 509.75
PHY-3002 : Step(5): len = 427650, overlap = 571.969
PHY-3002 : Step(6): len = 380712, overlap = 618.938
PHY-3002 : Step(7): len = 315085, overlap = 658.25
PHY-3002 : Step(8): len = 281791, overlap = 703.312
PHY-3002 : Step(9): len = 255303, overlap = 776.438
PHY-3002 : Step(10): len = 233025, overlap = 798.375
PHY-3002 : Step(11): len = 209181, overlap = 862.594
PHY-3002 : Step(12): len = 199683, overlap = 867.25
PHY-3002 : Step(13): len = 186666, overlap = 915.75
PHY-3002 : Step(14): len = 175140, overlap = 932.188
PHY-3002 : Step(15): len = 164101, overlap = 957.5
PHY-3002 : Step(16): len = 154364, overlap = 985.469
PHY-3002 : Step(17): len = 140596, overlap = 1000.94
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.76645e-06
PHY-3002 : Step(18): len = 150142, overlap = 961.594
PHY-3002 : Step(19): len = 190439, overlap = 809.75
PHY-3002 : Step(20): len = 204228, overlap = 772.812
PHY-3002 : Step(21): len = 209873, overlap = 751.406
PHY-3002 : Step(22): len = 203051, overlap = 737.5
PHY-3002 : Step(23): len = 198512, overlap = 732.906
PHY-3002 : Step(24): len = 192020, overlap = 755.5
PHY-3002 : Step(25): len = 189968, overlap = 778.906
PHY-3002 : Step(26): len = 187708, overlap = 770.719
PHY-3002 : Step(27): len = 184341, overlap = 815
PHY-3002 : Step(28): len = 181749, overlap = 830.781
PHY-3002 : Step(29): len = 180235, overlap = 840.625
PHY-3002 : Step(30): len = 179229, overlap = 851.656
PHY-3002 : Step(31): len = 177447, overlap = 821.062
PHY-3002 : Step(32): len = 177224, overlap = 814.562
PHY-3002 : Step(33): len = 175264, overlap = 812.75
PHY-3002 : Step(34): len = 175053, overlap = 799.344
PHY-3002 : Step(35): len = 173732, overlap = 805.688
PHY-3002 : Step(36): len = 173721, overlap = 801.75
PHY-3002 : Step(37): len = 173947, overlap = 809.438
PHY-3002 : Step(38): len = 174780, overlap = 787.25
PHY-3002 : Step(39): len = 173260, overlap = 760.594
PHY-3002 : Step(40): len = 172941, overlap = 757.031
PHY-3002 : Step(41): len = 173421, overlap = 775.812
PHY-3002 : Step(42): len = 172458, overlap = 752.688
PHY-3002 : Step(43): len = 172467, overlap = 736.562
PHY-3002 : Step(44): len = 171565, overlap = 710.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.5329e-06
PHY-3002 : Step(45): len = 177123, overlap = 690.125
PHY-3002 : Step(46): len = 192328, overlap = 642.875
PHY-3002 : Step(47): len = 200236, overlap = 608.531
PHY-3002 : Step(48): len = 204177, overlap = 588.531
PHY-3002 : Step(49): len = 205043, overlap = 588.562
PHY-3002 : Step(50): len = 205083, overlap = 555.875
PHY-3002 : Step(51): len = 204094, overlap = 552.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.0658e-06
PHY-3002 : Step(52): len = 215554, overlap = 572.938
PHY-3002 : Step(53): len = 233547, overlap = 559.531
PHY-3002 : Step(54): len = 242665, overlap = 526.375
PHY-3002 : Step(55): len = 245815, overlap = 506.688
PHY-3002 : Step(56): len = 244713, overlap = 503.812
PHY-3002 : Step(57): len = 243270, overlap = 515.594
PHY-3002 : Step(58): len = 242537, overlap = 504.594
PHY-3002 : Step(59): len = 243329, overlap = 496.062
PHY-3002 : Step(60): len = 242983, overlap = 511.062
PHY-3002 : Step(61): len = 243345, overlap = 490.5
PHY-3002 : Step(62): len = 242873, overlap = 501.219
PHY-3002 : Step(63): len = 242774, overlap = 497.375
PHY-3002 : Step(64): len = 240629, overlap = 499.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.41316e-05
PHY-3002 : Step(65): len = 253918, overlap = 472.031
PHY-3002 : Step(66): len = 271778, overlap = 428.531
PHY-3002 : Step(67): len = 281183, overlap = 372.406
PHY-3002 : Step(68): len = 284830, overlap = 379.812
PHY-3002 : Step(69): len = 285724, overlap = 374.656
PHY-3002 : Step(70): len = 286592, overlap = 385.406
PHY-3002 : Step(71): len = 285458, overlap = 387.156
PHY-3002 : Step(72): len = 284734, overlap = 377.719
PHY-3002 : Step(73): len = 282850, overlap = 363.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.82632e-05
PHY-3002 : Step(74): len = 296595, overlap = 364.781
PHY-3002 : Step(75): len = 313310, overlap = 330.281
PHY-3002 : Step(76): len = 320394, overlap = 297.719
PHY-3002 : Step(77): len = 322934, overlap = 288.781
PHY-3002 : Step(78): len = 323103, overlap = 280.406
PHY-3002 : Step(79): len = 323688, overlap = 289.062
PHY-3002 : Step(80): len = 323538, overlap = 290.188
PHY-3002 : Step(81): len = 324574, overlap = 275.719
PHY-3002 : Step(82): len = 324974, overlap = 261.031
PHY-3002 : Step(83): len = 325608, overlap = 262.531
PHY-3002 : Step(84): len = 325803, overlap = 254.281
PHY-3002 : Step(85): len = 326560, overlap = 252.031
PHY-3002 : Step(86): len = 325614, overlap = 252.844
PHY-3002 : Step(87): len = 325050, overlap = 262.625
PHY-3002 : Step(88): len = 324790, overlap = 263.438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.65264e-05
PHY-3002 : Step(89): len = 338069, overlap = 265.469
PHY-3002 : Step(90): len = 350883, overlap = 229.594
PHY-3002 : Step(91): len = 354237, overlap = 233.875
PHY-3002 : Step(92): len = 357489, overlap = 224.719
PHY-3002 : Step(93): len = 361559, overlap = 214.812
PHY-3002 : Step(94): len = 364259, overlap = 226.625
PHY-3002 : Step(95): len = 362992, overlap = 218.125
PHY-3002 : Step(96): len = 363017, overlap = 230.219
PHY-3002 : Step(97): len = 363061, overlap = 233.812
PHY-3002 : Step(98): len = 363194, overlap = 242.531
PHY-3002 : Step(99): len = 360565, overlap = 248.875
PHY-3002 : Step(100): len = 359684, overlap = 256.656
PHY-3002 : Step(101): len = 359796, overlap = 256.656
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000113053
PHY-3002 : Step(102): len = 372625, overlap = 222.125
PHY-3002 : Step(103): len = 384075, overlap = 214.25
PHY-3002 : Step(104): len = 387209, overlap = 204.188
PHY-3002 : Step(105): len = 389569, overlap = 198.562
PHY-3002 : Step(106): len = 391794, overlap = 195.188
PHY-3002 : Step(107): len = 393307, overlap = 185.562
PHY-3002 : Step(108): len = 392459, overlap = 165.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000224919
PHY-3002 : Step(109): len = 402518, overlap = 155.375
PHY-3002 : Step(110): len = 413042, overlap = 128.812
PHY-3002 : Step(111): len = 416752, overlap = 121.25
PHY-3002 : Step(112): len = 420953, overlap = 122.531
PHY-3002 : Step(113): len = 423743, overlap = 127.5
PHY-3002 : Step(114): len = 424349, overlap = 132.656
PHY-3002 : Step(115): len = 422810, overlap = 135.969
PHY-3002 : Step(116): len = 422792, overlap = 132.281
PHY-3002 : Step(117): len = 424086, overlap = 126.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000449838
PHY-3002 : Step(118): len = 432027, overlap = 123.844
PHY-3002 : Step(119): len = 439433, overlap = 115.25
PHY-3002 : Step(120): len = 442126, overlap = 108.188
PHY-3002 : Step(121): len = 443542, overlap = 107.469
PHY-3002 : Step(122): len = 444919, overlap = 101.125
PHY-3002 : Step(123): len = 445969, overlap = 97
PHY-3002 : Step(124): len = 446130, overlap = 98.3438
PHY-3002 : Step(125): len = 446521, overlap = 98.3125
PHY-3002 : Step(126): len = 447231, overlap = 98.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000855685
PHY-3002 : Step(127): len = 452187, overlap = 97.8125
PHY-3002 : Step(128): len = 458237, overlap = 93.375
PHY-3002 : Step(129): len = 459907, overlap = 97.8125
PHY-3002 : Step(130): len = 461867, overlap = 95.6562
PHY-3002 : Step(131): len = 464880, overlap = 88.0938
PHY-3002 : Step(132): len = 468061, overlap = 87
PHY-3002 : Step(133): len = 467927, overlap = 88.9062
PHY-3002 : Step(134): len = 468348, overlap = 87.9062
PHY-3002 : Step(135): len = 469935, overlap = 89.875
PHY-3002 : Step(136): len = 470024, overlap = 79.2188
PHY-3002 : Step(137): len = 468167, overlap = 85.5625
PHY-3002 : Step(138): len = 467682, overlap = 89.1875
PHY-3002 : Step(139): len = 468525, overlap = 88.625
PHY-3002 : Step(140): len = 469016, overlap = 86.6562
PHY-3002 : Step(141): len = 468602, overlap = 84
PHY-3002 : Step(142): len = 468669, overlap = 82.375
PHY-3002 : Step(143): len = 469279, overlap = 83.8438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00148127
PHY-3002 : Step(144): len = 471045, overlap = 74.5312
PHY-3002 : Step(145): len = 473501, overlap = 73.2812
PHY-3002 : Step(146): len = 475217, overlap = 73.4688
PHY-3002 : Step(147): len = 477075, overlap = 66.3438
PHY-3002 : Step(148): len = 477978, overlap = 63.3438
PHY-3002 : Step(149): len = 478398, overlap = 59.9375
PHY-3002 : Step(150): len = 478184, overlap = 60.375
PHY-3002 : Step(151): len = 478324, overlap = 58.125
PHY-3002 : Step(152): len = 479063, overlap = 56.875
PHY-3002 : Step(153): len = 480102, overlap = 57
PHY-3002 : Step(154): len = 480120, overlap = 60.625
PHY-3002 : Step(155): len = 480586, overlap = 58.5625
PHY-3002 : Step(156): len = 481276, overlap = 60.1875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00245327
PHY-3002 : Step(157): len = 482684, overlap = 59.625
PHY-3002 : Step(158): len = 485154, overlap = 63.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030692s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12639.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 624776, over cnt = 1470(4%), over = 8070, worst = 39
PHY-1001 : End global iterations;  0.342877s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (18.2%)

PHY-1001 : Congestion index: top1 = 84.61, top5 = 63.75, top10 = 54.27, top15 = 48.18.
PHY-3001 : End congestion estimation;  0.485647s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (25.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12637 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.425938s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (66.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000212203
PHY-3002 : Step(159): len = 520552, overlap = 21.1875
PHY-3002 : Step(160): len = 521619, overlap = 17.375
PHY-3002 : Step(161): len = 518509, overlap = 17.7188
PHY-3002 : Step(162): len = 516916, overlap = 14.5312
PHY-3002 : Step(163): len = 519222, overlap = 16.2188
PHY-3002 : Step(164): len = 520530, overlap = 21
PHY-3002 : Step(165): len = 518750, overlap = 22.125
PHY-3002 : Step(166): len = 518060, overlap = 23.5938
PHY-3002 : Step(167): len = 516760, overlap = 20.5625
PHY-3002 : Step(168): len = 513370, overlap = 22.5312
PHY-3002 : Step(169): len = 510729, overlap = 22.5938
PHY-3002 : Step(170): len = 508611, overlap = 23.125
PHY-3002 : Step(171): len = 506047, overlap = 21.625
PHY-3002 : Step(172): len = 503890, overlap = 22
PHY-3002 : Step(173): len = 502469, overlap = 23.1562
PHY-3002 : Step(174): len = 500527, overlap = 21.875
PHY-3002 : Step(175): len = 499091, overlap = 21.75
PHY-3002 : Step(176): len = 497739, overlap = 21.4688
PHY-3002 : Step(177): len = 495704, overlap = 20.9688
PHY-3002 : Step(178): len = 494344, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000424407
PHY-3002 : Step(179): len = 495663, overlap = 17.7188
PHY-3002 : Step(180): len = 499658, overlap = 16.7812
PHY-3002 : Step(181): len = 501469, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000848813
PHY-3002 : Step(182): len = 508103, overlap = 13.0312
PHY-3002 : Step(183): len = 518960, overlap = 14.9375
PHY-3002 : Step(184): len = 528133, overlap = 15.4375
PHY-3002 : Step(185): len = 529717, overlap = 13.4375
PHY-3002 : Step(186): len = 530285, overlap = 14.1562
PHY-3002 : Step(187): len = 530870, overlap = 14.4062
PHY-3002 : Step(188): len = 530398, overlap = 13.125
PHY-3002 : Step(189): len = 530632, overlap = 12.2812
PHY-3002 : Step(190): len = 530925, overlap = 13.125
PHY-3002 : Step(191): len = 530173, overlap = 10
PHY-3002 : Step(192): len = 528948, overlap = 10
PHY-3002 : Step(193): len = 527377, overlap = 9.4375
PHY-3002 : Step(194): len = 526927, overlap = 10.625
PHY-3002 : Step(195): len = 525950, overlap = 10.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00169763
PHY-3002 : Step(196): len = 527966, overlap = 10.0625
PHY-3002 : Step(197): len = 531665, overlap = 10.4062
PHY-3002 : Step(198): len = 536385, overlap = 11.4062
PHY-3002 : Step(199): len = 538589, overlap = 10.5312
PHY-3002 : Step(200): len = 538662, overlap = 10.7188
PHY-3002 : Step(201): len = 538424, overlap = 9.5625
PHY-3002 : Step(202): len = 538660, overlap = 9.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00290288
PHY-3002 : Step(203): len = 539461, overlap = 10.2812
PHY-3002 : Step(204): len = 541599, overlap = 11.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 57/12639.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 642984, over cnt = 2058(5%), over = 9035, worst = 36
PHY-1001 : End global iterations;  0.433892s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (36.0%)

PHY-1001 : Congestion index: top1 = 80.69, top5 = 61.65, top10 = 53.44, top15 = 48.46.
PHY-3001 : End congestion estimation;  0.570621s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (49.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12637 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.452514s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179335
PHY-3002 : Step(205): len = 540329, overlap = 118.406
PHY-3002 : Step(206): len = 538703, overlap = 98.7812
PHY-3002 : Step(207): len = 533161, overlap = 92.25
PHY-3002 : Step(208): len = 529086, overlap = 89.5
PHY-3002 : Step(209): len = 524145, overlap = 88.4688
PHY-3002 : Step(210): len = 519691, overlap = 83.9062
PHY-3002 : Step(211): len = 515238, overlap = 80.625
PHY-3002 : Step(212): len = 508535, overlap = 77.5625
PHY-3002 : Step(213): len = 503547, overlap = 78.1562
PHY-3002 : Step(214): len = 497577, overlap = 79.5
PHY-3002 : Step(215): len = 493089, overlap = 74.0938
PHY-3002 : Step(216): len = 488074, overlap = 71.8125
PHY-3002 : Step(217): len = 483433, overlap = 69.0312
PHY-3002 : Step(218): len = 480380, overlap = 64.6562
PHY-3002 : Step(219): len = 476943, overlap = 60.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00035867
PHY-3002 : Step(220): len = 478872, overlap = 59.8125
PHY-3002 : Step(221): len = 482033, overlap = 57.0938
PHY-3002 : Step(222): len = 483156, overlap = 56.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00071734
PHY-3002 : Step(223): len = 487908, overlap = 51.6875
PHY-3002 : Step(224): len = 497065, overlap = 46.75
PHY-3002 : Step(225): len = 498864, overlap = 48.3438
PHY-3002 : Step(226): len = 499831, overlap = 46.9062
PHY-3002 : Step(227): len = 501018, overlap = 45.2812
PHY-3002 : Step(228): len = 501638, overlap = 43.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00139761
PHY-3002 : Step(229): len = 504317, overlap = 42.4062
PHY-3002 : Step(230): len = 506636, overlap = 41.2812
PHY-3002 : Step(231): len = 513002, overlap = 43.8125
PHY-3002 : Step(232): len = 518961, overlap = 44.625
PHY-3002 : Step(233): len = 519066, overlap = 44.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00279521
PHY-3002 : Step(234): len = 520064, overlap = 45.125
PHY-3002 : Step(235): len = 524456, overlap = 44.25
PHY-3002 : Step(236): len = 530796, overlap = 39.4375
PHY-3002 : Step(237): len = 533235, overlap = 41.5625
PHY-3002 : Step(238): len = 534574, overlap = 38.5312
PHY-3002 : Step(239): len = 537579, overlap = 38.4688
PHY-3002 : Step(240): len = 540716, overlap = 37.4062
PHY-3002 : Step(241): len = 541581, overlap = 35.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54276, tnet num: 12637, tinst num: 11413, tnode num: 67155, tedge num: 88574.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 284.94 peak overflow 2.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 268/12639.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 662040, over cnt = 2211(6%), over = 7547, worst = 27
PHY-1001 : End global iterations;  0.507681s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (36.9%)

PHY-1001 : Congestion index: top1 = 67.44, top5 = 53.75, top10 = 47.79, top15 = 43.95.
PHY-1001 : End incremental global routing;  0.650940s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (45.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12637 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.450203s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (65.9%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11303 has valid locations, 57 needs to be replaced
PHY-3001 : design contains 11464 instances, 6631 luts, 3805 seqs, 881 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 546744
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10783/12690.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 666368, over cnt = 2227(6%), over = 7585, worst = 28
PHY-1001 : End global iterations;  0.079248s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 67.37, top5 = 53.75, top10 = 47.82, top15 = 44.03.
PHY-3001 : End congestion estimation;  0.246635s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (76.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54480, tnet num: 12688, tinst num: 11464, tnode num: 67491, tedge num: 88880.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.284717s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (45.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 546470, overlap = 0
PHY-3002 : Step(243): len = 546470, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10806/12690.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 666040, over cnt = 2226(6%), over = 7581, worst = 28
PHY-1001 : End global iterations;  0.073329s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.9%)

PHY-1001 : Congestion index: top1 = 67.37, top5 = 53.77, top10 = 47.82, top15 = 44.02.
PHY-3001 : End congestion estimation;  0.233817s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (86.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.472326s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (46.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000960726
PHY-3002 : Step(244): len = 546445, overlap = 36.25
PHY-3002 : Step(245): len = 546529, overlap = 36.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00192145
PHY-3002 : Step(246): len = 546488, overlap = 36.375
PHY-3002 : Step(247): len = 546488, overlap = 36.375
PHY-3001 : Final: Len = 546488, Over = 36.375
PHY-3001 : End incremental placement;  2.569218s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (48.7%)

OPT-1001 : Total overflow 286.06 peak overflow 2.56
OPT-1001 : End high-fanout net optimization;  3.937867s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (48.8%)

OPT-1001 : Current memory(MB): used = 549, reserve = 531, peak = 554.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10798/12690.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 666144, over cnt = 2207(6%), over = 7452, worst = 27
PHY-1002 : len = 699080, over cnt = 1469(4%), over = 3819, worst = 22
PHY-1002 : len = 717584, over cnt = 828(2%), over = 2101, worst = 21
PHY-1002 : len = 729864, over cnt = 318(0%), over = 824, worst = 15
PHY-1002 : len = 737128, over cnt = 93(0%), over = 226, worst = 10
PHY-1001 : End global iterations;  0.749918s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 54.14, top5 = 47.00, top10 = 43.32, top15 = 40.90.
OPT-1001 : End congestion update;  0.909587s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (65.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12688 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.381387s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (32.8%)

OPT-0007 : Start: WNS -3195 TNS -36881 NUM_FEPS 27
OPT-0007 : Iter 1: improved WNS -3195 TNS -36181 NUM_FEPS 27 with 30 cells processed and 700 slack improved
OPT-0007 : Iter 2: improved WNS -3195 TNS -36181 NUM_FEPS 27 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.311305s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (57.2%)

OPT-1001 : Current memory(MB): used = 548, reserve = 530, peak = 554.
OPT-1001 : End physical optimization;  6.328366s wall, 3.296875s user + 0.078125s system = 3.375000s CPU (53.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6631 LUT to BLE ...
SYN-4008 : Packed 6631 LUT and 1142 SEQ to BLE.
SYN-4003 : Packing 2663 remaining SEQ's ...
SYN-4005 : Packed 2049 SEQ with LUT/SLICE
SYN-4006 : 3600 single LUT's are left
SYN-4006 : 614 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7245/8841 primitive instances ...
PHY-3001 : End packing;  0.505564s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (58.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5027 instances
RUN-1001 : 2439 mslices, 2439 lslices, 101 pads, 40 brams, 3 dsps
RUN-1001 : There are total 11716 nets
RUN-1001 : 6116 nets have 2 pins
RUN-1001 : 4109 nets have [3 - 5] pins
RUN-1001 : 891 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 259 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 5025 instances, 4878 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 559878, Over = 98.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5934/11716.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 724144, over cnt = 1400(3%), over = 2241, worst = 8
PHY-1002 : len = 728424, over cnt = 858(2%), over = 1258, worst = 6
PHY-1002 : len = 735760, over cnt = 467(1%), over = 627, worst = 5
PHY-1002 : len = 742104, over cnt = 128(0%), over = 166, worst = 4
PHY-1002 : len = 744616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.925396s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (49.0%)

PHY-1001 : Congestion index: top1 = 55.62, top5 = 47.48, top10 = 43.54, top15 = 41.02.
PHY-3001 : End congestion estimation;  1.142374s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (53.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50711, tnet num: 11714, tinst num: 5025, tnode num: 60649, tedge num: 85060.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11714 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.476698s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (37.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.04027e-05
PHY-3002 : Step(248): len = 547098, overlap = 98.25
PHY-3002 : Step(249): len = 538525, overlap = 100.5
PHY-3002 : Step(250): len = 533195, overlap = 110.75
PHY-3002 : Step(251): len = 528167, overlap = 118.25
PHY-3002 : Step(252): len = 523037, overlap = 123.25
PHY-3002 : Step(253): len = 520011, overlap = 130.75
PHY-3002 : Step(254): len = 517440, overlap = 126.5
PHY-3002 : Step(255): len = 515234, overlap = 131.25
PHY-3002 : Step(256): len = 512632, overlap = 131.5
PHY-3002 : Step(257): len = 510714, overlap = 131.25
PHY-3002 : Step(258): len = 508976, overlap = 133
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160805
PHY-3002 : Step(259): len = 512133, overlap = 124.5
PHY-3002 : Step(260): len = 518037, overlap = 114.25
PHY-3002 : Step(261): len = 520990, overlap = 107.75
PHY-3002 : Step(262): len = 522976, overlap = 108.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000321611
PHY-3002 : Step(263): len = 528500, overlap = 97
PHY-3002 : Step(264): len = 537234, overlap = 84.5
PHY-3002 : Step(265): len = 540044, overlap = 75.25
PHY-3002 : Step(266): len = 540717, overlap = 78.25
PHY-3002 : Step(267): len = 541723, overlap = 77.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.908128s wall, 0.156250s user + 0.343750s system = 0.500000s CPU (55.1%)

PHY-3001 : Trial Legalized: Len = 580569
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 431/11716.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 711952, over cnt = 1763(5%), over = 2961, worst = 7
PHY-1002 : len = 725328, over cnt = 926(2%), over = 1292, worst = 6
PHY-1002 : len = 736688, over cnt = 226(0%), over = 314, worst = 5
PHY-1002 : len = 739256, over cnt = 106(0%), over = 149, worst = 4
PHY-1002 : len = 741104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.176168s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (69.1%)

PHY-1001 : Congestion index: top1 = 51.64, top5 = 46.53, top10 = 43.51, top15 = 41.35.
PHY-3001 : End congestion estimation;  1.436935s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (68.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11714 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.477660s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (62.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172378
PHY-3002 : Step(268): len = 564386, overlap = 12
PHY-3002 : Step(269): len = 555581, overlap = 22.5
PHY-3002 : Step(270): len = 547883, overlap = 39.75
PHY-3002 : Step(271): len = 543121, overlap = 46.25
PHY-3002 : Step(272): len = 540174, overlap = 54
PHY-3002 : Step(273): len = 538501, overlap = 58.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344756
PHY-3002 : Step(274): len = 544929, overlap = 49.75
PHY-3002 : Step(275): len = 548251, overlap = 46.25
PHY-3002 : Step(276): len = 549345, overlap = 46.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000644084
PHY-3002 : Step(277): len = 554901, overlap = 47.5
PHY-3002 : Step(278): len = 563323, overlap = 44.75
PHY-3002 : Step(279): len = 567938, overlap = 45
PHY-3002 : Step(280): len = 569152, overlap = 47.25
PHY-3002 : Step(281): len = 569514, overlap = 47.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 584232, Over = 0
PHY-3001 : Spreading special nets. 58 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.036706s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.1%)

PHY-3001 : 82 instances has been re-located, deltaX = 12, deltaY = 62, maxDist = 1.
PHY-3001 : Final: Len = 585616, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50711, tnet num: 11714, tinst num: 5025, tnode num: 60649, tedge num: 85060.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.132371s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (60.7%)

RUN-1004 : used memory is 498 MB, reserved memory is 479 MB, peak memory is 565 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2756/11716.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731288, over cnt = 1680(4%), over = 2643, worst = 8
PHY-1002 : len = 741640, over cnt = 894(2%), over = 1217, worst = 6
PHY-1002 : len = 748136, over cnt = 471(1%), over = 633, worst = 4
PHY-1002 : len = 751624, over cnt = 260(0%), over = 346, worst = 4
PHY-1002 : len = 755792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.056824s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (66.5%)

PHY-1001 : Congestion index: top1 = 50.60, top5 = 45.32, top10 = 42.30, top15 = 40.19.
PHY-1001 : End incremental global routing;  1.275060s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (71.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11714 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.498173s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (59.6%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4919 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 5031 instances, 4884 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 586904
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10723/11722.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 757136, over cnt = 29(0%), over = 35, worst = 5
PHY-1002 : len = 757280, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 757312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.328669s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (33.3%)

PHY-1001 : Congestion index: top1 = 50.78, top5 = 45.34, top10 = 42.33, top15 = 40.21.
PHY-3001 : End congestion estimation;  0.560309s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (44.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50777, tnet num: 11720, tinst num: 5031, tnode num: 60733, tedge num: 85156.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.086196s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (57.5%)

RUN-1004 : used memory is 524 MB, reserved memory is 506 MB, peak memory is 569 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.562590s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (59.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(282): len = 586253, overlap = 0
PHY-3002 : Step(283): len = 586156, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10715/11722.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 756376, over cnt = 22(0%), over = 30, worst = 3
PHY-1002 : len = 756480, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 756512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.305293s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (46.1%)

PHY-1001 : Congestion index: top1 = 50.71, top5 = 45.34, top10 = 42.37, top15 = 40.26.
PHY-3001 : End congestion estimation;  0.525102s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (62.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.483812s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (38.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.21752e-05
PHY-3002 : Step(284): len = 586162, overlap = 0
PHY-3002 : Step(285): len = 586162, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 586170, Over = 0
PHY-3001 : End spreading;  0.028430s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.0%)

PHY-3001 : Final: Len = 586170, Over = 0
PHY-3001 : End incremental placement;  3.442479s wall, 1.890625s user + 0.031250s system = 1.921875s CPU (55.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.528414s wall, 3.296875s user + 0.031250s system = 3.328125s CPU (60.2%)

OPT-1001 : Current memory(MB): used = 576, reserve = 562, peak = 578.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10722/11722.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 756456, over cnt = 17(0%), over = 20, worst = 3
PHY-1002 : len = 756536, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 756560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.293299s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (63.9%)

PHY-1001 : Congestion index: top1 = 50.71, top5 = 45.37, top10 = 42.37, top15 = 40.26.
OPT-1001 : End congestion update;  0.516471s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (60.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.424906s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.1%)

OPT-0007 : Start: WNS -2998 TNS -34042 NUM_FEPS 27
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4927 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5031 instances, 4884 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 597780, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031432s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.4%)

PHY-3001 : 13 instances has been re-located, deltaX = 1, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 597594, Over = 0
PHY-3001 : End incremental legalization;  0.232190s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (67.3%)

OPT-0007 : Iter 1: improved WNS -2998 TNS -20195 NUM_FEPS 17 with 58 cells processed and 16755 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4927 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5031 instances, 4884 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 601994, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031601s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.9%)

PHY-3001 : 7 instances has been re-located, deltaX = 3, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 601902, Over = 0
PHY-3001 : End incremental legalization;  0.238751s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (39.3%)

OPT-0007 : Iter 2: improved WNS -1498 TNS -16497 NUM_FEPS 31 with 30 cells processed and 9618 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4927 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5031 instances, 4884 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 604792, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032164s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.2%)

PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 604680, Over = 0
PHY-3001 : End incremental legalization;  0.238337s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (72.1%)

OPT-0007 : Iter 3: improved WNS -1348 TNS -12245 NUM_FEPS 17 with 16 cells processed and 6789 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4927 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5031 instances, 4884 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 606994, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029173s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.6%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 606962, Over = 0
PHY-3001 : End incremental legalization;  0.225138s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (69.4%)

OPT-0007 : Iter 4: improved WNS -1298 TNS -11961 NUM_FEPS 16 with 15 cells processed and 752 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4927 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5031 instances, 4884 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 607712, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031142s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.3%)

PHY-3001 : 4 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 2.
PHY-3001 : Final: Len = 607502, Over = 0
PHY-3001 : End incremental legalization;  0.234609s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (66.6%)

OPT-0007 : Iter 5: improved WNS -1298 TNS -11961 NUM_FEPS 16 with 9 cells processed and 583 slack improved
OPT-1001 : End path based optimization;  2.589028s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (64.0%)

OPT-1001 : Current memory(MB): used = 577, reserve = 563, peak = 579.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.374280s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (33.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10392/11722.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 777952, over cnt = 96(0%), over = 145, worst = 5
PHY-1002 : len = 778328, over cnt = 31(0%), over = 32, worst = 2
PHY-1002 : len = 778656, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 778728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.494739s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (44.2%)

PHY-1001 : Congestion index: top1 = 50.78, top5 = 45.39, top10 = 42.50, top15 = 40.40.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.390106s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (60.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -1298 TNS -11861 NUM_FEPS 16
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.344828
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -1298ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -1248ps with logic level 2 and starts from PAD
RUN-1001 :       #3 path slack -1215ps with logic level 2 and starts from PAD
RUN-1001 :       #4 path slack -1199ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11722 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11722 nets
OPT-1001 : End physical optimization;  10.958598s wall, 6.421875s user + 0.062500s system = 6.484375s CPU (59.2%)

RUN-1003 : finish command "place" in  34.085136s wall, 15.828125s user + 1.031250s system = 16.859375s CPU (49.5%)

RUN-1004 : used memory is 510 MB, reserved memory is 497 MB, peak memory is 579 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.182441s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (120.2%)

RUN-1004 : used memory is 510 MB, reserved memory is 498 MB, peak memory is 579 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5033 instances
RUN-1001 : 2439 mslices, 2445 lslices, 101 pads, 40 brams, 3 dsps
RUN-1001 : There are total 11722 nets
RUN-1001 : 6111 nets have 2 pins
RUN-1001 : 4115 nets have [3 - 5] pins
RUN-1001 : 889 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 261 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50777, tnet num: 11720, tinst num: 5031, tnode num: 60733, tedge num: 85156.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2439 mslices, 2445 lslices, 101 pads, 40 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 737320, over cnt = 1743(4%), over = 2929, worst = 9
PHY-1002 : len = 749496, over cnt = 1042(2%), over = 1540, worst = 7
PHY-1002 : len = 759968, over cnt = 425(1%), over = 617, worst = 7
PHY-1002 : len = 767440, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 767536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.983987s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (61.9%)

PHY-1001 : Congestion index: top1 = 50.65, top5 = 45.32, top10 = 42.22, top15 = 40.07.
PHY-1001 : End global routing;  1.193145s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (65.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 577, reserve = 564, peak = 579.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 838, reserve = 826, peak = 838.
PHY-1001 : End build detailed router design. 2.888842s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (44.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 141104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.545775s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (60.6%)

PHY-1001 : Current memory(MB): used = 874, reserve = 862, peak = 874.
PHY-1001 : End phase 1; 1.551660s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (60.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.06584e+06, over cnt = 800(0%), over = 801, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 880, reserve = 867, peak = 880.
PHY-1001 : End initial routed; 18.441248s wall, 12.843750s user + 0.156250s system = 13.000000s CPU (70.5%)

PHY-1001 : Update timing.....
PHY-1001 : 199/10949(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.460   |  -81.156  |  76   
RUN-1001 :   Hold   |  -1.508   |  -25.667  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.779988s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (43.0%)

PHY-1001 : Current memory(MB): used = 885, reserve = 872, peak = 885.
PHY-1001 : End phase 2; 20.221339s wall, 13.609375s user + 0.156250s system = 13.765625s CPU (68.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -3.343ns STNS -78.119ns FEP 69.
PHY-1001 : End OPT Iter 1; 0.145633s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (64.4%)

PHY-1022 : len = 2.06595e+06, over cnt = 815(0%), over = 816, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.297141s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (63.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.04204e+06, over cnt = 248(0%), over = 248, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.134144s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (62.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03823e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.330844s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (70.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03813e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.182743s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (85.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.03807e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.143486s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.8%)

PHY-1001 : Update timing.....
PHY-1001 : 178/10949(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.343   |  -81.533  |  74   
RUN-1001 :   Hold   |  -1.508   |  -25.667  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.793736s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (42.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 247 feed throughs used by 158 nets
PHY-1001 : End commit to database; 1.276691s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (46.5%)

PHY-1001 : Current memory(MB): used = 958, reserve = 948, peak = 958.
PHY-1001 : End phase 3; 5.367807s wall, 2.765625s user + 0.015625s system = 2.781250s CPU (51.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -3.343ns STNS -77.104ns FEP 68.
PHY-1001 : End OPT Iter 1; 0.149276s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (31.4%)

PHY-1022 : len = 2.0381e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.299388s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (52.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.343ns, -77.104ns, 68}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03803e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.116217s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (80.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03803e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.112394s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.9%)

PHY-1001 : Update timing.....
PHY-1001 : 173/10949(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.472   |  -80.604  |  70   
RUN-1001 :   Hold   |  -1.508   |  -25.667  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.804425s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (40.7%)

PHY-1001 : Current memory(MB): used = 965, reserve = 954, peak = 965.
PHY-1001 : End phase 4; 2.366543s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (42.9%)

PHY-1003 : Routed, final wirelength = 2.03803e+06
PHY-1001 : Current memory(MB): used = 966, reserve = 956, peak = 966.
PHY-1001 : End export database. 0.067782s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (23.1%)

PHY-1001 : End detail routing;  32.851677s wall, 19.734375s user + 0.218750s system = 19.953125s CPU (60.7%)

RUN-1003 : finish command "route" in  35.576366s wall, 21.500000s user + 0.250000s system = 21.750000s CPU (61.1%)

RUN-1004 : used memory is 912 MB, reserved memory is 899 MB, peak memory is 966 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8759   out of  19600   44.69%
#reg                     3931   out of  19600   20.06%
#le                      9363
  #lut only              5432   out of   9363   58.02%
  #reg only               604   out of   9363    6.45%
  #lut&reg               3327   out of   9363   35.53%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1698
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               435
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    251
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    199
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 80
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                             |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------------------+
|top                                  |CortexM0_SoC                                  |9363   |7878    |881     |3947    |40      |3       |
|  ISP                                |AHBISP                                        |1295   |736     |329     |771     |8       |0       |
|    u_5X5Window                      |slidingWindow_5X5                             |610    |351     |145     |354     |8       |0       |
|      u_fifo_1                       |fifo_buf                                      |81     |55      |18      |53      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |10     |10      |0       |10      |2       |0       |
|      u_fifo_2                       |fifo_buf                                      |75     |50      |18      |50      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |10     |10      |0       |10      |2       |0       |
|      u_fifo_3                       |fifo_buf                                      |74     |48      |18      |39      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_4                       |fifo_buf                                      |69     |35      |18      |37      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |2      |2       |0       |2       |2       |0       |
|    u_bypass                         |bypass                                        |123    |83      |40      |45      |0       |0       |
|    u_demosaic                       |demosaic                                      |401    |153     |132     |272     |0       |0       |
|      u1_conv_mask5                  |conv_mask5                                    |102    |34      |30      |75      |0       |0       |
|      u2_conv_mask5                  |conv_mask5                                    |68     |24      |23      |46      |0       |0       |
|      u_conv_mask4                   |conv_mask4                                    |81     |29      |29      |53      |0       |0       |
|      u_conv_mask6                   |conv_mask6                                    |88     |33      |33      |66      |0       |0       |
|    u_gamma                          |gamma                                         |24     |24      |0       |14      |0       |0       |
|      u_blue_gamma_rom               |gamma_rom                                     |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom              |gamma_rom                                     |4      |4       |0       |4       |0       |0       |
|      u_red_gamma_rom                |gamma_rom                                     |4      |4       |0       |0       |0       |0       |
|  Interconncet                       |AHBlite_Interconnect                          |2      |2       |0       |1       |0       |0       |
|    Decoder                          |AHBlite_Decoder                               |2      |2       |0       |1       |0       |0       |
|  RAMCODE_Interface                  |AHBlite_Block_RAM                             |20     |15      |0       |18      |0       |0       |
|  RAMDATA_Interface                  |AHBlite_Block_RAM                             |38     |38      |0       |22      |0       |0       |
|  RAM_CODE                           |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                           |Block_RAM                                     |3      |3       |0       |1       |4       |0       |
|  U_APB_GPIO                         |APB_GPIO                                      |2      |2       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL                  |APB_VGA_CONTROL                               |1      |1       |0       |1       |0       |0       |
|  U_sdram                            |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                         |cmsdk_ahb_to_apb                              |10     |10      |0       |8       |0       |0       |
|  clk_gen_inst                       |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                               |sd2isp_fifo                                   |136    |86      |18      |109     |2       |0       |
|    ram_inst                         |ram_infer_sd2isp_fifo                         |9      |3       |0       |9       |2       |0       |
|    rd_to_wr_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |25      |0       |35      |0       |0       |
|    wr_to_rd_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |36      |0       |36      |0       |0       |
|  sd_reader                          |sd_reader                                     |606    |489     |100     |265     |0       |0       |
|    u_sdcmd_ctrl                     |sdcmd_ctrl                                    |310    |273     |34      |142     |0       |0       |
|  sdram_top_inst                     |sdram_top                                     |786    |606     |115     |401     |6       |0       |
|    fifo_ctrl_inst                   |fifo_ctrl                                     |401    |271     |69      |273     |6       |0       |
|      rd_fifo_data                   |fifo_data                                     |153    |107     |18      |126     |2       |0       |
|        ram_inst                     |ram_infer_fifo_data                           |16     |15      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |38     |31      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |33     |31      |0       |33      |0       |0       |
|      wr_fifo_data                   |fifo_data                                     |168    |108     |27      |124     |4       |0       |
|        ram_inst                     |ram_infer_fifo_data                           |24     |16      |0       |24      |4       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |44     |35      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |34     |27      |0       |34      |0       |0       |
|    sdram_ctrl_inst                  |sdram_ctrl                                    |385    |335     |46      |128     |0       |0       |
|      sdram_a_ref_inst               |sdram_a_ref                                   |61     |49      |12      |22      |0       |0       |
|      sdram_arbit_inst               |sdram_arbit                                   |67     |67      |0       |16      |0       |0       |
|      sdram_init_inst                |sdram_init                                    |52     |44      |4       |29      |0       |0       |
|      sdram_read_inst                |sdram_read                                    |116    |98      |18      |31      |0       |0       |
|      sdram_write_inst               |sdram_write                                   |89     |77      |12      |30      |0       |0       |
|  u_logic                            |cortexm0ds_logic                              |4957   |4881    |51      |1397    |0       |3       |
|  vga_ctrl_inst                      |vga_ctrl                                      |151    |85      |65      |30      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER                                |1307   |893     |197     |878     |0       |0       |
|    wrapper_cwc_top                  |cwc_top                                       |1307   |893     |197     |878     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int                                   |646    |435     |0       |640     |0       |0       |
|        reg_inst                     |register                                      |646    |435     |0       |640     |0       |0       |
|      trigger_inst                   |trigger                                       |661    |458     |197     |238     |0       |0       |
|        bus_inst                     |bus_top                                       |389    |244     |140     |121     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det                                       |95     |61      |34      |31      |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[13]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[15]$bus_nodes |bus_det                                       |93     |59      |34      |27      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det                                       |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det                                       |49     |31      |18      |16      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det                                       |47     |25      |18      |11      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det                                       |44     |26      |18      |8       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det                                       |50     |32      |18      |17      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl                                      |119    |90      |29      |55      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6065  
    #2          2       2347  
    #3          3       1151  
    #4          4       617   
    #5        5-10      959   
    #6        11-50     507   
    #7       51-100      17   
    #8       101-500     5    
  Average     3.11            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.518551s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (48.4%)

RUN-1004 : used memory is 913 MB, reserved memory is 901 MB, peak memory is 968 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50777, tnet num: 11720, tinst num: 5031, tnode num: 60733, tedge num: 85156.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: cc7f29b352af5dfb9232340e13f27b04da81c1a5f4bdc45ae0b104d68a1b0184 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5031
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11722, pip num: 133747
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 247
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3172 valid insts, and 358686 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010110000001010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.347663s wall, 123.968750s user + 2.062500s system = 126.031250s CPU (686.9%)

RUN-1004 : used memory is 978 MB, reserved memory is 974 MB, peak memory is 1149 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_151014.log"
