INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/decodcer_4_16/decodcer_4_16.srcs/sources_1/new/decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/decodcer_4_16/decodcer_4_16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
