<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-vt8500 › include › mach › wm8505_irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>wm8505_irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/arm/mach-vt8500/include/mach/wm8505_irqs.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2010 Alexey Charkov &lt;alchark@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cm">/* WM8505 Interrupt Sources */</span>

<span class="cp">#define IRQ_UHCI	0	</span><span class="cm">/* UHC FS (UHCI?) */</span><span class="cp"></span>
<span class="cp">#define IRQ_EHCI	1	</span><span class="cm">/* UHC HS */</span><span class="cp"></span>
<span class="cp">#define IRQ_UDCDMA	2	</span><span class="cm">/* UDC DMA */</span><span class="cp"></span>
				<span class="cm">/* Reserved */</span>
<span class="cp">#define IRQ_PS2MOUSE	4	</span><span class="cm">/* PS/2 Mouse */</span><span class="cp"></span>
<span class="cp">#define IRQ_UDC		5	</span><span class="cm">/* UDC */</span><span class="cp"></span>
<span class="cp">#define IRQ_EXT0	6	</span><span class="cm">/* External Interrupt 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EXT1	7	</span><span class="cm">/* External Interrupt 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_KEYPAD	8	</span><span class="cm">/* Keypad */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA		9	</span><span class="cm">/* DMA Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_ETHER	10	</span><span class="cm">/* Ethernet MAC */</span><span class="cp"></span>
				<span class="cm">/* Reserved */</span>
				<span class="cm">/* Reserved */</span>
<span class="cp">#define IRQ_EXT2	13	</span><span class="cm">/* External Interrupt 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EXT3	14	</span><span class="cm">/* External Interrupt 3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EXT4	15	</span><span class="cm">/* External Interrupt 4 */</span><span class="cp"></span>
<span class="cp">#define IRQ_APB		16	</span><span class="cm">/* APB Bridge */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0	17	</span><span class="cm">/* DMA Channel 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_I2C1	18	</span><span class="cm">/* I2C 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_I2C0	19	</span><span class="cm">/* I2C 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SDMMC	20	</span><span class="cm">/* SD/MMC Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_SDMMC_DMA	21	</span><span class="cm">/* SD/MMC Controller DMA */</span><span class="cp"></span>
<span class="cp">#define IRQ_PMC_WU	22	</span><span class="cm">/* Power Management Controller Wakeup */</span><span class="cp"></span>
<span class="cp">#define IRQ_PS2KBD	23	</span><span class="cm">/* PS/2 Keyboard */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI0	24	</span><span class="cm">/* SPI 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI1	25	</span><span class="cm">/* SPI 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI2	26	</span><span class="cm">/* SPI 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1	27	</span><span class="cm">/* DMA Channel 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_NAND	28	</span><span class="cm">/* NAND Flash Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_NAND_DMA	29	</span><span class="cm">/* NAND Flash Controller DMA */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART5	30	</span><span class="cm">/* UART 5 */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART4	31	</span><span class="cm">/* UART 4 */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0	32	</span><span class="cm">/* UART 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1	33	</span><span class="cm">/* UART 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA2	34	</span><span class="cm">/* DMA Channel 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_I2S		35	</span><span class="cm">/* I2S */</span><span class="cp"></span>
<span class="cp">#define IRQ_PMCOS0	36	</span><span class="cm">/* PMC OS Timer 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_PMCOS1	37	</span><span class="cm">/* PMC OS Timer 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_PMCOS2	38	</span><span class="cm">/* PMC OS Timer 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_PMCOS3	39	</span><span class="cm">/* PMC OS Timer 3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA3	40	</span><span class="cm">/* DMA Channel 3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA4	41	</span><span class="cm">/* DMA Channel 4 */</span><span class="cp"></span>
<span class="cp">#define IRQ_AC97	42	</span><span class="cm">/* AC97 Interface */</span><span class="cp"></span>
				<span class="cm">/* Reserved */</span>
<span class="cp">#define IRQ_NOR		44	</span><span class="cm">/* NOR Flash Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA5	45	</span><span class="cm">/* DMA Channel 5 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA6	46	</span><span class="cm">/* DMA Channel 6 */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART2	47	</span><span class="cm">/* UART 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTC		48	</span><span class="cm">/* RTC Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTCSM	49	</span><span class="cm">/* RTC Second/Minute Update Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART3	50	</span><span class="cm">/* UART 3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA7	51	</span><span class="cm">/* DMA Channel 7 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EXT5	52	</span><span class="cm">/* External Interrupt 5 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EXT6	53	</span><span class="cm">/* External Interrupt 6 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EXT7	54	</span><span class="cm">/* External Interrupt 7 */</span><span class="cp"></span>
<span class="cp">#define IRQ_CIR		55	</span><span class="cm">/* CIR */</span><span class="cp"></span>
<span class="cp">#define IRQ_SIC0	56	</span><span class="cm">/* SIC IRQ0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SIC1	57	</span><span class="cm">/* SIC IRQ1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SIC2	58	</span><span class="cm">/* SIC IRQ2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SIC3	59	</span><span class="cm">/* SIC IRQ3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SIC4	60	</span><span class="cm">/* SIC IRQ4 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SIC5	61	</span><span class="cm">/* SIC IRQ5 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SIC6	62	</span><span class="cm">/* SIC IRQ6 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SIC7	63	</span><span class="cm">/* SIC IRQ7 */</span><span class="cp"></span>
				<span class="cm">/* Reserved */</span>
<span class="cp">#define IRQ_JPEGDEC	65	</span><span class="cm">/* JPEG Decoder */</span><span class="cp"></span>
<span class="cp">#define IRQ_SAE		66	</span><span class="cm">/* SAE (?) */</span><span class="cp"></span>
				<span class="cm">/* Reserved */</span>
<span class="cp">#define IRQ_VPU		79	</span><span class="cm">/* Video Processing Unit */</span><span class="cp"></span>
<span class="cp">#define IRQ_VPP		80	</span><span class="cm">/* Video Post-Processor */</span><span class="cp"></span>
<span class="cp">#define IRQ_VID		81	</span><span class="cm">/* Video Digital Input Interface */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPU		82	</span><span class="cm">/* SPU (?) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIP		83	</span><span class="cm">/* PIP Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_GE		84	</span><span class="cm">/* Graphic Engine */</span><span class="cp"></span>
<span class="cp">#define IRQ_GOV		85	</span><span class="cm">/* Graphic Overlay Engine */</span><span class="cp"></span>
<span class="cp">#define IRQ_DVO		86	</span><span class="cm">/* Digital Video Output */</span><span class="cp"></span>
				<span class="cm">/* Reserved */</span>
<span class="cp">#define IRQ_DMA8	92	</span><span class="cm">/* DMA Channel 8 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA9	93	</span><span class="cm">/* DMA Channel 9 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA10	94	</span><span class="cm">/* DMA Channel 10 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA11	95	</span><span class="cm">/* DMA Channel 11 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA12	96	</span><span class="cm">/* DMA Channel 12 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA13	97	</span><span class="cm">/* DMA Channel 13 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA14	98	</span><span class="cm">/* DMA Channel 14 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA15	99	</span><span class="cm">/* DMA Channel 15 */</span><span class="cp"></span>
				<span class="cm">/* Reserved */</span>
<span class="cp">#define IRQ_GOVW	111	</span><span class="cm">/* GOVW (?) */</span><span class="cp"></span>
<span class="cp">#define IRQ_GOVRSDSCD	112	</span><span class="cm">/* GOVR SDSCD (?) */</span><span class="cp"></span>
<span class="cp">#define IRQ_GOVRSDMIF	113	</span><span class="cm">/* GOVR SDMIF (?) */</span><span class="cp"></span>
<span class="cp">#define IRQ_GOVRHDSCD	114	</span><span class="cm">/* GOVR HDSCD (?) */</span><span class="cp"></span>
<span class="cp">#define IRQ_GOVRHDMIF	115	</span><span class="cm">/* GOVR HDMIF (?) */</span><span class="cp"></span>

<span class="cp">#define WM8505_NR_IRQS		116</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
