-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_3_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_22_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_24_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_27_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_29_val : IN STD_LOGIC_VECTOR (12 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_88_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_94_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_19_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_19_fu_112_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_20_fu_124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_20_fu_130_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_21_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_21_fu_148_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_22_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_22_fu_166_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_23_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_23_fu_184_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_24_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_24_fu_202_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_25_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_25_fu_220_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_26_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_26_fu_238_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_fu_98_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_19_fu_116_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_20_fu_134_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_21_fu_152_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_22_fu_170_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_23_fu_188_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_24_fu_206_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_25_fu_224_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_26_fu_242_p3 : STD_LOGIC_VECTOR (8 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln45_fu_98_p3;
    ap_return_1 <= select_ln45_19_fu_116_p3;
    ap_return_2 <= select_ln45_20_fu_134_p3;
    ap_return_3 <= select_ln45_21_fu_152_p3;
    ap_return_4 <= select_ln45_22_fu_170_p3;
    ap_return_5 <= select_ln45_23_fu_188_p3;
    ap_return_6 <= select_ln45_24_fu_206_p3;
    ap_return_7 <= select_ln45_25_fu_224_p3;
    ap_return_8 <= select_ln45_26_fu_242_p3;
    icmp_ln45_19_fu_106_p2 <= "1" when (signed(data_6_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_20_fu_124_p2 <= "1" when (signed(data_10_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_21_fu_142_p2 <= "1" when (signed(data_12_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_22_fu_160_p2 <= "1" when (signed(data_21_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_23_fu_178_p2 <= "1" when (signed(data_22_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_24_fu_196_p2 <= "1" when (signed(data_24_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_25_fu_214_p2 <= "1" when (signed(data_27_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_26_fu_232_p2 <= "1" when (signed(data_29_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_fu_88_p2 <= "1" when (signed(data_3_val) > signed(ap_const_lv13_0)) else "0";
    select_ln45_19_fu_116_p3 <= 
        trunc_ln46_19_fu_112_p1 when (icmp_ln45_19_fu_106_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_20_fu_134_p3 <= 
        trunc_ln46_20_fu_130_p1 when (icmp_ln45_20_fu_124_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_21_fu_152_p3 <= 
        trunc_ln46_21_fu_148_p1 when (icmp_ln45_21_fu_142_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_22_fu_170_p3 <= 
        trunc_ln46_22_fu_166_p1 when (icmp_ln45_22_fu_160_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_23_fu_188_p3 <= 
        trunc_ln46_23_fu_184_p1 when (icmp_ln45_23_fu_178_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_24_fu_206_p3 <= 
        trunc_ln46_24_fu_202_p1 when (icmp_ln45_24_fu_196_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_25_fu_224_p3 <= 
        trunc_ln46_25_fu_220_p1 when (icmp_ln45_25_fu_214_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_26_fu_242_p3 <= 
        trunc_ln46_26_fu_238_p1 when (icmp_ln45_26_fu_232_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_fu_98_p3 <= 
        trunc_ln46_fu_94_p1 when (icmp_ln45_fu_88_p2(0) = '1') else 
        ap_const_lv9_0;
    trunc_ln46_19_fu_112_p1 <= data_6_val(9 - 1 downto 0);
    trunc_ln46_20_fu_130_p1 <= data_10_val(9 - 1 downto 0);
    trunc_ln46_21_fu_148_p1 <= data_12_val(9 - 1 downto 0);
    trunc_ln46_22_fu_166_p1 <= data_21_val(9 - 1 downto 0);
    trunc_ln46_23_fu_184_p1 <= data_22_val(9 - 1 downto 0);
    trunc_ln46_24_fu_202_p1 <= data_24_val(9 - 1 downto 0);
    trunc_ln46_25_fu_220_p1 <= data_27_val(9 - 1 downto 0);
    trunc_ln46_26_fu_238_p1 <= data_29_val(9 - 1 downto 0);
    trunc_ln46_fu_94_p1 <= data_3_val(9 - 1 downto 0);
end behav;
