#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 30 00:39:10 2023
# Process ID: 116928
# Current directory: /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/top_module_top_0_2_synth_1
# Command line: vivado -log top_module_top_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_top_0_2.tcl
# Log file: /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/top_module_top_0_2_synth_1/top_module_top_0_2.vds
# Journal file: /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/top_module_top_0_2_synth_1/vivado.jou
# Running On: yinchian-ASUS-TUF-Gaming-A15-FA506II-FA506II, OS: Linux, CPU Frequency: 2110.652 MHz, CPU Physical cores: 16, Host memory: 16162 MB
#-----------------------------------------------------------
source top_module_top_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yinchian/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_module_top_0_2
Command: synth_design -top top_module_top_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 117050
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/yinchian/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'out_valid', assumed default net type 'wire' [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:140]
INFO: [Synth 8-11241] undeclared symbol 'bram_A_wen', assumed default net type 'wire' [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:310]
INFO: [Synth 8-11241] undeclared symbol 'bram_B_wen', assumed default net type 'wire' [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:311]
INFO: [Synth 8-11241] undeclared symbol 'bram_transfer_start', assumed default net type 'wire' [/home/yinchian/Univ_Proj_Local/university_project/top.v:185]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1985.496 ; gain = 369.770 ; free physical = 4342 ; free virtual = 7196
Synthesis current peak Physical Memory [PSS] (MB): peak = 1513.721; parent = 1278.401; children = 235.319
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2990.746; parent = 1991.438; children = 999.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_top_0_2' [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_top_0_2/synth/top_module_top_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/yinchian/Univ_Proj_Local/university_project/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'AXI_interface' [/home/yinchian/Univ_Proj_Local/university_project/AXI_interface.v:4]
INFO: [Synth 8-226] default block is never used [/home/yinchian/Univ_Proj_Local/university_project/AXI_interface.v:398]
INFO: [Synth 8-6155] done synthesizing module 'AXI_interface' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/AXI_interface.v:4]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/yinchian/Univ_Proj_Local/university_project/control_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/control_unit.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
INFO: [Synth 8-6157] synthesizing module 'data_path' [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_my' [/home/yinchian/Univ_Proj_Local/university_project/axis_fifo_my.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/axis_fifo_my.v:56]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/axis_fifo_my.v:56]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/axis_fifo_my.v:56]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/axis_fifo_my.v:56]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_my' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/axis_fifo_my.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/axis_preload_fifo.v:34]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/axis_preload_fifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_preload_fifo' [/home/yinchian/Univ_Proj_Local/university_project/axis_preload_fifo.v:1]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/axis_preload_fifo.v:34]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/axis_preload_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_preload_fifo' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/axis_preload_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC_array_control' [/home/yinchian/Univ_Proj_Local/university_project/MAC_array_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'weight_preload' [/home/yinchian/Univ_Proj_Local/university_project/weight_preload.v:1]
INFO: [Synth 8-6155] done synthesizing module 'weight_preload' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/weight_preload.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC_array' [/home/yinchian/Univ_Proj_Local/university_project/MAC_array.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yinchian/Univ_Proj_Local/university_project/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MAC_array' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/MAC_array.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MAC_array_control' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/MAC_array_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'psum_adder' [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'psum_adder' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'psum_out_data_package' [/home/yinchian/Univ_Proj_Local/university_project/psum_out_data_package.v:4]
INFO: [Synth 8-6155] done synthesizing module 'psum_out_data_package' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/psum_out_data_package.v:4]
INFO: [Synth 8-6157] synthesizing module 'pool_out_data_package' [/home/yinchian/Univ_Proj_Local/university_project/pool_out_data_package.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yinchian/Univ_Proj_Local/university_project/pool_out_data_package.v:91]
INFO: [Synth 8-6155] done synthesizing module 'pool_out_data_package' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/pool_out_data_package.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/bram_control.v:54]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/bram_control.v:54]
INFO: [Synth 8-6157] synthesizing module 'bram_control' [/home/yinchian/Univ_Proj_Local/university_project/bram_control.v:1]
INFO: [Synth 8-226] default block is never used [/home/yinchian/Univ_Proj_Local/university_project/bram_control.v:108]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/bram_control.v:54]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/bram_control.v:54]
INFO: [Synth 8-6155] done synthesizing module 'bram_control' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/bram_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/top_module_top_0_2_synth_1/.Xil/Vivado-116928-yinchian-ASUS-TUF-Gaming-A15-FA506II-FA506II/realtime/design_1_blk_mem_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/top_module_top_0_2_synth_1/.Xil/Vivado-116928-yinchian-ASUS-TUF-Gaming-A15-FA506II-FA506II/realtime/design_1_blk_mem_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:70]
INFO: [Synth 8-6155] done synthesizing module 'data_path' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/data_path.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_master' [/home/yinchian/Univ_Proj_Local/university_project/axis_master.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_master' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/axis_master.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module_top_0_2' (0#1) [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_top_0_2/synth/top_module_top_0_2.v:53]
WARNING: [Synth 8-7129] Port output_channel_size[11] in module pool_out_data_package is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_channel_size[10] in module pool_out_data_package is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_channel_size[9] in module pool_out_data_package is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_channel_size[8] in module pool_out_data_package is either unconnected or has no load
WARNING: [Synth 8-7129] Port ifmaps_fifo_empty in module MAC_array_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ifmaps_from_axis[31] in module axis_preload_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ifmaps_from_axis[30] in module axis_preload_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module axis_fifo_my is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module axis_fifo_my is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module axis_fifo_my is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module axis_fifo_my is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TLAST in module axis_fifo_my is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[30] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_1[14] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[30] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[14] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[13] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[12] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[11] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[10] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[9] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[8] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[6] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_control_2[5] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.402 ; gain = 528.676 ; free physical = 4374 ; free virtual = 7230
Synthesis current peak Physical Memory [PSS] (MB): peak = 1513.721; parent = 1278.401; children = 235.319
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.715; parent = 2144.406; children = 999.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.277 ; gain = 540.551 ; free physical = 4371 ; free virtual = 7227
Synthesis current peak Physical Memory [PSS] (MB): peak = 1513.721; parent = 1278.401; children = 235.319
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3155.590; parent = 2156.281; children = 999.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.277 ; gain = 540.551 ; free physical = 4371 ; free virtual = 7227
Synthesis current peak Physical Memory [PSS] (MB): peak = 1513.721; parent = 1278.401; children = 235.319
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3155.590; parent = 2156.281; children = 999.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2156.277 ; gain = 0.000 ; free physical = 4290 ; free virtual = 7145
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0'
Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/top_module_top_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/top_module_top_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2358.027 ; gain = 0.000 ; free physical = 4122 ; free virtual = 6977
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2382.840 ; gain = 24.812 ; free physical = 4092 ; free virtual = 6948
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/yinchian/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2382.840 ; gain = 767.113 ; free physical = 4327 ; free virtual = 7183
Synthesis current peak Physical Memory [PSS] (MB): peak = 1568.920; parent = 1333.601; children = 235.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3350.137; parent = 2350.828; children = 999.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2382.840 ; gain = 767.113 ; free physical = 4327 ; free virtual = 7183
Synthesis current peak Physical Memory [PSS] (MB): peak = 1568.920; parent = 1333.601; children = 235.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3350.137; parent = 2350.828; children = 999.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_data_path/u_BRAM/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2382.840 ; gain = 767.113 ; free physical = 4327 ; free virtual = 7183
Synthesis current peak Physical Memory [PSS] (MB): peak = 1568.920; parent = 1333.601; children = 235.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3350.137; parent = 2350.828; children = 999.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'load_ifmaps_state_reg' in module 'control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'load_weight_state_reg' in module 'control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'write_weight_state_reg' in module 'control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pool_out_data_package'
INFO: [Synth 8-802] inferred FSM for state register 'transfer_state_reg' in module 'pool_out_data_package'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'bram_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        LOAD_IFMAPS_IDLE |                             0000 |                            00000
              WAIT_FIFO1 |                             0001 |                            00001
                   LOAD1 |                             1011 |                            00010
              WAIT_FIFO2 |                             1001 |                            00011
                   LOAD2 |                             1010 |                            00100
              WAIT_FIFO3 |                             1000 |                            00101
                   LOAD3 |                             0110 |                            00110
              WAIT_FIFO4 |                             0010 |                            00111
                   LOAD4 |                             0011 |                            01000
              WAIT_FIFO5 |                             0100 |                            01001
                   LOAD5 |                             0101 |                            01010
                 COMPUTE |                             0111 |                            01011
              WAIT_FIFO6 |                             1101 |                            01100
                    LOAD |                             1100 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'load_ifmaps_state_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        LOAD_WEIGHT_IDLE |                            00101 |                            00000
              RESET_ADDR |                            01110 |                            00001
                    K1_0 |                            01010 |                            00010
          K1_LOAD_WEIGHT |                            01011 |                            10001
                    K2_0 |                            01000 |                            00011
                    K2_1 |                            01001 |                            00100
          K2_LOAD_WEIGHT |                            00111 |                            10010
                    K3_0 |                            00110 |                            00101
                    K3_1 |                            10100 |                            00110
                    K3_2 |                            10011 |                            00111
          K3_LOAD_WEIGHT |                            00100 |                            10011
                    K4_0 |                            01111 |                            01000
                    K4_1 |                            10101 |                            01001
                    K4_2 |                            10010 |                            01010
                    K4_3 |                            10000 |                            01011
          K4_LOAD_WEIGHT |                            10001 |                            10100
                    K5_0 |                            00011 |                            01100
                    K5_1 |                            00010 |                            01101
                    K5_2 |                            00000 |                            01110
                    K5_3 |                            00001 |                            01111
                    K5_4 |                            01100 |                            10000
          K5_LOAD_WEIGHT |                            01101 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'load_weight_state_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WW_IDLE |                               00 |                              000
                WW_START |                               01 |                              001
                 WW_WAIT |                               10 |                              010
               WW_FINISH |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_weight_state_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                WAIT_CNT |                               01 |                               01
                WAIT_FIN |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pool_out_data_package'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  T_IDLE |                              001 |                               00
                   T_OUT |                              010 |                               01
                   T_FIN |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transfer_state_reg' using encoding 'one-hot' in module 'pool_out_data_package'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RIDLE |                               00 |                               00
                     RS0 |                               01 |                               01
                     RS1 |                               10 |                               10
                  RVALID |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'bram_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2382.840 ; gain = 767.113 ; free physical = 4281 ; free virtual = 7146
Synthesis current peak Physical Memory [PSS] (MB): peak = 1573.308; parent = 1338.007; children = 235.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3350.137; parent = 2350.828; children = 999.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 256   
	  25 Input    5 Bit       Adders := 256   
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 6400  
+---Registers : 
	             1280 Bit    Registers := 6     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 25    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 35    
	                8 Bit    Registers := 64    
	                7 Bit    Registers := 128   
	                6 Bit    Registers := 256   
	                5 Bit    Registers := 1282  
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 12842 
+---Muxes : 
	   2 Input 1280 Bit        Muxes := 9     
	   4 Input 1280 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 4     
	   4 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 768   
	   5 Input    5 Bit        Muxes := 256   
	   2 Input    5 Bit        Muxes := 2     
	  44 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  30 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 6400  
	   2 Input    1 Bit        Muxes := 56    
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP r_pipe8_data0, operation Mode is: C+A:B.
DSP Report: operator r_pipe8_data0 is absorbed into DSP r_pipe8_data0.
WARNING: [Synth 8-7129] Port ifmaps_from_axis[31] in module axis_preload_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ifmaps_from_axis[30] in module axis_preload_fifo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:22 . Memory (MB): peak = 2382.840 ; gain = 767.113 ; free physical = 1059 ; free virtual = 2556
Synthesis current peak Physical Memory [PSS] (MB): peak = 6980.719; parent = 1542.529; children = 5700.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12971.641; parent = 2354.746; children = 10620.812
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 255, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 9      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|psum_adder  | C+A:B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:32 . Memory (MB): peak = 2385.824 ; gain = 770.098 ; free physical = 825 ; free virtual = 2404
Synthesis current peak Physical Memory [PSS] (MB): peak = 6980.719; parent = 1542.529; children = 5700.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13006.641; parent = 2385.828; children = 10620.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:32 . Memory (MB): peak = 2389.824 ; gain = 774.098 ; free physical = 820 ; free virtual = 2400
Synthesis current peak Physical Memory [PSS] (MB): peak = 6980.719; parent = 1542.529; children = 5700.771
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13010.641; parent = 2389.828; children = 10620.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:153]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:153]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:165]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:153]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:153]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:165]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:153]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:153]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:165]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:177]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yinchian/Univ_Proj_Local/university_project/psum_adder.v:117]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:03:02 . Memory (MB): peak = 2420.781 ; gain = 805.055 ; free physical = 1055 ; free virtual = 1868
Synthesis current peak Physical Memory [PSS] (MB): peak = 7477.734; parent = 1542.529; children = 6073.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13602.887; parent = 2416.867; children = 11186.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:03:12 . Memory (MB): peak = 2452.547 ; gain = 836.820 ; free physical = 1002 ; free virtual = 1849
Synthesis current peak Physical Memory [PSS] (MB): peak = 7477.734; parent = 1542.529; children = 6073.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13638.574; parent = 2452.551; children = 11186.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:35 ; elapsed = 00:03:12 . Memory (MB): peak = 2452.547 ; gain = 836.820 ; free physical = 1002 ; free virtual = 1849
Synthesis current peak Physical Memory [PSS] (MB): peak = 7477.734; parent = 1542.529; children = 6073.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13638.574; parent = 2452.551; children = 11186.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:45 ; elapsed = 00:03:23 . Memory (MB): peak = 2452.547 ; gain = 836.820 ; free physical = 932 ; free virtual = 1803
Synthesis current peak Physical Memory [PSS] (MB): peak = 7477.734; parent = 1542.529; children = 6073.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13638.574; parent = 2452.551; children = 11186.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:48 ; elapsed = 00:03:26 . Memory (MB): peak = 2452.547 ; gain = 836.820 ; free physical = 923 ; free virtual = 1799
Synthesis current peak Physical Memory [PSS] (MB): peak = 7477.734; parent = 1542.529; children = 6073.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13638.574; parent = 2452.551; children = 11186.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:03:29 . Memory (MB): peak = 2452.547 ; gain = 836.820 ; free physical = 922 ; free virtual = 1800
Synthesis current peak Physical Memory [PSS] (MB): peak = 7477.734; parent = 1542.529; children = 6073.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13638.574; parent = 2452.551; children = 11186.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:03:30 . Memory (MB): peak = 2452.547 ; gain = 836.820 ; free physical = 911 ; free virtual = 1789
Synthesis current peak Physical Memory [PSS] (MB): peak = 7477.734; parent = 1542.529; children = 6073.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13638.574; parent = 2452.551; children = 11186.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_module_top_0_2 | inst/u_data_path/u_psum_adder/r_pipe10_last_reg | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_module_top_0_2 | inst/u_data_path/u_psum_adder/r_pipe9_valid_reg | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 11     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 11     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 11     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 11     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 11     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 11     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | (C+A:B)'    | 30     | 18     | 48     | -      | 7      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 11     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|psum_adder  | Dynamic     | -      | -      | -      | -      | 13     | -    | -    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |design_1_blk_mem_gen_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |design_1_blk_mem_gen_0 |     1|
|2     |CARRY4                 |   121|
|3     |DSP48E1                |   220|
|4     |LUT1                   |    43|
|5     |LUT2                   |  4425|
|6     |LUT3                   |  6596|
|7     |LUT4                   |  6172|
|8     |LUT5                   |  7749|
|9     |LUT6                   | 15930|
|10    |MUXF7                  |    96|
|11    |MUXF8                  |    32|
|12    |SRL16E                 |     2|
|13    |FDCE                   | 22134|
|14    |FDPE                   |  6404|
|15    |FDRE                   |   171|
|16    |FDSE                   |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:03:31 . Memory (MB): peak = 2452.547 ; gain = 836.820 ; free physical = 911 ; free virtual = 1789
Synthesis current peak Physical Memory [PSS] (MB): peak = 7477.734; parent = 1542.529; children = 6073.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13638.574; parent = 2452.551; children = 11186.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:45 ; elapsed = 00:03:28 . Memory (MB): peak = 2456.457 ; gain = 614.168 ; free physical = 6059 ; free virtual = 6995
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:03:35 . Memory (MB): peak = 2456.457 ; gain = 840.730 ; free physical = 6063 ; free virtual = 6995
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2456.457 ; gain = 0.000 ; free physical = 5964 ; free virtual = 6946
INFO: [Netlist 29-17] Analyzing 469 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2498.504 ; gain = 0.000 ; free physical = 5905 ; free virtual = 6893
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d8af1009
INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:22 ; elapsed = 00:04:02 . Memory (MB): peak = 2498.504 ; gain = 1165.160 ; free physical = 6191 ; free virtual = 7179
INFO: [Common 17-1381] The checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/top_module_top_0_2_synth_1/top_module_top_0_2.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 2570.539 ; gain = 0.000 ; free physical = 6129 ; free virtual = 7165
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_module_top_0_2, cache-ID = a14ea6e442a53d53
INFO: [Coretcl 2-1174] Renamed 528 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/top_module_top_0_2_synth_1/top_module_top_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_top_0_2_utilization_synth.rpt -pb top_module_top_0_2_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 2570.539 ; gain = 0.000 ; free physical = 5888 ; free virtual = 7148
INFO: [Common 17-206] Exiting Vivado at Sun Apr 30 00:46:19 2023...
