{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554177152693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554177152695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  2 00:52:32 2019 " "Processing started: Tue Apr  2 00:52:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554177152695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554177152695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554177152696 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554177152963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153492 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SIMPLE " "Found design unit 1: reg-SIMPLE" {  } { { "reg.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153494 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-ckt " "Found design unit 1: mux1-ckt" {  } { { "mux1.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153495 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153496 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-ckt " "Found design unit 1: PC-ckt" {  } { { "PC.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153497 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SP-ckt " "Found design unit 1: SP-ckt" {  } { { "SP.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/SP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153498 ""} { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/SP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-ckt " "Found design unit 1: register_bank-ckt" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153499 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "B_ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file B_ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_ULA-ckt " "Found design unit 1: B_ULA-ckt" {  } { { "B_ULA.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153501 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_ULA " "Found entity 1: B_ULA" {  } { { "B_ULA.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-SYN " "Found design unit 1: mul-SYN" {  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153502 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-SYN " "Found design unit 1: comp-SYN" {  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153503 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-ckt " "Found design unit 1: datapath-ckt" {  } { { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153505 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unity-ckt " "Found design unit 1: control_unity-ckt" {  } { { "control_unity.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_unity.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153506 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unity " "Found entity 1: control_unity" {  } { { "control_unity.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_unity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_block-ckt " "Found design unit 1: control_block-ckt" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153508 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-SYN " "Found design unit 1: decode-SYN" {  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/decode.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153511 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-ckt " "Found design unit 1: processor-ckt" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153513 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-ckt " "Found design unit 1: mux2-ckt" {  } { { "mux2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153515 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554177153659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram1 " "Elaborating entity \"ram\" for hierarchy \"ram:ram1\"" {  } { { "processor.vhd" "ram1" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177153780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153781 ""}  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554177153781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l82 " "Found entity 1: altsyncram_7l82" {  } { { "db/altsyncram_7l82.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/altsyncram_7l82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7l82 ram:ram1\|altsyncram:altsyncram_component\|altsyncram_7l82:auto_generated " "Elaborating entity \"altsyncram_7l82\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_7l82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DPTH " "Elaborating entity \"datapath\" for hierarchy \"datapath:DPTH\"" {  } { { "processor.vhd" "DPTH" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:DPTH\|PC:ProCnt " "Elaborating entity \"PC\" for hierarchy \"datapath:DPTH\|PC:ProCnt\"" {  } { { "datapath.vhd" "ProCnt" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:DPTH\|PC:ProCnt\|reg:PC_reg " "Elaborating entity \"reg\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|reg:PC_reg\"" {  } { { "PC.vhd" "PC_reg" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:DPTH\|PC:ProCnt\|add:PC_adder " "Elaborating entity \"add\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\"" {  } { { "PC.vhd" "PC_adder" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.vhd" "LPM_ADD_SUB_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177153875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153875 ""}  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554177153875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_61h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_61h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_61h " "Found entity 1: add_sub_61h" {  } { { "db/add_sub_61h.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/add_sub_61h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177153930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177153930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_61h datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_61h:auto_generated " "Elaborating entity \"add_sub_61h\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_61h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 datapath:DPTH\|PC:ProCnt\|mux1:PC_mux " "Elaborating entity \"mux1\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|mux1:PC_mux\"" {  } { { "PC.vhd" "PC_mux" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP datapath:DPTH\|SP:Stack " "Elaborating entity \"SP\" for hierarchy \"datapath:DPTH\|SP:Stack\"" {  } { { "datapath.vhd" "Stack" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:DPTH\|mux2:MUX_MEM " "Elaborating entity \"mux2\" for hierarchy \"datapath:DPTH\|mux2:MUX_MEM\"" {  } { { "datapath.vhd" "MUX_MEM" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank datapath:DPTH\|register_bank:ABCD " "Elaborating entity \"register_bank\" for hierarchy \"datapath:DPTH\|register_bank:ABCD\"" {  } { { "datapath.vhd" "ABCD" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_ULA datapath:DPTH\|B_ULA:LULA " "Elaborating entity \"B_ULA\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\"" {  } { { "datapath.vhd" "LULA" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul datapath:DPTH\|B_ULA:LULA\|mul:mult " "Elaborating entity \"mul\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|mul:mult\"" {  } { { "B_ULA.vhd" "mult" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\"" {  } { { "mul.vhd" "lpm_mult_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\"" {  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177153995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177153995 ""}  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554177153995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8n " "Found entity 1: mult_a8n" {  } { { "db/mult_a8n.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/mult_a8n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177154046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177154046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_a8n datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated " "Elaborating entity \"mult_a8n\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177154047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp datapath:DPTH\|B_ULA:LULA\|comp:cmpa " "Elaborating entity \"comp\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\"" {  } { { "B_ULA.vhd" "cmpa" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177154050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp.vhd" "LPM_COMPARE_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177154060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177154061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177154061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177154061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177154061 ""}  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554177154061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dhg " "Found entity 1: cmpr_dhg" {  } { { "db/cmpr_dhg.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/cmpr_dhg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177154116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177154116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dhg datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\|cmpr_dhg:auto_generated " "Elaborating entity \"cmpr_dhg\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\|cmpr_dhg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177154117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_block:ctr " "Elaborating entity \"control_block\" for hierarchy \"control_block:ctr\"" {  } { { "processor.vhd" "ctr" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177154123 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(191) " "VHDL Process Statement warning at control_block.vhd(191): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154132 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(192) " "VHDL Process Statement warning at control_block.vhd(192): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154132 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(193) " "VHDL Process Statement warning at control_block.vhd(193): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154132 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(197) " "VHDL Process Statement warning at control_block.vhd(197): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154132 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(199) " "VHDL Process Statement warning at control_block.vhd(199): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154132 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(200) " "VHDL Process Statement warning at control_block.vhd(200): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154132 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(202) " "VHDL Process Statement warning at control_block.vhd(202): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154133 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(203) " "VHDL Process Statement warning at control_block.vhd(203): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154133 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(206) " "VHDL Process Statement warning at control_block.vhd(206): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154133 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(208) " "VHDL Process Statement warning at control_block.vhd(208): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154133 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(209) " "VHDL Process Statement warning at control_block.vhd(209): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154133 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(211) " "VHDL Process Statement warning at control_block.vhd(211): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154133 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(212) " "VHDL Process Statement warning at control_block.vhd(212): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154133 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(213) " "VHDL Process Statement warning at control_block.vhd(213): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154133 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(217) " "VHDL Process Statement warning at control_block.vhd(217): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154134 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(223) " "VHDL Process Statement warning at control_block.vhd(223): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154134 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(224) " "VHDL Process Statement warning at control_block.vhd(224): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154134 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(225) " "VHDL Process Statement warning at control_block.vhd(225): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154134 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(229) " "VHDL Process Statement warning at control_block.vhd(229): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154134 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(231) " "VHDL Process Statement warning at control_block.vhd(231): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154135 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(232) " "VHDL Process Statement warning at control_block.vhd(232): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154135 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(235) " "VHDL Process Statement warning at control_block.vhd(235): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154135 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(236) " "VHDL Process Statement warning at control_block.vhd(236): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154135 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(242) " "VHDL Process Statement warning at control_block.vhd(242): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154135 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(244) " "VHDL Process Statement warning at control_block.vhd(244): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154135 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(245) " "VHDL Process Statement warning at control_block.vhd(245): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154135 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(248) " "VHDL Process Statement warning at control_block.vhd(248): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154136 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(252) " "VHDL Process Statement warning at control_block.vhd(252): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177154136 "|processor|control_block:ctr"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated\|mac_mult1 " "Synthesized away node \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_a8n.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/mult_a8n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } } { "B_ULA.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 73 0 0 } } { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 171 0 0 } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177154335 "|processor|datapath:DPTH|B_ULA:LULA|mul:mult|lpm_mult:lpm_mult_component|mult_a8n:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated\|result\[0\] " "Synthesized away node \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated\|result\[0\]\"" {  } { { "db/mult_a8n.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/mult_a8n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } } { "B_ULA.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 73 0 0 } } { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 171 0 0 } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177154335 "|processor|datapath:DPTH|B_ULA:LULA|mul:mult|lpm_mult:lpm_mult_component|mult_a8n:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1554177154335 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1554177154335 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1554177154902 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_PC\[0\] VCC " "Pin \"t_sel_PC\[0\]\" is stuck at VCC" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_PC\[1\] GND " "Pin \"t_sel_PC\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_count_SP GND " "Pin \"t_count_SP\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_count_SP"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_push_pop GND " "Pin \"t_push_pop\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_push_pop"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_SP\[0\] GND " "Pin \"t_sel_SP\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_SP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_SP\[1\] GND " "Pin \"t_sel_SP\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_SP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_OP_sel\[0\] GND " "Pin \"t_OP_sel\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_OP_sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_OP_sel\[1\] GND " "Pin \"t_OP_sel\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_OP_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_OP_sel\[2\] GND " "Pin \"t_OP_sel\[2\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_OP_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_OP_sel\[3\] GND " "Pin \"t_OP_sel\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_OP_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_MUX_ABCD\[0\] GND " "Pin \"t_sel_MUX_ABCD\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_MUX_ABCD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_MUX_ABCD\[1\] GND " "Pin \"t_sel_MUX_ABCD\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_MUX_ABCD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_MUX_Da\[0\] GND " "Pin \"t_sel_MUX_Da\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_MUX_Da[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_MUX_Da\[1\] GND " "Pin \"t_sel_MUX_Da\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_MUX_Da[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_MUX_ULA\[0\] GND " "Pin \"t_sel_MUX_ULA\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_MUX_ULA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_MUX_ULA\[1\] GND " "Pin \"t_sel_MUX_ULA\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554177155126 "|processor|t_sel_MUX_ULA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554177155126 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554177155330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554177155570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177155570 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wren_b " "No output dependent on input pin \"wren_b\"" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177155693 "|processor|wren_b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1554177155693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "344 " "Implemented 344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554177155693 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554177155693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554177155693 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1554177155693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554177155693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554177155713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  2 00:52:35 2019 " "Processing ended: Tue Apr  2 00:52:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554177155713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554177155713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554177155713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554177155713 ""}
