git clone --depth 1 --no-tags https://github.com/DevinStoen/ARM_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/70953333
git clone --depth 1 --no-tags https://github.com/rrivg/spicebox.git f:/verilog_sva_gh_scraper/data/full_repos/71192791
git clone --depth 1 --no-tags https://github.com/yenng/FYP_DrowsinessDetector.git f:/verilog_sva_gh_scraper/data/full_repos/66892676
git clone --depth 1 --no-tags https://github.com/yammouch/svlog_lesson.git f:/verilog_sva_gh_scraper/data/full_repos/65871398
git clone --depth 1 --no-tags https://github.com/robertmlinden/e155-tetris.git f:/verilog_sva_gh_scraper/data/full_repos/73253058
git clone --depth 1 --no-tags https://github.com/leandro1989/Leandro_Ex01_MB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/74275453
git clone --depth 1 --no-tags https://github.com/ausshir/MOD465.git f:/verilog_sva_gh_scraper/data/full_repos/79307641
git clone --depth 1 --no-tags https://github.com/AislanJefferson/Aislan_display7seg.git f:/verilog_sva_gh_scraper/data/full_repos/74761805
git clone --depth 1 --no-tags https://github.com/ThiHenrique/ThiagoHenrique_Ex01_MB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/74477399
git clone --depth 1 --no-tags https://github.com/satputeaditya/Weighted_round_robbin_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/75535324
git clone --depth 1 --no-tags https://github.com/e9brown/141L_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/75765383
git clone --depth 1 --no-tags https://github.com/kuhataku/tinymips.git f:/verilog_sva_gh_scraper/data/full_repos/82612441
git clone --depth 1 --no-tags https://github.com/Fitzy97/cs161.git f:/verilog_sva_gh_scraper/data/full_repos/76056402
git clone --depth 1 --no-tags https://github.com/dschlai2/BarneyLights.git f:/verilog_sva_gh_scraper/data/full_repos/77081067
git clone --depth 1 --no-tags https://github.com/KennethWilke/hello-afu-vivado.git f:/verilog_sva_gh_scraper/data/full_repos/64765670
git clone --depth 1 --no-tags https://github.com/tetranoir/sinm-alu.git f:/verilog_sva_gh_scraper/data/full_repos/81025993
git clone --depth 1 --no-tags https://github.com/mikeev261/Arty_LED_test.git f:/verilog_sva_gh_scraper/data/full_repos/80394959
git clone --depth 1 --no-tags https://github.com/ebatuhankaynak/system-verilog-tetris.git f:/verilog_sva_gh_scraper/data/full_repos/81108031
git clone --depth 1 --no-tags https://github.com/xiao81/ECE437.git f:/verilog_sva_gh_scraper/data/full_repos/81273179
git clone --depth 1 --no-tags https://github.com/BerkMandiracioglu/Diamond-Explorer-Game.git f:/verilog_sva_gh_scraper/data/full_repos/80508924
git clone --depth 1 --no-tags https://github.com/gussmith23/calc1_example.git f:/verilog_sva_gh_scraper/data/full_repos/71141834
git clone --depth 1 --no-tags https://github.com/CharlieAnderson/ece411.git f:/verilog_sva_gh_scraper/data/full_repos/69068726
git clone --depth 1 --no-tags https://github.com/thaiduong1309/64-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/72152768
git clone --depth 1 --no-tags https://github.com/bernardoabreu/CSEE4840.git f:/verilog_sva_gh_scraper/data/full_repos/79377725
git clone --depth 1 --no-tags https://github.com/BW0ng/High-Speed-Arthmetic.git f:/verilog_sva_gh_scraper/data/full_repos/80676682
git clone --depth 1 --no-tags https://github.com/Tatsuonline/ECE-437.git f:/verilog_sva_gh_scraper/data/full_repos/79699052
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-goConcurrency.git f:/verilog_sva_gh_scraper/data/full_repos/80470599
git clone --depth 1 --no-tags https://github.com/CiceraRodrigues/Cicera_Ex01_MB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/74501615
git clone --depth 1 --no-tags https://github.com/AlencarSN/Alencar_Ex01_MB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/74487066
git clone --depth 1 --no-tags https://github.com/gvilardefarias/Gustavo_Ex02_SV.git f:/verilog_sva_gh_scraper/data/full_repos/75429036
git clone --depth 1 --no-tags https://github.com/verification-gentleman-blog/testing_uvm_drivers_pt2.git f:/verilog_sva_gh_scraper/data/full_repos/65319120
git clone --depth 1 --no-tags https://github.com/EnergyStaRed/32_bit_FP_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/75877469
git clone --depth 1 --no-tags https://github.com/gussmith23/calc2_example_public.git f:/verilog_sva_gh_scraper/data/full_repos/74216406
git clone --depth 1 --no-tags https://github.com/ErwanCheriaux/ELECINF102.git f:/verilog_sva_gh_scraper/data/full_repos/60246261
git clone --depth 1 --no-tags https://github.com/pthomison/pipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/68532475
git clone --depth 1 --no-tags https://github.com/cpujikken/core.git f:/verilog_sva_gh_scraper/data/full_repos/70540639
git clone --depth 1 --no-tags https://github.com/enolla/ImgProc.git f:/verilog_sva_gh_scraper/data/full_repos/70970319
git clone --depth 1 --no-tags https://github.com/kieranhalliday/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/70658460
git clone --depth 1 --no-tags https://github.com/sukruthivempati/USART.git f:/verilog_sva_gh_scraper/data/full_repos/65253062
git clone --depth 1 --no-tags https://github.com/pthomison/multicore.git f:/verilog_sva_gh_scraper/data/full_repos/73028836
git clone --depth 1 --no-tags https://github.com/SouICry/141.git f:/verilog_sva_gh_scraper/data/full_repos/72598633
git clone --depth 1 --no-tags https://github.com/SystemVerilogProject/AXIProtocol.git f:/verilog_sva_gh_scraper/data/full_repos/73424221
git clone --depth 1 --no-tags https://github.com/YuriDants/Yuri_Dantas_Ex01_MB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/74494802
git clone --depth 1 --no-tags https://github.com/leandro1989/Leandro_Decoder7Segmentos.git f:/verilog_sva_gh_scraper/data/full_repos/74705063
git clone --depth 1 --no-tags https://github.com/AlfredoRodrigo/Alfredo_Decodificador_Display_7_Seg.git f:/verilog_sva_gh_scraper/data/full_repos/74785405
git clone --depth 1 --no-tags https://github.com/JefferyLim/verilogClub.git f:/verilog_sva_gh_scraper/data/full_repos/81266553
git clone --depth 1 --no-tags https://github.com/Daniel-Pinheiro/Processador6Instr-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/75130937
git clone --depth 1 --no-tags https://github.com/darshil24/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/80845297
git clone --depth 1 --no-tags https://github.com/hythzz/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/80887620
git clone --depth 1 --no-tags https://github.com/melissaly/Cse141L_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/75568697
git clone --depth 1 --no-tags https://github.com/zhjohn925/sva.git f:/verilog_sva_gh_scraper/data/full_repos/75442391
git clone --depth 1 --no-tags https://github.com/heyitskaya/PirateSquabbles.git f:/verilog_sva_gh_scraper/data/full_repos/76145357
git clone --depth 1 --no-tags https://github.com/AlbertoFelix/Alberto_Ex01_MB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/74253046
git clone --depth 1 --no-tags https://github.com/ddelafue/processor.git f:/verilog_sva_gh_scraper/data/full_repos/69127107
git clone --depth 1 --no-tags https://github.com/KennethWilke/sv-cdc-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/72749027
git clone --depth 1 --no-tags https://github.com/vmanja16/ASIC_Design_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/60970103
git clone --depth 1 --no-tags https://github.com/uea999/Test.git f:/verilog_sva_gh_scraper/data/full_repos/60396949
git clone --depth 1 --no-tags https://github.com/nbkumar/uvm_tlm_port_imp.git f:/verilog_sva_gh_scraper/data/full_repos/64549304
git clone --depth 1 --no-tags https://github.com/marshallversteeg/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/63062661
git clone --depth 1 --no-tags https://github.com/Jeffffffff81/L4.git f:/verilog_sva_gh_scraper/data/full_repos/60643558
git clone --depth 1 --no-tags https://github.com/dasushi/blips-n-chips.git f:/verilog_sva_gh_scraper/data/full_repos/59719302
git clone --depth 1 --no-tags https://github.com/MateusDantas/proc.git f:/verilog_sva_gh_scraper/data/full_repos/59978227
git clone --depth 1 --no-tags https://github.com/SLawson/CAH_SystemVerilogSimulation.git f:/verilog_sva_gh_scraper/data/full_repos/60242233
git clone --depth 1 --no-tags https://github.com/jflazaro/CSE31L-32-Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/74309799
git clone --depth 1 --no-tags https://github.com/ktdilsiz/ece491labs.git f:/verilog_sva_gh_scraper/data/full_repos/67529160
git clone --depth 1 --no-tags https://github.com/abbydsantos/EE-CSE-469.git f:/verilog_sva_gh_scraper/data/full_repos/70676259
git clone --depth 1 --no-tags https://github.com/GorosVi/FPGA-practice.git f:/verilog_sva_gh_scraper/data/full_repos/74060052
git clone --depth 1 --no-tags https://github.com/carsonrobles/sseg_interface.git f:/verilog_sva_gh_scraper/data/full_repos/77648115
git clone --depth 1 --no-tags https://github.com/raymond88wang/CSE112L-Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/79859786
git clone --depth 1 --no-tags https://github.com/CiceraRodrigues/Cicera_Ex02_SV.git f:/verilog_sva_gh_scraper/data/full_repos/76215764
git clone --depth 1 --no-tags https://github.com/apoorvvw/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/68885637
git clone --depth 1 --no-tags https://github.com/tianrenz2/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/70766728
git clone --depth 1 --no-tags https://github.com/alexram1313/DontMuxWithMe-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/71947001
git clone --depth 1 --no-tags https://github.com/siddhantekale/MIPS_Processor_Caches.git f:/verilog_sva_gh_scraper/data/full_repos/72320512
git clone --depth 1 --no-tags https://github.com/C-L-G/I2C_master.git f:/verilog_sva_gh_scraper/data/full_repos/73589140
git clone --depth 1 --no-tags https://github.com/leandrol/cse141l.git f:/verilog_sva_gh_scraper/data/full_repos/72599698
git clone --depth 1 --no-tags https://github.com/alex-ozdemir/graph-input.git f:/verilog_sva_gh_scraper/data/full_repos/72967237
git clone --depth 1 --no-tags https://github.com/Jeffffffff81/L4B.git f:/verilog_sva_gh_scraper/data/full_repos/61000803
git clone --depth 1 --no-tags https://github.com/k12a-cpu/rtl.git f:/verilog_sva_gh_scraper/data/full_repos/59662392
git clone --depth 1 --no-tags https://github.com/BharadwajChava/AWGN_IP_core.git f:/verilog_sva_gh_scraper/data/full_repos/64338070
git clone --depth 1 --no-tags https://github.com/ZHOUJiemin/UVM-Practice-DUT-02.git f:/verilog_sva_gh_scraper/data/full_repos/62688321
git clone --depth 1 --no-tags https://github.com/guilherme27/Guilherme_Ex01_MB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/74501371
git clone --depth 1 --no-tags https://github.com/MiqueasGaldino/Miqueas_Ex01_MB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/74434878
git clone --depth 1 --no-tags https://github.com/Willian-Wauk/WillianAdriano_Decod7Seg_Uc_PEM.git f:/verilog_sva_gh_scraper/data/full_repos/74785062
git clone --depth 1 --no-tags https://github.com/filcaval1234/FilipeCazuza_ex02_MB_sv.git f:/verilog_sva_gh_scraper/data/full_repos/74792192
git clone --depth 1 --no-tags https://github.com/arjungopal327/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/75518746
git clone --depth 1 --no-tags https://github.com/padfoot999/bsodomizer-hd-c5g.git f:/verilog_sva_gh_scraper/data/full_repos/74282963
git clone --depth 1 --no-tags https://github.com/AndressaM/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/74597787
git clone --depth 1 --no-tags https://github.com/nolderosw/Wesley_Ex01_MB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/74410863
git clone --depth 1 --no-tags https://github.com/Ranzeus/Contador_de_0_a_15_a_0.git f:/verilog_sva_gh_scraper/data/full_repos/74202729
git clone --depth 1 --no-tags https://github.com/isaacjing/ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/76975055
git clone --depth 1 --no-tags https://github.com/msurendra29/ECE510.git f:/verilog_sva_gh_scraper/data/full_repos/81766320
git clone --depth 1 --no-tags https://github.com/dwang56/Modified_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/80967154
git clone --depth 1 --no-tags https://github.com/kiraheta/MIPS-16-Processor-Implementation-.git f:/verilog_sva_gh_scraper/data/full_repos/62422077
git clone --depth 1 --no-tags https://github.com/corecode/fpga-vga.git f:/verilog_sva_gh_scraper/data/full_repos/61264947
git clone --depth 1 --no-tags https://github.com/gussmith23/adder.git f:/verilog_sva_gh_scraper/data/full_repos/66296553
git clone --depth 1 --no-tags https://github.com/jpeezzy/wombocombo.git f:/verilog_sva_gh_scraper/data/full_repos/72168671
git clone --depth 1 --no-tags https://github.com/MayurMJ/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/81232082
git clone --depth 1 --no-tags https://github.com/ayoungblood/QUAD.nibble.git f:/verilog_sva_gh_scraper/data/full_repos/81365679
git clone --depth 1 --no-tags https://github.com/menghuan007/LCD_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/74994222
