{"title":"Playground","tid":1000,"order":1,"content":"\nFeel free to write anything!\n\nTime limit for both compile & running are 2s\n\n```Verilog\nmodule top_module(\n    \n);\n  \twire a;\n  \tinitial begin\n      $dumpvars(1,a);\n    end\n    assign a=0;\nendmodule\n```\n"}