
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119932                       # Number of seconds simulated
sim_ticks                                119931548184                       # Number of ticks simulated
final_tick                               1177790369497                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90631                       # Simulator instruction rate (inst/s)
host_op_rate                                   114433                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2461954                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915044                       # Number of bytes of host memory used
host_seconds                                 48713.98                       # Real time elapsed on the host
sim_insts                                  4414973766                       # Number of instructions simulated
sim_ops                                    5574481493                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2636672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1232256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       957440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1595264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6428544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2743808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2743808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20599                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9627                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7480                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12463                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 50223                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21436                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21436                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21984807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10274661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7983221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13301454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                53601776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14942                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14942                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22878117                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22878117                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22878117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21984807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10274661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7983221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13301454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76479893                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143975449                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23178791                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19087566                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933192                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9370288                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673588                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438266                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87770                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104519113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128057306                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23178791                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111854                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264100                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5307520                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12109386                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141320737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114125590     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783054      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365600      1.67%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381905      1.69%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269162      1.61%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126104      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778384      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977403      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513535      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141320737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160991                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.889438                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103342050                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6729542                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846582                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110053                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292501                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732083                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6457                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154460094                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51107                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292501                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103858006                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4118468                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1443577                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26430229                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1177948                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153008874                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1684                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401744                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624766                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        25170                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214077273                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713176762                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713176762                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45818048                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33741                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17719                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3810636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900199                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308489                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1700408                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149149759                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33741                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139213858                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107798                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25212025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57134993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1697                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141320737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985092                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582970                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83927032     59.39%     59.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23734803     16.79%     76.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11962524      8.46%     84.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808677      5.53%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6902383      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705009      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064451      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120171      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95687      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141320737                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976900     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156687     12.00%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172090     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114979601     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013101      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361369     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843765      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139213858                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.966928                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305677                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009379                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421161928                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174396196                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135099391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140519535                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       199857                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974285                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158529                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292501                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3426281                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       251203                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149183500                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1161559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186414                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900199                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17719                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150600                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235433                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136838686                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111677                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375172                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953817                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295730                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842140                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.950431                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135105555                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135099391                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81529026                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221174652                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.938350                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368618                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26768966                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958155                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137028236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.893406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710173                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87927882     64.17%     64.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22504028     16.42%     80.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811662      7.89%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819338      3.52%     92.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765895      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1534889      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561644      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094523      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008375      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137028236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008375                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283210743                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302674494                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2654712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.439754                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.439754                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694563                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694563                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618362740                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186417479                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145830906                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143975449                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24034752                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19492662                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2051909                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9880903                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9251370                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2586084                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95440                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105012545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131422086                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24034752                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11837454                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28924026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6679900                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2997603                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12267316                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1613079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141535975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.540787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112611949     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2036876      1.44%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3727116      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3383380      2.39%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2149974      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1762968      1.25%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1023197      0.72%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1066100      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13774415      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141535975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166936                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912809                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103948758                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4387006                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28551938                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48020                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4600247                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4155824                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1558                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159046283                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11926                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4600247                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104785183                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1078008                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2123883                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27744358                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1204290                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157270993                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        226723                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       520985                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    222478237                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    732336201                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    732336201                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176129772                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46348451                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34684                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17342                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4332336                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14904244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7396909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83860                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1656814                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154284596                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143382558                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       161738                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27029765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59320730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    141535975                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.013047                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81475163     57.56%     57.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24720247     17.47%     75.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12996311      9.18%     84.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7514052      5.31%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8313267      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3084124      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2741517      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       525609      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165685      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141535975                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         574506     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117933     14.14%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141445     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120745393     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2028991      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17342      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13232014      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7358818      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143382558                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.995882                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             833884                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    429296713                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181349258                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140234301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144216442                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275409                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3422369                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       123234                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4600247                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         701497                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106259                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154319280                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63620                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14904244                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7396909                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17342                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1147943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1145542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2293485                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141015216                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12708217                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2367342                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20066649                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20067262                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7358432                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.979439                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140362335                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140234301                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81830905                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229816481                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.974015                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356071                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102577508                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126302823                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28016886                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2076368                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136935728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.922351                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84979156     62.06%     62.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24069563     17.58%     79.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11958056      8.73%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4066198      2.97%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5006142      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1754491      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1236381      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1022683      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2843058      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136935728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102577508                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126302823                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18755547                       # Number of memory references committed
system.switch_cpus1.commit.loads             11481872                       # Number of loads committed
system.switch_cpus1.commit.membars              17342                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18230449                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113789116                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2604967                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2843058                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288412379                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313239871                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2439474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102577508                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126302823                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102577508                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.403577                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.403577                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712465                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712465                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       634943588                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196305353                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148186935                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34684                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143975449                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24166874                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19797601                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2049566                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9857251                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9550594                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2473555                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94465                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107277921                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129723049                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24166874                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12024149                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28101842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6127580                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4002397                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12550582                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1601517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143442523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.106390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.531331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115340681     80.41%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2270002      1.58%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3850247      2.68%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2240974      1.56%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1754451      1.22%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1541959      1.07%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          947348      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2376552      1.66%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13120309      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143442523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167854                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.901008                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106599648                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5201369                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27508511                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72905                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4060084                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3963175                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156337771                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4060084                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107138317                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         612025                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3669160                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27025223                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       937709                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155278680                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95434                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       540773                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    219252604                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    722408396                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    722408396                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175602679                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43649907                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34940                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17496                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2724972                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14406390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7375370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71712                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1681701                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150181329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34940                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141024199                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89320                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22298803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49378461                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    143442523                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.983141                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.545694                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85893045     59.88%     59.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22093428     15.40%     75.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11892281      8.29%     83.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8838104      6.16%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8614005      6.01%     95.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3182292      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2423404      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       323719      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       182245      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143442523                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125520     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167364     37.38%     65.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154847     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119032158     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1908758      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17444      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12716127      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7349712      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141024199                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.979502                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             447731                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426027971                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172515313                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138013708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141471930                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       287880                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2995937                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       119428                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4060084                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         409699                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54934                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150216269                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       782456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14406390                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7375370                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17496                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44557                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1179363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1088280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2267643                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138825432                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12397906                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2198766                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19747405                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19647830                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7349499                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.964230                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138013767                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138013708                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81594275                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226018837                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.958592                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361007                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102100103                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125852781                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24363704                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34888                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2066783                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139382439                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.902931                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712393                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88483948     63.48%     63.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24528959     17.60%     81.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9592899      6.88%     87.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5048129      3.62%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4295740      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2070033      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       967562      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1506212      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2888957      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139382439                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102100103                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125852781                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18666392                       # Number of memory references committed
system.switch_cpus2.commit.loads             11410450                       # Number of loads committed
system.switch_cpus2.commit.membars              17444                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18259891                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113299893                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2602983                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2888957                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286709967                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          304494770                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 532926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102100103                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125852781                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102100103                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410140                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410140                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709149                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709149                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624301119                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192700868                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145985582                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34888                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143975449                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22251944                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18342439                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1987077                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9162295                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8537324                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2335737                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88041                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108451291                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122223650                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22251944                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10873061                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25553915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5878131                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3396273                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12582720                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1645292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141259384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.062478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.482674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115705469     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1333537      0.94%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1886091      1.34%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2468627      1.75%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2766613      1.96%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2058977      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1182985      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1742585      1.23%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12114500      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141259384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154554                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.848920                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107255034                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4990580                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25097668                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58430                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3857671                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3555297                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147499372                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3857671                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107999032                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1065081                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2595086                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24415031                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1327477                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146515091                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1058                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267455                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          787                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204322037                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    684498706                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    684498706                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166968632                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37353405                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38778                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22478                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4011906                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13925478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7235674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119552                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1580496                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142391992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38733                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133268280                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26885                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20468835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48283545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141259384                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.943430                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.504476                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84856694     60.07%     60.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22719762     16.08%     76.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12591215      8.91%     85.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8116168      5.75%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7441099      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2966065      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1804705      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514775      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248901      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141259384                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64268     22.79%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94050     33.35%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123665     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111884820     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2032481      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16299      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12155353      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7179327      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133268280                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.925632                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281983                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002116                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    408104812                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162899892                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130720498                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133550263                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324203                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2907277                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173380                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3857671                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         800531                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108776                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142430725                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1359427                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13925478                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7235674                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22435                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1168524                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1120753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2289277                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131463951                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11989855                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1804329                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19167569                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18424291                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7177714                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.913100                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130720721                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130720498                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76572522                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207991510                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.907936                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368152                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97785209                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120182265                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22257381                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2019652                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137401713                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.874678                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.682195                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88683889     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23424874     17.05%     81.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9199807      6.70%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4732250      3.44%     91.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4130889      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1985123      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1718104      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810984      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2715793      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137401713                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97785209                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120182265                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18080495                       # Number of memory references committed
system.switch_cpus3.commit.loads             11018201                       # Number of loads committed
system.switch_cpus3.commit.membars              16298                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17236909                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108328049                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2452231                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2715793                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277125566                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288737004                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2716065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97785209                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120182265                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97785209                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.472364                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.472364                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.679180                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.679180                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       592382736                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181368161                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138158330                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32596                       # number of misc regfile writes
system.l2.replacements                          50229                       # number of replacements
system.l2.tagsinuse                      16383.969796                       # Cycle average of tags in use
system.l2.total_refs                          1522876                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66613                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.861544                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            97.622335                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.290340                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4593.472682                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.475502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2197.460146                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.635028                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1638.479810                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.229676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2768.514882                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1774.795568                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1071.089958                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            798.302613                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1429.601254                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005958                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000140                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.280363                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.134122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.100005                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.168977                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.108325                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.065374                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.048725                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.087256                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        77284                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        30308                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        26138                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        38733                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  172463                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57953                       # number of Writeback hits
system.l2.Writeback_hits::total                 57953                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        77284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        30308                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        26138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        38733                       # number of demand (read+write) hits
system.l2.demand_hits::total                   172463                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        77284                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        30308                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        26138                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        38733                       # number of overall hits
system.l2.overall_hits::total                  172463                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20599                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9627                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7480                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        12456                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 50216                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20599                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9627                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7480                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        12463                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50223                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20599                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9627                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7480                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        12463                       # number of overall misses
system.l2.overall_misses::total                 50223                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1726717                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4229811185                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2535487                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1972603387                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2711666                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1583295480                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2443549                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2524258666                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10319386137                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1510995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1510995                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1726717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4229811185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2535487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1972603387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2711666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1583295480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2443549                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2525769661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10320897132                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1726717                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4229811185                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2535487                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1972603387                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2711666                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1583295480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2443549                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2525769661                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10320897132                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              222679                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57953                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57953                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97883                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39935                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33618                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222686                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97883                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39935                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33618                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222686                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.210445                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.241067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.222500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.243334                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.225508                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.210445                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.241067                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.222500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.243437                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225533                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.210445                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.241067                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.222500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.243437                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225533                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172671.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205340.608039                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 181106.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 204903.229147                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 169479.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 211670.518717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 174539.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 202654.035485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 205499.962900                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 215856.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 215856.428571                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172671.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205340.608039                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 181106.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 204903.229147                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 169479.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 211670.518717                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 174539.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 202661.450774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 205501.406368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172671.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205340.608039                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 181106.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 204903.229147                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 169479.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 211670.518717                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 174539.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 202661.450774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 205501.406368                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                21436                       # number of writebacks
system.l2.writebacks::total                     21436                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20599                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9627                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7480                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        12456                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            50216                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        12463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50223                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        12463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50223                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1144721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3030641373                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1719995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1411910488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1780614                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1147634638                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1628704                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1798321000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7394781533                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      1103109                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1103109                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1144721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3030641373                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1719995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1411910488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1780614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1147634638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1628704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1799424109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7395884642                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1144721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3030641373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1719995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1411910488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1780614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1147634638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1628704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1799424109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7395884642                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.210445                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.241067                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.222500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243334                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.225508                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.210445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.241067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.222500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.243437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.210445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.241067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.222500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.243437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225533                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114472.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147125.655275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122856.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146661.523631                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 111288.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153427.090642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       116336                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144373.876044                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 147259.469751                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       157587                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       157587                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 114472.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147125.655275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 122856.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 146661.523631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 111288.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 153427.090642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst       116336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 144381.297360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 147260.909185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 114472.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147125.655275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 122856.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 146661.523631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 111288.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 153427.090642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst       116336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 144381.297360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 147260.909185                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.800367                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012117037                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840212.794545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.800367                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015706                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881090                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12109376                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12109376                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12109376                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12109376                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12109376                       # number of overall hits
system.cpu0.icache.overall_hits::total       12109376                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1914717                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1914717                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1914717                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1914717                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1914717                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1914717                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12109386                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12109386                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12109386                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12109386                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12109386                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12109386                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191471.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191471.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191471.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191471.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191471.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191471.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1809917                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1809917                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1809917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1809917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1809917                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1809917                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180991.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180991.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180991.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180991.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180991.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180991.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97883                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227623                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98139                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1948.538532                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.509350                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.490650                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916052                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083948                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963083                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963083                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17281                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17281                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672498                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672498                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672498                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672498                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404186                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404186                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404296                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404296                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404296                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404296                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42197206702                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42197206702                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11238868                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11238868                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42208445570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42208445570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42208445570                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42208445570                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076794                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076794                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076794                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076794                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035557                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021193                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021193                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104400.465880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104400.465880                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102171.527273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102171.527273                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104399.859435                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104399.859435                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104399.859435                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104399.859435                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18505                       # number of writebacks
system.cpu0.dcache.writebacks::total            18505                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306303                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306413                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306413                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97883                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97883                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97883                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97883                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9540473934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9540473934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9540473934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9540473934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9540473934                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9540473934                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005131                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005131                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005131                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005131                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97468.139861                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97468.139861                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97468.139861                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97468.139861                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97468.139861                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97468.139861                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996692                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015227173                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192715.276458                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996692                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12267299                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12267299                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12267299                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12267299                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12267299                       # number of overall hits
system.cpu1.icache.overall_hits::total       12267299                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3266630                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3266630                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3266630                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3266630                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3266630                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3266630                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12267316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12267316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12267316                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12267316                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12267316                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12267316                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 192154.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 192154.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 192154.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 192154.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 192154.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 192154.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2651687                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2651687                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2651687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2651687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2651687                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2651687                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189406.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 189406.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 189406.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 189406.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 189406.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 189406.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39935                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168933619                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40191                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4203.269861                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.875657                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.124343                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905764                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094236                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9559610                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9559610                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7239561                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7239561                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17342                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17342                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17342                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16799171                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16799171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16799171                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16799171                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120785                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120785                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120785                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120785                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120785                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120785                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14702395161                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14702395161                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14702395161                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14702395161                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14702395161                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14702395161                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9680395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9680395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7239561                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7239561                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16919956                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16919956                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16919956                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16919956                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012477                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012477                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007139                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007139                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121723.683909                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121723.683909                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121723.683909                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121723.683909                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121723.683909                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121723.683909                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8967                       # number of writebacks
system.cpu1.dcache.writebacks::total             8967                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80850                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80850                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80850                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39935                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39935                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39935                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4035577019                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4035577019                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4035577019                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4035577019                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4035577019                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4035577019                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101053.637636                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101053.637636                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101053.637636                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101053.637636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101053.637636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101053.637636                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.015847                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018901130                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205413.701299                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.015847                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024064                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738807                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12550565                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12550565                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12550565                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12550565                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12550565                       # number of overall hits
system.cpu2.icache.overall_hits::total       12550565                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3095296                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3095296                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3095296                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3095296                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3095296                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3095296                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12550582                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12550582                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12550582                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12550582                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12550582                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12550582                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 182076.235294                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 182076.235294                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 182076.235294                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 182076.235294                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 182076.235294                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 182076.235294                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2845032                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2845032                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2845032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2845032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2845032                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2845032                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 177814.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 177814.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 177814.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 177814.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 177814.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 177814.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33618                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163642801                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33874                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4830.926404                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.025038                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.974962                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902442                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097558                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9246133                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9246133                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7221054                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7221054                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17468                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17468                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17444                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17444                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16467187                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16467187                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16467187                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16467187                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85986                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85986                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85986                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85986                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85986                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85986                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8949908765                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8949908765                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8949908765                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8949908765                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8949908765                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8949908765                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9332119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9332119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7221054                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7221054                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17444                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17444                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16553173                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16553173                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16553173                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16553173                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009214                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009214                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005195                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005195                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 104085.650745                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104085.650745                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104085.650745                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104085.650745                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104085.650745                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104085.650745                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8471                       # number of writebacks
system.cpu2.dcache.writebacks::total             8471                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52368                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52368                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52368                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52368                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33618                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33618                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33618                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33618                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33618                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33618                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3360203546                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3360203546                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3360203546                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3360203546                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3360203546                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3360203546                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99952.511928                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99952.511928                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99952.511928                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99952.511928                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99952.511928                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99952.511928                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995906                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015806125                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043875.503018                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995906                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12582704                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12582704                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12582704                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12582704                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12582704                       # number of overall hits
system.cpu3.icache.overall_hits::total       12582704                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2977693                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2977693                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2977693                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2977693                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2977693                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2977693                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12582720                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12582720                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12582720                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12582720                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12582720                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12582720                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 186105.812500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 186105.812500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 186105.812500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 186105.812500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 186105.812500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 186105.812500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2559949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2559949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2559949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2559949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2559949                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2559949                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 182853.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 182853.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 182853.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 182853.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 182853.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 182853.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51196                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172457871                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51452                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3351.820551                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.226707                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.773293                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911042                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088958                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8929325                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8929325                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7025851                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7025851                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17236                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17236                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16298                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16298                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15955176                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15955176                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15955176                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15955176                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148381                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148381                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2860                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2860                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151241                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151241                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151241                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151241                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18087321443                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18087321443                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    462696782                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    462696782                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18550018225                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18550018225                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18550018225                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18550018225                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9077706                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9077706                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7028711                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7028711                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16298                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16298                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16106417                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16106417                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16106417                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16106417                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016346                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016346                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000407                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009390                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009390                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009390                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009390                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 121897.826831                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 121897.826831                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 161782.091608                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 161782.091608                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 122652.046899                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 122652.046899                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 122652.046899                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 122652.046899                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1079020                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 154145.714286                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22010                       # number of writebacks
system.cpu3.dcache.writebacks::total            22010                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97192                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97192                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2853                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2853                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100045                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100045                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100045                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100045                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51189                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51189                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51196                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51196                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51196                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51196                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5180309762                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5180309762                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1569095                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1569095                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5181878857                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5181878857                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5181878857                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5181878857                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101199.667155                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101199.667155                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 224156.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 224156.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101216.478963                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101216.478963                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101216.478963                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101216.478963                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
