{
  "Top": "matrixmul",
  "RtlTop": "matrixmul",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrixmul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "a_address0",
          "name": "a_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_ce0",
          "name": "a_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_q0",
          "name": "a_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "b_address0",
          "name": "b_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_ce0",
          "name": "b_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_q0",
          "name": "b_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "res": {
      "index": "2",
      "direction": "out",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "res_address0",
          "name": "res_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "res_ce0",
          "name": "res_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "res_we0",
          "name": "res_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "res_d0",
          "name": "res_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top -name matrixmul \"matrixmul\"",
      "set_directive_loop_flatten \"matrixmul\/Row\"",
      "set_directive_pipeline \"matrixmul\/Col\"",
      "set_directive_array_reshape -dim 2 -type complete \"matrixmul\" a",
      "set_directive_array_reshape -dim 1 -type complete \"matrixmul\" b",
      "set_directive_top matrixmul -name matrixmul"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrixmul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "13.33",
    "Uncertainty": "3.5991",
    "IsCombinational": "0",
    "II": "16",
    "Latency": "15"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 13.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrixmul",
    "Version": "1.0",
    "DisplayName": "Matrixmul",
    "Revision": "2112939743",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrixmul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/Design_Optimization\/lab1\/matrixmul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrixmul_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd",
      "impl\/vhdl\/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd",
      "impl\/vhdl\/matrixmul_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/matrixmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrixmul_flow_control_loop_pipe.v",
      "impl\/verilog\/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v",
      "impl\/verilog\/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v",
      "impl\/verilog\/matrixmul_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/matrixmul.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matrixmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"a_address0": "DATA"},
      "ports": ["a_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"a_q0": "DATA"},
      "ports": ["a_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "b_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"b_address0": "DATA"},
      "ports": ["b_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"b_q0": "DATA"},
      "ports": ["b_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "res_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"res_address0": "DATA"},
      "ports": ["res_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "res"
        }]
    },
    "res_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"res_d0": "DATA"},
      "ports": ["res_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "res"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_address0": {
      "dir": "out",
      "width": "2"
    },
    "a_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_q0": {
      "dir": "in",
      "width": "24"
    },
    "b_address0": {
      "dir": "out",
      "width": "2"
    },
    "b_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_q0": {
      "dir": "in",
      "width": "24"
    },
    "res_address0": {
      "dir": "out",
      "width": "4"
    },
    "res_ce0": {
      "dir": "out",
      "width": "1"
    },
    "res_we0": {
      "dir": "out",
      "width": "1"
    },
    "res_d0": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matrixmul"},
    "Info": {"matrixmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matrixmul": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "2.195"
        },
        "Loops": [{
            "Name": "Row_Col",
            "TripCount": "9",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "199",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "245",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-12 16:23:11 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
