// Seed: 4292945259
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    output tri1 id_7
);
  assign id_5 = id_3;
  assign id_5 = id_1;
  assign id_2 = id_6;
  assign id_2 = !id_0;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    input wor id_5
    , id_7
);
  assign id_7 = 1;
  wire id_8;
  module_0(
      id_2, id_5, id_7, id_0, id_7, id_7, id_5, id_7
  );
  wire id_9;
  always @(posedge id_7 or posedge id_3);
  assign id_7 = 1;
endmodule
