

================================================================
== Vivado HLS Report for 'QIO_accel'
================================================================
* Date:           Wed Jan 27 11:20:28 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4542|     4542| 45.420 us | 45.420 us |  4542|  4542|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_QIO_accel_hw_int_s_fu_164  |QIO_accel_hw_int_s  |      310|      310| 3.100 us | 3.100 us |  310|  310|   none  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- axis2type_loop1                  |       64|       64|         1|          1|          1|    64|    yes   |
        |- axis2type_loop2_axis2type_loop3  |     4096|     4096|         1|          1|          1|  4096|    yes   |
        |- type2axis_loop1                  |       65|       65|         3|          1|          1|    64|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    107|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|     163|    344|    0|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    176|    -|
|Register         |        -|      -|      42|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     205|    627|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+-----+-----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------+--------------------------+---------+-------+-----+-----+-----+
    |QIO_accel_AXILiteS_s_axi_U     |QIO_accel_AXILiteS_s_axi  |        0|      0|   36|   40|    0|
    |grp_QIO_accel_hw_int_s_fu_164  |QIO_accel_hw_int_s        |        2|      0|  127|  304|    0|
    +-------------------------------+--------------------------+---------+-------+-----+-----+-----+
    |Total                          |                          |        2|      0|  163|  344|    0|
    +-------------------------------+--------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |init_val_U   |QIO_accel_hw_int_bkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |final_val_U  |QIO_accel_hw_int_bkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        2|  0|   0|    0|   128|   64|     2|         4096|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln111_fu_202_p2        |     +    |      0|  0|  17|          13|           1|
    |i_3_fu_214_p2              |     +    |      0|  0|  15|           7|           1|
    |i_fu_180_p2                |     +    |      0|  0|  15|           7|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln105_fu_174_p2       |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln111_fu_196_p2       |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln129_fu_208_p2       |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln133_fu_220_p2       |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_pp2_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 107|          69|          47|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |final_val_address0       |  15|          3|    6|         18|
    |final_val_ce0            |  15|          3|    1|          3|
    |final_val_we0            |   9|          2|    1|          2|
    |i_0_i1_reg_153           |   9|          2|    7|         14|
    |i_0_i_reg_131            |   9|          2|    7|         14|
    |indvar_flatten_reg_142   |   9|          2|   13|         26|
    |init_val_address0        |  15|          3|    6|         18|
    |init_val_ce0             |  15|          3|    1|          3|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 176|         37|   47|        115|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   8|   0|    8|          0|
    |ap_enable_reg_pp2_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                     |   1|   0|    1|          0|
    |grp_QIO_accel_hw_int_s_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i1_reg_153                              |   7|   0|    7|          0|
    |i_0_i_reg_131                               |   7|   0|    7|          0|
    |icmp_ln129_reg_247                          |   1|   0|    1|          0|
    |icmp_ln129_reg_247_pp2_iter1_reg            |   1|   0|    1|          0|
    |icmp_ln133_reg_256                          |   1|   0|    1|          0|
    |indvar_flatten_reg_142                      |  13|   0|   13|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  42|   0|   42|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   QIO_accel   | return value |
|input_r_TDATA           |  in |   32|    axis    |  input_data_V |    pointer   |
|input_r_TVALID          |  in |    1|    axis    |  input_last_V |    pointer   |
|input_r_TREADY          | out |    1|    axis    |  input_last_V |    pointer   |
|input_r_TLAST           |  in |    1|    axis    |  input_last_V |    pointer   |
|output_r_TDATA          | out |   32|    axis    | output_data_V |    pointer   |
|output_r_TVALID         | out |    1|    axis    | output_last_V |    pointer   |
|output_r_TREADY         |  in |    1|    axis    | output_last_V |    pointer   |
|output_r_TLAST          | out |    1|    axis    | output_last_V |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

