-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "06/05/2024 14:42:08"

-- 
-- Device: Altera 10CL006YU256C6G Package UFBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONE10LP;
LIBRARY IEEE;
USE CYCLONE10LP.CYCLONE10LP_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONE10LP;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONE10LP.CYCLONE10LP_COMPONENTS.ALL;
USE IEEE.NUMERIC_STD.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	network IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	clear : IN std_logic;
	start : IN std_logic;
	input : IN IEEE.NUMERIC_STD.signed(15 DOWNTO 0);
	b_ad : IN IEEE.NUMERIC_STD.unsigned(4 DOWNTO 0);
	w_ad : OUT IEEE.NUMERIC_STD.unsigned(4 DOWNTO 0);
	\wbxh.bh\ : IN std_logic_vector(15 DOWNTO 0);
	\wbxh.wh\ : IN std_logic_vector(15 DOWNTO 0);
	\wbxh.bx\ : IN std_logic_vector(15 DOWNTO 0);
	\wbxh.wx\ : IN std_logic_vector(15 DOWNTO 0);
	output : OUT IEEE.NUMERIC_STD.signed(15 DOWNTO 0);
	ready : OUT std_logic;
	done : OUT std_logic
	);
END network;

-- Design Ports Information
-- w_ad[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- w_ad[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- w_ad[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- w_ad[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- w_ad[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[3]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[4]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[5]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[7]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[8]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[9]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[11]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[12]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[13]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[14]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output[15]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ready	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- done	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_ad[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_ad[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_ad[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_ad[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b_ad[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- start	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clear	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[6]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[5]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[4]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[3]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[1]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[15]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[14]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[13]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[12]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[11]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[10]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[9]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[8]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bh[7]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[15]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[14]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[12]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[11]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[10]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[8]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.bx[7]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[1]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[2]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[3]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[4]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[5]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[6]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[7]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[8]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[9]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[10]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[11]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[12]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[13]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[14]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wh[15]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[4]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[8]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[9]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[10]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[11]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[12]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[13]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wbxh.wx[15]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[4]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[5]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[6]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[10]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[11]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[12]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[13]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[14]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[15]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF network IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clear : std_logic;
SIGNAL ww_start : std_logic;
SIGNAL ww_input : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_b_ad : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_w_ad : std_logic_vector(4 DOWNTO 0);
SIGNAL \ww_wbxh.bh\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ww_wbxh.wh\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ww_wbxh.bx\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ww_wbxh.wx\ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_output : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ready : std_logic;
SIGNAL ww_done : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \w_ad[0]~output_o\ : std_logic;
SIGNAL \w_ad[1]~output_o\ : std_logic;
SIGNAL \w_ad[2]~output_o\ : std_logic;
SIGNAL \w_ad[3]~output_o\ : std_logic;
SIGNAL \w_ad[4]~output_o\ : std_logic;
SIGNAL \output[0]~output_o\ : std_logic;
SIGNAL \output[1]~output_o\ : std_logic;
SIGNAL \output[2]~output_o\ : std_logic;
SIGNAL \output[3]~output_o\ : std_logic;
SIGNAL \output[4]~output_o\ : std_logic;
SIGNAL \output[5]~output_o\ : std_logic;
SIGNAL \output[6]~output_o\ : std_logic;
SIGNAL \output[7]~output_o\ : std_logic;
SIGNAL \output[8]~output_o\ : std_logic;
SIGNAL \output[9]~output_o\ : std_logic;
SIGNAL \output[10]~output_o\ : std_logic;
SIGNAL \output[11]~output_o\ : std_logic;
SIGNAL \output[12]~output_o\ : std_logic;
SIGNAL \output[13]~output_o\ : std_logic;
SIGNAL \output[14]~output_o\ : std_logic;
SIGNAL \output[15]~output_o\ : std_logic;
SIGNAL \ready~output_o\ : std_logic;
SIGNAL \done~output_o\ : std_logic;
SIGNAL \b_ad[0]~input_o\ : std_logic;
SIGNAL \u0|Add2~0_combout\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \u0|f1|gen_ff:0:ff|q~feeder_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \u0|f1|gen_ff:0:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:1:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:2:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:3:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:4:ff|q~feeder_combout\ : std_logic;
SIGNAL \u0|f1|gen_ff:4:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:5:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:6:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:7:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:8:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:9:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:10:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:11:ff|q~feeder_combout\ : std_logic;
SIGNAL \u0|f1|gen_ff:11:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:12:ff|q~feeder_combout\ : std_logic;
SIGNAL \u0|f1|gen_ff:12:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:13:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:14:ff|q~feeder_combout\ : std_logic;
SIGNAL \u0|f1|gen_ff:14:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:15:ff|q~feeder_combout\ : std_logic;
SIGNAL \u0|f1|gen_ff:15:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:16:ff|q~q\ : std_logic;
SIGNAL \u0|f1|gen_ff:17:ff|q~feeder_combout\ : std_logic;
SIGNAL \u0|f1|gen_ff:17:ff|q~q\ : std_logic;
SIGNAL \start~input_o\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \ff0|gen_ff:0:ff|q~q\ : std_logic;
SIGNAL \u0|Add0~0_combout\ : std_logic;
SIGNAL \u0|w_ad[0]~2_combout\ : std_logic;
SIGNAL \u0|w_ad[0]~3_combout\ : std_logic;
SIGNAL \u0|w_ad[1]~5_combout\ : std_logic;
SIGNAL \u0|w_ad[1]~4_combout\ : std_logic;
SIGNAL \b_ad[1]~input_o\ : std_logic;
SIGNAL \u0|Add2~1\ : std_logic;
SIGNAL \u0|Add2~2_combout\ : std_logic;
SIGNAL \u0|Add0~1\ : std_logic;
SIGNAL \u0|Add0~2_combout\ : std_logic;
SIGNAL \u0|w_ad[1]~13_combout\ : std_logic;
SIGNAL \u0|w_ad[1]~6_combout\ : std_logic;
SIGNAL \b_ad[2]~input_o\ : std_logic;
SIGNAL \u0|Add0~3\ : std_logic;
SIGNAL \u0|Add0~4_combout\ : std_logic;
SIGNAL \u0|Add2~3\ : std_logic;
SIGNAL \u0|Add2~4_combout\ : std_logic;
SIGNAL \u0|w_ad[2]~7_combout\ : std_logic;
SIGNAL \u0|w_ad[2]~8_combout\ : std_logic;
SIGNAL \u0|Add1~0_combout\ : std_logic;
SIGNAL \b_ad[3]~input_o\ : std_logic;
SIGNAL \u0|w_ad[3]~9_combout\ : std_logic;
SIGNAL \u0|Add0~5\ : std_logic;
SIGNAL \u0|Add0~6_combout\ : std_logic;
SIGNAL \u0|Add2~5\ : std_logic;
SIGNAL \u0|Add2~6_combout\ : std_logic;
SIGNAL \u0|w_ad[3]~10_combout\ : std_logic;
SIGNAL \b_ad[4]~input_o\ : std_logic;
SIGNAL \u0|Add1~1_combout\ : std_logic;
SIGNAL \u0|Add2~7\ : std_logic;
SIGNAL \u0|Add2~8_combout\ : std_logic;
SIGNAL \u0|Add0~7\ : std_logic;
SIGNAL \u0|Add0~8_combout\ : std_logic;
SIGNAL \u0|w_ad[4]~11_combout\ : std_logic;
SIGNAL \u0|w_ad[4]~12_combout\ : std_logic;
SIGNAL \clear~input_o\ : std_logic;
SIGNAL \u0|r2|Q[11]~2_combout\ : std_logic;
SIGNAL \u0|lut_rd~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \cycle~combout\ : std_logic;
SIGNAL \u0|r8|Q[8]~1_combout\ : std_logic;
SIGNAL \wbxh.bx[9]~input_o\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \input[0]~input_o\ : std_logic;
SIGNAL \l0|reg[0][0]~q\ : std_logic;
SIGNAL \l0|reg[1][0]~q\ : std_logic;
SIGNAL \l0|reg[2][0]~q\ : std_logic;
SIGNAL \l0|reg[3][0]~q\ : std_logic;
SIGNAL \l0|reg[4][0]~q\ : std_logic;
SIGNAL \l0|reg[5][0]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[5][0]~q\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \l0|reg[6][0]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][0]~q\ : std_logic;
SIGNAL \l0|reg[7][0]~q\ : std_logic;
SIGNAL \l0|reg[8][0]~q\ : std_logic;
SIGNAL \l0|reg[9][0]~q\ : std_logic;
SIGNAL \Mux15~2_combout\ : std_logic;
SIGNAL \Mux15~3_combout\ : std_logic;
SIGNAL \Mux15~4_combout\ : std_logic;
SIGNAL \Mux15~5_combout\ : std_logic;
SIGNAL \Mux15~6_combout\ : std_logic;
SIGNAL \input[1]~input_o\ : std_logic;
SIGNAL \l0|reg[0][1]~q\ : std_logic;
SIGNAL \l0|reg[1][1]~q\ : std_logic;
SIGNAL \l0|reg[2][1]~q\ : std_logic;
SIGNAL \l0|reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][1]~q\ : std_logic;
SIGNAL \l0|reg[4][1]~q\ : std_logic;
SIGNAL \l0|reg[5][1]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[5][1]~q\ : std_logic;
SIGNAL \l0|reg[6][1]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][1]~q\ : std_logic;
SIGNAL \l0|reg[7][1]~q\ : std_logic;
SIGNAL \l0|reg[8][1]~q\ : std_logic;
SIGNAL \l0|reg[9][1]~q\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \Mux14~4_combout\ : std_logic;
SIGNAL \Mux14~5_combout\ : std_logic;
SIGNAL \Mux14~6_combout\ : std_logic;
SIGNAL \input[2]~input_o\ : std_logic;
SIGNAL \l0|reg[0][2]~q\ : std_logic;
SIGNAL \l0|reg[1][2]~q\ : std_logic;
SIGNAL \l0|reg[2][2]~q\ : std_logic;
SIGNAL \l0|reg[3][2]~q\ : std_logic;
SIGNAL \l0|reg[4][2]~q\ : std_logic;
SIGNAL \l0|reg[5][2]~q\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \l0|reg[6][2]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][2]~q\ : std_logic;
SIGNAL \l0|reg[7][2]~q\ : std_logic;
SIGNAL \l0|reg[8][2]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][2]~q\ : std_logic;
SIGNAL \l0|reg[9][2]~q\ : std_logic;
SIGNAL \Mux13~2_combout\ : std_logic;
SIGNAL \Mux13~3_combout\ : std_logic;
SIGNAL \Mux13~4_combout\ : std_logic;
SIGNAL \Mux13~5_combout\ : std_logic;
SIGNAL \Mux13~6_combout\ : std_logic;
SIGNAL \input[3]~input_o\ : std_logic;
SIGNAL \l0|reg[0][3]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[0][3]~q\ : std_logic;
SIGNAL \l0|reg[1][3]~q\ : std_logic;
SIGNAL \l0|reg[2][3]~q\ : std_logic;
SIGNAL \l0|reg[3][3]~q\ : std_logic;
SIGNAL \l0|reg[4][3]~q\ : std_logic;
SIGNAL \l0|reg[5][3]~q\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \l0|reg[6][3]~q\ : std_logic;
SIGNAL \l0|reg[7][3]~q\ : std_logic;
SIGNAL \l0|reg[8][3]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][3]~q\ : std_logic;
SIGNAL \l0|reg[9][3]~q\ : std_logic;
SIGNAL \Mux12~2_combout\ : std_logic;
SIGNAL \Mux12~3_combout\ : std_logic;
SIGNAL \Mux12~4_combout\ : std_logic;
SIGNAL \Mux12~5_combout\ : std_logic;
SIGNAL \Mux12~6_combout\ : std_logic;
SIGNAL \input[4]~input_o\ : std_logic;
SIGNAL \l0|reg[0][4]~q\ : std_logic;
SIGNAL \l0|reg[1][4]~q\ : std_logic;
SIGNAL \l0|reg[2][4]~q\ : std_logic;
SIGNAL \l0|reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][4]~q\ : std_logic;
SIGNAL \l0|reg[4][4]~q\ : std_logic;
SIGNAL \l0|reg[5][4]~q\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \Mux11~3_combout\ : std_logic;
SIGNAL \l0|reg[6][4]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][4]~q\ : std_logic;
SIGNAL \l0|reg[7][4]~q\ : std_logic;
SIGNAL \l0|reg[8][4]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][4]~q\ : std_logic;
SIGNAL \l0|reg[9][4]~q\ : std_logic;
SIGNAL \Mux11~4_combout\ : std_logic;
SIGNAL \Mux11~5_combout\ : std_logic;
SIGNAL \Mux11~6_combout\ : std_logic;
SIGNAL \Mux11~7_combout\ : std_logic;
SIGNAL \Mux11~8_combout\ : std_logic;
SIGNAL \input[5]~input_o\ : std_logic;
SIGNAL \l0|reg[0][5]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[0][5]~q\ : std_logic;
SIGNAL \l0|reg[1][5]~q\ : std_logic;
SIGNAL \l0|reg[2][5]~q\ : std_logic;
SIGNAL \l0|reg[3][5]~q\ : std_logic;
SIGNAL \l0|reg[4][5]~q\ : std_logic;
SIGNAL \l0|reg[5][5]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[5][5]~q\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \l0|reg[6][5]~q\ : std_logic;
SIGNAL \l0|reg[7][5]~q\ : std_logic;
SIGNAL \l0|reg[8][5]~q\ : std_logic;
SIGNAL \l0|reg[9][5]~q\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \Mux10~3_combout\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \Mux10~5_combout\ : std_logic;
SIGNAL \Mux10~6_combout\ : std_logic;
SIGNAL \input[6]~input_o\ : std_logic;
SIGNAL \l0|reg[0][6]~q\ : std_logic;
SIGNAL \l0|reg[1][6]~q\ : std_logic;
SIGNAL \l0|reg[2][6]~q\ : std_logic;
SIGNAL \l0|reg[3][6]~q\ : std_logic;
SIGNAL \l0|reg[4][6]~q\ : std_logic;
SIGNAL \l0|reg[5][6]~q\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \l0|reg[6][6]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][6]~q\ : std_logic;
SIGNAL \l0|reg[7][6]~q\ : std_logic;
SIGNAL \l0|reg[8][6]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][6]~q\ : std_logic;
SIGNAL \l0|reg[9][6]~q\ : std_logic;
SIGNAL \Mux9~2_combout\ : std_logic;
SIGNAL \Mux9~3_combout\ : std_logic;
SIGNAL \Mux9~4_combout\ : std_logic;
SIGNAL \Mux9~5_combout\ : std_logic;
SIGNAL \Mux9~6_combout\ : std_logic;
SIGNAL \input[7]~input_o\ : std_logic;
SIGNAL \l0|reg[0][7]~q\ : std_logic;
SIGNAL \l0|reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[1][7]~q\ : std_logic;
SIGNAL \l0|reg[2][7]~q\ : std_logic;
SIGNAL \l0|reg[3][7]~q\ : std_logic;
SIGNAL \l0|reg[4][7]~q\ : std_logic;
SIGNAL \l0|reg[5][7]~q\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \l0|reg[6][7]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][7]~q\ : std_logic;
SIGNAL \l0|reg[7][7]~q\ : std_logic;
SIGNAL \l0|reg[8][7]~q\ : std_logic;
SIGNAL \l0|reg[9][7]~q\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \Mux8~5_combout\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \input[8]~input_o\ : std_logic;
SIGNAL \l0|reg[0][8]~q\ : std_logic;
SIGNAL \l0|reg[1][8]~q\ : std_logic;
SIGNAL \l0|reg[2][8]~q\ : std_logic;
SIGNAL \l0|reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][8]~q\ : std_logic;
SIGNAL \l0|reg[4][8]~q\ : std_logic;
SIGNAL \l0|reg[5][8]~q\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \l0|reg[6][8]~q\ : std_logic;
SIGNAL \l0|reg[7][8]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[7][8]~q\ : std_logic;
SIGNAL \l0|reg[8][8]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][8]~q\ : std_logic;
SIGNAL \l0|reg[9][8]~q\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \Mux7~5_combout\ : std_logic;
SIGNAL \Mux7~6_combout\ : std_logic;
SIGNAL \input[9]~input_o\ : std_logic;
SIGNAL \l0|reg[0][9]~q\ : std_logic;
SIGNAL \l0|reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[1][9]~q\ : std_logic;
SIGNAL \l0|reg[2][9]~q\ : std_logic;
SIGNAL \l0|reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][9]~q\ : std_logic;
SIGNAL \l0|reg[4][9]~q\ : std_logic;
SIGNAL \l0|reg[5][9]~q\ : std_logic;
SIGNAL \l0|reg[6][9]~q\ : std_logic;
SIGNAL \l0|reg[7][9]~q\ : std_logic;
SIGNAL \l0|reg[8][9]~q\ : std_logic;
SIGNAL \l0|reg[9][9]~q\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \Mux6~4_combout\ : std_logic;
SIGNAL \Mux6~5_combout\ : std_logic;
SIGNAL \Mux6~6_combout\ : std_logic;
SIGNAL \input[10]~input_o\ : std_logic;
SIGNAL \l0|reg[0][10]~q\ : std_logic;
SIGNAL \l0|reg[1][10]~q\ : std_logic;
SIGNAL \l0|reg[2][10]~q\ : std_logic;
SIGNAL \l0|reg[3][10]~q\ : std_logic;
SIGNAL \l0|reg[4][10]~q\ : std_logic;
SIGNAL \l0|reg[5][10]~q\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \l0|reg[6][10]~q\ : std_logic;
SIGNAL \l0|reg[7][10]~q\ : std_logic;
SIGNAL \l0|reg[8][10]~q\ : std_logic;
SIGNAL \l0|reg[9][10]~q\ : std_logic;
SIGNAL \Mux5~2_combout\ : std_logic;
SIGNAL \Mux5~3_combout\ : std_logic;
SIGNAL \Mux5~4_combout\ : std_logic;
SIGNAL \Mux5~5_combout\ : std_logic;
SIGNAL \Mux5~6_combout\ : std_logic;
SIGNAL \input[11]~input_o\ : std_logic;
SIGNAL \l0|reg[0][11]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[0][11]~q\ : std_logic;
SIGNAL \l0|reg[1][11]~q\ : std_logic;
SIGNAL \l0|reg[2][11]~q\ : std_logic;
SIGNAL \l0|reg[3][11]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][11]~q\ : std_logic;
SIGNAL \l0|reg[4][11]~q\ : std_logic;
SIGNAL \l0|reg[5][11]~q\ : std_logic;
SIGNAL \l0|reg[6][11]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][11]~q\ : std_logic;
SIGNAL \l0|reg[7][11]~q\ : std_logic;
SIGNAL \l0|reg[8][11]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][11]~q\ : std_logic;
SIGNAL \l0|reg[9][11]~q\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \Mux4~5_combout\ : std_logic;
SIGNAL \Mux4~6_combout\ : std_logic;
SIGNAL \input[12]~input_o\ : std_logic;
SIGNAL \l0|reg[0][12]~q\ : std_logic;
SIGNAL \l0|reg[1][12]~q\ : std_logic;
SIGNAL \l0|reg[2][12]~q\ : std_logic;
SIGNAL \l0|reg[3][12]~q\ : std_logic;
SIGNAL \l0|reg[4][12]~q\ : std_logic;
SIGNAL \l0|reg[5][12]~q\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \l0|reg[6][12]~q\ : std_logic;
SIGNAL \l0|reg[7][12]~q\ : std_logic;
SIGNAL \l0|reg[8][12]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][12]~q\ : std_logic;
SIGNAL \l0|reg[9][12]~q\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \Mux3~5_combout\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \input[13]~input_o\ : std_logic;
SIGNAL \l0|reg[0][13]~q\ : std_logic;
SIGNAL \l0|reg[1][13]~q\ : std_logic;
SIGNAL \l0|reg[2][13]~q\ : std_logic;
SIGNAL \l0|reg[3][13]~q\ : std_logic;
SIGNAL \l0|reg[4][13]~q\ : std_logic;
SIGNAL \l0|reg[5][13]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[5][13]~q\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \l0|reg[6][13]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][13]~q\ : std_logic;
SIGNAL \l0|reg[7][13]~q\ : std_logic;
SIGNAL \l0|reg[8][13]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][13]~q\ : std_logic;
SIGNAL \l0|reg[9][13]~q\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \Mux2~5_combout\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \input[14]~input_o\ : std_logic;
SIGNAL \l0|reg[0][14]~q\ : std_logic;
SIGNAL \l0|reg[1][14]~q\ : std_logic;
SIGNAL \l0|reg[2][14]~q\ : std_logic;
SIGNAL \l0|reg[3][14]~q\ : std_logic;
SIGNAL \l0|reg[4][14]~q\ : std_logic;
SIGNAL \l0|reg[5][14]~q\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \l0|reg[6][14]~q\ : std_logic;
SIGNAL \l0|reg[7][14]~q\ : std_logic;
SIGNAL \l0|reg[8][14]~q\ : std_logic;
SIGNAL \l0|reg[9][14]~q\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \input[15]~input_o\ : std_logic;
SIGNAL \l0|reg[0][15]~q\ : std_logic;
SIGNAL \l0|reg[1][15]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[1][15]~q\ : std_logic;
SIGNAL \l0|reg[2][15]~q\ : std_logic;
SIGNAL \l0|reg[3][15]~q\ : std_logic;
SIGNAL \l0|reg[4][15]~q\ : std_logic;
SIGNAL \l0|reg[5][15]~q\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \l0|reg[6][15]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][15]~q\ : std_logic;
SIGNAL \l0|reg[7][15]~q\ : std_logic;
SIGNAL \l0|reg[8][15]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][15]~q\ : std_logic;
SIGNAL \l0|reg[9][15]~q\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \wbxh.wx[0]~input_o\ : std_logic;
SIGNAL \wbxh.wx[1]~input_o\ : std_logic;
SIGNAL \wbxh.wx[2]~input_o\ : std_logic;
SIGNAL \wbxh.wx[3]~input_o\ : std_logic;
SIGNAL \wbxh.wx[4]~input_o\ : std_logic;
SIGNAL \wbxh.wx[5]~input_o\ : std_logic;
SIGNAL \wbxh.wx[6]~input_o\ : std_logic;
SIGNAL \wbxh.wx[7]~input_o\ : std_logic;
SIGNAL \wbxh.wx[8]~input_o\ : std_logic;
SIGNAL \wbxh.wx[9]~input_o\ : std_logic;
SIGNAL \wbxh.wx[10]~input_o\ : std_logic;
SIGNAL \wbxh.wx[11]~input_o\ : std_logic;
SIGNAL \wbxh.wx[12]~input_o\ : std_logic;
SIGNAL \wbxh.wx[13]~input_o\ : std_logic;
SIGNAL \wbxh.wx[14]~input_o\ : std_logic;
SIGNAL \wbxh.wx[15]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \wbxh.bx[8]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \wbxh.bx[7]~input_o\ : std_logic;
SIGNAL \wbxh.bx[6]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \wbxh.bx[5]~input_o\ : std_logic;
SIGNAL \wbxh.bx[4]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \wbxh.bx[3]~input_o\ : std_logic;
SIGNAL \wbxh.bx[2]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \wbxh.bx[1]~input_o\ : std_logic;
SIGNAL \wbxh.bx[0]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \u0|u0|res[0]~17\ : std_logic;
SIGNAL \u0|u0|res[1]~19\ : std_logic;
SIGNAL \u0|u0|res[2]~21\ : std_logic;
SIGNAL \u0|u0|res[3]~23\ : std_logic;
SIGNAL \u0|u0|res[4]~25\ : std_logic;
SIGNAL \u0|u0|res[5]~27\ : std_logic;
SIGNAL \u0|u0|res[6]~29\ : std_logic;
SIGNAL \u0|u0|res[7]~31\ : std_logic;
SIGNAL \u0|u0|res[8]~33\ : std_logic;
SIGNAL \u0|u0|res[9]~34_combout\ : std_logic;
SIGNAL \u0|r0|Q[6]~0_combout\ : std_logic;
SIGNAL \u0|r0|Q[6]~1_combout\ : std_logic;
SIGNAL \wbxh.bh[9]~input_o\ : std_logic;
SIGNAL \u0|r7|Q[13]~1_combout\ : std_logic;
SIGNAL \u0|r7|Q~6_combout\ : std_logic;
SIGNAL \u0|r6|Q[14]~0_combout\ : std_logic;
SIGNAL \u0|mul_a[5]~5_combout\ : std_logic;
SIGNAL \u0|r8|Q~7_combout\ : std_logic;
SIGNAL \u0|r8|Q~8_combout\ : std_logic;
SIGNAL \u0|r8|Q~9_combout\ : std_logic;
SIGNAL \u0|r8|Q~11_combout\ : std_logic;
SIGNAL \u0|r7|Q~7_combout\ : std_logic;
SIGNAL \u0|r7|Q~5_combout\ : std_logic;
SIGNAL \u0|r7|Q~0_combout\ : std_logic;
SIGNAL \u0|Add4~40_wirecell_combout\ : std_logic;
SIGNAL \u0|mul_a[12]~12_combout\ : std_logic;
SIGNAL \u0|Add4~1_cout\ : std_logic;
SIGNAL \u0|Add4~3\ : std_logic;
SIGNAL \u0|Add4~6\ : std_logic;
SIGNAL \u0|Add4~9\ : std_logic;
SIGNAL \u0|Add4~12\ : std_logic;
SIGNAL \u0|Add4~15\ : std_logic;
SIGNAL \u0|Add4~18\ : std_logic;
SIGNAL \u0|Add4~21\ : std_logic;
SIGNAL \u0|Add4~24\ : std_logic;
SIGNAL \u0|Add4~27\ : std_logic;
SIGNAL \u0|Add4~30\ : std_logic;
SIGNAL \u0|Add4~33\ : std_logic;
SIGNAL \u0|Add4~36\ : std_logic;
SIGNAL \u0|Add4~39\ : std_logic;
SIGNAL \u0|Add4~41_combout\ : std_logic;
SIGNAL \u0|Add4~43_combout\ : std_logic;
SIGNAL \u0|Add4~42\ : std_logic;
SIGNAL \u0|Add4~44_combout\ : std_logic;
SIGNAL \u0|Add4~46_combout\ : std_logic;
SIGNAL \u0|Add5~1_combout\ : std_logic;
SIGNAL \u0|mul_a[14]~14_combout\ : std_logic;
SIGNAL \u0|Add5~2_combout\ : std_logic;
SIGNAL \u0|r4|Q~16_combout\ : std_logic;
SIGNAL \u0|r4|Q[14]~1_combout\ : std_logic;
SIGNAL \u0|mul_a[15]~15_combout\ : std_logic;
SIGNAL \u0|r5|Q[15]~0_combout\ : std_logic;
SIGNAL \u0|mul_b[0]~0_combout\ : std_logic;
SIGNAL \u0|mul_b[1]~1_combout\ : std_logic;
SIGNAL \u0|mul_b[2]~2_combout\ : std_logic;
SIGNAL \u0|mul_b[3]~3_combout\ : std_logic;
SIGNAL \u0|mul_b[4]~4_combout\ : std_logic;
SIGNAL \u0|Add4~14_combout\ : std_logic;
SIGNAL \u0|Add4~16_combout\ : std_logic;
SIGNAL \u0|mul_b[5]~5_combout\ : std_logic;
SIGNAL \u0|mul_b[6]~6_combout\ : std_logic;
SIGNAL \u0|mul_b[7]~7_combout\ : std_logic;
SIGNAL \u0|Add4~23_combout\ : std_logic;
SIGNAL \u0|Add4~25_combout\ : std_logic;
SIGNAL \u0|mul_b[8]~8_combout\ : std_logic;
SIGNAL \u0|mul_b[9]~9_combout\ : std_logic;
SIGNAL \u0|Add4~29_combout\ : std_logic;
SIGNAL \u0|Add4~31_combout\ : std_logic;
SIGNAL \u0|mul_b[10]~10_combout\ : std_logic;
SIGNAL \u0|Add4~32_combout\ : std_logic;
SIGNAL \u0|Add4~34_combout\ : std_logic;
SIGNAL \u0|mul_b[11]~11_combout\ : std_logic;
SIGNAL \u0|mul_b[12]~12_combout\ : std_logic;
SIGNAL \u0|mul_b[13]~13_combout\ : std_logic;
SIGNAL \u0|mul_b[14]~14_combout\ : std_logic;
SIGNAL \u0|mul_b[15]~15_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u0|r4|Q~15_combout\ : std_logic;
SIGNAL \u0|r8|Q~13_combout\ : std_logic;
SIGNAL \u0|r8|Q~14_combout\ : std_logic;
SIGNAL \u0|r8|Q~15_combout\ : std_logic;
SIGNAL \u0|r8|Q~16_combout\ : std_logic;
SIGNAL \u0|Add4~2_combout\ : std_logic;
SIGNAL \u0|r3|Q~0_combout\ : std_logic;
SIGNAL \u0|r3|Q[9]~1_combout\ : std_logic;
SIGNAL \u0|Add4~5_combout\ : std_logic;
SIGNAL \u0|r3|Q~2_combout\ : std_logic;
SIGNAL \u0|Add4~8_combout\ : std_logic;
SIGNAL \u0|r3|Q~3_combout\ : std_logic;
SIGNAL \u0|Add4~11_combout\ : std_logic;
SIGNAL \u0|r3|Q~4_combout\ : std_logic;
SIGNAL \u0|r3|Q~5_combout\ : std_logic;
SIGNAL \u0|Add4~17_combout\ : std_logic;
SIGNAL \u0|r3|Q~6_combout\ : std_logic;
SIGNAL \u0|Add4~20_combout\ : std_logic;
SIGNAL \u0|r3|Q~7_combout\ : std_logic;
SIGNAL \u0|r3|Q~8_combout\ : std_logic;
SIGNAL \u0|Add4~26_combout\ : std_logic;
SIGNAL \u0|r3|Q~9_combout\ : std_logic;
SIGNAL \u0|r3|Q~10_combout\ : std_logic;
SIGNAL \u0|r3|Q~11_combout\ : std_logic;
SIGNAL \u0|Add4~35_combout\ : std_logic;
SIGNAL \u0|r3|Q~12_combout\ : std_logic;
SIGNAL \u0|Add4~38_combout\ : std_logic;
SIGNAL \u0|r3|Q~13_combout\ : std_logic;
SIGNAL \u0|r3|Q~14_combout\ : std_logic;
SIGNAL \u0|r3|Q~15_combout\ : std_logic;
SIGNAL \u0|r3|Q~16_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \u0|r4|Q~9_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \u0|u4|res[0]~17\ : std_logic;
SIGNAL \u0|u4|res[1]~19\ : std_logic;
SIGNAL \u0|u4|res[2]~21\ : std_logic;
SIGNAL \u0|u4|res[3]~23\ : std_logic;
SIGNAL \u0|u4|res[4]~25\ : std_logic;
SIGNAL \u0|u4|res[5]~27\ : std_logic;
SIGNAL \u0|u4|res[6]~29\ : std_logic;
SIGNAL \u0|u4|res[7]~31\ : std_logic;
SIGNAL \u0|u4|res[8]~33\ : std_logic;
SIGNAL \u0|u4|res[9]~35\ : std_logic;
SIGNAL \u0|u4|res[10]~37\ : std_logic;
SIGNAL \u0|u4|res[11]~39\ : std_logic;
SIGNAL \u0|u4|res[12]~41\ : std_logic;
SIGNAL \u0|u4|res[13]~43\ : std_logic;
SIGNAL \u0|u4|res[14]~44_combout\ : std_logic;
SIGNAL \wbxh.bh[14]~input_o\ : std_logic;
SIGNAL \u0|r7|Q~4_combout\ : std_logic;
SIGNAL \u0|r7|Q~3_combout\ : std_logic;
SIGNAL \u0|r7|Q~15_combout\ : std_logic;
SIGNAL \u0|r7|Q~16_combout\ : std_logic;
SIGNAL \u0|r7|Q~14_combout\ : std_logic;
SIGNAL \u0|r7|Q~13_combout\ : std_logic;
SIGNAL \u0|r7|Q~10_combout\ : std_logic;
SIGNAL \u0|r7|Q~11_combout\ : std_logic;
SIGNAL \u0|r7|Q~9_combout\ : std_logic;
SIGNAL \wbxh.wh[0]~input_o\ : std_logic;
SIGNAL \wbxh.wh[1]~input_o\ : std_logic;
SIGNAL \wbxh.wh[2]~input_o\ : std_logic;
SIGNAL \wbxh.wh[3]~input_o\ : std_logic;
SIGNAL \wbxh.wh[4]~input_o\ : std_logic;
SIGNAL \wbxh.wh[5]~input_o\ : std_logic;
SIGNAL \wbxh.wh[6]~input_o\ : std_logic;
SIGNAL \wbxh.wh[7]~input_o\ : std_logic;
SIGNAL \wbxh.wh[8]~input_o\ : std_logic;
SIGNAL \wbxh.wh[9]~input_o\ : std_logic;
SIGNAL \wbxh.wh[10]~input_o\ : std_logic;
SIGNAL \wbxh.wh[11]~input_o\ : std_logic;
SIGNAL \wbxh.wh[12]~input_o\ : std_logic;
SIGNAL \wbxh.wh[13]~input_o\ : std_logic;
SIGNAL \wbxh.wh[14]~input_o\ : std_logic;
SIGNAL \wbxh.wh[15]~input_o\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \wbxh.bh[13]~input_o\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \wbxh.bh[12]~input_o\ : std_logic;
SIGNAL \wbxh.bh[11]~input_o\ : std_logic;
SIGNAL \wbxh.bh[10]~input_o\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \wbxh.bh[8]~input_o\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \wbxh.bh[7]~input_o\ : std_logic;
SIGNAL \wbxh.bh[6]~input_o\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \wbxh.bh[5]~input_o\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \wbxh.bh[4]~input_o\ : std_logic;
SIGNAL \wbxh.bh[3]~input_o\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \wbxh.bh[2]~input_o\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \wbxh.bh[1]~input_o\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \wbxh.bh[0]~input_o\ : std_logic;
SIGNAL \u0|u1|res[0]~17\ : std_logic;
SIGNAL \u0|u1|res[1]~19\ : std_logic;
SIGNAL \u0|u1|res[2]~21\ : std_logic;
SIGNAL \u0|u1|res[3]~23\ : std_logic;
SIGNAL \u0|u1|res[4]~25\ : std_logic;
SIGNAL \u0|u1|res[5]~27\ : std_logic;
SIGNAL \u0|u1|res[6]~29\ : std_logic;
SIGNAL \u0|u1|res[7]~31\ : std_logic;
SIGNAL \u0|u1|res[8]~33\ : std_logic;
SIGNAL \u0|u1|res[9]~35\ : std_logic;
SIGNAL \u0|u1|res[10]~37\ : std_logic;
SIGNAL \u0|u1|res[11]~39\ : std_logic;
SIGNAL \u0|u1|res[12]~41\ : std_logic;
SIGNAL \u0|u1|res[13]~43\ : std_logic;
SIGNAL \u0|u1|res[14]~44_combout\ : std_logic;
SIGNAL \wbxh.bx[14]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \wbxh.bx[13]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \wbxh.bx[12]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \wbxh.bx[11]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \wbxh.bx[10]~input_o\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \u0|u0|res[9]~35\ : std_logic;
SIGNAL \u0|u0|res[10]~37\ : std_logic;
SIGNAL \u0|u0|res[11]~39\ : std_logic;
SIGNAL \u0|u0|res[12]~41\ : std_logic;
SIGNAL \u0|u0|res[13]~43\ : std_logic;
SIGNAL \u0|u0|res[14]~44_combout\ : std_logic;
SIGNAL \u0|u1|res[13]~42_combout\ : std_logic;
SIGNAL \u0|u0|res[13]~42_combout\ : std_logic;
SIGNAL \u0|u0|res[12]~40_combout\ : std_logic;
SIGNAL \u0|u1|res[12]~40_combout\ : std_logic;
SIGNAL \u0|u0|res[11]~38_combout\ : std_logic;
SIGNAL \u0|u0|res[10]~36_combout\ : std_logic;
SIGNAL \u0|u1|res[10]~36_combout\ : std_logic;
SIGNAL \u0|u1|res[8]~32_combout\ : std_logic;
SIGNAL \u0|u0|res[8]~32_combout\ : std_logic;
SIGNAL \u0|u1|res[7]~30_combout\ : std_logic;
SIGNAL \u0|u0|res[7]~30_combout\ : std_logic;
SIGNAL \u0|u1|res[6]~28_combout\ : std_logic;
SIGNAL \u0|u0|res[6]~28_combout\ : std_logic;
SIGNAL \u0|u0|res[5]~26_combout\ : std_logic;
SIGNAL \u0|u1|res[5]~26_combout\ : std_logic;
SIGNAL \u0|u1|res[4]~24_combout\ : std_logic;
SIGNAL \u0|u0|res[4]~24_combout\ : std_logic;
SIGNAL \u0|u0|res[3]~22_combout\ : std_logic;
SIGNAL \u0|u1|res[3]~22_combout\ : std_logic;
SIGNAL \u0|u0|res[2]~20_combout\ : std_logic;
SIGNAL \u0|u1|res[2]~20_combout\ : std_logic;
SIGNAL \u0|u1|res[1]~18_combout\ : std_logic;
SIGNAL \u0|u0|res[1]~18_combout\ : std_logic;
SIGNAL \u0|u0|res[0]~16_combout\ : std_logic;
SIGNAL \u0|u1|res[0]~16_combout\ : std_logic;
SIGNAL \u0|u2|res[0]~17\ : std_logic;
SIGNAL \u0|u2|res[1]~19\ : std_logic;
SIGNAL \u0|u2|res[2]~21\ : std_logic;
SIGNAL \u0|u2|res[3]~23\ : std_logic;
SIGNAL \u0|u2|res[4]~25\ : std_logic;
SIGNAL \u0|u2|res[5]~27\ : std_logic;
SIGNAL \u0|u2|res[6]~29\ : std_logic;
SIGNAL \u0|u2|res[7]~31\ : std_logic;
SIGNAL \u0|u2|res[8]~33\ : std_logic;
SIGNAL \u0|u2|res[9]~35\ : std_logic;
SIGNAL \u0|u2|res[10]~37\ : std_logic;
SIGNAL \u0|u2|res[11]~39\ : std_logic;
SIGNAL \u0|u2|res[12]~41\ : std_logic;
SIGNAL \u0|u2|res[13]~43\ : std_logic;
SIGNAL \u0|u2|res[14]~44_combout\ : std_logic;
SIGNAL \u0|r2|Q~18_combout\ : std_logic;
SIGNAL \u0|r2|Q[11]~19_combout\ : std_logic;
SIGNAL \u0|u2|res[5]~26_combout\ : std_logic;
SIGNAL \u0|r2|Q~4_combout\ : std_logic;
SIGNAL \u0|u2|res[4]~24_combout\ : std_logic;
SIGNAL \u0|r2|Q~5_combout\ : std_logic;
SIGNAL \u0|u2|res[3]~22_combout\ : std_logic;
SIGNAL \u0|r2|Q~6_combout\ : std_logic;
SIGNAL \u0|u2|res[2]~20_combout\ : std_logic;
SIGNAL \u0|r2|Q~7_combout\ : std_logic;
SIGNAL \u0|u2|res[1]~18_combout\ : std_logic;
SIGNAL \u0|r2|Q~8_combout\ : std_logic;
SIGNAL \u0|u2|res[0]~16_combout\ : std_logic;
SIGNAL \u0|r2|Q~9_combout\ : std_logic;
SIGNAL \u0|Add3~1_cout\ : std_logic;
SIGNAL \u0|Add3~3_cout\ : std_logic;
SIGNAL \u0|Add3~5_cout\ : std_logic;
SIGNAL \u0|Add3~7_cout\ : std_logic;
SIGNAL \u0|Add3~9_cout\ : std_logic;
SIGNAL \u0|Add3~11_cout\ : std_logic;
SIGNAL \u0|Add3~13\ : std_logic;
SIGNAL \u0|Add3~16\ : std_logic;
SIGNAL \u0|Add3~19\ : std_logic;
SIGNAL \u0|Add3~22\ : std_logic;
SIGNAL \u0|Add3~25\ : std_logic;
SIGNAL \u0|Add3~28\ : std_logic;
SIGNAL \u0|Add3~31\ : std_logic;
SIGNAL \u0|Add3~34\ : std_logic;
SIGNAL \u0|Add3~36_combout\ : std_logic;
SIGNAL \u0|Add3~38_combout\ : std_logic;
SIGNAL \u0|Add5~0_combout\ : std_logic;
SIGNAL \u0|mul_a[13]~13_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u0|r4|Q~14_combout\ : std_logic;
SIGNAL \u0|u4|res[13]~42_combout\ : std_logic;
SIGNAL \u0|u2|res[13]~42_combout\ : std_logic;
SIGNAL \u0|r2|Q~17_combout\ : std_logic;
SIGNAL \u0|Add3~33_combout\ : std_logic;
SIGNAL \u0|Add3~35_combout\ : std_logic;
SIGNAL \u0|Add4~40_combout\ : std_logic;
SIGNAL \u0|r4|Q~13_combout\ : std_logic;
SIGNAL \u0|u4|res[12]~40_combout\ : std_logic;
SIGNAL \u0|u2|res[12]~40_combout\ : std_logic;
SIGNAL \u0|r2|Q~16_combout\ : std_logic;
SIGNAL \u0|Add3~30_combout\ : std_logic;
SIGNAL \u0|Add3~32_combout\ : std_logic;
SIGNAL \u0|Add4~37_combout\ : std_logic;
SIGNAL \u0|mul_a[11]~11_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u0|r4|Q~11_combout\ : std_logic;
SIGNAL \u0|mul_a[10]~10_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u0|r4|Q~10_combout\ : std_logic;
SIGNAL \u0|mul_a[9]~9_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u0|r7|Q~2_combout\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \u0|u1|res[11]~38_combout\ : std_logic;
SIGNAL \u0|u2|res[11]~38_combout\ : std_logic;
SIGNAL \u0|r2|Q~15_combout\ : std_logic;
SIGNAL \u0|Add3~27_combout\ : std_logic;
SIGNAL \u0|Add3~29_combout\ : std_logic;
SIGNAL \u0|Add4~28_combout\ : std_logic;
SIGNAL \u0|r6|Q[8]~feeder_combout\ : std_logic;
SIGNAL \u0|mul_a[8]~8_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u0|r4|Q~8_combout\ : std_logic;
SIGNAL \u0|mul_a[7]~7_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u0|r4|Q~12_combout\ : std_logic;
SIGNAL \u0|u4|res[11]~38_combout\ : std_logic;
SIGNAL \u0|r8|Q~12_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \u0|u4|res[9]~34_combout\ : std_logic;
SIGNAL \u0|r8|Q~10_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \u0|u4|res[10]~36_combout\ : std_logic;
SIGNAL \u0|u2|res[10]~36_combout\ : std_logic;
SIGNAL \u0|r2|Q~14_combout\ : std_logic;
SIGNAL \u0|Add3~24_combout\ : std_logic;
SIGNAL \u0|Add3~26_combout\ : std_logic;
SIGNAL \u0|Add4~22_combout\ : std_logic;
SIGNAL \u0|r4|Q~7_combout\ : std_logic;
SIGNAL \u0|mul_a[6]~6_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u0|r4|Q~5_combout\ : std_logic;
SIGNAL \u0|mul_a[4]~4_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u0|r7|Q~8_combout\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \u0|u1|res[9]~34_combout\ : std_logic;
SIGNAL \u0|u2|res[9]~34_combout\ : std_logic;
SIGNAL \u0|r2|Q~13_combout\ : std_logic;
SIGNAL \u0|Add3~21_combout\ : std_logic;
SIGNAL \u0|Add3~23_combout\ : std_logic;
SIGNAL \u0|Add4~19_combout\ : std_logic;
SIGNAL \u0|r4|Q~6_combout\ : std_logic;
SIGNAL \u0|u4|res[5]~26_combout\ : std_logic;
SIGNAL \u0|r8|Q~6_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \u0|u4|res[4]~24_combout\ : std_logic;
SIGNAL \u0|r8|Q~5_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \u0|u4|res[8]~32_combout\ : std_logic;
SIGNAL \u0|u2|res[8]~32_combout\ : std_logic;
SIGNAL \u0|r2|Q~12_combout\ : std_logic;
SIGNAL \u0|Add3~18_combout\ : std_logic;
SIGNAL \u0|Add3~20_combout\ : std_logic;
SIGNAL \u0|Add4~13_combout\ : std_logic;
SIGNAL \u0|mul_a[3]~3_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u0|r4|Q~4_combout\ : std_logic;
SIGNAL \u0|u4|res[3]~22_combout\ : std_logic;
SIGNAL \u0|r8|Q~4_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \u0|u4|res[7]~30_combout\ : std_logic;
SIGNAL \u0|u2|res[7]~30_combout\ : std_logic;
SIGNAL \u0|r2|Q~11_combout\ : std_logic;
SIGNAL \u0|Add3~15_combout\ : std_logic;
SIGNAL \u0|Add3~17_combout\ : std_logic;
SIGNAL \u0|Add4~10_combout\ : std_logic;
SIGNAL \u0|mul_a[2]~2_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u0|r4|Q~3_combout\ : std_logic;
SIGNAL \u0|u4|res[2]~20_combout\ : std_logic;
SIGNAL \u0|r8|Q~3_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \u0|u4|res[1]~18_combout\ : std_logic;
SIGNAL \u0|r8|Q~2_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \u0|u4|res[14]~45\ : std_logic;
SIGNAL \u0|u4|res[15]~46_combout\ : std_logic;
SIGNAL \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \wbxh.bx[15]~input_o\ : std_logic;
SIGNAL \u0|u0|res[14]~45\ : std_logic;
SIGNAL \u0|u0|res[15]~46_combout\ : std_logic;
SIGNAL \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \wbxh.bh[15]~input_o\ : std_logic;
SIGNAL \u0|u1|res[14]~45\ : std_logic;
SIGNAL \u0|u1|res[15]~46_combout\ : std_logic;
SIGNAL \u0|u2|res[14]~45\ : std_logic;
SIGNAL \u0|u2|res[15]~46_combout\ : std_logic;
SIGNAL \u0|r2|Q~10_combout\ : std_logic;
SIGNAL \u0|f0|gen_ff:0:ff|q~q\ : std_logic;
SIGNAL \u0|f0|gen_ff:1:ff|q~q\ : std_logic;
SIGNAL \u0|Add4~7_combout\ : std_logic;
SIGNAL \u0|r4|Q~2_combout\ : std_logic;
SIGNAL \u0|mul_a[1]~1_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u0|r4|Q~0_combout\ : std_logic;
SIGNAL \u0|u4|res[0]~16_combout\ : std_logic;
SIGNAL \u0|r8|Q~0_combout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u0|u4|res[6]~28_combout\ : std_logic;
SIGNAL \u0|u2|res[6]~28_combout\ : std_logic;
SIGNAL \u0|r2|Q~3_combout\ : std_logic;
SIGNAL \u0|Add3~12_combout\ : std_logic;
SIGNAL \u0|Add3~14_combout\ : std_logic;
SIGNAL \u0|Add4~4_combout\ : std_logic;
SIGNAL \u0|r6|Q[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mul_a[0]~0_combout\ : std_logic;
SIGNAL \u0|u3|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u0|r7|Q~12_combout\ : std_logic;
SIGNAL \u0|r7|Q[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~12_combout\ : std_logic;
SIGNAL \r0|Q[14]~1_combout\ : std_logic;
SIGNAL \u0|r7|Q[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~10_combout\ : std_logic;
SIGNAL \u0|r7|Q[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~11_combout\ : std_logic;
SIGNAL \u0|r7|Q[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~9_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][4]~combout\ : std_logic;
SIGNAL \u0|r7|Q[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~14_combout\ : std_logic;
SIGNAL \u0|r7|Q[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~15_combout\ : std_logic;
SIGNAL \u0|r7|Q[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~13_combout\ : std_logic;
SIGNAL \u0|r7|Q[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~16_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][3]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u0|r7|Q[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~0_combout\ : std_logic;
SIGNAL \u0|r7|Q[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~4_combout\ : std_logic;
SIGNAL \u0|r7|Q[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~2_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u0|r7|Q[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~6_combout\ : std_logic;
SIGNAL \u0|r7|Q[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~8_combout\ : std_logic;
SIGNAL \u0|r7|Q[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~5_combout\ : std_logic;
SIGNAL \u0|r7|Q[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~7_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][16]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ : std_logic;
SIGNAL \u0|r7|Q[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \r0|Q~3_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][12]~6_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][4]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][5]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][4]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1d|res[1]~16\ : std_logic;
SIGNAL \u1|u1d|res[2]~18\ : std_logic;
SIGNAL \u1|u1d|res[3]~19_combout\ : std_logic;
SIGNAL \ff1|gen_ff:0:ff|q~q\ : std_logic;
SIGNAL \u1|ff0|gen_ff:0:ff|q~q\ : std_logic;
SIGNAL \u1|r1d|Q[15]~0_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][15]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][8]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1d|res[3]~20\ : std_logic;
SIGNAL \u1|u1d|res[4]~22\ : std_logic;
SIGNAL \u1|u1d|res[5]~24\ : std_logic;
SIGNAL \u1|u1d|res[6]~26\ : std_logic;
SIGNAL \u1|u1d|res[7]~28\ : std_logic;
SIGNAL \u1|u1d|res[8]~30\ : std_logic;
SIGNAL \u1|u1d|res[9]~32\ : std_logic;
SIGNAL \u1|u1d|res[10]~34\ : std_logic;
SIGNAL \u1|u1d|res[11]~36\ : std_logic;
SIGNAL \u1|u1d|res[12]~38\ : std_logic;
SIGNAL \u1|u1d|res[13]~40\ : std_logic;
SIGNAL \u1|u1d|res[14]~42\ : std_logic;
SIGNAL \u1|u1d|res[15]~43_combout\ : std_logic;
SIGNAL \u1|relu.d3[3]~7_combout\ : std_logic;
SIGNAL \u1|u1d|res[2]~17_combout\ : std_logic;
SIGNAL \u1|relu.d3[2]~6_combout\ : std_logic;
SIGNAL \u1|u1d|res[1]~15_combout\ : std_logic;
SIGNAL \u1|relu.d3[1]~4_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|relu.d3[0]~5_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][13]~1_combout\ : std_logic;
SIGNAL \u1|u1d|res[7]~27_combout\ : std_logic;
SIGNAL \u1|relu.d3[7]~3_combout\ : std_logic;
SIGNAL \u1|u1d|res[5]~23_combout\ : std_logic;
SIGNAL \u1|relu.d3[5]~2_combout\ : std_logic;
SIGNAL \u1|u1d|res[4]~21_combout\ : std_logic;
SIGNAL \u1|relu.d3[4]~1_combout\ : std_logic;
SIGNAL \u1|u1d|res[6]~25_combout\ : std_logic;
SIGNAL \u1|relu.d3[6]~0_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][9]~0_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][8]~2_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][12]~3_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][7]~4_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][11]~5_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][10]~7_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][6]~6_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][9]~9_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][5]~8_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][4]~10_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][8]~11_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][7]~13_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][3]~12_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][6]~14_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][5]~15_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][4]~16_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1d|res[13]~39_combout\ : std_logic;
SIGNAL \u1|relu.d3[13]~8_combout\ : std_logic;
SIGNAL \u1|u1d|res[9]~31_combout\ : std_logic;
SIGNAL \u1|relu.d3[9]~11_combout\ : std_logic;
SIGNAL \u1|u1d|res[10]~33_combout\ : std_logic;
SIGNAL \u1|relu.d3[10]~9_combout\ : std_logic;
SIGNAL \u1|u1d|res[8]~29_combout\ : std_logic;
SIGNAL \u1|relu.d3[8]~10_combout\ : std_logic;
SIGNAL \u1|u1d|res[11]~35_combout\ : std_logic;
SIGNAL \u1|relu.d3[11]~12_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][5]~17_combout\ : std_logic;
SIGNAL \u1|u1d|res[12]~37_combout\ : std_logic;
SIGNAL \u1|relu.d3[12]~13_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][4]~18_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][3]~19_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[1][14]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[1][13]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[0][16]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][5]~20_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[0][15]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[0][13]~3_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[0][11]~5_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[1][7]~4_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[0][10]~6_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[0][9]~7_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][13]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[3][8]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[3][7]~9_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|romout[2][7]~8_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u1c|res[0]~17\ : std_logic;
SIGNAL \u1|u1c|res[1]~19\ : std_logic;
SIGNAL \u1|u1c|res[2]~21\ : std_logic;
SIGNAL \u1|u1c|res[3]~23\ : std_logic;
SIGNAL \u1|u1c|res[4]~25\ : std_logic;
SIGNAL \u1|u1c|res[5]~27\ : std_logic;
SIGNAL \u1|u1c|res[6]~29\ : std_logic;
SIGNAL \u1|u1c|res[7]~31\ : std_logic;
SIGNAL \u1|u1c|res[8]~33\ : std_logic;
SIGNAL \u1|u1c|res[9]~35\ : std_logic;
SIGNAL \u1|u1c|res[10]~37\ : std_logic;
SIGNAL \u1|u1c|res[11]~39\ : std_logic;
SIGNAL \u1|u1c|res[12]~41\ : std_logic;
SIGNAL \u1|u1c|res[13]~43\ : std_logic;
SIGNAL \u1|u1c|res[14]~45\ : std_logic;
SIGNAL \u1|u1c|res[15]~46_combout\ : std_logic;
SIGNAL \u1|u1c|res[8]~32_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][5]~12_combout\ : std_logic;
SIGNAL \u1|u1c|res[4]~24_combout\ : std_logic;
SIGNAL \u1|u1c|res[7]~30_combout\ : std_logic;
SIGNAL \u1|u1c|res[5]~26_combout\ : std_logic;
SIGNAL \u1|u1c|res[6]~28_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][9]~0_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][9]~1_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][10]~2_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][8]~3_combout\ : std_logic;
SIGNAL \u1|u1c|res[3]~22_combout\ : std_logic;
SIGNAL \u1|u1c|res[1]~18_combout\ : std_logic;
SIGNAL \u1|u1c|res[2]~20_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[0][11]~5_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][7]~4_combout\ : std_logic;
SIGNAL \u1|u1c|res[0]~16_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[0][10]~7_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[0][10]~8_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][6]~6_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[0][9]~10_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[0][9]~11_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][5]~9_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[3][8]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[0][10]~0_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[0][8]~1_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u1a|res[2]~15\ : std_logic;
SIGNAL \u1|u1a|res[3]~17\ : std_logic;
SIGNAL \u1|u1a|res[4]~19\ : std_logic;
SIGNAL \u1|u1a|res[5]~21\ : std_logic;
SIGNAL \u1|u1a|res[6]~23\ : std_logic;
SIGNAL \u1|u1a|res[7]~25\ : std_logic;
SIGNAL \u1|u1a|res[8]~27\ : std_logic;
SIGNAL \u1|u1a|res[9]~29\ : std_logic;
SIGNAL \u1|u1a|res[10]~31\ : std_logic;
SIGNAL \u1|u1a|res[11]~33\ : std_logic;
SIGNAL \u1|u1a|res[12]~35\ : std_logic;
SIGNAL \u1|u1a|res[13]~37\ : std_logic;
SIGNAL \u1|u1a|res[14]~39\ : std_logic;
SIGNAL \u1|u1a|res[15]~40_combout\ : std_logic;
SIGNAL \u1|u1a|res[3]~16_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u1a|res[2]~14_combout\ : std_logic;
SIGNAL \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][13]~92_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][13]~151_combout\ : std_logic;
SIGNAL \u1|u1a|res[7]~24_combout\ : std_logic;
SIGNAL \u1|relu.d0[7]~1_combout\ : std_logic;
SIGNAL \u1|u1a|res[4]~18_combout\ : std_logic;
SIGNAL \u1|relu.d0[4]~2_combout\ : std_logic;
SIGNAL \u1|u1a|res[6]~22_combout\ : std_logic;
SIGNAL \u1|relu.d0[6]~3_combout\ : std_logic;
SIGNAL \u1|u1a|res[5]~20_combout\ : std_logic;
SIGNAL \u1|relu.d0[5]~0_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][10]~123_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][12]~95_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][11]~98_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][11]~152_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][7]~124_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][6]~125_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][10]~101_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][9]~104_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][9]~153_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][5]~126_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][4]~127_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][10]~107_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][10]~154_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][7]~110_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][3]~128_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][6]~113_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][6]~155_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][5]~116_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][5]~156_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1a|res[12]~34_combout\ : std_logic;
SIGNAL \u1|relu.d0[12]~4_combout\ : std_logic;
SIGNAL \u1|u1a|res[11]~32_combout\ : std_logic;
SIGNAL \u1|relu.d0[11]~5_combout\ : std_logic;
SIGNAL \u1|u1a|res[10]~30_combout\ : std_logic;
SIGNAL \u1|relu.d0[10]~8_combout\ : std_logic;
SIGNAL \u1|u1a|res[9]~28_combout\ : std_logic;
SIGNAL \u1|relu.d0[9]~6_combout\ : std_logic;
SIGNAL \u1|u1a|res[8]~26_combout\ : std_logic;
SIGNAL \u1|relu.d0[8]~7_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][5]~129_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][4]~130_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][3]~131_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|ff0|gen_ff:1:ff|q~q\ : std_logic;
SIGNAL \u1|ff0|gen_ff:2:ff|q~q\ : std_logic;
SIGNAL \u1|r2|Q[13]~0_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[2][9]~5_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[1][6]~21_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[0][15]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u1|u1d|Mult0|mult_core|romout[0][6]~22_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[0][10]~3_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|romout[0][8]~4_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1b|res[2]~15\ : std_logic;
SIGNAL \u1|u1b|res[3]~17\ : std_logic;
SIGNAL \u1|u1b|res[4]~19\ : std_logic;
SIGNAL \u1|u1b|res[5]~21\ : std_logic;
SIGNAL \u1|u1b|res[6]~23\ : std_logic;
SIGNAL \u1|u1b|res[7]~25\ : std_logic;
SIGNAL \u1|u1b|res[8]~27\ : std_logic;
SIGNAL \u1|u1b|res[9]~29\ : std_logic;
SIGNAL \u1|u1b|res[10]~31\ : std_logic;
SIGNAL \u1|u1b|res[11]~33\ : std_logic;
SIGNAL \u1|u1b|res[12]~35\ : std_logic;
SIGNAL \u1|u1b|res[13]~37\ : std_logic;
SIGNAL \u1|u1b|res[14]~39\ : std_logic;
SIGNAL \u1|u1b|res[15]~40_combout\ : std_logic;
SIGNAL \u1|u1b|res[11]~32_combout\ : std_logic;
SIGNAL \u1|u1b|res[8]~26_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][5]~61_combout\ : std_logic;
SIGNAL \u1|u1b|res[7]~24_combout\ : std_logic;
SIGNAL \u1|relu.d1[7]~1_combout\ : std_logic;
SIGNAL \u1|u1b|res[5]~20_combout\ : std_logic;
SIGNAL \u1|relu.d1[5]~2_combout\ : std_logic;
SIGNAL \u1|u1b|res[4]~18_combout\ : std_logic;
SIGNAL \u1|relu.d1[4]~0_combout\ : std_logic;
SIGNAL \u1|u1b|res[6]~22_combout\ : std_logic;
SIGNAL \u1|relu.d1[6]~3_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][9]~57_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u1b|res[2]~14_combout\ : std_logic;
SIGNAL \u1|u1b|res[3]~16_combout\ : std_logic;
SIGNAL \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][13]~32_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][13]~86_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][12]~35_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][12]~87_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][8]~58_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][11]~38_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][11]~88_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][14]~59_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][10]~41_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][10]~89_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][9]~44_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][9]~90_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][5]~60_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][8]~47_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][8]~91_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][14]~50_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][14]~92_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1b|res[10]~30_combout\ : std_logic;
SIGNAL \u1|relu.d1[10]~4_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1b|res[9]~28_combout\ : std_logic;
SIGNAL \u1|relu.d1[9]~5_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|relu.d1[8]~6_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u3|res[0]~16_combout\ : std_logic;
SIGNAL \u1|ff0|gen_ff:3:ff|q~feeder_combout\ : std_logic;
SIGNAL \u1|ff0|gen_ff:3:ff|q~q\ : std_logic;
SIGNAL \u1|ff0|gen_ff:4:ff|q~q\ : std_logic;
SIGNAL \u1|r3|Q[15]~0_combout\ : std_logic;
SIGNAL \u1|u4|res[0]~16_combout\ : std_logic;
SIGNAL \u1|ff0|gen_ff:5:ff|q~feeder_combout\ : std_logic;
SIGNAL \u1|ff0|gen_ff:5:ff|q~q\ : std_logic;
SIGNAL \u1|ff0|gen_ff:6:ff|q~q\ : std_logic;
SIGNAL \u1|r4|Q[3]~0_combout\ : std_logic;
SIGNAL \u1|u5|res[0]~16_combout\ : std_logic;
SIGNAL \u1|ff0|gen_ff:7:ff|q~feeder_combout\ : std_logic;
SIGNAL \u1|ff0|gen_ff:7:ff|q~q\ : std_logic;
SIGNAL \u1|ff0|gen_ff:8:ff|q~q\ : std_logic;
SIGNAL \u1|r5|Q[0]~0_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \u1|u1b|res[12]~34_combout\ : std_logic;
SIGNAL \u1|relu.d1[12]~7_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][10]~62_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][14]~53_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][14]~combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][6]~133_combout\ : std_logic;
SIGNAL \u1|u1a|res[13]~36_combout\ : std_logic;
SIGNAL \u1|relu.d0[13]~9_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][10]~132_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][14]~119_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][14]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u2|res[1]~15_combout\ : std_logic;
SIGNAL \u1|u3|res[0]~17\ : std_logic;
SIGNAL \u1|u3|res[1]~18_combout\ : std_logic;
SIGNAL \u1|u1c|res[9]~34_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][6]~15_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][10]~13_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][10]~14_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u4|res[0]~17\ : std_logic;
SIGNAL \u1|u4|res[1]~18_combout\ : std_logic;
SIGNAL \u1|u1d|res[14]~41_combout\ : std_logic;
SIGNAL \u1|relu.d3[14]~14_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][6]~22_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][10]~20_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][14]~21_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u5|res[0]~17\ : std_logic;
SIGNAL \u1|u5|res[1]~18_combout\ : std_logic;
SIGNAL \u1|relu.d1[11]~8_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][14]~64_combout\ : std_logic;
SIGNAL \u1|u1b|res[13]~36_combout\ : std_logic;
SIGNAL \u1|relu.d1[13]~9_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][11]~63_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][15]~56_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][15]~93_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][15]~122_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][15]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][11]~134_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1a|res[14]~38_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][8]~135_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][7]~136_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u2|res[1]~16\ : std_logic;
SIGNAL \u1|u2|res[2]~17_combout\ : std_logic;
SIGNAL \u1|u3|res[1]~19\ : std_logic;
SIGNAL \u1|u3|res[2]~20_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[1][11]~16_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1c|res[10]~36_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][7]~17_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u4|res[1]~19\ : std_logic;
SIGNAL \u1|u4|res[2]~20_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][7]~24_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][15]~23_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u5|res[1]~19\ : std_logic;
SIGNAL \u1|u5|res[2]~20_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][8]~28_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[3][4]~27_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][12]~25_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[0][16]~26_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][16]~148_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][4]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][10]~137_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u2|res[2]~18\ : std_logic;
SIGNAL \u1|u2|res[3]~19_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][16]~66_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][12]~65_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1b|res[14]~38_combout\ : std_logic;
SIGNAL \u1|relu.d1[14]~10_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][8]~68_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u3|res[2]~21\ : std_logic;
SIGNAL \u1|u3|res[3]~22_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][10]~18_combout\ : std_logic;
SIGNAL \u1|u1c|res[11]~38_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][8]~19_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u4|res[2]~21\ : std_logic;
SIGNAL \u1|u4|res[3]~22_combout\ : std_logic;
SIGNAL \u1|u5|res[2]~21\ : std_logic;
SIGNAL \u1|u5|res[3]~22_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][13]~29_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[3][5]~30_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][9]~31_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][5]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[0][17]~139_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][13]~138_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u2|res[3]~20\ : std_logic;
SIGNAL \u1|u2|res[4]~21_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][9]~70_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][13]~69_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u3|res[3]~23\ : std_logic;
SIGNAL \u1|u3|res[4]~24_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][9]~20_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][9]~21_combout\ : std_logic;
SIGNAL \u1|u1c|res[12]~40_combout\ : std_logic;
SIGNAL \u1|relu.d2[12]~0_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u4|res[3]~23\ : std_logic;
SIGNAL \u1|u4|res[4]~24_combout\ : std_logic;
SIGNAL \u1|u5|res[3]~23\ : std_logic;
SIGNAL \u1|u5|res[4]~24_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][10]~71_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][14]~combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][6]~141_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][14]~140_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u2|res[4]~22\ : std_logic;
SIGNAL \u1|u2|res[5]~23_combout\ : std_logic;
SIGNAL \u1|u3|res[4]~25\ : std_logic;
SIGNAL \u1|u3|res[5]~26_combout\ : std_logic;
SIGNAL \u1|u1c|res[13]~42_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][10]~22_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][10]~23_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u4|res[4]~25\ : std_logic;
SIGNAL \u1|u4|res[5]~26_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][14]~32_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][10]~33_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u5|res[4]~25\ : std_logic;
SIGNAL \u1|u5|res[5]~26_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][7]~142_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][11]~143_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u2|res[5]~24\ : std_logic;
SIGNAL \u1|u2|res[6]~25_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[3][7]~73_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][11]~74_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][15]~72_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u3|res[5]~27\ : std_logic;
SIGNAL \u1|u3|res[6]~28_combout\ : std_logic;
SIGNAL \u1|u1c|res[14]~44_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[3][7]~24_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[2][11]~25_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u4|res[5]~27\ : std_logic;
SIGNAL \u1|u4|res[6]~28_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][15]~34_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][11]~35_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u5|res[5]~27\ : std_logic;
SIGNAL \u1|u5|res[6]~28_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[1][16]~36_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][12]~38_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[3][8]~37_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[3][8]~26_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][16]~149_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][8]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u2|res[6]~26\ : std_logic;
SIGNAL \u1|u2|res[7]~27_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][16]~75_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[1][16]~76_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[3][8]~77_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][12]~78_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u3|res[6]~29\ : std_logic;
SIGNAL \u1|u3|res[7]~30_combout\ : std_logic;
SIGNAL \u1|u4|res[6]~29\ : std_logic;
SIGNAL \u1|u4|res[7]~30_combout\ : std_logic;
SIGNAL \u1|u5|res[6]~29\ : std_logic;
SIGNAL \u1|u5|res[7]~30_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][13]~145_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[1][17]~144_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u2|res[7]~28\ : std_logic;
SIGNAL \u1|u2|res[8]~29_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][13]~79_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u3|res[7]~31\ : std_logic;
SIGNAL \u1|u3|res[8]~32_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u4|res[7]~31\ : std_logic;
SIGNAL \u1|u4|res[8]~32_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[3][9]~39_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][13]~40_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u5|res[7]~31\ : std_logic;
SIGNAL \u1|u5|res[8]~32_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][14]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u2|res[8]~30\ : std_logic;
SIGNAL \u1|u2|res[9]~31_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][14]~combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[3][10]~80_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u3|res[8]~33\ : std_logic;
SIGNAL \u1|u3|res[9]~34_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|romout[3][10]~27_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u4|res[8]~33\ : std_logic;
SIGNAL \u1|u4|res[9]~34_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][14]~41_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u5|res[8]~33\ : std_logic;
SIGNAL \u1|u5|res[9]~34_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][15]~42_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][15]~82_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[3][11]~81_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u2|res[9]~32\ : std_logic;
SIGNAL \u1|u2|res[10]~33_combout\ : std_logic;
SIGNAL \u1|u3|res[9]~35\ : std_logic;
SIGNAL \u1|u3|res[10]~36_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u4|res[9]~35\ : std_logic;
SIGNAL \u1|u4|res[10]~36_combout\ : std_logic;
SIGNAL \u1|u5|res[9]~35\ : std_logic;
SIGNAL \u1|u5|res[10]~36_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][16]~83_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][16]~150_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u2|res[10]~34\ : std_logic;
SIGNAL \u1|u2|res[11]~35_combout\ : std_logic;
SIGNAL \u1|u3|res[10]~37\ : std_logic;
SIGNAL \u1|u3|res[11]~38_combout\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u4|res[10]~37\ : std_logic;
SIGNAL \u1|u4|res[11]~38_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|romout[2][16]~43_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u5|res[10]~37\ : std_logic;
SIGNAL \u1|u5|res[11]~38_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|_~3_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][13]~146_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[2][17]~147_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u2|res[11]~36\ : std_logic;
SIGNAL \u1|u2|res[12]~37_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[3][13]~combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u3|res[11]~39\ : std_logic;
SIGNAL \u1|u3|res[12]~40_combout\ : std_logic;
SIGNAL \u1|u4|res[11]~39\ : std_logic;
SIGNAL \u1|u4|res[12]~40_combout\ : std_logic;
SIGNAL \u1|u5|res[11]~39\ : std_logic;
SIGNAL \u1|u5|res[12]~40_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u1|u2|res[12]~38\ : std_logic;
SIGNAL \u1|u2|res[13]~39_combout\ : std_logic;
SIGNAL \u1|u3|res[12]~41\ : std_logic;
SIGNAL \u1|u3|res[13]~42_combout\ : std_logic;
SIGNAL \u1|u4|res[12]~41\ : std_logic;
SIGNAL \u1|u4|res[13]~42_combout\ : std_logic;
SIGNAL \u1|u5|res[12]~41\ : std_logic;
SIGNAL \u1|u5|res[13]~42_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|romout[3][15]~combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u1|u2|res[13]~40\ : std_logic;
SIGNAL \u1|u2|res[14]~41_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|romout[3][15]~85_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u1|u3|res[13]~43\ : std_logic;
SIGNAL \u1|u3|res[14]~44_combout\ : std_logic;
SIGNAL \u1|u4|res[13]~43\ : std_logic;
SIGNAL \u1|u4|res[14]~44_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \u1|u5|res[13]~43\ : std_logic;
SIGNAL \u1|u5|res[14]~44_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|_~3_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\ : std_logic;
SIGNAL \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \u1|u2|res[14]~42\ : std_logic;
SIGNAL \u1|u2|res[15]~43_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u1|u3|res[14]~45\ : std_logic;
SIGNAL \u1|u3|res[15]~46_combout\ : std_logic;
SIGNAL \u1|u4|res[14]~45\ : std_logic;
SIGNAL \u1|u4|res[15]~46_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39\ : std_logic;
SIGNAL \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \u1|u5|res[14]~45\ : std_logic;
SIGNAL \u1|u5|res[15]~46_combout\ : std_logic;
SIGNAL \u1|ff0|gen_ff:9:ff|q~feeder_combout\ : std_logic;
SIGNAL \u1|ff0|gen_ff:9:ff|q~q\ : std_logic;
SIGNAL \u0|u2|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|r4|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|r1d|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|r5|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|u4|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u3|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|r3|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|r0|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u1d|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u5|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|u0|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|r1c|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|r4|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u4|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|r3|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u1c|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|m0|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|r6|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|r2|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|r1b|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u1b|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|u3|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|r5|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u2|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|r1a|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u1a|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|r2|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|r1|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|u1|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r0|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_reset~inputclkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_clear <= clear;
ww_start <= start;
ww_input <= IEEE.STD_LOGIC_1164.STD_LOGIC_VECTOR(input);
ww_b_ad <= IEEE.STD_LOGIC_1164.STD_LOGIC_VECTOR(b_ad);
w_ad <= IEEE.NUMERIC_STD.UNSIGNED(ww_w_ad);
\ww_wbxh.bh\ <= \wbxh.bh\;
\ww_wbxh.wh\ <= \wbxh.wh\;
\ww_wbxh.bx\ <= \wbxh.bx\;
\ww_wbxh.wx\ <= \wbxh.wx\;
output <= IEEE.NUMERIC_STD.SIGNED(ww_output);
ready <= ww_ready;
done <= ww_done;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|u3|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT28\
& \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT23\
& \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT18\
& \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT13\
& \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \u0|u3|Mult0|auto_generated|mac_mult1~dataout\ & \u0|u3|Mult0|auto_generated|mac_mult1~3\ & \u0|u3|Mult0|auto_generated|mac_mult1~2\ & 
\u0|u3|Mult0|auto_generated|mac_mult1~1\ & \u0|u3|Mult0|auto_generated|mac_mult1~0\);

\u0|u3|Mult0|auto_generated|mac_out2~0\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u0|u3|Mult0|auto_generated|mac_out2~1\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u0|u3|Mult0|auto_generated|mac_out2~2\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u0|u3|Mult0|auto_generated|mac_out2~3\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u0|u3|Mult0|auto_generated|mac_out2~dataout\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u0|u3|res\(0) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u0|u3|res\(1) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u0|u3|res\(2) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u0|u3|res\(3) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u0|u3|res\(4) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u0|u3|res\(5) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u0|u3|res\(6) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u0|u3|res\(7) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u0|u3|res\(8) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u0|u3|res\(9) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u0|u3|res\(10) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u0|u3|res\(11) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u0|u3|res\(12) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u0|u3|res\(13) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u0|u3|res\(14) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u0|u3|res\(15) <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u0|u3|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0|u3|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\u0|mul_a[15]~15_combout\ & \u0|mul_a[14]~14_combout\ & \u0|mul_a[13]~13_combout\ & \u0|mul_a[12]~12_combout\ & \u0|mul_a[11]~11_combout\ & \u0|mul_a[10]~10_combout\ & \u0|mul_a[9]~9_combout\ & 
\u0|mul_a[8]~8_combout\ & \u0|mul_a[7]~7_combout\ & \u0|mul_a[6]~6_combout\ & \u0|mul_a[5]~5_combout\ & \u0|mul_a[4]~4_combout\ & \u0|mul_a[3]~3_combout\ & \u0|mul_a[2]~2_combout\ & \u0|mul_a[1]~1_combout\ & \u0|mul_a[0]~0_combout\ & gnd & gnd);

\u0|u3|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\u0|mul_b[15]~15_combout\ & \u0|mul_b[14]~14_combout\ & \u0|mul_b[13]~13_combout\ & \u0|mul_b[12]~12_combout\ & \u0|mul_b[11]~11_combout\ & \u0|mul_b[10]~10_combout\ & \u0|mul_b[9]~9_combout\ & 
\u0|mul_b[8]~8_combout\ & \u0|mul_b[7]~7_combout\ & \u0|mul_b[6]~6_combout\ & \u0|mul_b[5]~5_combout\ & \u0|mul_b[4]~4_combout\ & \u0|mul_b[3]~3_combout\ & \u0|mul_b[2]~2_combout\ & \u0|mul_b[1]~1_combout\ & \u0|mul_b[0]~0_combout\ & gnd & gnd);

\u0|u3|Mult0|auto_generated|mac_mult1~0\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u0|u3|Mult0|auto_generated|mac_mult1~1\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u0|u3|Mult0|auto_generated|mac_mult1~2\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u0|u3|Mult0|auto_generated|mac_mult1~3\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u0|u3|Mult0|auto_generated|mac_mult1~dataout\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u0|u3|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|Add3~38_combout\ & \u0|Add3~35_combout\ & \u0|Add3~32_combout\ & \u0|Add3~29_combout\ & \u0|Add3~26_combout\ & \u0|Add3~23_combout\ & \u0|Add3~20_combout\ & 
\u0|Add3~17_combout\ & \u0|Add3~14_combout\);

\u0|m0|altsyncram_component|auto_generated|q_a\(0) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|m0|altsyncram_component|auto_generated|q_a\(1) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|m0|altsyncram_component|auto_generated|q_a\(2) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|m0|altsyncram_component|auto_generated|q_a\(3) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|m0|altsyncram_component|auto_generated|q_a\(4) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|m0|altsyncram_component|auto_generated|q_a\(5) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|m0|altsyncram_component|auto_generated|q_a\(6) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|m0|altsyncram_component|auto_generated|q_a\(7) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|m0|altsyncram_component|auto_generated|q_a\(8) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u0|m0|altsyncram_component|auto_generated|q_a\(9) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u0|m0|altsyncram_component|auto_generated|q_a\(10) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|m0|altsyncram_component|auto_generated|q_a\(11) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|m0|altsyncram_component|auto_generated|q_a\(12) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|m0|altsyncram_component|auto_generated|q_a\(13) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|m0|altsyncram_component|auto_generated|q_a\(14) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|m0|altsyncram_component|auto_generated|q_a\(15) <= \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\u0|u4|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT28\
& \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT23\
& \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT18\
& \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT13\
& \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \u0|u4|Mult0|auto_generated|mac_mult1~dataout\ & \u0|u4|Mult0|auto_generated|mac_mult1~3\ & \u0|u4|Mult0|auto_generated|mac_mult1~2\ & 
\u0|u4|Mult0|auto_generated|mac_mult1~1\ & \u0|u4|Mult0|auto_generated|mac_mult1~0\);

\u0|u4|Mult0|auto_generated|mac_out2~0\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u0|u4|Mult0|auto_generated|mac_out2~1\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u0|u4|Mult0|auto_generated|mac_out2~2\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u0|u4|Mult0|auto_generated|mac_out2~3\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u0|u4|Mult0|auto_generated|mac_out2~dataout\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0|u4|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\u0|r8|Q~16_combout\ & \u0|r8|Q~15_combout\ & \u0|r8|Q~14_combout\ & \u0|r8|Q~13_combout\ & \u0|r8|Q~12_combout\ & \u0|r8|Q~11_combout\ & \u0|r8|Q~10_combout\ & \u0|r8|Q~9_combout\ & \u0|r8|Q~8_combout\
& \u0|r8|Q~7_combout\ & \u0|r8|Q~6_combout\ & \u0|r8|Q~5_combout\ & \u0|r8|Q~4_combout\ & \u0|r8|Q~3_combout\ & \u0|r8|Q~2_combout\ & \u0|r8|Q~0_combout\ & gnd & gnd);

\u0|u4|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\u0|r3|Q\(15) & \u0|r3|Q\(14) & \u0|r3|Q\(13) & \u0|r3|Q\(12) & \u0|r3|Q\(11) & \u0|r3|Q\(10) & \u0|r3|Q\(9) & \u0|r3|Q\(8) & \u0|r3|Q\(7) & \u0|r3|Q\(6) & \u0|r3|Q\(5) & \u0|r3|Q\(4)
& \u0|r3|Q\(3) & \u0|r3|Q\(2) & \u0|r3|Q\(1) & \u0|r3|Q\(0) & gnd & gnd);

\u0|u4|Mult0|auto_generated|mac_mult1~0\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u0|u4|Mult0|auto_generated|mac_mult1~1\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u0|u4|Mult0|auto_generated|mac_mult1~2\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u0|u4|Mult0|auto_generated|mac_mult1~3\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u0|u4|Mult0|auto_generated|mac_mult1~dataout\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u0|u4|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u0|u1|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT28\
& \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT23\
& \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT18\
& \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT13\
& \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \u0|u1|Mult0|auto_generated|mac_mult1~dataout\ & \u0|u1|Mult0|auto_generated|mac_mult1~3\ & \u0|u1|Mult0|auto_generated|mac_mult1~2\ & 
\u0|u1|Mult0|auto_generated|mac_mult1~1\ & \u0|u1|Mult0|auto_generated|mac_mult1~0\);

\u0|u1|Mult0|auto_generated|mac_out2~0\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u0|u1|Mult0|auto_generated|mac_out2~1\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u0|u1|Mult0|auto_generated|mac_out2~2\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u0|u1|Mult0|auto_generated|mac_out2~3\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u0|u1|Mult0|auto_generated|mac_out2~dataout\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0|u0|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT28\
& \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT23\
& \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT18\
& \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT13\
& \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \u0|u0|Mult0|auto_generated|mac_mult1~dataout\ & \u0|u0|Mult0|auto_generated|mac_mult1~3\ & \u0|u0|Mult0|auto_generated|mac_mult1~2\ & 
\u0|u0|Mult0|auto_generated|mac_mult1~1\ & \u0|u0|Mult0|auto_generated|mac_mult1~0\);

\u0|u0|Mult0|auto_generated|mac_out2~0\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u0|u0|Mult0|auto_generated|mac_out2~1\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u0|u0|Mult0|auto_generated|mac_out2~2\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u0|u0|Mult0|auto_generated|mac_out2~3\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u0|u0|Mult0|auto_generated|mac_out2~dataout\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u0|u1|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\u0|r7|Q~12_combout\ & \u0|r7|Q~9_combout\ & \u0|r7|Q~11_combout\ & \u0|r7|Q~10_combout\ & \u0|r7|Q~13_combout\ & \u0|r7|Q~14_combout\ & \u0|r7|Q~16_combout\ & \u0|r7|Q~15_combout\ & \u0|r7|Q~3_combout\
& \u0|r7|Q~4_combout\ & \u0|r7|Q~2_combout\ & \u0|r7|Q~0_combout\ & \u0|r7|Q~5_combout\ & \u0|r7|Q~7_combout\ & \u0|r7|Q~8_combout\ & \u0|r7|Q~6_combout\ & gnd & gnd);

\u0|u1|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\wbxh.wh[15]~input_o\ & \wbxh.wh[14]~input_o\ & \wbxh.wh[13]~input_o\ & \wbxh.wh[12]~input_o\ & \wbxh.wh[11]~input_o\ & \wbxh.wh[10]~input_o\ & \wbxh.wh[9]~input_o\ & \wbxh.wh[8]~input_o\ & 
\wbxh.wh[7]~input_o\ & \wbxh.wh[6]~input_o\ & \wbxh.wh[5]~input_o\ & \wbxh.wh[4]~input_o\ & \wbxh.wh[3]~input_o\ & \wbxh.wh[2]~input_o\ & \wbxh.wh[1]~input_o\ & \wbxh.wh[0]~input_o\ & gnd & gnd);

\u0|u1|Mult0|auto_generated|mac_mult1~0\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u0|u1|Mult0|auto_generated|mac_mult1~1\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u0|u1|Mult0|auto_generated|mac_mult1~2\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u0|u1|Mult0|auto_generated|mac_mult1~3\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u0|u1|Mult0|auto_generated|mac_mult1~dataout\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u0|u1|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u0|u0|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\Mux0~6_combout\ & \Mux1~6_combout\ & \Mux2~6_combout\ & \Mux3~6_combout\ & \Mux4~6_combout\ & \Mux5~6_combout\ & \Mux6~6_combout\ & \Mux7~6_combout\ & \Mux8~6_combout\ & \Mux9~6_combout\ & 
\Mux10~6_combout\ & \Mux11~8_combout\ & \Mux12~6_combout\ & \Mux13~6_combout\ & \Mux14~6_combout\ & \Mux15~6_combout\ & gnd & gnd);

\u0|u0|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\wbxh.wx[15]~input_o\ & \wbxh.wx[14]~input_o\ & \wbxh.wx[13]~input_o\ & \wbxh.wx[12]~input_o\ & \wbxh.wx[11]~input_o\ & \wbxh.wx[10]~input_o\ & \wbxh.wx[9]~input_o\ & \wbxh.wx[8]~input_o\ & 
\wbxh.wx[7]~input_o\ & \wbxh.wx[6]~input_o\ & \wbxh.wx[5]~input_o\ & \wbxh.wx[4]~input_o\ & \wbxh.wx[3]~input_o\ & \wbxh.wx[2]~input_o\ & \wbxh.wx[1]~input_o\ & \wbxh.wx[0]~input_o\ & gnd & gnd);

\u0|u0|Mult0|auto_generated|mac_mult1~0\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u0|u0|Mult0|auto_generated|mac_mult1~1\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u0|u0|Mult0|auto_generated|mac_mult1~2\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u0|u0|Mult0|auto_generated|mac_mult1~3\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u0|u0|Mult0|auto_generated|mac_mult1~dataout\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u0|u0|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

\reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset~input_o\);
\ALT_INV_reset~inputclkctrl_outclk\ <= NOT \reset~inputclkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X23_Y24_N23
\w_ad[0]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|w_ad[0]~3_combout\,
	devoe => ww_devoe,
	o => \w_ad[0]~output_o\);

-- Location: IOOBUF_X23_Y24_N2
\w_ad[1]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|w_ad[1]~6_combout\,
	devoe => ww_devoe,
	o => \w_ad[1]~output_o\);

-- Location: IOOBUF_X25_Y24_N23
\w_ad[2]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|w_ad[2]~8_combout\,
	devoe => ww_devoe,
	o => \w_ad[2]~output_o\);

-- Location: IOOBUF_X34_Y20_N16
\w_ad[3]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|w_ad[3]~10_combout\,
	devoe => ww_devoe,
	o => \w_ad[3]~output_o\);

-- Location: IOOBUF_X23_Y24_N9
\w_ad[4]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|w_ad[4]~12_combout\,
	devoe => ww_devoe,
	o => \w_ad[4]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\output[0]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(0),
	devoe => ww_devoe,
	o => \output[0]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\output[1]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(1),
	devoe => ww_devoe,
	o => \output[1]~output_o\);

-- Location: IOOBUF_X13_Y0_N2
\output[2]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(2),
	devoe => ww_devoe,
	o => \output[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\output[3]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(3),
	devoe => ww_devoe,
	o => \output[3]~output_o\);

-- Location: IOOBUF_X13_Y0_N23
\output[4]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(4),
	devoe => ww_devoe,
	o => \output[4]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\output[5]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(5),
	devoe => ww_devoe,
	o => \output[5]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\output[6]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(6),
	devoe => ww_devoe,
	o => \output[6]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\output[7]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(7),
	devoe => ww_devoe,
	o => \output[7]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\output[8]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(8),
	devoe => ww_devoe,
	o => \output[8]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\output[9]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(9),
	devoe => ww_devoe,
	o => \output[9]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\output[10]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(10),
	devoe => ww_devoe,
	o => \output[10]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\output[11]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(11),
	devoe => ww_devoe,
	o => \output[11]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\output[12]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(12),
	devoe => ww_devoe,
	o => \output[12]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\output[13]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(13),
	devoe => ww_devoe,
	o => \output[13]~output_o\);

-- Location: IOOBUF_X13_Y0_N16
\output[14]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(14),
	devoe => ww_devoe,
	o => \output[14]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\output[15]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|r5|Q\(15),
	devoe => ww_devoe,
	o => \output[15]~output_o\);

-- Location: IOOBUF_X34_Y11_N2
\ready~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cycle~combout\,
	devoe => ww_devoe,
	o => \ready~output_o\);

-- Location: IOOBUF_X0_Y7_N16
\done~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ff0|gen_ff:9:ff|q~q\,
	devoe => ww_devoe,
	o => \done~output_o\);

-- Location: IOIBUF_X34_Y20_N1
\b_ad[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_ad(0),
	o => \b_ad[0]~input_o\);

-- Location: LCCOMB_X25_Y20_N6
\u0|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add2~0_combout\ = \b_ad[0]~input_o\ $ (VCC)
-- \u0|Add2~1\ = CARRY(\b_ad[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_ad[0]~input_o\,
	datad => VCC,
	combout => \u0|Add2~0_combout\,
	cout => \u0|Add2~1\);

-- Location: IOIBUF_X0_Y11_N1
\clock~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G4
\clock~inputclkctrl\ : cyclone10lp_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: LCCOMB_X24_Y20_N26
\u0|f1|gen_ff:0:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|f1|gen_ff:0:ff|q~feeder_combout\ = \ff0|gen_ff:0:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ff0|gen_ff:0:ff|q~q\,
	combout => \u0|f1|gen_ff:0:ff|q~feeder_combout\);

-- Location: IOIBUF_X0_Y11_N8
\reset~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G2
\reset~inputclkctrl\ : cyclone10lp_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~inputclkctrl_outclk\);

-- Location: FF_X24_Y20_N27
\u0|f1|gen_ff:0:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|f1|gen_ff:0:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:0:ff|q~q\);

-- Location: FF_X24_Y20_N5
\u0|f1|gen_ff:1:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:0:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:1:ff|q~q\);

-- Location: FF_X24_Y20_N15
\u0|f1|gen_ff:2:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:1:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:2:ff|q~q\);

-- Location: FF_X24_Y20_N11
\u0|f1|gen_ff:3:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:2:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:3:ff|q~q\);

-- Location: LCCOMB_X24_Y20_N24
\u0|f1|gen_ff:4:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|f1|gen_ff:4:ff|q~feeder_combout\ = \u0|f1|gen_ff:3:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|f1|gen_ff:3:ff|q~q\,
	combout => \u0|f1|gen_ff:4:ff|q~feeder_combout\);

-- Location: FF_X24_Y20_N25
\u0|f1|gen_ff:4:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|f1|gen_ff:4:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:4:ff|q~q\);

-- Location: FF_X24_Y20_N19
\u0|f1|gen_ff:5:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:4:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:5:ff|q~q\);

-- Location: FF_X24_Y20_N31
\u0|f1|gen_ff:6:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:5:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:6:ff|q~q\);

-- Location: FF_X21_Y18_N15
\u0|f1|gen_ff:7:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:6:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:7:ff|q~q\);

-- Location: FF_X21_Y18_N9
\u0|f1|gen_ff:8:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:7:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:8:ff|q~q\);

-- Location: FF_X21_Y18_N17
\u0|f1|gen_ff:9:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:8:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:9:ff|q~q\);

-- Location: FF_X24_Y20_N1
\u0|f1|gen_ff:10:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:9:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:10:ff|q~q\);

-- Location: LCCOMB_X21_Y18_N6
\u0|f1|gen_ff:11:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|f1|gen_ff:11:ff|q~feeder_combout\ = \u0|f1|gen_ff:10:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|f1|gen_ff:11:ff|q~feeder_combout\);

-- Location: FF_X21_Y18_N7
\u0|f1|gen_ff:11:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|f1|gen_ff:11:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:11:ff|q~q\);

-- Location: LCCOMB_X21_Y18_N20
\u0|f1|gen_ff:12:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|f1|gen_ff:12:ff|q~feeder_combout\ = \u0|f1|gen_ff:11:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|f1|gen_ff:11:ff|q~q\,
	combout => \u0|f1|gen_ff:12:ff|q~feeder_combout\);

-- Location: FF_X21_Y18_N21
\u0|f1|gen_ff:12:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|f1|gen_ff:12:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:12:ff|q~q\);

-- Location: FF_X21_Y18_N19
\u0|f1|gen_ff:13:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:12:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:13:ff|q~q\);

-- Location: LCCOMB_X21_Y18_N28
\u0|f1|gen_ff:14:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|f1|gen_ff:14:ff|q~feeder_combout\ = \u0|f1|gen_ff:13:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|f1|gen_ff:13:ff|q~q\,
	combout => \u0|f1|gen_ff:14:ff|q~feeder_combout\);

-- Location: FF_X21_Y18_N29
\u0|f1|gen_ff:14:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|f1|gen_ff:14:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:14:ff|q~q\);

-- Location: LCCOMB_X21_Y18_N30
\u0|f1|gen_ff:15:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|f1|gen_ff:15:ff|q~feeder_combout\ = \u0|f1|gen_ff:14:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|f1|gen_ff:14:ff|q~q\,
	combout => \u0|f1|gen_ff:15:ff|q~feeder_combout\);

-- Location: FF_X21_Y18_N31
\u0|f1|gen_ff:15:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|f1|gen_ff:15:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:15:ff|q~q\);

-- Location: FF_X21_Y18_N1
\u0|f1|gen_ff:16:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f1|gen_ff:15:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:16:ff|q~q\);

-- Location: LCCOMB_X24_Y18_N28
\u0|f1|gen_ff:17:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|f1|gen_ff:17:ff|q~feeder_combout\ = \u0|f1|gen_ff:16:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|f1|gen_ff:16:ff|q~q\,
	combout => \u0|f1|gen_ff:17:ff|q~feeder_combout\);

-- Location: FF_X24_Y18_N29
\u0|f1|gen_ff:17:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|f1|gen_ff:17:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f1|gen_ff:17:ff|q~q\);

-- Location: IOIBUF_X32_Y24_N15
\start~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_start,
	o => \start~input_o\);

-- Location: LCCOMB_X24_Y20_N28
\comb~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = (\u0|f1|gen_ff:17:ff|q~q\) # (\start~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|f1|gen_ff:17:ff|q~q\,
	datad => \start~input_o\,
	combout => \comb~0_combout\);

-- Location: FF_X24_Y20_N29
\ff0|gen_ff:0:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \comb~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ff0|gen_ff:0:ff|q~q\);

-- Location: LCCOMB_X25_Y20_N16
\u0|Add0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add0~0_combout\ = \b_ad[0]~input_o\ $ (VCC)
-- \u0|Add0~1\ = CARRY(\b_ad[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_ad[0]~input_o\,
	datad => VCC,
	combout => \u0|Add0~0_combout\,
	cout => \u0|Add0~1\);

-- Location: LCCOMB_X24_Y20_N2
\u0|w_ad[0]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[0]~2_combout\ = (\u0|f1|gen_ff:0:ff|q~q\ & (\b_ad[0]~input_o\)) # (!\u0|f1|gen_ff:0:ff|q~q\ & ((\u0|f1|gen_ff:1:ff|q~q\ & ((\u0|Add0~0_combout\))) # (!\u0|f1|gen_ff:1:ff|q~q\ & (\b_ad[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f1|gen_ff:0:ff|q~q\,
	datab => \b_ad[0]~input_o\,
	datac => \u0|f1|gen_ff:1:ff|q~q\,
	datad => \u0|Add0~0_combout\,
	combout => \u0|w_ad[0]~2_combout\);

-- Location: LCCOMB_X24_Y20_N8
\u0|w_ad[0]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[0]~3_combout\ = (\ff0|gen_ff:0:ff|q~q\ & (\u0|Add2~0_combout\)) # (!\ff0|gen_ff:0:ff|q~q\ & ((\u0|w_ad[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add2~0_combout\,
	datab => \ff0|gen_ff:0:ff|q~q\,
	datad => \u0|w_ad[0]~2_combout\,
	combout => \u0|w_ad[0]~3_combout\);

-- Location: LCCOMB_X24_Y20_N12
\u0|w_ad[1]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[1]~5_combout\ = (\ff0|gen_ff:0:ff|q~q\) # ((!\u0|f1|gen_ff:0:ff|q~q\ & \u0|f1|gen_ff:1:ff|q~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f1|gen_ff:0:ff|q~q\,
	datac => \u0|f1|gen_ff:1:ff|q~q\,
	datad => \ff0|gen_ff:0:ff|q~q\,
	combout => \u0|w_ad[1]~5_combout\);

-- Location: LCCOMB_X24_Y20_N0
\u0|w_ad[1]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[1]~4_combout\ = (\u0|f1|gen_ff:0:ff|q~q\) # (\ff0|gen_ff:0:ff|q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f1|gen_ff:0:ff|q~q\,
	datad => \ff0|gen_ff:0:ff|q~q\,
	combout => \u0|w_ad[1]~4_combout\);

-- Location: IOIBUF_X25_Y24_N8
\b_ad[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_ad(1),
	o => \b_ad[1]~input_o\);

-- Location: LCCOMB_X25_Y20_N8
\u0|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add2~2_combout\ = (\b_ad[1]~input_o\ & (!\u0|Add2~1\)) # (!\b_ad[1]~input_o\ & ((\u0|Add2~1\) # (GND)))
-- \u0|Add2~3\ = CARRY((!\u0|Add2~1\) # (!\b_ad[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b_ad[1]~input_o\,
	datad => VCC,
	cin => \u0|Add2~1\,
	combout => \u0|Add2~2_combout\,
	cout => \u0|Add2~3\);

-- Location: LCCOMB_X25_Y20_N18
\u0|Add0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add0~2_combout\ = (\b_ad[1]~input_o\ & (\u0|Add0~1\ & VCC)) # (!\b_ad[1]~input_o\ & (!\u0|Add0~1\))
-- \u0|Add0~3\ = CARRY((!\b_ad[1]~input_o\ & !\u0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b_ad[1]~input_o\,
	datad => VCC,
	cin => \u0|Add0~1\,
	combout => \u0|Add0~2_combout\,
	cout => \u0|Add0~3\);

-- Location: LCCOMB_X24_Y20_N6
\u0|w_ad[1]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[1]~13_combout\ = (\u0|f1|gen_ff:0:ff|q~q\ & (((\u0|Add2~2_combout\)))) # (!\u0|f1|gen_ff:0:ff|q~q\ & ((\ff0|gen_ff:0:ff|q~q\ & (\u0|Add2~2_combout\)) # (!\ff0|gen_ff:0:ff|q~q\ & ((\u0|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f1|gen_ff:0:ff|q~q\,
	datab => \ff0|gen_ff:0:ff|q~q\,
	datac => \u0|Add2~2_combout\,
	datad => \u0|Add0~2_combout\,
	combout => \u0|w_ad[1]~13_combout\);

-- Location: LCCOMB_X24_Y20_N22
\u0|w_ad[1]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[1]~6_combout\ = (\u0|w_ad[1]~5_combout\ & (((\u0|w_ad[1]~13_combout\)))) # (!\u0|w_ad[1]~5_combout\ & (\u0|w_ad[1]~4_combout\ $ ((\b_ad[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|w_ad[1]~5_combout\,
	datab => \u0|w_ad[1]~4_combout\,
	datac => \b_ad[1]~input_o\,
	datad => \u0|w_ad[1]~13_combout\,
	combout => \u0|w_ad[1]~6_combout\);

-- Location: IOIBUF_X25_Y24_N1
\b_ad[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_ad(2),
	o => \b_ad[2]~input_o\);

-- Location: LCCOMB_X25_Y20_N20
\u0|Add0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add0~4_combout\ = (\b_ad[2]~input_o\ & (\u0|Add0~3\ $ (GND))) # (!\b_ad[2]~input_o\ & (!\u0|Add0~3\ & VCC))
-- \u0|Add0~5\ = CARRY((\b_ad[2]~input_o\ & !\u0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_ad[2]~input_o\,
	datad => VCC,
	cin => \u0|Add0~3\,
	combout => \u0|Add0~4_combout\,
	cout => \u0|Add0~5\);

-- Location: LCCOMB_X25_Y20_N10
\u0|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add2~4_combout\ = (\b_ad[2]~input_o\ & (\u0|Add2~3\ $ (GND))) # (!\b_ad[2]~input_o\ & (!\u0|Add2~3\ & VCC))
-- \u0|Add2~5\ = CARRY((\b_ad[2]~input_o\ & !\u0|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_ad[2]~input_o\,
	datad => VCC,
	cin => \u0|Add2~3\,
	combout => \u0|Add2~4_combout\,
	cout => \u0|Add2~5\);

-- Location: LCCOMB_X25_Y20_N28
\u0|w_ad[2]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[2]~7_combout\ = (\u0|w_ad[1]~5_combout\ & ((\u0|w_ad[1]~4_combout\ & ((\u0|Add2~4_combout\))) # (!\u0|w_ad[1]~4_combout\ & (\u0|Add0~4_combout\)))) # (!\u0|w_ad[1]~5_combout\ & (((\u0|w_ad[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|w_ad[1]~5_combout\,
	datab => \u0|Add0~4_combout\,
	datac => \u0|w_ad[1]~4_combout\,
	datad => \u0|Add2~4_combout\,
	combout => \u0|w_ad[2]~7_combout\);

-- Location: LCCOMB_X25_Y20_N30
\u0|w_ad[2]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[2]~8_combout\ = (\u0|w_ad[1]~5_combout\ & (((\u0|w_ad[2]~7_combout\)))) # (!\u0|w_ad[1]~5_combout\ & (\b_ad[2]~input_o\ $ (((\b_ad[1]~input_o\ & \u0|w_ad[2]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|w_ad[1]~5_combout\,
	datab => \b_ad[2]~input_o\,
	datac => \b_ad[1]~input_o\,
	datad => \u0|w_ad[2]~7_combout\,
	combout => \u0|w_ad[2]~8_combout\);

-- Location: LCCOMB_X24_Y20_N20
\u0|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add1~0_combout\ = (\b_ad[1]~input_o\ & \b_ad[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \b_ad[1]~input_o\,
	datad => \b_ad[2]~input_o\,
	combout => \u0|Add1~0_combout\);

-- Location: IOIBUF_X25_Y24_N15
\b_ad[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_ad(3),
	o => \b_ad[3]~input_o\);

-- Location: LCCOMB_X24_Y20_N16
\u0|w_ad[3]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[3]~9_combout\ = (\u0|w_ad[1]~5_combout\ & (\u0|w_ad[1]~4_combout\)) # (!\u0|w_ad[1]~5_combout\ & (\b_ad[3]~input_o\ $ (((\u0|w_ad[1]~4_combout\ & \u0|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|w_ad[1]~5_combout\,
	datab => \u0|w_ad[1]~4_combout\,
	datac => \u0|Add1~0_combout\,
	datad => \b_ad[3]~input_o\,
	combout => \u0|w_ad[3]~9_combout\);

-- Location: LCCOMB_X25_Y20_N22
\u0|Add0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add0~6_combout\ = (\b_ad[3]~input_o\ & (!\u0|Add0~5\)) # (!\b_ad[3]~input_o\ & ((\u0|Add0~5\) # (GND)))
-- \u0|Add0~7\ = CARRY((!\u0|Add0~5\) # (!\b_ad[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b_ad[3]~input_o\,
	datad => VCC,
	cin => \u0|Add0~5\,
	combout => \u0|Add0~6_combout\,
	cout => \u0|Add0~7\);

-- Location: LCCOMB_X25_Y20_N12
\u0|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add2~6_combout\ = (\b_ad[3]~input_o\ & (!\u0|Add2~5\)) # (!\b_ad[3]~input_o\ & ((\u0|Add2~5\) # (GND)))
-- \u0|Add2~7\ = CARRY((!\u0|Add2~5\) # (!\b_ad[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \b_ad[3]~input_o\,
	datad => VCC,
	cin => \u0|Add2~5\,
	combout => \u0|Add2~6_combout\,
	cout => \u0|Add2~7\);

-- Location: LCCOMB_X25_Y20_N4
\u0|w_ad[3]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[3]~10_combout\ = (\u0|w_ad[3]~9_combout\ & (((\u0|Add2~6_combout\)) # (!\u0|w_ad[1]~5_combout\))) # (!\u0|w_ad[3]~9_combout\ & (\u0|w_ad[1]~5_combout\ & (\u0|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|w_ad[3]~9_combout\,
	datab => \u0|w_ad[1]~5_combout\,
	datac => \u0|Add0~6_combout\,
	datad => \u0|Add2~6_combout\,
	combout => \u0|w_ad[3]~10_combout\);

-- Location: IOIBUF_X34_Y20_N8
\b_ad[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b_ad(4),
	o => \b_ad[4]~input_o\);

-- Location: LCCOMB_X25_Y20_N2
\u0|Add1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add1~1_combout\ = \b_ad[4]~input_o\ $ (((\b_ad[2]~input_o\ & (\b_ad[1]~input_o\ & \b_ad[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_ad[2]~input_o\,
	datab => \b_ad[1]~input_o\,
	datac => \b_ad[3]~input_o\,
	datad => \b_ad[4]~input_o\,
	combout => \u0|Add1~1_combout\);

-- Location: LCCOMB_X25_Y20_N14
\u0|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add2~8_combout\ = \u0|Add2~7\ $ (!\b_ad[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \b_ad[4]~input_o\,
	cin => \u0|Add2~7\,
	combout => \u0|Add2~8_combout\);

-- Location: LCCOMB_X25_Y20_N24
\u0|Add0~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add0~8_combout\ = \u0|Add0~7\ $ (!\b_ad[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \b_ad[4]~input_o\,
	cin => \u0|Add0~7\,
	combout => \u0|Add0~8_combout\);

-- Location: LCCOMB_X25_Y20_N0
\u0|w_ad[4]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[4]~11_combout\ = (\u0|w_ad[1]~5_combout\ & (((\u0|w_ad[1]~4_combout\) # (\u0|Add0~8_combout\)))) # (!\u0|w_ad[1]~5_combout\ & (\b_ad[4]~input_o\ & (!\u0|w_ad[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|w_ad[1]~5_combout\,
	datab => \b_ad[4]~input_o\,
	datac => \u0|w_ad[1]~4_combout\,
	datad => \u0|Add0~8_combout\,
	combout => \u0|w_ad[4]~11_combout\);

-- Location: LCCOMB_X25_Y20_N26
\u0|w_ad[4]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|w_ad[4]~12_combout\ = (\u0|w_ad[1]~4_combout\ & ((\u0|w_ad[4]~11_combout\ & ((\u0|Add2~8_combout\))) # (!\u0|w_ad[4]~11_combout\ & (\u0|Add1~1_combout\)))) # (!\u0|w_ad[1]~4_combout\ & (((\u0|w_ad[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|w_ad[1]~4_combout\,
	datab => \u0|Add1~1_combout\,
	datac => \u0|Add2~8_combout\,
	datad => \u0|w_ad[4]~11_combout\,
	combout => \u0|w_ad[4]~12_combout\);

-- Location: IOIBUF_X11_Y0_N15
\clear~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clear,
	o => \clear~input_o\);

-- Location: LCCOMB_X24_Y20_N18
\u0|r2|Q[11]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q[11]~2_combout\ = (!\u0|f1|gen_ff:5:ff|q~q\ & !\u0|f1|gen_ff:6:ff|q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|f1|gen_ff:5:ff|q~q\,
	datad => \u0|f1|gen_ff:6:ff|q~q\,
	combout => \u0|r2|Q[11]~2_combout\);

-- Location: LCCOMB_X21_Y18_N18
\u0|lut_rd\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|lut_rd~combout\ = ((\u0|f1|gen_ff:4:ff|q~q\) # ((\u0|f1|gen_ff:13:ff|q~q\) # (\u0|f1|gen_ff:7:ff|q~q\))) # (!\u0|r2|Q[11]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q[11]~2_combout\,
	datab => \u0|f1|gen_ff:4:ff|q~q\,
	datac => \u0|f1|gen_ff:13:ff|q~q\,
	datad => \u0|f1|gen_ff:7:ff|q~q\,
	combout => \u0|lut_rd~combout\);

-- Location: LCCOMB_X17_Y15_N0
\~GND\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X24_Y17_N18
\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\ = \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) $ (VCC)
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\ = CARRY(\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\,
	cout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\);

-- Location: FF_X24_Y17_N19
\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \cycle~combout\,
	ena => \u0|f1|gen_ff:17:ff|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X24_Y17_N20
\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (!\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\)) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\) # (GND)))
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ = CARRY((!\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\,
	combout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\,
	cout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y17_N21
\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \cycle~combout\,
	ena => \u0|f1|gen_ff:17:ff|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1));

-- Location: LCCOMB_X24_Y17_N22
\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & (\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & (!\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ & VCC))
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\ = CARRY((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\,
	combout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\,
	cout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y17_N23
\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \cycle~combout\,
	ena => \u0|f1|gen_ff:17:ff|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X24_Y17_N24
\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\ = \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) $ (\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	cin => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\,
	combout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\);

-- Location: FF_X24_Y17_N25
\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \cycle~combout\,
	ena => \u0|f1|gen_ff:17:ff|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3));

-- Location: LCCOMB_X24_Y17_N28
\Mux11~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X24_Y17_N26
cycle : cyclone10lp_lcell_comb
-- Equation(s):
-- \cycle~combout\ = (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\u0|f1|gen_ff:17:ff|q~q\ & \Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \u0|f1|gen_ff:17:ff|q~q\,
	datad => \Mux11~0_combout\,
	combout => \cycle~combout\);

-- Location: LCCOMB_X24_Y15_N26
\u0|r8|Q[8]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q[8]~1_combout\ = (\cycle~combout\) # (\u0|f1|gen_ff:12:ff|q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cycle~combout\,
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r8|Q[8]~1_combout\);

-- Location: IOIBUF_X11_Y24_N1
\wbxh.bx[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(9),
	o => \wbxh.bx[9]~input_o\);

-- Location: LCCOMB_X24_Y17_N0
\Mux11~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	combout => \Mux11~1_combout\);

-- Location: IOIBUF_X34_Y19_N1
\input[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(0),
	o => \input[0]~input_o\);

-- Location: FF_X25_Y19_N15
\l0|reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[0]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][0]~q\);

-- Location: FF_X25_Y19_N9
\l0|reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][0]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][0]~q\);

-- Location: FF_X25_Y19_N17
\l0|reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][0]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][0]~q\);

-- Location: FF_X25_Y19_N23
\l0|reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][0]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][0]~q\);

-- Location: FF_X25_Y19_N13
\l0|reg[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][0]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][0]~q\);

-- Location: LCCOMB_X25_Y19_N10
\l0|reg[5][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[5][0]~feeder_combout\ = \l0|reg[4][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[4][0]~q\,
	combout => \l0|reg[5][0]~feeder_combout\);

-- Location: FF_X25_Y19_N11
\l0|reg[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[5][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][0]~q\);

-- Location: LCCOMB_X25_Y19_N12
\Mux15~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][0]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][0]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][0]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X25_Y19_N16
\Mux15~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux15~0_combout\ & ((\l0|reg[2][0]~q\))) # (!\Mux15~0_combout\ & (\l0|reg[4][0]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][0]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][0]~q\,
	datad => \Mux15~0_combout\,
	combout => \Mux15~1_combout\);

-- Location: LCCOMB_X25_Y19_N26
\l0|reg[6][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][0]~feeder_combout\ = \l0|reg[5][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][0]~q\,
	combout => \l0|reg[6][0]~feeder_combout\);

-- Location: FF_X25_Y19_N27
\l0|reg[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][0]~q\);

-- Location: FF_X25_Y19_N1
\l0|reg[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][0]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][0]~q\);

-- Location: FF_X25_Y19_N31
\l0|reg[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][0]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][0]~q\);

-- Location: FF_X25_Y19_N3
\l0|reg[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][0]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][0]~q\);

-- Location: LCCOMB_X25_Y19_N2
\Mux15~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux15~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][0]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][0]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][0]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][0]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux15~2_combout\);

-- Location: LCCOMB_X25_Y19_N0
\Mux15~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux15~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux15~2_combout\ & (\l0|reg[6][0]~q\)) # (!\Mux15~2_combout\ & ((\l0|reg[7][0]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][0]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][0]~q\,
	datad => \Mux15~2_combout\,
	combout => \Mux15~3_combout\);

-- Location: LCCOMB_X25_Y19_N8
\Mux15~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux15~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\) # ((\l0|reg[1][0]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (!\Mux11~1_combout\ & ((\Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \l0|reg[1][0]~q\,
	datad => \Mux15~3_combout\,
	combout => \Mux15~4_combout\);

-- Location: LCCOMB_X25_Y19_N14
\Mux15~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux15~5_combout\ = (\Mux11~1_combout\ & ((\Mux15~4_combout\ & ((\l0|reg[0][0]~q\))) # (!\Mux15~4_combout\ & (\Mux15~1_combout\)))) # (!\Mux11~1_combout\ & (((\Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~1_combout\,
	datab => \Mux15~1_combout\,
	datac => \l0|reg[0][0]~q\,
	datad => \Mux15~4_combout\,
	combout => \Mux15~5_combout\);

-- Location: LCCOMB_X24_Y17_N10
\Mux15~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux15~6_combout\ = (\Mux15~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \Mux15~5_combout\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	combout => \Mux15~6_combout\);

-- Location: IOIBUF_X30_Y24_N22
\input[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(1),
	o => \input[1]~input_o\);

-- Location: FF_X25_Y17_N27
\l0|reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[1]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][1]~q\);

-- Location: FF_X25_Y17_N31
\l0|reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][1]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][1]~q\);

-- Location: FF_X25_Y18_N25
\l0|reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][1]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][1]~q\);

-- Location: LCCOMB_X25_Y18_N26
\l0|reg[3][1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][1]~feeder_combout\ = \l0|reg[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][1]~q\,
	combout => \l0|reg[3][1]~feeder_combout\);

-- Location: FF_X25_Y18_N27
\l0|reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][1]~q\);

-- Location: FF_X25_Y18_N7
\l0|reg[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][1]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][1]~q\);

-- Location: LCCOMB_X25_Y18_N4
\l0|reg[5][1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[5][1]~feeder_combout\ = \l0|reg[4][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[4][1]~q\,
	combout => \l0|reg[5][1]~feeder_combout\);

-- Location: FF_X25_Y18_N5
\l0|reg[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[5][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][1]~q\);

-- Location: LCCOMB_X25_Y18_N12
\l0|reg[6][1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][1]~feeder_combout\ = \l0|reg[5][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][1]~q\,
	combout => \l0|reg[6][1]~feeder_combout\);

-- Location: FF_X25_Y18_N13
\l0|reg[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][1]~q\);

-- Location: FF_X25_Y18_N31
\l0|reg[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][1]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][1]~q\);

-- Location: FF_X25_Y18_N23
\l0|reg[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][1]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][1]~q\);

-- Location: FF_X25_Y18_N29
\l0|reg[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][1]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][1]~q\);

-- Location: LCCOMB_X25_Y18_N28
\Mux14~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][1]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][1]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][1]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][1]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux14~2_combout\);

-- Location: LCCOMB_X25_Y18_N30
\Mux14~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux14~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux14~2_combout\ & (\l0|reg[6][1]~q\)) # (!\Mux14~2_combout\ & ((\l0|reg[7][1]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][1]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][1]~q\,
	datad => \Mux14~2_combout\,
	combout => \Mux14~3_combout\);

-- Location: LCCOMB_X25_Y18_N6
\Mux14~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][1]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][1]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][1]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X25_Y18_N24
\Mux14~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux14~0_combout\ & ((\l0|reg[2][1]~q\))) # (!\Mux14~0_combout\ & (\l0|reg[4][1]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][1]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][1]~q\,
	datad => \Mux14~0_combout\,
	combout => \Mux14~1_combout\);

-- Location: LCCOMB_X24_Y17_N12
\Mux14~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux14~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\Mux11~1_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\ & ((\Mux14~1_combout\))) # (!\Mux11~1_combout\ & 
-- (\Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \Mux14~3_combout\,
	datad => \Mux14~1_combout\,
	combout => \Mux14~4_combout\);

-- Location: LCCOMB_X25_Y17_N26
\Mux14~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux14~5_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux14~4_combout\ & ((\l0|reg[0][1]~q\))) # (!\Mux14~4_combout\ & (\l0|reg[1][1]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[1][1]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[0][1]~q\,
	datad => \Mux14~4_combout\,
	combout => \Mux14~5_combout\);

-- Location: LCCOMB_X24_Y17_N6
\Mux14~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux14~6_combout\ = (\Mux14~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \Mux14~5_combout\,
	combout => \Mux14~6_combout\);

-- Location: IOIBUF_X32_Y24_N8
\input[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(2),
	o => \input[2]~input_o\);

-- Location: FF_X25_Y17_N9
\l0|reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[2]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][2]~q\);

-- Location: FF_X25_Y17_N25
\l0|reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][2]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][2]~q\);

-- Location: FF_X25_Y17_N21
\l0|reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][2]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][2]~q\);

-- Location: FF_X25_Y17_N5
\l0|reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][2]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][2]~q\);

-- Location: FF_X25_Y17_N19
\l0|reg[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][2]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][2]~q\);

-- Location: FF_X25_Y17_N7
\l0|reg[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][2]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][2]~q\);

-- Location: LCCOMB_X25_Y17_N18
\Mux13~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][2]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][2]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][2]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X25_Y17_N20
\Mux13~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux13~0_combout\ & ((\l0|reg[2][2]~q\))) # (!\Mux13~0_combout\ & (\l0|reg[4][2]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][2]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][2]~q\,
	datad => \Mux13~0_combout\,
	combout => \Mux13~1_combout\);

-- Location: LCCOMB_X25_Y17_N12
\l0|reg[6][2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][2]~feeder_combout\ = \l0|reg[5][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][2]~q\,
	combout => \l0|reg[6][2]~feeder_combout\);

-- Location: FF_X25_Y17_N13
\l0|reg[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][2]~q\);

-- Location: FF_X25_Y17_N29
\l0|reg[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][2]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][2]~q\);

-- Location: LCCOMB_X25_Y17_N22
\l0|reg[8][2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][2]~feeder_combout\ = \l0|reg[7][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][2]~q\,
	combout => \l0|reg[8][2]~feeder_combout\);

-- Location: FF_X25_Y17_N23
\l0|reg[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][2]~q\);

-- Location: FF_X25_Y17_N3
\l0|reg[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][2]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][2]~q\);

-- Location: LCCOMB_X25_Y17_N2
\Mux13~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux13~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][2]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][2]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][2]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux13~2_combout\);

-- Location: LCCOMB_X25_Y17_N28
\Mux13~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux13~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux13~2_combout\ & (\l0|reg[6][2]~q\)) # (!\Mux13~2_combout\ & ((\l0|reg[7][2]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][2]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][2]~q\,
	datad => \Mux13~2_combout\,
	combout => \Mux13~3_combout\);

-- Location: LCCOMB_X25_Y17_N24
\Mux13~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux13~4_combout\ = (\Mux11~1_combout\ & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))) # (!\Mux11~1_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\l0|reg[1][2]~q\)) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux13~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~1_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[1][2]~q\,
	datad => \Mux13~3_combout\,
	combout => \Mux13~4_combout\);

-- Location: LCCOMB_X25_Y17_N8
\Mux13~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux13~5_combout\ = (\Mux11~1_combout\ & ((\Mux13~4_combout\ & ((\l0|reg[0][2]~q\))) # (!\Mux13~4_combout\ & (\Mux13~1_combout\)))) # (!\Mux11~1_combout\ & (((\Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~1_combout\,
	datab => \Mux13~1_combout\,
	datac => \l0|reg[0][2]~q\,
	datad => \Mux13~4_combout\,
	combout => \Mux13~5_combout\);

-- Location: LCCOMB_X24_Y17_N4
\Mux13~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux13~6_combout\ = (\Mux13~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \Mux13~5_combout\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux13~6_combout\);

-- Location: IOIBUF_X28_Y24_N22
\input[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(3),
	o => \input[3]~input_o\);

-- Location: LCCOMB_X21_Y17_N22
\l0|reg[0][3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[0][3]~feeder_combout\ = \input[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \input[3]~input_o\,
	combout => \l0|reg[0][3]~feeder_combout\);

-- Location: FF_X21_Y17_N23
\l0|reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[0][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][3]~q\);

-- Location: FF_X21_Y17_N17
\l0|reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][3]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][3]~q\);

-- Location: FF_X21_Y17_N5
\l0|reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][3]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][3]~q\);

-- Location: FF_X21_Y17_N21
\l0|reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][3]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][3]~q\);

-- Location: FF_X21_Y17_N19
\l0|reg[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][3]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][3]~q\);

-- Location: FF_X21_Y17_N27
\l0|reg[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][3]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][3]~q\);

-- Location: LCCOMB_X21_Y17_N18
\Mux12~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\l0|reg[3][3]~q\) # (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (\l0|reg[5][3]~q\ & ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[5][3]~q\,
	datac => \l0|reg[3][3]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X21_Y17_N4
\Mux12~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux12~0_combout\ & ((\l0|reg[2][3]~q\))) # (!\Mux12~0_combout\ & (\l0|reg[4][3]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][3]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][3]~q\,
	datad => \Mux12~0_combout\,
	combout => \Mux12~1_combout\);

-- Location: FF_X21_Y17_N25
\l0|reg[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][3]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][3]~q\);

-- Location: FF_X21_Y17_N1
\l0|reg[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][3]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][3]~q\);

-- Location: LCCOMB_X21_Y17_N8
\l0|reg[8][3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][3]~feeder_combout\ = \l0|reg[7][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][3]~q\,
	combout => \l0|reg[8][3]~feeder_combout\);

-- Location: FF_X21_Y17_N9
\l0|reg[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][3]~q\);

-- Location: FF_X21_Y17_N7
\l0|reg[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][3]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][3]~q\);

-- Location: LCCOMB_X21_Y17_N6
\Mux12~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux12~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][3]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[8][3]~q\,
	datac => \l0|reg[9][3]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux12~2_combout\);

-- Location: LCCOMB_X21_Y17_N0
\Mux12~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux12~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux12~2_combout\ & (\l0|reg[6][3]~q\)) # (!\Mux12~2_combout\ & ((\l0|reg[7][3]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[6][3]~q\,
	datac => \l0|reg[7][3]~q\,
	datad => \Mux12~2_combout\,
	combout => \Mux12~3_combout\);

-- Location: LCCOMB_X24_Y17_N30
\Mux12~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux12~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\Mux11~1_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\ & (\Mux12~1_combout\)) # (!\Mux11~1_combout\ & 
-- ((\Mux12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \Mux12~1_combout\,
	datad => \Mux12~3_combout\,
	combout => \Mux12~4_combout\);

-- Location: LCCOMB_X21_Y17_N16
\Mux12~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux12~5_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux12~4_combout\ & (\l0|reg[0][3]~q\)) # (!\Mux12~4_combout\ & ((\l0|reg[1][3]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[0][3]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[1][3]~q\,
	datad => \Mux12~4_combout\,
	combout => \Mux12~5_combout\);

-- Location: LCCOMB_X21_Y17_N28
\Mux12~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux12~6_combout\ = (\Mux12~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \Mux12~5_combout\,
	combout => \Mux12~6_combout\);

-- Location: IOIBUF_X34_Y12_N22
\input[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(4),
	o => \input[4]~input_o\);

-- Location: FF_X22_Y17_N31
\l0|reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[4]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][4]~q\);

-- Location: FF_X22_Y17_N25
\l0|reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][4]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][4]~q\);

-- Location: FF_X23_Y18_N3
\l0|reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][4]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][4]~q\);

-- Location: LCCOMB_X23_Y18_N22
\l0|reg[3][4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][4]~feeder_combout\ = \l0|reg[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][4]~q\,
	combout => \l0|reg[3][4]~feeder_combout\);

-- Location: FF_X23_Y18_N23
\l0|reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][4]~q\);

-- Location: FF_X23_Y18_N1
\l0|reg[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][4]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][4]~q\);

-- Location: FF_X23_Y18_N19
\l0|reg[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][4]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][4]~q\);

-- Location: LCCOMB_X23_Y18_N0
\Mux11~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux11~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][4]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[5][4]~q\,
	datac => \l0|reg[3][4]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux11~2_combout\);

-- Location: LCCOMB_X23_Y18_N2
\Mux11~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux11~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux11~2_combout\ & ((\l0|reg[2][4]~q\))) # (!\Mux11~2_combout\ & (\l0|reg[4][4]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[4][4]~q\,
	datac => \l0|reg[2][4]~q\,
	datad => \Mux11~2_combout\,
	combout => \Mux11~3_combout\);

-- Location: LCCOMB_X23_Y18_N4
\l0|reg[6][4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][4]~feeder_combout\ = \l0|reg[5][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][4]~q\,
	combout => \l0|reg[6][4]~feeder_combout\);

-- Location: FF_X23_Y18_N5
\l0|reg[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][4]~q\);

-- Location: FF_X23_Y18_N7
\l0|reg[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][4]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][4]~q\);

-- Location: LCCOMB_X23_Y18_N20
\l0|reg[8][4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][4]~feeder_combout\ = \l0|reg[7][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][4]~q\,
	combout => \l0|reg[8][4]~feeder_combout\);

-- Location: FF_X23_Y18_N21
\l0|reg[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][4]~q\);

-- Location: FF_X23_Y18_N11
\l0|reg[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][4]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][4]~q\);

-- Location: LCCOMB_X23_Y18_N10
\Mux11~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux11~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][4]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][4]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[8][4]~q\,
	datac => \l0|reg[9][4]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux11~4_combout\);

-- Location: LCCOMB_X23_Y18_N6
\Mux11~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux11~5_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux11~4_combout\ & (\l0|reg[6][4]~q\)) # (!\Mux11~4_combout\ & ((\l0|reg[7][4]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[6][4]~q\,
	datac => \l0|reg[7][4]~q\,
	datad => \Mux11~4_combout\,
	combout => \Mux11~5_combout\);

-- Location: LCCOMB_X22_Y17_N24
\Mux11~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux11~6_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\) # ((\l0|reg[1][4]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (!\Mux11~1_combout\ & ((\Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \l0|reg[1][4]~q\,
	datad => \Mux11~5_combout\,
	combout => \Mux11~6_combout\);

-- Location: LCCOMB_X22_Y17_N30
\Mux11~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux11~7_combout\ = (\Mux11~1_combout\ & ((\Mux11~6_combout\ & ((\l0|reg[0][4]~q\))) # (!\Mux11~6_combout\ & (\Mux11~3_combout\)))) # (!\Mux11~1_combout\ & (((\Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~3_combout\,
	datab => \Mux11~1_combout\,
	datac => \l0|reg[0][4]~q\,
	datad => \Mux11~6_combout\,
	combout => \Mux11~7_combout\);

-- Location: LCCOMB_X21_Y17_N12
\Mux11~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux11~8_combout\ = (\Mux11~7_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \Mux11~7_combout\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux11~8_combout\);

-- Location: IOIBUF_X34_Y12_N15
\input[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(5),
	o => \input[5]~input_o\);

-- Location: LCCOMB_X22_Y17_N26
\l0|reg[0][5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[0][5]~feeder_combout\ = \input[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \input[5]~input_o\,
	combout => \l0|reg[0][5]~feeder_combout\);

-- Location: FF_X22_Y17_N27
\l0|reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[0][5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][5]~q\);

-- Location: FF_X22_Y17_N21
\l0|reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][5]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][5]~q\);

-- Location: FF_X23_Y18_N15
\l0|reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][5]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][5]~q\);

-- Location: FF_X23_Y18_N9
\l0|reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][5]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][5]~q\);

-- Location: FF_X23_Y18_N17
\l0|reg[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][5]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][5]~q\);

-- Location: LCCOMB_X23_Y18_N26
\l0|reg[5][5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[5][5]~feeder_combout\ = \l0|reg[4][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[4][5]~q\,
	combout => \l0|reg[5][5]~feeder_combout\);

-- Location: FF_X23_Y18_N27
\l0|reg[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[5][5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][5]~q\);

-- Location: LCCOMB_X23_Y18_N16
\Mux10~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][5]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[5][5]~q\,
	datac => \l0|reg[3][5]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X23_Y18_N14
\Mux10~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux10~0_combout\ & ((\l0|reg[2][5]~q\))) # (!\Mux10~0_combout\ & (\l0|reg[4][5]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[4][5]~q\,
	datac => \l0|reg[2][5]~q\,
	datad => \Mux10~0_combout\,
	combout => \Mux10~1_combout\);

-- Location: FF_X23_Y18_N25
\l0|reg[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][5]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][5]~q\);

-- Location: FF_X23_Y18_N31
\l0|reg[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][5]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][5]~q\);

-- Location: FF_X23_Y18_N13
\l0|reg[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][5]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][5]~q\);

-- Location: FF_X23_Y18_N29
\l0|reg[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][5]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][5]~q\);

-- Location: LCCOMB_X23_Y18_N28
\Mux10~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][5]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][5]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[8][5]~q\,
	datac => \l0|reg[9][5]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux10~2_combout\);

-- Location: LCCOMB_X23_Y18_N30
\Mux10~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux10~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux10~2_combout\ & (\l0|reg[6][5]~q\)) # (!\Mux10~2_combout\ & ((\l0|reg[7][5]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[6][5]~q\,
	datac => \l0|reg[7][5]~q\,
	datad => \Mux10~2_combout\,
	combout => \Mux10~3_combout\);

-- Location: LCCOMB_X24_Y17_N8
\Mux10~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\Mux11~1_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\ & (\Mux10~1_combout\)) # (!\Mux11~1_combout\ & 
-- ((\Mux10~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \Mux10~1_combout\,
	datad => \Mux10~3_combout\,
	combout => \Mux10~4_combout\);

-- Location: LCCOMB_X22_Y17_N20
\Mux10~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux10~5_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux10~4_combout\ & (\l0|reg[0][5]~q\)) # (!\Mux10~4_combout\ & ((\l0|reg[1][5]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[0][5]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[1][5]~q\,
	datad => \Mux10~4_combout\,
	combout => \Mux10~5_combout\);

-- Location: LCCOMB_X22_Y17_N2
\Mux10~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux10~6_combout\ = (\Mux10~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => \Mux10~5_combout\,
	combout => \Mux10~6_combout\);

-- Location: IOIBUF_X34_Y19_N8
\input[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(6),
	o => \input[6]~input_o\);

-- Location: FF_X23_Y19_N21
\l0|reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[6]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][6]~q\);

-- Location: FF_X23_Y19_N23
\l0|reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][6]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][6]~q\);

-- Location: FF_X23_Y19_N11
\l0|reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][6]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][6]~q\);

-- Location: FF_X23_Y19_N9
\l0|reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][6]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][6]~q\);

-- Location: FF_X23_Y19_N7
\l0|reg[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][6]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][6]~q\);

-- Location: FF_X23_Y19_N15
\l0|reg[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][6]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][6]~q\);

-- Location: LCCOMB_X23_Y19_N6
\Mux9~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][6]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[5][6]~q\,
	datac => \l0|reg[3][6]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X23_Y19_N10
\Mux9~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux9~0_combout\ & ((\l0|reg[2][6]~q\))) # (!\Mux9~0_combout\ & (\l0|reg[4][6]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[4][6]~q\,
	datac => \l0|reg[2][6]~q\,
	datad => \Mux9~0_combout\,
	combout => \Mux9~1_combout\);

-- Location: LCCOMB_X23_Y17_N30
\l0|reg[6][6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][6]~feeder_combout\ = \l0|reg[5][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][6]~q\,
	combout => \l0|reg[6][6]~feeder_combout\);

-- Location: FF_X23_Y17_N31
\l0|reg[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][6]~q\);

-- Location: FF_X23_Y17_N7
\l0|reg[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][6]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][6]~q\);

-- Location: LCCOMB_X23_Y17_N4
\l0|reg[8][6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][6]~feeder_combout\ = \l0|reg[7][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][6]~q\,
	combout => \l0|reg[8][6]~feeder_combout\);

-- Location: FF_X23_Y17_N5
\l0|reg[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][6]~q\);

-- Location: FF_X23_Y17_N29
\l0|reg[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][6]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][6]~q\);

-- Location: LCCOMB_X23_Y17_N28
\Mux9~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux9~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][6]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[8][6]~q\,
	datac => \l0|reg[9][6]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux9~2_combout\);

-- Location: LCCOMB_X23_Y17_N6
\Mux9~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux9~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux9~2_combout\ & (\l0|reg[6][6]~q\)) # (!\Mux9~2_combout\ & ((\l0|reg[7][6]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][6]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][6]~q\,
	datad => \Mux9~2_combout\,
	combout => \Mux9~3_combout\);

-- Location: LCCOMB_X23_Y19_N28
\Mux9~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux9~4_combout\ = (\Mux11~1_combout\ & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))) # (!\Mux11~1_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\l0|reg[1][6]~q\)) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[1][6]~q\,
	datab => \Mux11~1_combout\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \Mux9~3_combout\,
	combout => \Mux9~4_combout\);

-- Location: LCCOMB_X23_Y19_N20
\Mux9~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux9~5_combout\ = (\Mux11~1_combout\ & ((\Mux9~4_combout\ & ((\l0|reg[0][6]~q\))) # (!\Mux9~4_combout\ & (\Mux9~1_combout\)))) # (!\Mux11~1_combout\ & (((\Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~1_combout\,
	datab => \Mux11~1_combout\,
	datac => \l0|reg[0][6]~q\,
	datad => \Mux9~4_combout\,
	combout => \Mux9~5_combout\);

-- Location: LCCOMB_X23_Y19_N24
\Mux9~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux9~6_combout\ = (\Mux9~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \Mux9~5_combout\,
	combout => \Mux9~6_combout\);

-- Location: IOIBUF_X34_Y12_N8
\input[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(7),
	o => \input[7]~input_o\);

-- Location: FF_X23_Y17_N3
\l0|reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[7]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][7]~q\);

-- Location: LCCOMB_X23_Y17_N26
\l0|reg[1][7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[1][7]~feeder_combout\ = \l0|reg[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[0][7]~q\,
	combout => \l0|reg[1][7]~feeder_combout\);

-- Location: FF_X23_Y17_N27
\l0|reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[1][7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][7]~q\);

-- Location: FF_X23_Y17_N13
\l0|reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][7]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][7]~q\);

-- Location: FF_X23_Y17_N15
\l0|reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][7]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][7]~q\);

-- Location: FF_X23_Y17_N21
\l0|reg[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][7]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][7]~q\);

-- Location: FF_X23_Y17_N19
\l0|reg[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][7]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][7]~q\);

-- Location: LCCOMB_X23_Y17_N20
\Mux8~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\l0|reg[3][7]~q\) # (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (\l0|reg[5][7]~q\ & ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[5][7]~q\,
	datac => \l0|reg[3][7]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X23_Y17_N12
\Mux8~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux8~0_combout\ & ((\l0|reg[2][7]~q\))) # (!\Mux8~0_combout\ & (\l0|reg[4][7]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][7]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][7]~q\,
	datad => \Mux8~0_combout\,
	combout => \Mux8~1_combout\);

-- Location: LCCOMB_X23_Y17_N8
\l0|reg[6][7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][7]~feeder_combout\ = \l0|reg[5][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][7]~q\,
	combout => \l0|reg[6][7]~feeder_combout\);

-- Location: FF_X23_Y17_N9
\l0|reg[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][7]~q\);

-- Location: FF_X23_Y17_N17
\l0|reg[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][7]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][7]~q\);

-- Location: FF_X23_Y17_N23
\l0|reg[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][7]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][7]~q\);

-- Location: FF_X23_Y17_N1
\l0|reg[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][7]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][7]~q\);

-- Location: LCCOMB_X23_Y17_N0
\Mux8~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][7]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][7]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][7]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][7]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux8~2_combout\);

-- Location: LCCOMB_X23_Y17_N16
\Mux8~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux8~2_combout\ & (\l0|reg[6][7]~q\)) # (!\Mux8~2_combout\ & ((\l0|reg[7][7]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[6][7]~q\,
	datac => \l0|reg[7][7]~q\,
	datad => \Mux8~2_combout\,
	combout => \Mux8~3_combout\);

-- Location: LCCOMB_X23_Y17_N24
\Mux8~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (((\Mux11~1_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\ & (\Mux8~1_combout\)) # (!\Mux11~1_combout\ & 
-- ((\Mux8~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \Mux11~1_combout\,
	datad => \Mux8~3_combout\,
	combout => \Mux8~4_combout\);

-- Location: LCCOMB_X23_Y17_N2
\Mux8~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux8~5_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux8~4_combout\ & ((\l0|reg[0][7]~q\))) # (!\Mux8~4_combout\ & (\l0|reg[1][7]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[1][7]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[0][7]~q\,
	datad => \Mux8~4_combout\,
	combout => \Mux8~5_combout\);

-- Location: LCCOMB_X24_Y17_N2
\Mux8~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux8~6_combout\ = (\Mux8~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \Mux8~5_combout\,
	combout => \Mux8~6_combout\);

-- Location: IOIBUF_X34_Y12_N1
\input[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(8),
	o => \input[8]~input_o\);

-- Location: FF_X26_Y17_N9
\l0|reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[8]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][8]~q\);

-- Location: FF_X26_Y17_N19
\l0|reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][8]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][8]~q\);

-- Location: FF_X26_Y17_N23
\l0|reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][8]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][8]~q\);

-- Location: LCCOMB_X26_Y17_N14
\l0|reg[3][8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][8]~feeder_combout\ = \l0|reg[2][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][8]~q\,
	combout => \l0|reg[3][8]~feeder_combout\);

-- Location: FF_X26_Y17_N15
\l0|reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][8]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][8]~q\);

-- Location: FF_X26_Y17_N13
\l0|reg[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][8]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][8]~q\);

-- Location: FF_X26_Y17_N5
\l0|reg[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][8]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][8]~q\);

-- Location: LCCOMB_X26_Y17_N12
\Mux7~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][8]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[5][8]~q\,
	datac => \l0|reg[3][8]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X26_Y17_N22
\Mux7~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux7~0_combout\ & ((\l0|reg[2][8]~q\))) # (!\Mux7~0_combout\ & (\l0|reg[4][8]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[4][8]~q\,
	datac => \l0|reg[2][8]~q\,
	datad => \Mux7~0_combout\,
	combout => \Mux7~1_combout\);

-- Location: FF_X26_Y17_N11
\l0|reg[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][8]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][8]~q\);

-- Location: LCCOMB_X28_Y17_N12
\l0|reg[7][8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[7][8]~feeder_combout\ = \l0|reg[6][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[6][8]~q\,
	combout => \l0|reg[7][8]~feeder_combout\);

-- Location: FF_X28_Y17_N13
\l0|reg[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[7][8]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][8]~q\);

-- Location: LCCOMB_X26_Y17_N6
\l0|reg[8][8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][8]~feeder_combout\ = \l0|reg[7][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][8]~q\,
	combout => \l0|reg[8][8]~feeder_combout\);

-- Location: FF_X26_Y17_N7
\l0|reg[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][8]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][8]~q\);

-- Location: FF_X26_Y17_N29
\l0|reg[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][8]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][8]~q\);

-- Location: LCCOMB_X26_Y17_N28
\Mux7~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux7~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][8]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][8]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][8]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][8]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux7~2_combout\);

-- Location: LCCOMB_X26_Y17_N10
\Mux7~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux7~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux7~2_combout\ & ((\l0|reg[6][8]~q\))) # (!\Mux7~2_combout\ & (\l0|reg[7][8]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[7][8]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[6][8]~q\,
	datad => \Mux7~2_combout\,
	combout => \Mux7~3_combout\);

-- Location: LCCOMB_X26_Y17_N18
\Mux7~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\) # ((\l0|reg[1][8]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (!\Mux11~1_combout\ & ((\Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \l0|reg[1][8]~q\,
	datad => \Mux7~3_combout\,
	combout => \Mux7~4_combout\);

-- Location: LCCOMB_X26_Y17_N8
\Mux7~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux7~5_combout\ = (\Mux11~1_combout\ & ((\Mux7~4_combout\ & ((\l0|reg[0][8]~q\))) # (!\Mux7~4_combout\ & (\Mux7~1_combout\)))) # (!\Mux11~1_combout\ & (((\Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~1_combout\,
	datab => \Mux11~1_combout\,
	datac => \l0|reg[0][8]~q\,
	datad => \Mux7~4_combout\,
	combout => \Mux7~5_combout\);

-- Location: LCCOMB_X26_Y17_N16
\Mux7~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux7~6_combout\ = (\Mux7~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \Mux7~5_combout\,
	combout => \Mux7~6_combout\);

-- Location: IOIBUF_X34_Y18_N15
\input[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(9),
	o => \input[9]~input_o\);

-- Location: FF_X24_Y18_N9
\l0|reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[9]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][9]~q\);

-- Location: LCCOMB_X24_Y18_N22
\l0|reg[1][9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[1][9]~feeder_combout\ = \l0|reg[0][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[0][9]~q\,
	combout => \l0|reg[1][9]~feeder_combout\);

-- Location: FF_X24_Y18_N23
\l0|reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[1][9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][9]~q\);

-- Location: FF_X25_Y18_N3
\l0|reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][9]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][9]~q\);

-- Location: LCCOMB_X25_Y18_N14
\l0|reg[3][9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][9]~feeder_combout\ = \l0|reg[2][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][9]~q\,
	combout => \l0|reg[3][9]~feeder_combout\);

-- Location: FF_X25_Y18_N15
\l0|reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][9]~q\);

-- Location: FF_X25_Y18_N19
\l0|reg[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][9]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][9]~q\);

-- Location: FF_X25_Y18_N21
\l0|reg[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][9]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][9]~q\);

-- Location: FF_X25_Y18_N17
\l0|reg[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][9]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][9]~q\);

-- Location: FF_X25_Y18_N9
\l0|reg[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][9]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][9]~q\);

-- Location: FF_X25_Y18_N11
\l0|reg[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][9]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][9]~q\);

-- Location: FF_X25_Y18_N1
\l0|reg[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][9]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][9]~q\);

-- Location: LCCOMB_X25_Y18_N0
\Mux6~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux6~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][9]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][9]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][9]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][9]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux6~2_combout\);

-- Location: LCCOMB_X25_Y18_N8
\Mux6~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux6~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux6~2_combout\ & (\l0|reg[6][9]~q\)) # (!\Mux6~2_combout\ & ((\l0|reg[7][9]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[6][9]~q\,
	datac => \l0|reg[7][9]~q\,
	datad => \Mux6~2_combout\,
	combout => \Mux6~3_combout\);

-- Location: LCCOMB_X25_Y18_N18
\Mux6~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][9]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][9]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][9]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X25_Y18_N2
\Mux6~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux6~0_combout\ & ((\l0|reg[2][9]~q\))) # (!\Mux6~0_combout\ & (\l0|reg[4][9]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][9]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][9]~q\,
	datad => \Mux6~0_combout\,
	combout => \Mux6~1_combout\);

-- Location: LCCOMB_X24_Y18_N24
\Mux6~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux6~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\Mux11~1_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\ & ((\Mux6~1_combout\))) # (!\Mux11~1_combout\ & 
-- (\Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \Mux6~3_combout\,
	datad => \Mux6~1_combout\,
	combout => \Mux6~4_combout\);

-- Location: LCCOMB_X24_Y18_N8
\Mux6~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux6~5_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux6~4_combout\ & ((\l0|reg[0][9]~q\))) # (!\Mux6~4_combout\ & (\l0|reg[1][9]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[1][9]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[0][9]~q\,
	datad => \Mux6~4_combout\,
	combout => \Mux6~5_combout\);

-- Location: LCCOMB_X24_Y18_N30
\Mux6~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux6~6_combout\ = (\Mux6~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \Mux6~5_combout\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux6~6_combout\);

-- Location: IOIBUF_X30_Y24_N8
\input[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(10),
	o => \input[10]~input_o\);

-- Location: FF_X22_Y17_N9
\l0|reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[10]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][10]~q\);

-- Location: FF_X22_Y17_N23
\l0|reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][10]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][10]~q\);

-- Location: FF_X22_Y17_N13
\l0|reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][10]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][10]~q\);

-- Location: FF_X22_Y17_N5
\l0|reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][10]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][10]~q\);

-- Location: FF_X22_Y17_N7
\l0|reg[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][10]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][10]~q\);

-- Location: FF_X22_Y17_N15
\l0|reg[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][10]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][10]~q\);

-- Location: LCCOMB_X22_Y17_N6
\Mux5~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\l0|reg[3][10]~q\) # (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (\l0|reg[5][10]~q\ & ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[5][10]~q\,
	datac => \l0|reg[3][10]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X22_Y17_N12
\Mux5~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = (\Mux5~0_combout\ & (((\l0|reg[2][10]~q\) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\Mux5~0_combout\ & (\l0|reg[4][10]~q\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~0_combout\,
	datab => \l0|reg[4][10]~q\,
	datac => \l0|reg[2][10]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux5~1_combout\);

-- Location: FF_X22_Y17_N29
\l0|reg[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][10]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][10]~q\);

-- Location: FF_X22_Y17_N1
\l0|reg[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][10]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][10]~q\);

-- Location: FF_X22_Y17_N19
\l0|reg[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][10]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][10]~q\);

-- Location: FF_X22_Y17_N17
\l0|reg[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][10]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][10]~q\);

-- Location: LCCOMB_X22_Y17_N16
\Mux5~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux5~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][10]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[8][10]~q\,
	datac => \l0|reg[9][10]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux5~2_combout\);

-- Location: LCCOMB_X22_Y17_N0
\Mux5~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux5~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux5~2_combout\ & (\l0|reg[6][10]~q\)) # (!\Mux5~2_combout\ & ((\l0|reg[7][10]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[6][10]~q\,
	datac => \l0|reg[7][10]~q\,
	datad => \Mux5~2_combout\,
	combout => \Mux5~3_combout\);

-- Location: LCCOMB_X22_Y17_N10
\Mux5~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux5~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\l0|reg[1][10]~q\) # ((\Mux11~1_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (((!\Mux11~1_combout\ & \Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[1][10]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \Mux11~1_combout\,
	datad => \Mux5~3_combout\,
	combout => \Mux5~4_combout\);

-- Location: LCCOMB_X22_Y17_N8
\Mux5~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux5~5_combout\ = (\Mux11~1_combout\ & ((\Mux5~4_combout\ & ((\l0|reg[0][10]~q\))) # (!\Mux5~4_combout\ & (\Mux5~1_combout\)))) # (!\Mux11~1_combout\ & (((\Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~1_combout\,
	datab => \Mux11~1_combout\,
	datac => \l0|reg[0][10]~q\,
	datad => \Mux5~4_combout\,
	combout => \Mux5~5_combout\);

-- Location: LCCOMB_X21_Y17_N14
\Mux5~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux5~6_combout\ = (\Mux5~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \Mux5~5_combout\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux5~6_combout\);

-- Location: IOIBUF_X28_Y24_N1
\input[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(11),
	o => \input[11]~input_o\);

-- Location: LCCOMB_X21_Y17_N10
\l0|reg[0][11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[0][11]~feeder_combout\ = \input[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \input[11]~input_o\,
	combout => \l0|reg[0][11]~feeder_combout\);

-- Location: FF_X21_Y17_N11
\l0|reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[0][11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][11]~q\);

-- Location: FF_X21_Y17_N3
\l0|reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][11]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][11]~q\);

-- Location: FF_X24_Y19_N3
\l0|reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][11]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][11]~q\);

-- Location: LCCOMB_X24_Y19_N14
\l0|reg[3][11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][11]~feeder_combout\ = \l0|reg[2][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][11]~q\,
	combout => \l0|reg[3][11]~feeder_combout\);

-- Location: FF_X24_Y19_N15
\l0|reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][11]~q\);

-- Location: FF_X24_Y19_N7
\l0|reg[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][11]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][11]~q\);

-- Location: FF_X24_Y19_N1
\l0|reg[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][11]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][11]~q\);

-- Location: LCCOMB_X24_Y19_N22
\l0|reg[6][11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][11]~feeder_combout\ = \l0|reg[5][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][11]~q\,
	combout => \l0|reg[6][11]~feeder_combout\);

-- Location: FF_X24_Y19_N23
\l0|reg[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][11]~q\);

-- Location: FF_X24_Y19_N29
\l0|reg[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][11]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][11]~q\);

-- Location: LCCOMB_X24_Y19_N30
\l0|reg[8][11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][11]~feeder_combout\ = \l0|reg[7][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][11]~q\,
	combout => \l0|reg[8][11]~feeder_combout\);

-- Location: FF_X24_Y19_N31
\l0|reg[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][11]~q\);

-- Location: FF_X24_Y19_N19
\l0|reg[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][11]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][11]~q\);

-- Location: LCCOMB_X24_Y19_N18
\Mux4~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][11]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][11]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][11]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux4~2_combout\);

-- Location: LCCOMB_X24_Y19_N28
\Mux4~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux4~2_combout\ & (\l0|reg[6][11]~q\)) # (!\Mux4~2_combout\ & ((\l0|reg[7][11]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][11]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][11]~q\,
	datad => \Mux4~2_combout\,
	combout => \Mux4~3_combout\);

-- Location: LCCOMB_X24_Y19_N6
\Mux4~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\l0|reg[3][11]~q\) # (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (\l0|reg[5][11]~q\ & ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][11]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[3][11]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X24_Y19_N2
\Mux4~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux4~0_combout\ & ((\l0|reg[2][11]~q\))) # (!\Mux4~0_combout\ & (\l0|reg[4][11]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[4][11]~q\,
	datac => \l0|reg[2][11]~q\,
	datad => \Mux4~0_combout\,
	combout => \Mux4~1_combout\);

-- Location: LCCOMB_X24_Y17_N16
\Mux4~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\Mux11~1_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\ & ((\Mux4~1_combout\))) # (!\Mux11~1_combout\ & 
-- (\Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \Mux4~3_combout\,
	datad => \Mux4~1_combout\,
	combout => \Mux4~4_combout\);

-- Location: LCCOMB_X21_Y17_N2
\Mux4~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux4~5_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux4~4_combout\ & (\l0|reg[0][11]~q\)) # (!\Mux4~4_combout\ & ((\l0|reg[1][11]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[0][11]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[1][11]~q\,
	datad => \Mux4~4_combout\,
	combout => \Mux4~5_combout\);

-- Location: LCCOMB_X21_Y17_N30
\Mux4~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux4~6_combout\ = (\Mux4~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \Mux4~5_combout\,
	combout => \Mux4~6_combout\);

-- Location: IOIBUF_X30_Y24_N1
\input[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(12),
	o => \input[12]~input_o\);

-- Location: FF_X25_Y19_N25
\l0|reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[12]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][12]~q\);

-- Location: FF_X25_Y19_N29
\l0|reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][12]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][12]~q\);

-- Location: FF_X25_Y19_N19
\l0|reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][12]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][12]~q\);

-- Location: FF_X25_Y19_N5
\l0|reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][12]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][12]~q\);

-- Location: FF_X25_Y19_N21
\l0|reg[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][12]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][12]~q\);

-- Location: FF_X25_Y19_N7
\l0|reg[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][12]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][12]~q\);

-- Location: LCCOMB_X25_Y19_N20
\Mux3~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][12]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][12]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][12]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X25_Y19_N18
\Mux3~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux3~0_combout\ & ((\l0|reg[2][12]~q\))) # (!\Mux3~0_combout\ & (\l0|reg[4][12]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][12]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][12]~q\,
	datad => \Mux3~0_combout\,
	combout => \Mux3~1_combout\);

-- Location: FF_X24_Y19_N9
\l0|reg[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][12]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][12]~q\);

-- Location: FF_X24_Y19_N25
\l0|reg[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][12]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][12]~q\);

-- Location: LCCOMB_X24_Y19_N4
\l0|reg[8][12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][12]~feeder_combout\ = \l0|reg[7][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][12]~q\,
	combout => \l0|reg[8][12]~feeder_combout\);

-- Location: FF_X24_Y19_N5
\l0|reg[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][12]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][12]~q\);

-- Location: FF_X24_Y19_N21
\l0|reg[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][12]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][12]~q\);

-- Location: LCCOMB_X24_Y19_N20
\Mux3~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][12]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][12]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][12]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux3~2_combout\);

-- Location: LCCOMB_X24_Y19_N24
\Mux3~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux3~2_combout\ & (\l0|reg[6][12]~q\)) # (!\Mux3~2_combout\ & ((\l0|reg[7][12]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][12]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][12]~q\,
	datad => \Mux3~2_combout\,
	combout => \Mux3~3_combout\);

-- Location: LCCOMB_X25_Y19_N28
\Mux3~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\) # ((\l0|reg[1][12]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (!\Mux11~1_combout\ & ((\Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \l0|reg[1][12]~q\,
	datad => \Mux3~3_combout\,
	combout => \Mux3~4_combout\);

-- Location: LCCOMB_X25_Y19_N24
\Mux3~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux3~5_combout\ = (\Mux11~1_combout\ & ((\Mux3~4_combout\ & ((\l0|reg[0][12]~q\))) # (!\Mux3~4_combout\ & (\Mux3~1_combout\)))) # (!\Mux11~1_combout\ & (((\Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~1_combout\,
	datab => \Mux3~1_combout\,
	datac => \l0|reg[0][12]~q\,
	datad => \Mux3~4_combout\,
	combout => \Mux3~5_combout\);

-- Location: LCCOMB_X24_Y17_N14
\Mux3~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux3~6_combout\ = (\Mux3~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \Mux3~5_combout\,
	combout => \Mux3~6_combout\);

-- Location: IOIBUF_X34_Y18_N1
\input[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(13),
	o => \input[13]~input_o\);

-- Location: FF_X26_Y17_N25
\l0|reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[13]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][13]~q\);

-- Location: FF_X26_Y17_N1
\l0|reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][13]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][13]~q\);

-- Location: FF_X23_Y17_N11
\l0|reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][13]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][13]~q\);

-- Location: FF_X26_Y17_N21
\l0|reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][13]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][13]~q\);

-- Location: FF_X26_Y17_N31
\l0|reg[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][13]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][13]~q\);

-- Location: LCCOMB_X26_Y17_N26
\l0|reg[5][13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[5][13]~feeder_combout\ = \l0|reg[4][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[4][13]~q\,
	combout => \l0|reg[5][13]~feeder_combout\);

-- Location: FF_X26_Y17_N27
\l0|reg[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[5][13]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][13]~q\);

-- Location: LCCOMB_X26_Y17_N20
\Mux2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][13]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][13]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][13]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X26_Y17_N30
\Mux2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux2~0_combout\ & (\l0|reg[2][13]~q\)) # (!\Mux2~0_combout\ & ((\l0|reg[4][13]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[2][13]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[4][13]~q\,
	datad => \Mux2~0_combout\,
	combout => \Mux2~1_combout\);

-- Location: LCCOMB_X25_Y17_N10
\l0|reg[6][13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][13]~feeder_combout\ = \l0|reg[5][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][13]~q\,
	combout => \l0|reg[6][13]~feeder_combout\);

-- Location: FF_X25_Y17_N11
\l0|reg[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][13]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][13]~q\);

-- Location: FF_X25_Y17_N17
\l0|reg[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][13]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][13]~q\);

-- Location: LCCOMB_X25_Y17_N14
\l0|reg[8][13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][13]~feeder_combout\ = \l0|reg[7][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][13]~q\,
	combout => \l0|reg[8][13]~feeder_combout\);

-- Location: FF_X25_Y17_N15
\l0|reg[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][13]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][13]~q\);

-- Location: FF_X25_Y17_N1
\l0|reg[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][13]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][13]~q\);

-- Location: LCCOMB_X25_Y17_N0
\Mux2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][13]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[8][13]~q\,
	datac => \l0|reg[9][13]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux2~2_combout\);

-- Location: LCCOMB_X25_Y17_N16
\Mux2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux2~2_combout\ & (\l0|reg[6][13]~q\)) # (!\Mux2~2_combout\ & ((\l0|reg[7][13]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][13]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][13]~q\,
	datad => \Mux2~2_combout\,
	combout => \Mux2~3_combout\);

-- Location: LCCOMB_X26_Y17_N0
\Mux2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = (\Mux11~1_combout\ & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))) # (!\Mux11~1_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\l0|reg[1][13]~q\))) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~3_combout\,
	datab => \Mux11~1_combout\,
	datac => \l0|reg[1][13]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	combout => \Mux2~4_combout\);

-- Location: LCCOMB_X26_Y17_N24
\Mux2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux2~5_combout\ = (\Mux11~1_combout\ & ((\Mux2~4_combout\ & ((\l0|reg[0][13]~q\))) # (!\Mux2~4_combout\ & (\Mux2~1_combout\)))) # (!\Mux11~1_combout\ & (((\Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~1_combout\,
	datab => \Mux11~1_combout\,
	datac => \l0|reg[0][13]~q\,
	datad => \Mux2~4_combout\,
	combout => \Mux2~5_combout\);

-- Location: LCCOMB_X26_Y17_N2
\Mux2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux2~6_combout\ = (\Mux2~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \Mux2~5_combout\,
	combout => \Mux2~6_combout\);

-- Location: IOIBUF_X32_Y24_N22
\input[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(14),
	o => \input[14]~input_o\);

-- Location: FF_X24_Y18_N17
\l0|reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[14]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][14]~q\);

-- Location: FF_X24_Y18_N3
\l0|reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][14]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][14]~q\);

-- Location: FF_X24_Y18_N11
\l0|reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][14]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][14]~q\);

-- Location: FF_X24_Y18_N15
\l0|reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][14]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][14]~q\);

-- Location: FF_X24_Y18_N1
\l0|reg[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][14]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][14]~q\);

-- Location: FF_X24_Y18_N5
\l0|reg[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][14]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][14]~q\);

-- Location: LCCOMB_X24_Y18_N0
\Mux1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][14]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[5][14]~q\,
	datac => \l0|reg[3][14]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X24_Y18_N10
\Mux1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux1~0_combout\ & ((\l0|reg[2][14]~q\))) # (!\Mux1~0_combout\ & (\l0|reg[4][14]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][14]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][14]~q\,
	datad => \Mux1~0_combout\,
	combout => \Mux1~1_combout\);

-- Location: FF_X24_Y18_N27
\l0|reg[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][14]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][14]~q\);

-- Location: FF_X24_Y18_N19
\l0|reg[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][14]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][14]~q\);

-- Location: FF_X24_Y18_N7
\l0|reg[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][14]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][14]~q\);

-- Location: FF_X24_Y18_N13
\l0|reg[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][14]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][14]~q\);

-- Location: LCCOMB_X24_Y18_N12
\Mux1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][14]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][14]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][14]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][14]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux1~2_combout\);

-- Location: LCCOMB_X24_Y18_N18
\Mux1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux1~2_combout\ & (\l0|reg[6][14]~q\)) # (!\Mux1~2_combout\ & ((\l0|reg[7][14]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][14]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][14]~q\,
	datad => \Mux1~2_combout\,
	combout => \Mux1~3_combout\);

-- Location: LCCOMB_X24_Y18_N2
\Mux1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\Mux11~1_combout\) # ((\l0|reg[1][14]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (!\Mux11~1_combout\ & ((\Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \Mux11~1_combout\,
	datac => \l0|reg[1][14]~q\,
	datad => \Mux1~3_combout\,
	combout => \Mux1~4_combout\);

-- Location: LCCOMB_X24_Y18_N16
\Mux1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = (\Mux11~1_combout\ & ((\Mux1~4_combout\ & ((\l0|reg[0][14]~q\))) # (!\Mux1~4_combout\ & (\Mux1~1_combout\)))) # (!\Mux11~1_combout\ & (((\Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~1_combout\,
	datab => \Mux11~1_combout\,
	datac => \l0|reg[0][14]~q\,
	datad => \Mux1~4_combout\,
	combout => \Mux1~5_combout\);

-- Location: LCCOMB_X24_Y18_N20
\Mux1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = (\Mux1~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \Mux1~5_combout\,
	combout => \Mux1~6_combout\);

-- Location: IOIBUF_X34_Y19_N15
\input[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(15),
	o => \input[15]~input_o\);

-- Location: FF_X23_Y19_N3
\l0|reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[15]~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][15]~q\);

-- Location: LCCOMB_X23_Y19_N4
\l0|reg[1][15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[1][15]~feeder_combout\ = \l0|reg[0][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[0][15]~q\,
	combout => \l0|reg[1][15]~feeder_combout\);

-- Location: FF_X23_Y19_N5
\l0|reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[1][15]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][15]~q\);

-- Location: FF_X23_Y19_N1
\l0|reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][15]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][15]~q\);

-- Location: FF_X23_Y19_N27
\l0|reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][15]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][15]~q\);

-- Location: FF_X23_Y19_N31
\l0|reg[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][15]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][15]~q\);

-- Location: FF_X23_Y19_N19
\l0|reg[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][15]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][15]~q\);

-- Location: LCCOMB_X23_Y19_N30
\Mux0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][15]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[5][15]~q\,
	datac => \l0|reg[3][15]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X23_Y19_N0
\Mux0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\Mux0~0_combout\ & ((\l0|reg[2][15]~q\))) # (!\Mux0~0_combout\ & (\l0|reg[4][15]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][15]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][15]~q\,
	datad => \Mux0~0_combout\,
	combout => \Mux0~1_combout\);

-- Location: LCCOMB_X24_Y19_N10
\l0|reg[6][15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][15]~feeder_combout\ = \l0|reg[5][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][15]~q\,
	combout => \l0|reg[6][15]~feeder_combout\);

-- Location: FF_X24_Y19_N11
\l0|reg[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][15]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][15]~q\);

-- Location: FF_X24_Y19_N13
\l0|reg[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][15]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][15]~q\);

-- Location: LCCOMB_X24_Y19_N26
\l0|reg[8][15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][15]~feeder_combout\ = \l0|reg[7][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][15]~q\,
	combout => \l0|reg[8][15]~feeder_combout\);

-- Location: FF_X24_Y19_N27
\l0|reg[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][15]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][15]~q\);

-- Location: FF_X24_Y19_N17
\l0|reg[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][15]~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \cycle~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][15]~q\);

-- Location: LCCOMB_X24_Y19_N16
\Mux0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][15]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][15]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][15]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Mux0~2_combout\);

-- Location: LCCOMB_X24_Y19_N12
\Mux0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\Mux0~2_combout\ & (\l0|reg[6][15]~q\)) # (!\Mux0~2_combout\ & ((\l0|reg[7][15]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][15]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][15]~q\,
	datad => \Mux0~2_combout\,
	combout => \Mux0~3_combout\);

-- Location: LCCOMB_X23_Y19_N12
\Mux0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\l0|reg[1][15]~q\) # ((\Mux11~1_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (((\Mux0~3_combout\ & !\Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \l0|reg[1][15]~q\,
	datac => \Mux0~3_combout\,
	datad => \Mux11~1_combout\,
	combout => \Mux0~4_combout\);

-- Location: LCCOMB_X23_Y19_N2
\Mux0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = (\Mux11~1_combout\ & ((\Mux0~4_combout\ & ((\l0|reg[0][15]~q\))) # (!\Mux0~4_combout\ & (\Mux0~1_combout\)))) # (!\Mux11~1_combout\ & (((\Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~1_combout\,
	datab => \Mux0~1_combout\,
	datac => \l0|reg[0][15]~q\,
	datad => \Mux0~4_combout\,
	combout => \Mux0~5_combout\);

-- Location: LCCOMB_X23_Y19_N16
\Mux0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = (\Mux0~5_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \Mux0~5_combout\,
	combout => \Mux0~6_combout\);

-- Location: IOIBUF_X21_Y24_N8
\wbxh.wx[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(0),
	o => \wbxh.wx[0]~input_o\);

-- Location: IOIBUF_X16_Y24_N1
\wbxh.wx[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(1),
	o => \wbxh.wx[1]~input_o\);

-- Location: IOIBUF_X13_Y24_N8
\wbxh.wx[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(2),
	o => \wbxh.wx[2]~input_o\);

-- Location: IOIBUF_X34_Y17_N22
\wbxh.wx[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(3),
	o => \wbxh.wx[3]~input_o\);

-- Location: IOIBUF_X34_Y17_N1
\wbxh.wx[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(4),
	o => \wbxh.wx[4]~input_o\);

-- Location: IOIBUF_X18_Y24_N8
\wbxh.wx[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(5),
	o => \wbxh.wx[5]~input_o\);

-- Location: IOIBUF_X28_Y24_N8
\wbxh.wx[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(6),
	o => \wbxh.wx[6]~input_o\);

-- Location: IOIBUF_X21_Y24_N15
\wbxh.wx[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(7),
	o => \wbxh.wx[7]~input_o\);

-- Location: IOIBUF_X16_Y24_N8
\wbxh.wx[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(8),
	o => \wbxh.wx[8]~input_o\);

-- Location: IOIBUF_X21_Y24_N1
\wbxh.wx[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(9),
	o => \wbxh.wx[9]~input_o\);

-- Location: IOIBUF_X28_Y24_N15
\wbxh.wx[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(10),
	o => \wbxh.wx[10]~input_o\);

-- Location: IOIBUF_X16_Y24_N22
\wbxh.wx[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(11),
	o => \wbxh.wx[11]~input_o\);

-- Location: IOIBUF_X13_Y24_N15
\wbxh.wx[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(12),
	o => \wbxh.wx[12]~input_o\);

-- Location: IOIBUF_X23_Y24_N15
\wbxh.wx[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(13),
	o => \wbxh.wx[13]~input_o\);

-- Location: IOIBUF_X34_Y17_N15
\wbxh.wx[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(14),
	o => \wbxh.wx[14]~input_o\);

-- Location: IOIBUF_X16_Y24_N15
\wbxh.wx[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wx\(15),
	o => \wbxh.wx[15]~input_o\);

-- Location: DSPMULT_X20_Y17_N0
\u0|u0|Mult0|auto_generated|mac_mult1\ : cyclone10lp_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \u0|u0|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u0|u0|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y17_N2
\u0|u0|Mult0|auto_generated|mac_out2\ : cyclone10lp_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: IOIBUF_X9_Y24_N22
\wbxh.bx[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(8),
	o => \wbxh.bx[8]~input_o\);

-- Location: IOIBUF_X13_Y24_N22
\wbxh.bx[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(7),
	o => \wbxh.bx[7]~input_o\);

-- Location: IOIBUF_X9_Y24_N8
\wbxh.bx[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(6),
	o => \wbxh.bx[6]~input_o\);

-- Location: IOIBUF_X18_Y24_N22
\wbxh.bx[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(5),
	o => \wbxh.bx[5]~input_o\);

-- Location: IOIBUF_X11_Y24_N8
\wbxh.bx[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(4),
	o => \wbxh.bx[4]~input_o\);

-- Location: IOIBUF_X13_Y24_N1
\wbxh.bx[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(3),
	o => \wbxh.bx[3]~input_o\);

-- Location: IOIBUF_X18_Y24_N15
\wbxh.bx[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(2),
	o => \wbxh.bx[2]~input_o\);

-- Location: IOIBUF_X11_Y24_N15
\wbxh.bx[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(1),
	o => \wbxh.bx[1]~input_o\);

-- Location: IOIBUF_X11_Y24_N22
\wbxh.bx[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(0),
	o => \wbxh.bx[0]~input_o\);

-- Location: LCCOMB_X19_Y17_N0
\u0|u0|res[0]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[0]~16_combout\ = (\wbxh.bx[0]~input_o\ & (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ $ (VCC))) # (!\wbxh.bx[0]~input_o\ & (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ & VCC))
-- \u0|u0|res[0]~17\ = CARRY((\wbxh.bx[0]~input_o\ & \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[0]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	combout => \u0|u0|res[0]~16_combout\,
	cout => \u0|u0|res[0]~17\);

-- Location: LCCOMB_X19_Y17_N2
\u0|u0|res[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[1]~18_combout\ = (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\wbxh.bx[1]~input_o\ & (\u0|u0|res[0]~17\ & VCC)) # (!\wbxh.bx[1]~input_o\ & (!\u0|u0|res[0]~17\)))) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- ((\wbxh.bx[1]~input_o\ & (!\u0|u0|res[0]~17\)) # (!\wbxh.bx[1]~input_o\ & ((\u0|u0|res[0]~17\) # (GND)))))
-- \u0|u0|res[1]~19\ = CARRY((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\wbxh.bx[1]~input_o\ & !\u0|u0|res[0]~17\)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((!\u0|u0|res[0]~17\) # (!\wbxh.bx[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \wbxh.bx[1]~input_o\,
	datad => VCC,
	cin => \u0|u0|res[0]~17\,
	combout => \u0|u0|res[1]~18_combout\,
	cout => \u0|u0|res[1]~19\);

-- Location: LCCOMB_X19_Y17_N4
\u0|u0|res[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[2]~20_combout\ = ((\wbxh.bx[2]~input_o\ $ (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ $ (!\u0|u0|res[1]~19\)))) # (GND)
-- \u0|u0|res[2]~21\ = CARRY((\wbxh.bx[2]~input_o\ & ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT15\) # (!\u0|u0|res[1]~19\))) # (!\wbxh.bx[2]~input_o\ & (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\u0|u0|res[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[2]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \u0|u0|res[1]~19\,
	combout => \u0|u0|res[2]~20_combout\,
	cout => \u0|u0|res[2]~21\);

-- Location: LCCOMB_X19_Y17_N6
\u0|u0|res[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[3]~22_combout\ = (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\wbxh.bx[3]~input_o\ & (\u0|u0|res[2]~21\ & VCC)) # (!\wbxh.bx[3]~input_o\ & (!\u0|u0|res[2]~21\)))) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- ((\wbxh.bx[3]~input_o\ & (!\u0|u0|res[2]~21\)) # (!\wbxh.bx[3]~input_o\ & ((\u0|u0|res[2]~21\) # (GND)))))
-- \u0|u0|res[3]~23\ = CARRY((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\wbxh.bx[3]~input_o\ & !\u0|u0|res[2]~21\)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((!\u0|u0|res[2]~21\) # (!\wbxh.bx[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \wbxh.bx[3]~input_o\,
	datad => VCC,
	cin => \u0|u0|res[2]~21\,
	combout => \u0|u0|res[3]~22_combout\,
	cout => \u0|u0|res[3]~23\);

-- Location: LCCOMB_X19_Y17_N8
\u0|u0|res[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[4]~24_combout\ = ((\wbxh.bx[4]~input_o\ $ (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ $ (!\u0|u0|res[3]~23\)))) # (GND)
-- \u0|u0|res[4]~25\ = CARRY((\wbxh.bx[4]~input_o\ & ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT17\) # (!\u0|u0|res[3]~23\))) # (!\wbxh.bx[4]~input_o\ & (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\u0|u0|res[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[4]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \u0|u0|res[3]~23\,
	combout => \u0|u0|res[4]~24_combout\,
	cout => \u0|u0|res[4]~25\);

-- Location: LCCOMB_X19_Y17_N10
\u0|u0|res[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[5]~26_combout\ = (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\wbxh.bx[5]~input_o\ & (\u0|u0|res[4]~25\ & VCC)) # (!\wbxh.bx[5]~input_o\ & (!\u0|u0|res[4]~25\)))) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- ((\wbxh.bx[5]~input_o\ & (!\u0|u0|res[4]~25\)) # (!\wbxh.bx[5]~input_o\ & ((\u0|u0|res[4]~25\) # (GND)))))
-- \u0|u0|res[5]~27\ = CARRY((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & (!\wbxh.bx[5]~input_o\ & !\u0|u0|res[4]~25\)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((!\u0|u0|res[4]~25\) # (!\wbxh.bx[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \wbxh.bx[5]~input_o\,
	datad => VCC,
	cin => \u0|u0|res[4]~25\,
	combout => \u0|u0|res[5]~26_combout\,
	cout => \u0|u0|res[5]~27\);

-- Location: LCCOMB_X19_Y17_N12
\u0|u0|res[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[6]~28_combout\ = ((\wbxh.bx[6]~input_o\ $ (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ $ (!\u0|u0|res[5]~27\)))) # (GND)
-- \u0|u0|res[6]~29\ = CARRY((\wbxh.bx[6]~input_o\ & ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT19\) # (!\u0|u0|res[5]~27\))) # (!\wbxh.bx[6]~input_o\ & (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\u0|u0|res[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[6]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \u0|u0|res[5]~27\,
	combout => \u0|u0|res[6]~28_combout\,
	cout => \u0|u0|res[6]~29\);

-- Location: LCCOMB_X19_Y17_N14
\u0|u0|res[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[7]~30_combout\ = (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\wbxh.bx[7]~input_o\ & (\u0|u0|res[6]~29\ & VCC)) # (!\wbxh.bx[7]~input_o\ & (!\u0|u0|res[6]~29\)))) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- ((\wbxh.bx[7]~input_o\ & (!\u0|u0|res[6]~29\)) # (!\wbxh.bx[7]~input_o\ & ((\u0|u0|res[6]~29\) # (GND)))))
-- \u0|u0|res[7]~31\ = CARRY((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (!\wbxh.bx[7]~input_o\ & !\u0|u0|res[6]~29\)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((!\u0|u0|res[6]~29\) # (!\wbxh.bx[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \wbxh.bx[7]~input_o\,
	datad => VCC,
	cin => \u0|u0|res[6]~29\,
	combout => \u0|u0|res[7]~30_combout\,
	cout => \u0|u0|res[7]~31\);

-- Location: LCCOMB_X19_Y17_N16
\u0|u0|res[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[8]~32_combout\ = ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ $ (\wbxh.bx[8]~input_o\ $ (!\u0|u0|res[7]~31\)))) # (GND)
-- \u0|u0|res[8]~33\ = CARRY((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\wbxh.bx[8]~input_o\) # (!\u0|u0|res[7]~31\))) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\wbxh.bx[8]~input_o\ & !\u0|u0|res[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \wbxh.bx[8]~input_o\,
	datad => VCC,
	cin => \u0|u0|res[7]~31\,
	combout => \u0|u0|res[8]~32_combout\,
	cout => \u0|u0|res[8]~33\);

-- Location: LCCOMB_X19_Y17_N18
\u0|u0|res[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[9]~34_combout\ = (\wbxh.bx[9]~input_o\ & ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\u0|u0|res[8]~33\ & VCC)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & (!\u0|u0|res[8]~33\)))) # (!\wbxh.bx[9]~input_o\ & 
-- ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & (!\u0|u0|res[8]~33\)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\u0|u0|res[8]~33\) # (GND)))))
-- \u0|u0|res[9]~35\ = CARRY((\wbxh.bx[9]~input_o\ & (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\u0|u0|res[8]~33\)) # (!\wbxh.bx[9]~input_o\ & ((!\u0|u0|res[8]~33\) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[9]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \u0|u0|res[8]~33\,
	combout => \u0|u0|res[9]~34_combout\,
	cout => \u0|u0|res[9]~35\);

-- Location: FF_X19_Y17_N19
\u0|u0|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(9));

-- Location: LCCOMB_X24_Y20_N10
\u0|r0|Q[6]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r0|Q[6]~0_combout\ = (!\cycle~combout\ & (!\u0|f1|gen_ff:3:ff|q~q\ & !\u0|f1|gen_ff:4:ff|q~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cycle~combout\,
	datac => \u0|f1|gen_ff:3:ff|q~q\,
	datad => \u0|f1|gen_ff:4:ff|q~q\,
	combout => \u0|r0|Q[6]~0_combout\);

-- Location: LCCOMB_X24_Y20_N14
\u0|r0|Q[6]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r0|Q[6]~1_combout\ = (\u0|f1|gen_ff:1:ff|q~q\) # ((\u0|f1|gen_ff:2:ff|q~q\) # (!\u0|r0|Q[6]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:1:ff|q~q\,
	datac => \u0|f1|gen_ff:2:ff|q~q\,
	datad => \u0|r0|Q[6]~0_combout\,
	combout => \u0|r0|Q[6]~1_combout\);

-- Location: FF_X23_Y14_N15
\u0|r0|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(9));

-- Location: IOIBUF_X34_Y7_N8
\wbxh.bh[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(9),
	o => \wbxh.bh[9]~input_o\);

-- Location: LCCOMB_X21_Y18_N0
\u0|r7|Q[13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q[13]~1_combout\ = (\u0|f1|gen_ff:16:ff|q~q\) # (\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|f1|gen_ff:16:ff|q~q\,
	datad => \cycle~combout\,
	combout => \u0|r7|Q[13]~1_combout\);

-- Location: LCCOMB_X21_Y11_N24
\u0|r7|Q~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~6_combout\ = (\u0|u3|res\(0) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u3|res\(0),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~6_combout\);

-- Location: LCCOMB_X21_Y18_N16
\u0|r6|Q[14]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r6|Q[14]~0_combout\ = (\u0|f1|gen_ff:9:ff|q~q\) # (\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|f1|gen_ff:9:ff|q~q\,
	datad => \cycle~combout\,
	combout => \u0|r6|Q[14]~0_combout\);

-- Location: FF_X19_Y14_N21
\u0|r6|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~19_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(5));

-- Location: LCCOMB_X19_Y14_N20
\u0|mul_a[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[5]~5_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(5)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(5),
	datac => \u0|r6|Q\(5),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[5]~5_combout\);

-- Location: LCCOMB_X19_Y15_N24
\u0|r8|Q~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~7_combout\ = (\u0|u4|res\(6) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u4|res\(6),
	datac => \cycle~combout\,
	combout => \u0|r8|Q~7_combout\);

-- Location: LCCOMB_X24_Y15_N4
\u0|r8|Q~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~8_combout\ = (!\cycle~combout\ & \u0|u4|res\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cycle~combout\,
	datad => \u0|u4|res\(7),
	combout => \u0|r8|Q~8_combout\);

-- Location: LCCOMB_X18_Y15_N24
\u0|r8|Q~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~9_combout\ = (!\cycle~combout\ & \u0|u4|res\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cycle~combout\,
	datad => \u0|u4|res\(8),
	combout => \u0|r8|Q~9_combout\);

-- Location: LCCOMB_X19_Y15_N26
\u0|r8|Q~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~11_combout\ = (!\cycle~combout\ & \u0|u4|res\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cycle~combout\,
	datac => \u0|u4|res\(10),
	combout => \u0|r8|Q~11_combout\);

-- Location: LCCOMB_X21_Y11_N10
\u0|r7|Q~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~7_combout\ = (\u0|u3|res\(2) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u3|res\(2),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~7_combout\);

-- Location: LCCOMB_X21_Y10_N18
\u0|r7|Q~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~5_combout\ = (\u0|u3|res\(3) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u3|res\(3),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~5_combout\);

-- Location: LCCOMB_X19_Y11_N26
\u0|r7|Q~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~0_combout\ = (\u0|u3|res\(4) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u3|res\(4),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~0_combout\);

-- Location: LCCOMB_X21_Y14_N26
\u0|Add4~40_wirecell\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~40_wirecell_combout\ = !\u0|Add4~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|Add4~40_combout\,
	combout => \u0|Add4~40_wirecell_combout\);

-- Location: FF_X21_Y14_N27
\u0|r6|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~40_wirecell_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(12));

-- Location: LCCOMB_X21_Y14_N18
\u0|mul_a[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[12]~12_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(12)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(12),
	datac => \u0|r6|Q\(12),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[12]~12_combout\);

-- Location: M9K_X15_Y15_N0
\u0|m0|altsyncram_component|auto_generated|ram_block1a0\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"07FEC1FFA07FE81FFA07FE81FFA07FE81FFA07FE81FFA07FE81FF907FE41FF907FE41FF907FE41FF907FE41FF907FE01FF807FE01FF807FE01FF807FE01FF807FDC1FF707FDC1FF707FDC1FF707FDC1FF607FD81FF607FD81FF607FD81FF607FD41FF507FD41FF507FD41FF507FD01FF407FD01FF407FD01FF307FCC1FF307FC",
	mem_init3 => X"C1FF307FC81FF207FC81FF207FC41FF107FC41FF107FC41FF007FC01FF007FC01FEF07FBC1FEF07FB81FEE07FB81FEE07FB41FED07FB41FEC07FB01FEC07FB01FEB07FAC1FEB07FA81FEA07FA81FE907FA41FE807FA01FE807F9C1FE707F9C1FE607F981FE507F941FE407F901FE407F8C1FE307F881FE207F841FE107F801FE007F7C1FDF07F781FDE07F741FDD07F701FDC07F6C1FDA07F681FD907F641FD807F5C1FD707F581FD507F541FD407F4C1FD307F481FD107F401FD007F3C1FCE07F341FCD07F301FCB07F281FC907F201FC807F1C1FC607F141FC407F0C1FC207F041FC007EFC1FBE07EF41FBC07EEC1FBA07EE41FB807ED81FB507ED01FB307E",
	mem_init2 => X"C81FB007EBC1FAE07EB41FAB07EA81FA907E9C1FA607E901FA307E881FA007E7C1F9D07E6C1F9A07E601F9707E541F9307E481F9007E381F8C07E2C1F8907E1C1F8507E0C1F8107DFC1F7D07DEC1F7907DDC1F7507DC81F7007DB81F6C07DA41F6707D941F6207D801F5D07D6C1F5807D581F5307D401F4D07D2C1F4807D141F4207CFC1F3C07CE41F3607CCC1F3007CB01F2907C981F2207C7C1F1B07C601F1407C441F0D07C241F0507C041EFD07BE41EF507BC41EED07BA41EE407B801EDB07B5C1ED207B381EC907B101EBF07AE81EB507AC01EAB07A981EA007A6C1E9507A401E8A07A101E7E079E41E72079B01E66079801E590794C1E4C079181E3F07",
	mem_init1 => X"8E01E31078A81E230786C1E14078301E05077F41DF5077B41DE5077741DD5077301DC4076EC1DB2076A41DA00765C1D8D076101D7A075C01D66075701D52075201D3D074CC1D28074741D12074181CFB073BC1CE4073601CCC072FC1CB3072981C99072301C7F071C81C640715C1C49070EC1C2C070781C0F070001BF106F881BD206F081BB206E881B9206E041B7006D7C1B4E06CF01B2A06C601B0606BD01AE106B381ABB06A9C1A93069FC1A6B069581A42068B41A170680819EC0675419BF066A01991065E81962065281932064681901063A018CE062D0189A06200186506128182F0604C17F705F6C17BE05E84178405D98174805CA8170B05BB016CD0",
	mem_init0 => X"5AB4168D059B4164C058AC16090579C15C505688157F0557015380545014F00532C14A505200145A050CC140D04F9813BE04E58136E04D14131C04BCC12C904A7C127404924121E047C811C604664116C044FC11110438C10B50421810570409C0FF703F1C0F9603D940F3403C080ED003A740E6A038DC0E030373C0D9B035980D31033F00CC6032400C590308C0BEC02ED00B7D02D140B0C02B500A9B029840A28027B809B4025E8093F0241008C90223808520205807DA01E78076101C9006E701AA8066C018BC05F1016CC0575014D804F8012E4047B010F003FD00EF4037E00CFC02FF00B000280009000200007000180005000100003000080001000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 9,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \u0|lut_rd~combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	portadatain => \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y15_N0
\u0|Add4~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~1_cout\ = CARRY(!\u0|m0|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(0),
	datad => VCC,
	cout => \u0|Add4~1_cout\);

-- Location: LCCOMB_X16_Y15_N2
\u0|Add4~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~2_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(1) & (!\u0|Add4~1_cout\)) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(1) & (\u0|Add4~1_cout\ & VCC))
-- \u0|Add4~3\ = CARRY((\u0|m0|altsyncram_component|auto_generated|q_a\(1) & !\u0|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(1),
	datad => VCC,
	cin => \u0|Add4~1_cout\,
	combout => \u0|Add4~2_combout\,
	cout => \u0|Add4~3\);

-- Location: LCCOMB_X16_Y15_N4
\u0|Add4~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~5_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(2) & (\u0|Add4~3\ $ (GND))) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(2) & ((GND) # (!\u0|Add4~3\)))
-- \u0|Add4~6\ = CARRY((!\u0|Add4~3\) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(2),
	datad => VCC,
	cin => \u0|Add4~3\,
	combout => \u0|Add4~5_combout\,
	cout => \u0|Add4~6\);

-- Location: LCCOMB_X16_Y15_N6
\u0|Add4~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~8_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(3) & (!\u0|Add4~6\)) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(3) & (\u0|Add4~6\ & VCC))
-- \u0|Add4~9\ = CARRY((\u0|m0|altsyncram_component|auto_generated|q_a\(3) & !\u0|Add4~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(3),
	datad => VCC,
	cin => \u0|Add4~6\,
	combout => \u0|Add4~8_combout\,
	cout => \u0|Add4~9\);

-- Location: LCCOMB_X16_Y15_N8
\u0|Add4~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~11_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(4) & (\u0|Add4~9\ $ (GND))) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(4) & ((GND) # (!\u0|Add4~9\)))
-- \u0|Add4~12\ = CARRY((!\u0|Add4~9\) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(4),
	datad => VCC,
	cin => \u0|Add4~9\,
	combout => \u0|Add4~11_combout\,
	cout => \u0|Add4~12\);

-- Location: LCCOMB_X16_Y15_N10
\u0|Add4~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~14_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(5) & (!\u0|Add4~12\)) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(5) & (\u0|Add4~12\ & VCC))
-- \u0|Add4~15\ = CARRY((\u0|m0|altsyncram_component|auto_generated|q_a\(5) & !\u0|Add4~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(5),
	datad => VCC,
	cin => \u0|Add4~12\,
	combout => \u0|Add4~14_combout\,
	cout => \u0|Add4~15\);

-- Location: LCCOMB_X16_Y15_N12
\u0|Add4~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~17_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(6) & (\u0|Add4~15\ $ (GND))) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(6) & ((GND) # (!\u0|Add4~15\)))
-- \u0|Add4~18\ = CARRY((!\u0|Add4~15\) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(6),
	datad => VCC,
	cin => \u0|Add4~15\,
	combout => \u0|Add4~17_combout\,
	cout => \u0|Add4~18\);

-- Location: LCCOMB_X16_Y15_N14
\u0|Add4~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~20_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(7) & (!\u0|Add4~18\)) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(7) & (\u0|Add4~18\ & VCC))
-- \u0|Add4~21\ = CARRY((\u0|m0|altsyncram_component|auto_generated|q_a\(7) & !\u0|Add4~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(7),
	datad => VCC,
	cin => \u0|Add4~18\,
	combout => \u0|Add4~20_combout\,
	cout => \u0|Add4~21\);

-- Location: LCCOMB_X16_Y15_N16
\u0|Add4~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~23_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(8) & (\u0|Add4~21\ $ (GND))) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(8) & ((GND) # (!\u0|Add4~21\)))
-- \u0|Add4~24\ = CARRY((!\u0|Add4~21\) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(8),
	datad => VCC,
	cin => \u0|Add4~21\,
	combout => \u0|Add4~23_combout\,
	cout => \u0|Add4~24\);

-- Location: LCCOMB_X16_Y15_N18
\u0|Add4~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~26_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(9) & (!\u0|Add4~24\)) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(9) & (\u0|Add4~24\ & VCC))
-- \u0|Add4~27\ = CARRY((\u0|m0|altsyncram_component|auto_generated|q_a\(9) & !\u0|Add4~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(9),
	datad => VCC,
	cin => \u0|Add4~24\,
	combout => \u0|Add4~26_combout\,
	cout => \u0|Add4~27\);

-- Location: LCCOMB_X16_Y15_N20
\u0|Add4~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~29_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(10) & (\u0|Add4~27\ $ (GND))) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(10) & ((GND) # (!\u0|Add4~27\)))
-- \u0|Add4~30\ = CARRY((!\u0|Add4~27\) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \u0|Add4~27\,
	combout => \u0|Add4~29_combout\,
	cout => \u0|Add4~30\);

-- Location: LCCOMB_X16_Y15_N22
\u0|Add4~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~32_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(11) & (!\u0|Add4~30\)) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(11) & (\u0|Add4~30\ & VCC))
-- \u0|Add4~33\ = CARRY((\u0|m0|altsyncram_component|auto_generated|q_a\(11) & !\u0|Add4~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(11),
	datad => VCC,
	cin => \u0|Add4~30\,
	combout => \u0|Add4~32_combout\,
	cout => \u0|Add4~33\);

-- Location: LCCOMB_X16_Y15_N24
\u0|Add4~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~35_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(12) & (\u0|Add4~33\ $ (GND))) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(12) & ((GND) # (!\u0|Add4~33\)))
-- \u0|Add4~36\ = CARRY((!\u0|Add4~33\) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(12),
	datad => VCC,
	cin => \u0|Add4~33\,
	combout => \u0|Add4~35_combout\,
	cout => \u0|Add4~36\);

-- Location: LCCOMB_X16_Y15_N26
\u0|Add4~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~38_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(13) & (!\u0|Add4~36\)) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(13) & (\u0|Add4~36\ & VCC))
-- \u0|Add4~39\ = CARRY((\u0|m0|altsyncram_component|auto_generated|q_a\(13) & !\u0|Add4~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(13),
	datad => VCC,
	cin => \u0|Add4~36\,
	combout => \u0|Add4~38_combout\,
	cout => \u0|Add4~39\);

-- Location: LCCOMB_X16_Y15_N28
\u0|Add4~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~41_combout\ = (\u0|m0|altsyncram_component|auto_generated|q_a\(14) & (\u0|Add4~39\ $ (GND))) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(14) & ((GND) # (!\u0|Add4~39\)))
-- \u0|Add4~42\ = CARRY((!\u0|Add4~39\) # (!\u0|m0|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(14),
	datad => VCC,
	cin => \u0|Add4~39\,
	combout => \u0|Add4~41_combout\,
	cout => \u0|Add4~42\);

-- Location: LCCOMB_X17_Y14_N2
\u0|Add4~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~43_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~41_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|Add4~41_combout\,
	datad => \u0|m0|altsyncram_component|auto_generated|q_a\(14),
	combout => \u0|Add4~43_combout\);

-- Location: LCCOMB_X16_Y15_N30
\u0|Add4~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~44_combout\ = \u0|m0|altsyncram_component|auto_generated|q_a\(15) $ (\u0|Add4~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(15),
	cin => \u0|Add4~42\,
	combout => \u0|Add4~44_combout\);

-- Location: LCCOMB_X19_Y15_N18
\u0|Add4~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~46_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~44_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|m0|altsyncram_component|auto_generated|q_a\(15),
	datad => \u0|Add4~44_combout\,
	combout => \u0|Add4~46_combout\);

-- Location: LCCOMB_X21_Y14_N16
\u0|Add5~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add5~1_combout\ = \u0|Add4~46_combout\ $ (((\u0|Add4~43_combout\ & \u0|Add4~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~43_combout\,
	datab => \u0|Add4~46_combout\,
	datad => \u0|Add4~40_combout\,
	combout => \u0|Add5~1_combout\);

-- Location: FF_X21_Y14_N17
\u0|r6|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add5~1_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(14));

-- Location: LCCOMB_X21_Y14_N2
\u0|mul_a[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[14]~14_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r6|Q\(14))) # (!\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r4|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r6|Q\(14),
	datac => \u0|r4|Q\(14),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[14]~14_combout\);

-- Location: LCCOMB_X21_Y14_N24
\u0|Add5~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add5~2_combout\ = (\u0|Add4~46_combout\ & ((!\u0|Add4~40_combout\) # (!\u0|Add4~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~43_combout\,
	datab => \u0|Add4~46_combout\,
	datad => \u0|Add4~40_combout\,
	combout => \u0|Add5~2_combout\);

-- Location: LCCOMB_X21_Y14_N22
\u0|r4|Q~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~16_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(15))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u3|res\(15),
	datab => \u0|f1|gen_ff:10:ff|q~q\,
	datad => \u0|Add5~2_combout\,
	combout => \u0|r4|Q~16_combout\);

-- Location: LCCOMB_X24_Y20_N4
\u0|r4|Q[14]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q[14]~1_combout\ = (\cycle~combout\) # ((\u0|f1|gen_ff:6:ff|q~q\) # (\u0|f1|gen_ff:10:ff|q~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cycle~combout\,
	datab => \u0|f1|gen_ff:6:ff|q~q\,
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q[14]~1_combout\);

-- Location: FF_X21_Y14_N23
\u0|r4|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~16_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(15));

-- Location: FF_X21_Y14_N25
\u0|r6|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add5~2_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(15));

-- Location: LCCOMB_X21_Y18_N14
\u0|mul_a[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[15]~15_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(15)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f1|gen_ff:15:ff|q~q\,
	datab => \u0|r4|Q\(15),
	datad => \u0|r6|Q\(15),
	combout => \u0|mul_a[15]~15_combout\);

-- Location: LCCOMB_X21_Y18_N8
\u0|r5|Q[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r5|Q[15]~0_combout\ = (\u0|f1|gen_ff:8:ff|q~q\) # (\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|f1|gen_ff:8:ff|q~q\,
	datad => \cycle~combout\,
	combout => \u0|r5|Q[15]~0_combout\);

-- Location: FF_X19_Y14_N25
\u0|r5|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|m0|altsyncram_component|auto_generated|q_a\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(0));

-- Location: LCCOMB_X19_Y14_N24
\u0|mul_b[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[0]~0_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(0))) # (!\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r5|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(0),
	datac => \u0|r5|Q\(0),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_b[0]~0_combout\);

-- Location: FF_X17_Y14_N27
\u0|r5|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~4_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(1));

-- Location: LCCOMB_X17_Y14_N4
\u0|mul_b[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[1]~1_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & (\u0|Add4~4_combout\)) # (!\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r5|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|Add4~4_combout\,
	datad => \u0|r5|Q\(1),
	combout => \u0|mul_b[1]~1_combout\);

-- Location: FF_X17_Y14_N1
\u0|r5|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~7_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(2));

-- Location: LCCOMB_X17_Y14_N6
\u0|mul_b[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[2]~2_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~7_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|r5|Q\(2),
	datad => \u0|Add4~7_combout\,
	combout => \u0|mul_b[2]~2_combout\);

-- Location: FF_X19_Y15_N13
\u0|r5|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~10_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(3));

-- Location: LCCOMB_X19_Y15_N28
\u0|mul_b[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[3]~3_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~10_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r5|Q\(3),
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|Add4~10_combout\,
	combout => \u0|mul_b[3]~3_combout\);

-- Location: FF_X17_Y14_N11
\u0|r5|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~13_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(4));

-- Location: LCCOMB_X17_Y14_N8
\u0|mul_b[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[4]~4_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~13_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|r5|Q\(4),
	datad => \u0|Add4~13_combout\,
	combout => \u0|mul_b[4]~4_combout\);

-- Location: LCCOMB_X17_Y14_N20
\u0|Add4~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~16_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~14_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|Add4~14_combout\,
	datad => \u0|m0|altsyncram_component|auto_generated|q_a\(5),
	combout => \u0|Add4~16_combout\);

-- Location: FF_X17_Y14_N21
\u0|r5|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~16_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(5));

-- Location: LCCOMB_X17_Y14_N14
\u0|mul_b[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[5]~5_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~16_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|r5|Q\(5),
	datad => \u0|Add4~16_combout\,
	combout => \u0|mul_b[5]~5_combout\);

-- Location: FF_X18_Y15_N1
\u0|r5|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~19_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(6));

-- Location: LCCOMB_X17_Y15_N8
\u0|mul_b[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[6]~6_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~19_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|r5|Q\(6),
	datad => \u0|Add4~19_combout\,
	combout => \u0|mul_b[6]~6_combout\);

-- Location: FF_X19_Y14_N15
\u0|r5|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~22_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(7));

-- Location: LCCOMB_X19_Y14_N14
\u0|mul_b[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[7]~7_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & (\u0|Add4~22_combout\)) # (!\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r5|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|Add4~22_combout\,
	datac => \u0|r5|Q\(7),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_b[7]~7_combout\);

-- Location: LCCOMB_X17_Y14_N30
\u0|Add4~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~25_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~23_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|Add4~23_combout\,
	datad => \u0|m0|altsyncram_component|auto_generated|q_a\(8),
	combout => \u0|Add4~25_combout\);

-- Location: FF_X17_Y14_N31
\u0|r5|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~25_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(8));

-- Location: LCCOMB_X17_Y14_N28
\u0|mul_b[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[8]~8_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~25_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|r5|Q\(8),
	datad => \u0|Add4~25_combout\,
	combout => \u0|mul_b[8]~8_combout\);

-- Location: FF_X18_Y15_N31
\u0|r5|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~28_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(9));

-- Location: LCCOMB_X17_Y15_N28
\u0|mul_b[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[9]~9_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~28_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|r5|Q\(9),
	datad => \u0|Add4~28_combout\,
	combout => \u0|mul_b[9]~9_combout\);

-- Location: LCCOMB_X17_Y14_N12
\u0|Add4~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~31_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~29_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|m0|altsyncram_component|auto_generated|q_a\(10),
	datad => \u0|Add4~29_combout\,
	combout => \u0|Add4~31_combout\);

-- Location: FF_X17_Y14_N13
\u0|r5|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~31_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(10));

-- Location: LCCOMB_X17_Y14_N18
\u0|mul_b[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[10]~10_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~31_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|r5|Q\(10),
	datad => \u0|Add4~31_combout\,
	combout => \u0|mul_b[10]~10_combout\);

-- Location: LCCOMB_X17_Y15_N30
\u0|Add4~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~34_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~32_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|m0|altsyncram_component|auto_generated|q_a\(11),
	datad => \u0|Add4~32_combout\,
	combout => \u0|Add4~34_combout\);

-- Location: FF_X19_Y14_N13
\u0|r5|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~34_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(11));

-- Location: LCCOMB_X19_Y14_N26
\u0|mul_b[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[11]~11_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~34_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r5|Q\(11),
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datad => \u0|Add4~34_combout\,
	combout => \u0|mul_b[11]~11_combout\);

-- Location: FF_X19_Y14_N27
\u0|r5|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~37_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(12));

-- Location: LCCOMB_X19_Y14_N28
\u0|mul_b[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[12]~12_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~37_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r5|Q\(12),
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datad => \u0|Add4~37_combout\,
	combout => \u0|mul_b[12]~12_combout\);

-- Location: FF_X19_Y14_N29
\u0|r5|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~40_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(13));

-- Location: LCCOMB_X19_Y14_N12
\u0|mul_b[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[13]~13_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~40_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r5|Q\(13),
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datad => \u0|Add4~40_combout\,
	combout => \u0|mul_b[13]~13_combout\);

-- Location: FF_X17_Y14_N3
\u0|r5|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~43_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(14));

-- Location: LCCOMB_X17_Y14_N16
\u0|mul_b[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[14]~14_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~43_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|r5|Q\(14),
	datad => \u0|Add4~43_combout\,
	combout => \u0|mul_b[14]~14_combout\);

-- Location: FF_X19_Y15_N19
\u0|r5|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add4~46_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r5|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r5|Q\(15));

-- Location: LCCOMB_X19_Y15_N30
\u0|mul_b[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_b[15]~15_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|Add4~46_combout\))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r5|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:15:ff|q~q\,
	datac => \u0|r5|Q\(15),
	datad => \u0|Add4~46_combout\,
	combout => \u0|mul_b[15]~15_combout\);

-- Location: DSPMULT_X20_Y14_N0
\u0|u3|Mult0|auto_generated|mac_mult1\ : cyclone10lp_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \u0|u3|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u0|u3|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|u3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y14_N2
\u0|u3|Mult0|auto_generated|mac_out2\ : cyclone10lp_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \u0|u3|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|u3|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y14_N30
\u0|r4|Q~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~15_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(14))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:10:ff|q~q\,
	datac => \u0|u3|res\(14),
	datad => \u0|Add5~1_combout\,
	combout => \u0|r4|Q~15_combout\);

-- Location: FF_X21_Y14_N31
\u0|r4|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~15_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(14));

-- Location: LCCOMB_X19_Y15_N2
\u0|r8|Q~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~13_combout\ = (!\cycle~combout\ & \u0|u4|res\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cycle~combout\,
	datac => \u0|u4|res\(12),
	combout => \u0|r8|Q~13_combout\);

-- Location: LCCOMB_X21_Y16_N4
\u0|r8|Q~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~14_combout\ = (!\cycle~combout\ & \u0|u4|res\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cycle~combout\,
	datad => \u0|u4|res\(13),
	combout => \u0|r8|Q~14_combout\);

-- Location: LCCOMB_X21_Y16_N30
\u0|r8|Q~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~15_combout\ = (!\cycle~combout\ & \u0|u4|res\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cycle~combout\,
	datad => \u0|u4|res\(14),
	combout => \u0|r8|Q~15_combout\);

-- Location: LCCOMB_X18_Y15_N6
\u0|r8|Q~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~16_combout\ = (!\cycle~combout\ & \u0|u4|res\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cycle~combout\,
	datad => \u0|u4|res\(15),
	combout => \u0|r8|Q~16_combout\);

-- Location: LCCOMB_X17_Y15_N12
\u0|r3|Q~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~0_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~2_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~2_combout\,
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \cycle~combout\,
	datad => \u0|m0|altsyncram_component|auto_generated|q_a\(1),
	combout => \u0|r3|Q~0_combout\);

-- Location: LCCOMB_X18_Y15_N16
\u0|r3|Q[9]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q[9]~1_combout\ = (\u0|f1|gen_ff:7:ff|q~q\) # (\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:7:ff|q~q\,
	datad => \cycle~combout\,
	combout => \u0|r3|Q[9]~1_combout\);

-- Location: FF_X17_Y15_N13
\u0|r3|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(0));

-- Location: LCCOMB_X17_Y15_N6
\u0|r3|Q~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~2_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~5_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datab => \u0|Add4~5_combout\,
	datac => \cycle~combout\,
	datad => \u0|m0|altsyncram_component|auto_generated|q_a\(2),
	combout => \u0|r3|Q~2_combout\);

-- Location: FF_X17_Y15_N7
\u0|r3|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~2_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(1));

-- Location: LCCOMB_X19_Y15_N8
\u0|r3|Q~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~3_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~8_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~8_combout\,
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(3),
	datac => \cycle~combout\,
	datad => \u0|f0|gen_ff:1:ff|q~q\,
	combout => \u0|r3|Q~3_combout\);

-- Location: FF_X19_Y15_N9
\u0|r3|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~3_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(2));

-- Location: LCCOMB_X17_Y15_N24
\u0|r3|Q~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~4_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~11_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~11_combout\,
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \cycle~combout\,
	datad => \u0|m0|altsyncram_component|auto_generated|q_a\(4),
	combout => \u0|r3|Q~4_combout\);

-- Location: FF_X17_Y15_N25
\u0|r3|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~4_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(3));

-- Location: LCCOMB_X17_Y15_N14
\u0|r3|Q~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~5_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~14_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~14_combout\,
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \cycle~combout\,
	datad => \u0|m0|altsyncram_component|auto_generated|q_a\(5),
	combout => \u0|r3|Q~5_combout\);

-- Location: FF_X17_Y15_N15
\u0|r3|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~5_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(4));

-- Location: LCCOMB_X17_Y15_N20
\u0|r3|Q~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~6_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~17_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(6),
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \cycle~combout\,
	datad => \u0|Add4~17_combout\,
	combout => \u0|r3|Q~6_combout\);

-- Location: FF_X17_Y15_N21
\u0|r3|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~6_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(5));

-- Location: LCCOMB_X19_Y15_N22
\u0|r3|Q~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~7_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~20_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(7),
	datac => \cycle~combout\,
	datad => \u0|Add4~20_combout\,
	combout => \u0|r3|Q~7_combout\);

-- Location: FF_X19_Y15_N23
\u0|r3|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~7_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(6));

-- Location: LCCOMB_X17_Y15_N22
\u0|r3|Q~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~8_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~23_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~23_combout\,
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \cycle~combout\,
	datad => \u0|m0|altsyncram_component|auto_generated|q_a\(8),
	combout => \u0|r3|Q~8_combout\);

-- Location: FF_X17_Y15_N23
\u0|r3|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~8_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(7));

-- Location: LCCOMB_X17_Y15_N16
\u0|r3|Q~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~9_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~26_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datab => \cycle~combout\,
	datac => \u0|m0|altsyncram_component|auto_generated|q_a\(9),
	datad => \u0|Add4~26_combout\,
	combout => \u0|r3|Q~9_combout\);

-- Location: FF_X17_Y15_N17
\u0|r3|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(8));

-- Location: LCCOMB_X17_Y15_N26
\u0|r3|Q~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~10_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~29_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(10),
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \cycle~combout\,
	datad => \u0|Add4~29_combout\,
	combout => \u0|r3|Q~10_combout\);

-- Location: FF_X17_Y15_N27
\u0|r3|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~10_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(9));

-- Location: LCCOMB_X17_Y15_N4
\u0|r3|Q~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~11_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~32_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(11),
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \cycle~combout\,
	datad => \u0|Add4~32_combout\,
	combout => \u0|r3|Q~11_combout\);

-- Location: FF_X17_Y15_N5
\u0|r3|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~11_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(10));

-- Location: LCCOMB_X19_Y15_N0
\u0|r3|Q~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~12_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~35_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cycle~combout\,
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(12),
	datac => \u0|Add4~35_combout\,
	datad => \u0|f0|gen_ff:1:ff|q~q\,
	combout => \u0|r3|Q~12_combout\);

-- Location: FF_X19_Y15_N1
\u0|r3|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~12_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(11));

-- Location: LCCOMB_X18_Y15_N4
\u0|r3|Q~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~13_combout\ = (!\cycle~combout\ & ((\u0|f0|gen_ff:1:ff|q~q\ & ((!\u0|Add4~38_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (!\u0|m0|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datab => \cycle~combout\,
	datac => \u0|m0|altsyncram_component|auto_generated|q_a\(13),
	datad => \u0|Add4~38_combout\,
	combout => \u0|r3|Q~13_combout\);

-- Location: FF_X18_Y15_N5
\u0|r3|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~13_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(12));

-- Location: LCCOMB_X19_Y15_N14
\u0|r3|Q~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~14_combout\ = (!\cycle~combout\ & (\u0|Add4~40_combout\ $ (\u0|Add4~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~40_combout\,
	datac => \cycle~combout\,
	datad => \u0|Add4~43_combout\,
	combout => \u0|r3|Q~14_combout\);

-- Location: FF_X19_Y15_N15
\u0|r3|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~14_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(13));

-- Location: LCCOMB_X19_Y15_N16
\u0|r3|Q~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~15_combout\ = (!\cycle~combout\ & (\u0|Add4~46_combout\ $ (((\u0|Add4~40_combout\ & \u0|Add4~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~40_combout\,
	datab => \u0|Add4~46_combout\,
	datac => \cycle~combout\,
	datad => \u0|Add4~43_combout\,
	combout => \u0|r3|Q~15_combout\);

-- Location: FF_X19_Y15_N17
\u0|r3|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~15_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(14));

-- Location: LCCOMB_X19_Y15_N6
\u0|r3|Q~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r3|Q~16_combout\ = (\u0|Add4~46_combout\ & (!\cycle~combout\ & ((!\u0|Add4~43_combout\) # (!\u0|Add4~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~40_combout\,
	datab => \u0|Add4~46_combout\,
	datac => \cycle~combout\,
	datad => \u0|Add4~43_combout\,
	combout => \u0|r3|Q~16_combout\);

-- Location: FF_X19_Y15_N7
\u0|r3|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r3|Q~16_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r3|Q[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r3|Q\(15));

-- Location: DSPMULT_X20_Y15_N0
\u0|u4|Mult0|auto_generated|mac_mult1\ : cyclone10lp_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clock~inputclkctrl_outclk\,
	aclr => \reset~inputclkctrl_outclk\,
	ena => \u0|r8|Q[8]~1_combout\,
	dataa => \u0|u4|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u0|u4|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|u4|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y15_N2
\u0|u4|Mult0|auto_generated|mac_out2\ : cyclone10lp_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|u4|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y14_N22
\u0|r4|Q~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~9_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|u3|res\(8)))) # (!\u0|f1|gen_ff:10:ff|q~q\ & (\u0|Add4~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:10:ff|q~q\,
	datac => \u0|Add4~28_combout\,
	datad => \u0|u3|res\(8),
	combout => \u0|r4|Q~9_combout\);

-- Location: FF_X18_Y14_N23
\u0|r4|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(8));

-- Location: LCCOMB_X21_Y15_N0
\u0|u4|res[0]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[0]~16_combout\ = (\u0|r4|Q\(0) & (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT13\ $ (VCC))) # (!\u0|r4|Q\(0) & (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT13\ & VCC))
-- \u0|u4|res[0]~17\ = CARRY((\u0|r4|Q\(0) & \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(0),
	datab => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	combout => \u0|u4|res[0]~16_combout\,
	cout => \u0|u4|res[0]~17\);

-- Location: LCCOMB_X21_Y15_N2
\u0|u4|res[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[1]~18_combout\ = (\u0|r4|Q\(1) & ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\u0|u4|res[0]~17\ & VCC)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\u0|u4|res[0]~17\)))) # (!\u0|r4|Q\(1) & 
-- ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\u0|u4|res[0]~17\)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\u0|u4|res[0]~17\) # (GND)))))
-- \u0|u4|res[1]~19\ = CARRY((\u0|r4|Q\(1) & (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\u0|u4|res[0]~17\)) # (!\u0|r4|Q\(1) & ((!\u0|u4|res[0]~17\) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(1),
	datab => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \u0|u4|res[0]~17\,
	combout => \u0|u4|res[1]~18_combout\,
	cout => \u0|u4|res[1]~19\);

-- Location: LCCOMB_X21_Y15_N4
\u0|u4|res[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[2]~20_combout\ = ((\u0|r4|Q\(2) $ (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT15\ $ (!\u0|u4|res[1]~19\)))) # (GND)
-- \u0|u4|res[2]~21\ = CARRY((\u0|r4|Q\(2) & ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT15\) # (!\u0|u4|res[1]~19\))) # (!\u0|r4|Q\(2) & (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\u0|u4|res[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(2),
	datab => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \u0|u4|res[1]~19\,
	combout => \u0|u4|res[2]~20_combout\,
	cout => \u0|u4|res[2]~21\);

-- Location: LCCOMB_X21_Y15_N6
\u0|u4|res[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[3]~22_combout\ = (\u0|r4|Q\(3) & ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\u0|u4|res[2]~21\ & VCC)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\u0|u4|res[2]~21\)))) # (!\u0|r4|Q\(3) & 
-- ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\u0|u4|res[2]~21\)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\u0|u4|res[2]~21\) # (GND)))))
-- \u0|u4|res[3]~23\ = CARRY((\u0|r4|Q\(3) & (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\u0|u4|res[2]~21\)) # (!\u0|r4|Q\(3) & ((!\u0|u4|res[2]~21\) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(3),
	datab => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \u0|u4|res[2]~21\,
	combout => \u0|u4|res[3]~22_combout\,
	cout => \u0|u4|res[3]~23\);

-- Location: LCCOMB_X21_Y15_N8
\u0|u4|res[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[4]~24_combout\ = ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT17\ $ (\u0|r4|Q\(4) $ (!\u0|u4|res[3]~23\)))) # (GND)
-- \u0|u4|res[4]~25\ = CARRY((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\u0|r4|Q\(4)) # (!\u0|u4|res[3]~23\))) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\u0|r4|Q\(4) & !\u0|u4|res[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \u0|r4|Q\(4),
	datad => VCC,
	cin => \u0|u4|res[3]~23\,
	combout => \u0|u4|res[4]~24_combout\,
	cout => \u0|u4|res[4]~25\);

-- Location: LCCOMB_X21_Y15_N10
\u0|u4|res[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[5]~26_combout\ = (\u0|r4|Q\(5) & ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\u0|u4|res[4]~25\ & VCC)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT18\ & (!\u0|u4|res[4]~25\)))) # (!\u0|r4|Q\(5) & 
-- ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT18\ & (!\u0|u4|res[4]~25\)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\u0|u4|res[4]~25\) # (GND)))))
-- \u0|u4|res[5]~27\ = CARRY((\u0|r4|Q\(5) & (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT18\ & !\u0|u4|res[4]~25\)) # (!\u0|r4|Q\(5) & ((!\u0|u4|res[4]~25\) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(5),
	datab => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \u0|u4|res[4]~25\,
	combout => \u0|u4|res[5]~26_combout\,
	cout => \u0|u4|res[5]~27\);

-- Location: LCCOMB_X21_Y15_N12
\u0|u4|res[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[6]~28_combout\ = ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT19\ $ (\u0|r4|Q\(6) $ (!\u0|u4|res[5]~27\)))) # (GND)
-- \u0|u4|res[6]~29\ = CARRY((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\u0|r4|Q\(6)) # (!\u0|u4|res[5]~27\))) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\u0|r4|Q\(6) & !\u0|u4|res[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \u0|r4|Q\(6),
	datad => VCC,
	cin => \u0|u4|res[5]~27\,
	combout => \u0|u4|res[6]~28_combout\,
	cout => \u0|u4|res[6]~29\);

-- Location: LCCOMB_X21_Y15_N14
\u0|u4|res[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[7]~30_combout\ = (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\u0|r4|Q\(7) & (\u0|u4|res[6]~29\ & VCC)) # (!\u0|r4|Q\(7) & (!\u0|u4|res[6]~29\)))) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\u0|r4|Q\(7) & 
-- (!\u0|u4|res[6]~29\)) # (!\u0|r4|Q\(7) & ((\u0|u4|res[6]~29\) # (GND)))))
-- \u0|u4|res[7]~31\ = CARRY((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT20\ & (!\u0|r4|Q\(7) & !\u0|u4|res[6]~29\)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((!\u0|u4|res[6]~29\) # (!\u0|r4|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \u0|r4|Q\(7),
	datad => VCC,
	cin => \u0|u4|res[6]~29\,
	combout => \u0|u4|res[7]~30_combout\,
	cout => \u0|u4|res[7]~31\);

-- Location: LCCOMB_X21_Y15_N16
\u0|u4|res[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[8]~32_combout\ = ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT21\ $ (\u0|r4|Q\(8) $ (!\u0|u4|res[7]~31\)))) # (GND)
-- \u0|u4|res[8]~33\ = CARRY((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\u0|r4|Q\(8)) # (!\u0|u4|res[7]~31\))) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\u0|r4|Q\(8) & !\u0|u4|res[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \u0|r4|Q\(8),
	datad => VCC,
	cin => \u0|u4|res[7]~31\,
	combout => \u0|u4|res[8]~32_combout\,
	cout => \u0|u4|res[8]~33\);

-- Location: LCCOMB_X21_Y15_N18
\u0|u4|res[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[9]~34_combout\ = (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\u0|r4|Q\(9) & (\u0|u4|res[8]~33\ & VCC)) # (!\u0|r4|Q\(9) & (!\u0|u4|res[8]~33\)))) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\u0|r4|Q\(9) & 
-- (!\u0|u4|res[8]~33\)) # (!\u0|r4|Q\(9) & ((\u0|u4|res[8]~33\) # (GND)))))
-- \u0|u4|res[9]~35\ = CARRY((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT22\ & (!\u0|r4|Q\(9) & !\u0|u4|res[8]~33\)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((!\u0|u4|res[8]~33\) # (!\u0|r4|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \u0|r4|Q\(9),
	datad => VCC,
	cin => \u0|u4|res[8]~33\,
	combout => \u0|u4|res[9]~34_combout\,
	cout => \u0|u4|res[9]~35\);

-- Location: LCCOMB_X21_Y15_N20
\u0|u4|res[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[10]~36_combout\ = ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT23\ $ (\u0|r4|Q\(10) $ (!\u0|u4|res[9]~35\)))) # (GND)
-- \u0|u4|res[10]~37\ = CARRY((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\u0|r4|Q\(10)) # (!\u0|u4|res[9]~35\))) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\u0|r4|Q\(10) & !\u0|u4|res[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \u0|r4|Q\(10),
	datad => VCC,
	cin => \u0|u4|res[9]~35\,
	combout => \u0|u4|res[10]~36_combout\,
	cout => \u0|u4|res[10]~37\);

-- Location: LCCOMB_X21_Y15_N22
\u0|u4|res[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[11]~38_combout\ = (\u0|r4|Q\(11) & ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\u0|u4|res[10]~37\ & VCC)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT24\ & (!\u0|u4|res[10]~37\)))) # (!\u0|r4|Q\(11) & 
-- ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT24\ & (!\u0|u4|res[10]~37\)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\u0|u4|res[10]~37\) # (GND)))))
-- \u0|u4|res[11]~39\ = CARRY((\u0|r4|Q\(11) & (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\u0|u4|res[10]~37\)) # (!\u0|r4|Q\(11) & ((!\u0|u4|res[10]~37\) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(11),
	datab => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \u0|u4|res[10]~37\,
	combout => \u0|u4|res[11]~38_combout\,
	cout => \u0|u4|res[11]~39\);

-- Location: LCCOMB_X21_Y15_N24
\u0|u4|res[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[12]~40_combout\ = ((\u0|r4|Q\(12) $ (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT25\ $ (!\u0|u4|res[11]~39\)))) # (GND)
-- \u0|u4|res[12]~41\ = CARRY((\u0|r4|Q\(12) & ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT25\) # (!\u0|u4|res[11]~39\))) # (!\u0|r4|Q\(12) & (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\u0|u4|res[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(12),
	datab => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \u0|u4|res[11]~39\,
	combout => \u0|u4|res[12]~40_combout\,
	cout => \u0|u4|res[12]~41\);

-- Location: LCCOMB_X21_Y15_N26
\u0|u4|res[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[13]~42_combout\ = (\u0|r4|Q\(13) & ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\u0|u4|res[12]~41\ & VCC)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\u0|u4|res[12]~41\)))) # (!\u0|r4|Q\(13) & 
-- ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\u0|u4|res[12]~41\)) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\u0|u4|res[12]~41\) # (GND)))))
-- \u0|u4|res[13]~43\ = CARRY((\u0|r4|Q\(13) & (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\u0|u4|res[12]~41\)) # (!\u0|r4|Q\(13) & ((!\u0|u4|res[12]~41\) # (!\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(13),
	datab => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \u0|u4|res[12]~41\,
	combout => \u0|u4|res[13]~42_combout\,
	cout => \u0|u4|res[13]~43\);

-- Location: LCCOMB_X21_Y15_N28
\u0|u4|res[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[14]~44_combout\ = ((\u0|r4|Q\(14) $ (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT27\ $ (!\u0|u4|res[13]~43\)))) # (GND)
-- \u0|u4|res[14]~45\ = CARRY((\u0|r4|Q\(14) & ((\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT27\) # (!\u0|u4|res[13]~43\))) # (!\u0|r4|Q\(14) & (\u0|u4|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\u0|u4|res[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(14),
	datab => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \u0|u4|res[13]~43\,
	combout => \u0|u4|res[14]~44_combout\,
	cout => \u0|u4|res[14]~45\);

-- Location: FF_X21_Y15_N29
\u0|u4|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(14));

-- Location: IOIBUF_X28_Y0_N15
\wbxh.bh[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(14),
	o => \wbxh.bh[14]~input_o\);

-- Location: LCCOMB_X19_Y13_N4
\u0|r7|Q~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~4_combout\ = (!\cycle~combout\ & \u0|u3|res\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cycle~combout\,
	datad => \u0|u3|res\(6),
	combout => \u0|r7|Q~4_combout\);

-- Location: LCCOMB_X19_Y11_N8
\u0|r7|Q~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~3_combout\ = (\u0|u3|res\(7) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u3|res\(7),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~3_combout\);

-- Location: LCCOMB_X19_Y11_N0
\u0|r7|Q~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~15_combout\ = (\u0|u3|res\(8) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u3|res\(8),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~15_combout\);

-- Location: LCCOMB_X21_Y10_N30
\u0|r7|Q~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~16_combout\ = (\u0|u3|res\(9) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u3|res\(9),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~16_combout\);

-- Location: LCCOMB_X21_Y11_N4
\u0|r7|Q~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~14_combout\ = (\u0|u3|res\(10) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u3|res\(10),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~14_combout\);

-- Location: LCCOMB_X21_Y10_N4
\u0|r7|Q~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~13_combout\ = (\u0|u3|res\(11) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u3|res\(11),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~13_combout\);

-- Location: LCCOMB_X21_Y11_N30
\u0|r7|Q~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~10_combout\ = (\u0|u3|res\(12) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u3|res\(12),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~10_combout\);

-- Location: LCCOMB_X21_Y11_N22
\u0|r7|Q~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~11_combout\ = (\u0|u3|res\(13) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u3|res\(13),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~11_combout\);

-- Location: LCCOMB_X21_Y11_N28
\u0|r7|Q~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~9_combout\ = (\u0|u3|res\(14) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u3|res\(14),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~9_combout\);

-- Location: IOIBUF_X34_Y9_N1
\wbxh.wh[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(0),
	o => \wbxh.wh[0]~input_o\);

-- Location: IOIBUF_X34_Y9_N8
\wbxh.wh[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(1),
	o => \wbxh.wh[1]~input_o\);

-- Location: IOIBUF_X34_Y9_N22
\wbxh.wh[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(2),
	o => \wbxh.wh[2]~input_o\);

-- Location: IOIBUF_X21_Y0_N15
\wbxh.wh[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(3),
	o => \wbxh.wh[3]~input_o\);

-- Location: IOIBUF_X0_Y10_N1
\wbxh.wh[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(4),
	o => \wbxh.wh[4]~input_o\);

-- Location: IOIBUF_X0_Y10_N22
\wbxh.wh[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(5),
	o => \wbxh.wh[5]~input_o\);

-- Location: IOIBUF_X34_Y9_N15
\wbxh.wh[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(6),
	o => \wbxh.wh[6]~input_o\);

-- Location: IOIBUF_X21_Y0_N22
\wbxh.wh[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(7),
	o => \wbxh.wh[7]~input_o\);

-- Location: IOIBUF_X23_Y0_N15
\wbxh.wh[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(8),
	o => \wbxh.wh[8]~input_o\);

-- Location: IOIBUF_X34_Y10_N8
\wbxh.wh[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(9),
	o => \wbxh.wh[9]~input_o\);

-- Location: IOIBUF_X18_Y0_N15
\wbxh.wh[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(10),
	o => \wbxh.wh[10]~input_o\);

-- Location: IOIBUF_X34_Y10_N1
\wbxh.wh[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(11),
	o => \wbxh.wh[11]~input_o\);

-- Location: IOIBUF_X23_Y0_N8
\wbxh.wh[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(12),
	o => \wbxh.wh[12]~input_o\);

-- Location: IOIBUF_X21_Y0_N8
\wbxh.wh[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(13),
	o => \wbxh.wh[13]~input_o\);

-- Location: IOIBUF_X21_Y0_N1
\wbxh.wh[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(14),
	o => \wbxh.wh[14]~input_o\);

-- Location: IOIBUF_X34_Y8_N8
\wbxh.wh[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.wh\(15),
	o => \wbxh.wh[15]~input_o\);

-- Location: DSPMULT_X20_Y10_N0
\u0|u1|Mult0|auto_generated|mac_mult1\ : cyclone10lp_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clock~inputclkctrl_outclk\,
	aclr => \reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	dataa => \u0|u1|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u0|u1|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|u1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y10_N2
\u0|u1|Mult0|auto_generated|mac_out2\ : cyclone10lp_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u0|u1|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: IOIBUF_X34_Y5_N22
\wbxh.bh[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(13),
	o => \wbxh.bh[13]~input_o\);

-- Location: IOIBUF_X25_Y0_N1
\wbxh.bh[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(12),
	o => \wbxh.bh[12]~input_o\);

-- Location: IOIBUF_X28_Y0_N8
\wbxh.bh[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(11),
	o => \wbxh.bh[11]~input_o\);

-- Location: IOIBUF_X25_Y0_N15
\wbxh.bh[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(10),
	o => \wbxh.bh[10]~input_o\);

-- Location: IOIBUF_X34_Y7_N22
\wbxh.bh[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(8),
	o => \wbxh.bh[8]~input_o\);

-- Location: IOIBUF_X23_Y0_N1
\wbxh.bh[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(7),
	o => \wbxh.bh[7]~input_o\);

-- Location: IOIBUF_X34_Y6_N15
\wbxh.bh[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(6),
	o => \wbxh.bh[6]~input_o\);

-- Location: IOIBUF_X25_Y0_N8
\wbxh.bh[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(5),
	o => \wbxh.bh[5]~input_o\);

-- Location: IOIBUF_X34_Y7_N15
\wbxh.bh[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(4),
	o => \wbxh.bh[4]~input_o\);

-- Location: IOIBUF_X34_Y8_N22
\wbxh.bh[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(3),
	o => \wbxh.bh[3]~input_o\);

-- Location: IOIBUF_X25_Y0_N22
\wbxh.bh[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(2),
	o => \wbxh.bh[2]~input_o\);

-- Location: IOIBUF_X34_Y11_N8
\wbxh.bh[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(1),
	o => \wbxh.bh[1]~input_o\);

-- Location: IOIBUF_X34_Y8_N15
\wbxh.bh[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(0),
	o => \wbxh.bh[0]~input_o\);

-- Location: LCCOMB_X24_Y10_N0
\u0|u1|res[0]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[0]~16_combout\ = (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\wbxh.bh[0]~input_o\ $ (VCC))) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\wbxh.bh[0]~input_o\ & VCC))
-- \u0|u1|res[0]~17\ = CARRY((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT13\ & \wbxh.bh[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \wbxh.bh[0]~input_o\,
	datad => VCC,
	combout => \u0|u1|res[0]~16_combout\,
	cout => \u0|u1|res[0]~17\);

-- Location: LCCOMB_X24_Y10_N2
\u0|u1|res[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[1]~18_combout\ = (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\wbxh.bh[1]~input_o\ & (\u0|u1|res[0]~17\ & VCC)) # (!\wbxh.bh[1]~input_o\ & (!\u0|u1|res[0]~17\)))) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- ((\wbxh.bh[1]~input_o\ & (!\u0|u1|res[0]~17\)) # (!\wbxh.bh[1]~input_o\ & ((\u0|u1|res[0]~17\) # (GND)))))
-- \u0|u1|res[1]~19\ = CARRY((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\wbxh.bh[1]~input_o\ & !\u0|u1|res[0]~17\)) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((!\u0|u1|res[0]~17\) # (!\wbxh.bh[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \wbxh.bh[1]~input_o\,
	datad => VCC,
	cin => \u0|u1|res[0]~17\,
	combout => \u0|u1|res[1]~18_combout\,
	cout => \u0|u1|res[1]~19\);

-- Location: LCCOMB_X24_Y10_N4
\u0|u1|res[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[2]~20_combout\ = ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT15\ $ (\wbxh.bh[2]~input_o\ $ (!\u0|u1|res[1]~19\)))) # (GND)
-- \u0|u1|res[2]~21\ = CARRY((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\wbxh.bh[2]~input_o\) # (!\u0|u1|res[1]~19\))) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\wbxh.bh[2]~input_o\ & !\u0|u1|res[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \wbxh.bh[2]~input_o\,
	datad => VCC,
	cin => \u0|u1|res[1]~19\,
	combout => \u0|u1|res[2]~20_combout\,
	cout => \u0|u1|res[2]~21\);

-- Location: LCCOMB_X24_Y10_N6
\u0|u1|res[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[3]~22_combout\ = (\wbxh.bh[3]~input_o\ & ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\u0|u1|res[2]~21\ & VCC)) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\u0|u1|res[2]~21\)))) # (!\wbxh.bh[3]~input_o\ & 
-- ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\u0|u1|res[2]~21\)) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\u0|u1|res[2]~21\) # (GND)))))
-- \u0|u1|res[3]~23\ = CARRY((\wbxh.bh[3]~input_o\ & (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\u0|u1|res[2]~21\)) # (!\wbxh.bh[3]~input_o\ & ((!\u0|u1|res[2]~21\) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bh[3]~input_o\,
	datab => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \u0|u1|res[2]~21\,
	combout => \u0|u1|res[3]~22_combout\,
	cout => \u0|u1|res[3]~23\);

-- Location: LCCOMB_X24_Y10_N8
\u0|u1|res[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[4]~24_combout\ = ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT17\ $ (\wbxh.bh[4]~input_o\ $ (!\u0|u1|res[3]~23\)))) # (GND)
-- \u0|u1|res[4]~25\ = CARRY((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\wbxh.bh[4]~input_o\) # (!\u0|u1|res[3]~23\))) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\wbxh.bh[4]~input_o\ & !\u0|u1|res[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \wbxh.bh[4]~input_o\,
	datad => VCC,
	cin => \u0|u1|res[3]~23\,
	combout => \u0|u1|res[4]~24_combout\,
	cout => \u0|u1|res[4]~25\);

-- Location: LCCOMB_X24_Y10_N10
\u0|u1|res[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[5]~26_combout\ = (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\wbxh.bh[5]~input_o\ & (\u0|u1|res[4]~25\ & VCC)) # (!\wbxh.bh[5]~input_o\ & (!\u0|u1|res[4]~25\)))) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- ((\wbxh.bh[5]~input_o\ & (!\u0|u1|res[4]~25\)) # (!\wbxh.bh[5]~input_o\ & ((\u0|u1|res[4]~25\) # (GND)))))
-- \u0|u1|res[5]~27\ = CARRY((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT18\ & (!\wbxh.bh[5]~input_o\ & !\u0|u1|res[4]~25\)) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((!\u0|u1|res[4]~25\) # (!\wbxh.bh[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \wbxh.bh[5]~input_o\,
	datad => VCC,
	cin => \u0|u1|res[4]~25\,
	combout => \u0|u1|res[5]~26_combout\,
	cout => \u0|u1|res[5]~27\);

-- Location: LCCOMB_X24_Y10_N12
\u0|u1|res[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[6]~28_combout\ = ((\wbxh.bh[6]~input_o\ $ (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT19\ $ (!\u0|u1|res[5]~27\)))) # (GND)
-- \u0|u1|res[6]~29\ = CARRY((\wbxh.bh[6]~input_o\ & ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT19\) # (!\u0|u1|res[5]~27\))) # (!\wbxh.bh[6]~input_o\ & (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\u0|u1|res[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bh[6]~input_o\,
	datab => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \u0|u1|res[5]~27\,
	combout => \u0|u1|res[6]~28_combout\,
	cout => \u0|u1|res[6]~29\);

-- Location: LCCOMB_X24_Y10_N14
\u0|u1|res[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[7]~30_combout\ = (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\wbxh.bh[7]~input_o\ & (\u0|u1|res[6]~29\ & VCC)) # (!\wbxh.bh[7]~input_o\ & (!\u0|u1|res[6]~29\)))) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- ((\wbxh.bh[7]~input_o\ & (!\u0|u1|res[6]~29\)) # (!\wbxh.bh[7]~input_o\ & ((\u0|u1|res[6]~29\) # (GND)))))
-- \u0|u1|res[7]~31\ = CARRY((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT20\ & (!\wbxh.bh[7]~input_o\ & !\u0|u1|res[6]~29\)) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((!\u0|u1|res[6]~29\) # (!\wbxh.bh[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \wbxh.bh[7]~input_o\,
	datad => VCC,
	cin => \u0|u1|res[6]~29\,
	combout => \u0|u1|res[7]~30_combout\,
	cout => \u0|u1|res[7]~31\);

-- Location: LCCOMB_X24_Y10_N16
\u0|u1|res[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[8]~32_combout\ = ((\wbxh.bh[8]~input_o\ $ (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT21\ $ (!\u0|u1|res[7]~31\)))) # (GND)
-- \u0|u1|res[8]~33\ = CARRY((\wbxh.bh[8]~input_o\ & ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT21\) # (!\u0|u1|res[7]~31\))) # (!\wbxh.bh[8]~input_o\ & (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\u0|u1|res[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bh[8]~input_o\,
	datab => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \u0|u1|res[7]~31\,
	combout => \u0|u1|res[8]~32_combout\,
	cout => \u0|u1|res[8]~33\);

-- Location: LCCOMB_X24_Y10_N18
\u0|u1|res[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[9]~34_combout\ = (\wbxh.bh[9]~input_o\ & ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\u0|u1|res[8]~33\ & VCC)) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT22\ & (!\u0|u1|res[8]~33\)))) # (!\wbxh.bh[9]~input_o\ & 
-- ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT22\ & (!\u0|u1|res[8]~33\)) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\u0|u1|res[8]~33\) # (GND)))))
-- \u0|u1|res[9]~35\ = CARRY((\wbxh.bh[9]~input_o\ & (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\u0|u1|res[8]~33\)) # (!\wbxh.bh[9]~input_o\ & ((!\u0|u1|res[8]~33\) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bh[9]~input_o\,
	datab => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \u0|u1|res[8]~33\,
	combout => \u0|u1|res[9]~34_combout\,
	cout => \u0|u1|res[9]~35\);

-- Location: LCCOMB_X24_Y10_N20
\u0|u1|res[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[10]~36_combout\ = ((\wbxh.bh[10]~input_o\ $ (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT23\ $ (!\u0|u1|res[9]~35\)))) # (GND)
-- \u0|u1|res[10]~37\ = CARRY((\wbxh.bh[10]~input_o\ & ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT23\) # (!\u0|u1|res[9]~35\))) # (!\wbxh.bh[10]~input_o\ & (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\u0|u1|res[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bh[10]~input_o\,
	datab => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \u0|u1|res[9]~35\,
	combout => \u0|u1|res[10]~36_combout\,
	cout => \u0|u1|res[10]~37\);

-- Location: LCCOMB_X24_Y10_N22
\u0|u1|res[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[11]~38_combout\ = (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\wbxh.bh[11]~input_o\ & (\u0|u1|res[10]~37\ & VCC)) # (!\wbxh.bh[11]~input_o\ & (!\u0|u1|res[10]~37\)))) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- ((\wbxh.bh[11]~input_o\ & (!\u0|u1|res[10]~37\)) # (!\wbxh.bh[11]~input_o\ & ((\u0|u1|res[10]~37\) # (GND)))))
-- \u0|u1|res[11]~39\ = CARRY((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT24\ & (!\wbxh.bh[11]~input_o\ & !\u0|u1|res[10]~37\)) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((!\u0|u1|res[10]~37\) # (!\wbxh.bh[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \wbxh.bh[11]~input_o\,
	datad => VCC,
	cin => \u0|u1|res[10]~37\,
	combout => \u0|u1|res[11]~38_combout\,
	cout => \u0|u1|res[11]~39\);

-- Location: LCCOMB_X24_Y10_N24
\u0|u1|res[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[12]~40_combout\ = ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT25\ $ (\wbxh.bh[12]~input_o\ $ (!\u0|u1|res[11]~39\)))) # (GND)
-- \u0|u1|res[12]~41\ = CARRY((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\wbxh.bh[12]~input_o\) # (!\u0|u1|res[11]~39\))) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\wbxh.bh[12]~input_o\ & !\u0|u1|res[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \wbxh.bh[12]~input_o\,
	datad => VCC,
	cin => \u0|u1|res[11]~39\,
	combout => \u0|u1|res[12]~40_combout\,
	cout => \u0|u1|res[12]~41\);

-- Location: LCCOMB_X24_Y10_N26
\u0|u1|res[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[13]~42_combout\ = (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\wbxh.bh[13]~input_o\ & (\u0|u1|res[12]~41\ & VCC)) # (!\wbxh.bh[13]~input_o\ & (!\u0|u1|res[12]~41\)))) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- ((\wbxh.bh[13]~input_o\ & (!\u0|u1|res[12]~41\)) # (!\wbxh.bh[13]~input_o\ & ((\u0|u1|res[12]~41\) # (GND)))))
-- \u0|u1|res[13]~43\ = CARRY((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\wbxh.bh[13]~input_o\ & !\u0|u1|res[12]~41\)) # (!\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\u0|u1|res[12]~41\) # (!\wbxh.bh[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \wbxh.bh[13]~input_o\,
	datad => VCC,
	cin => \u0|u1|res[12]~41\,
	combout => \u0|u1|res[13]~42_combout\,
	cout => \u0|u1|res[13]~43\);

-- Location: LCCOMB_X24_Y10_N28
\u0|u1|res[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[14]~44_combout\ = ((\wbxh.bh[14]~input_o\ $ (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT27\ $ (!\u0|u1|res[13]~43\)))) # (GND)
-- \u0|u1|res[14]~45\ = CARRY((\wbxh.bh[14]~input_o\ & ((\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT27\) # (!\u0|u1|res[13]~43\))) # (!\wbxh.bh[14]~input_o\ & (\u0|u1|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\u0|u1|res[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bh[14]~input_o\,
	datab => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \u0|u1|res[13]~43\,
	combout => \u0|u1|res[14]~44_combout\,
	cout => \u0|u1|res[14]~45\);

-- Location: FF_X24_Y10_N29
\u0|u1|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(14));

-- Location: FF_X25_Y14_N21
\u0|r1|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(14));

-- Location: IOIBUF_X7_Y24_N15
\wbxh.bx[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(14),
	o => \wbxh.bx[14]~input_o\);

-- Location: IOIBUF_X7_Y24_N1
\wbxh.bx[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(13),
	o => \wbxh.bx[13]~input_o\);

-- Location: IOIBUF_X5_Y24_N1
\wbxh.bx[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(12),
	o => \wbxh.bx[12]~input_o\);

-- Location: IOIBUF_X9_Y24_N15
\wbxh.bx[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(11),
	o => \wbxh.bx[11]~input_o\);

-- Location: IOIBUF_X7_Y24_N8
\wbxh.bx[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(10),
	o => \wbxh.bx[10]~input_o\);

-- Location: LCCOMB_X19_Y17_N20
\u0|u0|res[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[10]~36_combout\ = ((\wbxh.bx[10]~input_o\ $ (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ $ (!\u0|u0|res[9]~35\)))) # (GND)
-- \u0|u0|res[10]~37\ = CARRY((\wbxh.bx[10]~input_o\ & ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT23\) # (!\u0|u0|res[9]~35\))) # (!\wbxh.bx[10]~input_o\ & (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\u0|u0|res[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[10]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \u0|u0|res[9]~35\,
	combout => \u0|u0|res[10]~36_combout\,
	cout => \u0|u0|res[10]~37\);

-- Location: LCCOMB_X19_Y17_N22
\u0|u0|res[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[11]~38_combout\ = (\wbxh.bx[11]~input_o\ & ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\u0|u0|res[10]~37\ & VCC)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & (!\u0|u0|res[10]~37\)))) # (!\wbxh.bx[11]~input_o\ & 
-- ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & (!\u0|u0|res[10]~37\)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\u0|u0|res[10]~37\) # (GND)))))
-- \u0|u0|res[11]~39\ = CARRY((\wbxh.bx[11]~input_o\ & (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\u0|u0|res[10]~37\)) # (!\wbxh.bx[11]~input_o\ & ((!\u0|u0|res[10]~37\) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[11]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \u0|u0|res[10]~37\,
	combout => \u0|u0|res[11]~38_combout\,
	cout => \u0|u0|res[11]~39\);

-- Location: LCCOMB_X19_Y17_N24
\u0|u0|res[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[12]~40_combout\ = ((\wbxh.bx[12]~input_o\ $ (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ $ (!\u0|u0|res[11]~39\)))) # (GND)
-- \u0|u0|res[12]~41\ = CARRY((\wbxh.bx[12]~input_o\ & ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT25\) # (!\u0|u0|res[11]~39\))) # (!\wbxh.bx[12]~input_o\ & (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\u0|u0|res[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[12]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \u0|u0|res[11]~39\,
	combout => \u0|u0|res[12]~40_combout\,
	cout => \u0|u0|res[12]~41\);

-- Location: LCCOMB_X19_Y17_N26
\u0|u0|res[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[13]~42_combout\ = (\wbxh.bx[13]~input_o\ & ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\u0|u0|res[12]~41\ & VCC)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\u0|u0|res[12]~41\)))) # (!\wbxh.bx[13]~input_o\ & 
-- ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\u0|u0|res[12]~41\)) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\u0|u0|res[12]~41\) # (GND)))))
-- \u0|u0|res[13]~43\ = CARRY((\wbxh.bx[13]~input_o\ & (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\u0|u0|res[12]~41\)) # (!\wbxh.bx[13]~input_o\ & ((!\u0|u0|res[12]~41\) # (!\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[13]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \u0|u0|res[12]~41\,
	combout => \u0|u0|res[13]~42_combout\,
	cout => \u0|u0|res[13]~43\);

-- Location: LCCOMB_X19_Y17_N28
\u0|u0|res[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[14]~44_combout\ = ((\wbxh.bx[14]~input_o\ $ (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT27\ $ (!\u0|u0|res[13]~43\)))) # (GND)
-- \u0|u0|res[14]~45\ = CARRY((\wbxh.bx[14]~input_o\ & ((\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT27\) # (!\u0|u0|res[13]~43\))) # (!\wbxh.bx[14]~input_o\ & (\u0|u0|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\u0|u0|res[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wbxh.bx[14]~input_o\,
	datab => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \u0|u0|res[13]~43\,
	combout => \u0|u0|res[14]~44_combout\,
	cout => \u0|u0|res[14]~45\);

-- Location: FF_X19_Y17_N29
\u0|u0|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(14));

-- Location: FF_X23_Y14_N5
\u0|r0|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(14));

-- Location: FF_X24_Y10_N27
\u0|u1|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(13));

-- Location: FF_X25_Y14_N7
\u0|r1|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(13));

-- Location: FF_X19_Y17_N27
\u0|u0|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(13));

-- Location: FF_X23_Y14_N19
\u0|r0|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(13));

-- Location: FF_X19_Y17_N25
\u0|u0|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(12));

-- Location: FF_X23_Y14_N17
\u0|r0|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(12));

-- Location: FF_X24_Y10_N25
\u0|u1|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(12));

-- Location: FF_X25_Y14_N29
\u0|r1|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(12));

-- Location: FF_X19_Y17_N23
\u0|u0|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(11));

-- Location: FF_X25_Y14_N23
\u0|r0|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(11));

-- Location: FF_X19_Y17_N21
\u0|u0|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(10));

-- Location: FF_X23_Y14_N9
\u0|r0|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(10));

-- Location: FF_X24_Y10_N21
\u0|u1|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(10));

-- Location: FF_X25_Y14_N13
\u0|r1|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(10));

-- Location: FF_X24_Y10_N17
\u0|u1|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(8));

-- Location: FF_X25_Y14_N17
\u0|r1|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(8));

-- Location: FF_X19_Y17_N17
\u0|u0|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(8));

-- Location: FF_X23_Y14_N25
\u0|r0|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(8));

-- Location: FF_X24_Y10_N15
\u0|u1|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(7));

-- Location: FF_X25_Y14_N3
\u0|r1|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(7));

-- Location: FF_X19_Y17_N15
\u0|u0|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(7));

-- Location: FF_X23_Y14_N31
\u0|r0|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(7));

-- Location: FF_X24_Y10_N13
\u0|u1|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(6));

-- Location: FF_X25_Y14_N25
\u0|r1|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(6));

-- Location: FF_X19_Y17_N13
\u0|u0|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(6));

-- Location: FF_X23_Y14_N21
\u0|r0|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(6));

-- Location: FF_X19_Y17_N11
\u0|u0|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(5));

-- Location: FF_X23_Y14_N11
\u0|r0|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(5));

-- Location: FF_X24_Y10_N11
\u0|u1|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(5));

-- Location: FF_X25_Y14_N11
\u0|r1|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(5));

-- Location: FF_X24_Y10_N9
\u0|u1|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(4));

-- Location: FF_X25_Y14_N5
\u0|r1|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(4));

-- Location: FF_X19_Y17_N9
\u0|u0|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(4));

-- Location: FF_X23_Y14_N29
\u0|r0|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(4));

-- Location: FF_X19_Y17_N7
\u0|u0|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(3));

-- Location: FF_X23_Y14_N27
\u0|r0|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(3));

-- Location: FF_X24_Y10_N7
\u0|u1|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(3));

-- Location: FF_X25_Y14_N19
\u0|r1|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(3));

-- Location: FF_X19_Y17_N5
\u0|u0|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(2));

-- Location: FF_X23_Y14_N13
\u0|r0|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(2));

-- Location: FF_X24_Y10_N5
\u0|u1|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(2));

-- Location: FF_X25_Y14_N1
\u0|r1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(2));

-- Location: FF_X24_Y10_N3
\u0|u1|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(1));

-- Location: FF_X25_Y14_N31
\u0|r1|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(1));

-- Location: FF_X19_Y17_N3
\u0|u0|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(1));

-- Location: FF_X23_Y14_N7
\u0|r0|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(1));

-- Location: FF_X19_Y17_N1
\u0|u0|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(0));

-- Location: FF_X23_Y14_N1
\u0|r0|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(0));

-- Location: FF_X24_Y10_N1
\u0|u1|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(0));

-- Location: FF_X25_Y14_N9
\u0|r1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(0));

-- Location: LCCOMB_X24_Y14_N0
\u0|u2|res[0]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[0]~16_combout\ = (\u0|r0|Q\(0) & (\u0|r1|Q\(0) $ (VCC))) # (!\u0|r0|Q\(0) & (\u0|r1|Q\(0) & VCC))
-- \u0|u2|res[0]~17\ = CARRY((\u0|r0|Q\(0) & \u0|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(0),
	datab => \u0|r1|Q\(0),
	datad => VCC,
	combout => \u0|u2|res[0]~16_combout\,
	cout => \u0|u2|res[0]~17\);

-- Location: LCCOMB_X24_Y14_N2
\u0|u2|res[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[1]~18_combout\ = (\u0|r1|Q\(1) & ((\u0|r0|Q\(1) & (\u0|u2|res[0]~17\ & VCC)) # (!\u0|r0|Q\(1) & (!\u0|u2|res[0]~17\)))) # (!\u0|r1|Q\(1) & ((\u0|r0|Q\(1) & (!\u0|u2|res[0]~17\)) # (!\u0|r0|Q\(1) & ((\u0|u2|res[0]~17\) # (GND)))))
-- \u0|u2|res[1]~19\ = CARRY((\u0|r1|Q\(1) & (!\u0|r0|Q\(1) & !\u0|u2|res[0]~17\)) # (!\u0|r1|Q\(1) & ((!\u0|u2|res[0]~17\) # (!\u0|r0|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(1),
	datab => \u0|r0|Q\(1),
	datad => VCC,
	cin => \u0|u2|res[0]~17\,
	combout => \u0|u2|res[1]~18_combout\,
	cout => \u0|u2|res[1]~19\);

-- Location: LCCOMB_X24_Y14_N4
\u0|u2|res[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[2]~20_combout\ = ((\u0|r0|Q\(2) $ (\u0|r1|Q\(2) $ (!\u0|u2|res[1]~19\)))) # (GND)
-- \u0|u2|res[2]~21\ = CARRY((\u0|r0|Q\(2) & ((\u0|r1|Q\(2)) # (!\u0|u2|res[1]~19\))) # (!\u0|r0|Q\(2) & (\u0|r1|Q\(2) & !\u0|u2|res[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(2),
	datab => \u0|r1|Q\(2),
	datad => VCC,
	cin => \u0|u2|res[1]~19\,
	combout => \u0|u2|res[2]~20_combout\,
	cout => \u0|u2|res[2]~21\);

-- Location: LCCOMB_X24_Y14_N6
\u0|u2|res[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[3]~22_combout\ = (\u0|r0|Q\(3) & ((\u0|r1|Q\(3) & (\u0|u2|res[2]~21\ & VCC)) # (!\u0|r1|Q\(3) & (!\u0|u2|res[2]~21\)))) # (!\u0|r0|Q\(3) & ((\u0|r1|Q\(3) & (!\u0|u2|res[2]~21\)) # (!\u0|r1|Q\(3) & ((\u0|u2|res[2]~21\) # (GND)))))
-- \u0|u2|res[3]~23\ = CARRY((\u0|r0|Q\(3) & (!\u0|r1|Q\(3) & !\u0|u2|res[2]~21\)) # (!\u0|r0|Q\(3) & ((!\u0|u2|res[2]~21\) # (!\u0|r1|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(3),
	datab => \u0|r1|Q\(3),
	datad => VCC,
	cin => \u0|u2|res[2]~21\,
	combout => \u0|u2|res[3]~22_combout\,
	cout => \u0|u2|res[3]~23\);

-- Location: LCCOMB_X24_Y14_N8
\u0|u2|res[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[4]~24_combout\ = ((\u0|r1|Q\(4) $ (\u0|r0|Q\(4) $ (!\u0|u2|res[3]~23\)))) # (GND)
-- \u0|u2|res[4]~25\ = CARRY((\u0|r1|Q\(4) & ((\u0|r0|Q\(4)) # (!\u0|u2|res[3]~23\))) # (!\u0|r1|Q\(4) & (\u0|r0|Q\(4) & !\u0|u2|res[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(4),
	datab => \u0|r0|Q\(4),
	datad => VCC,
	cin => \u0|u2|res[3]~23\,
	combout => \u0|u2|res[4]~24_combout\,
	cout => \u0|u2|res[4]~25\);

-- Location: LCCOMB_X24_Y14_N10
\u0|u2|res[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[5]~26_combout\ = (\u0|r0|Q\(5) & ((\u0|r1|Q\(5) & (\u0|u2|res[4]~25\ & VCC)) # (!\u0|r1|Q\(5) & (!\u0|u2|res[4]~25\)))) # (!\u0|r0|Q\(5) & ((\u0|r1|Q\(5) & (!\u0|u2|res[4]~25\)) # (!\u0|r1|Q\(5) & ((\u0|u2|res[4]~25\) # (GND)))))
-- \u0|u2|res[5]~27\ = CARRY((\u0|r0|Q\(5) & (!\u0|r1|Q\(5) & !\u0|u2|res[4]~25\)) # (!\u0|r0|Q\(5) & ((!\u0|u2|res[4]~25\) # (!\u0|r1|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(5),
	datab => \u0|r1|Q\(5),
	datad => VCC,
	cin => \u0|u2|res[4]~25\,
	combout => \u0|u2|res[5]~26_combout\,
	cout => \u0|u2|res[5]~27\);

-- Location: LCCOMB_X24_Y14_N12
\u0|u2|res[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[6]~28_combout\ = ((\u0|r1|Q\(6) $ (\u0|r0|Q\(6) $ (!\u0|u2|res[5]~27\)))) # (GND)
-- \u0|u2|res[6]~29\ = CARRY((\u0|r1|Q\(6) & ((\u0|r0|Q\(6)) # (!\u0|u2|res[5]~27\))) # (!\u0|r1|Q\(6) & (\u0|r0|Q\(6) & !\u0|u2|res[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(6),
	datab => \u0|r0|Q\(6),
	datad => VCC,
	cin => \u0|u2|res[5]~27\,
	combout => \u0|u2|res[6]~28_combout\,
	cout => \u0|u2|res[6]~29\);

-- Location: LCCOMB_X24_Y14_N14
\u0|u2|res[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[7]~30_combout\ = (\u0|r1|Q\(7) & ((\u0|r0|Q\(7) & (\u0|u2|res[6]~29\ & VCC)) # (!\u0|r0|Q\(7) & (!\u0|u2|res[6]~29\)))) # (!\u0|r1|Q\(7) & ((\u0|r0|Q\(7) & (!\u0|u2|res[6]~29\)) # (!\u0|r0|Q\(7) & ((\u0|u2|res[6]~29\) # (GND)))))
-- \u0|u2|res[7]~31\ = CARRY((\u0|r1|Q\(7) & (!\u0|r0|Q\(7) & !\u0|u2|res[6]~29\)) # (!\u0|r1|Q\(7) & ((!\u0|u2|res[6]~29\) # (!\u0|r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(7),
	datab => \u0|r0|Q\(7),
	datad => VCC,
	cin => \u0|u2|res[6]~29\,
	combout => \u0|u2|res[7]~30_combout\,
	cout => \u0|u2|res[7]~31\);

-- Location: LCCOMB_X24_Y14_N16
\u0|u2|res[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[8]~32_combout\ = ((\u0|r1|Q\(8) $ (\u0|r0|Q\(8) $ (!\u0|u2|res[7]~31\)))) # (GND)
-- \u0|u2|res[8]~33\ = CARRY((\u0|r1|Q\(8) & ((\u0|r0|Q\(8)) # (!\u0|u2|res[7]~31\))) # (!\u0|r1|Q\(8) & (\u0|r0|Q\(8) & !\u0|u2|res[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(8),
	datab => \u0|r0|Q\(8),
	datad => VCC,
	cin => \u0|u2|res[7]~31\,
	combout => \u0|u2|res[8]~32_combout\,
	cout => \u0|u2|res[8]~33\);

-- Location: LCCOMB_X24_Y14_N18
\u0|u2|res[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[9]~34_combout\ = (\u0|r0|Q\(9) & ((\u0|r1|Q\(9) & (\u0|u2|res[8]~33\ & VCC)) # (!\u0|r1|Q\(9) & (!\u0|u2|res[8]~33\)))) # (!\u0|r0|Q\(9) & ((\u0|r1|Q\(9) & (!\u0|u2|res[8]~33\)) # (!\u0|r1|Q\(9) & ((\u0|u2|res[8]~33\) # (GND)))))
-- \u0|u2|res[9]~35\ = CARRY((\u0|r0|Q\(9) & (!\u0|r1|Q\(9) & !\u0|u2|res[8]~33\)) # (!\u0|r0|Q\(9) & ((!\u0|u2|res[8]~33\) # (!\u0|r1|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(9),
	datab => \u0|r1|Q\(9),
	datad => VCC,
	cin => \u0|u2|res[8]~33\,
	combout => \u0|u2|res[9]~34_combout\,
	cout => \u0|u2|res[9]~35\);

-- Location: LCCOMB_X24_Y14_N20
\u0|u2|res[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[10]~36_combout\ = ((\u0|r0|Q\(10) $ (\u0|r1|Q\(10) $ (!\u0|u2|res[9]~35\)))) # (GND)
-- \u0|u2|res[10]~37\ = CARRY((\u0|r0|Q\(10) & ((\u0|r1|Q\(10)) # (!\u0|u2|res[9]~35\))) # (!\u0|r0|Q\(10) & (\u0|r1|Q\(10) & !\u0|u2|res[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(10),
	datab => \u0|r1|Q\(10),
	datad => VCC,
	cin => \u0|u2|res[9]~35\,
	combout => \u0|u2|res[10]~36_combout\,
	cout => \u0|u2|res[10]~37\);

-- Location: LCCOMB_X24_Y14_N22
\u0|u2|res[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[11]~38_combout\ = (\u0|r1|Q\(11) & ((\u0|r0|Q\(11) & (\u0|u2|res[10]~37\ & VCC)) # (!\u0|r0|Q\(11) & (!\u0|u2|res[10]~37\)))) # (!\u0|r1|Q\(11) & ((\u0|r0|Q\(11) & (!\u0|u2|res[10]~37\)) # (!\u0|r0|Q\(11) & ((\u0|u2|res[10]~37\) # (GND)))))
-- \u0|u2|res[11]~39\ = CARRY((\u0|r1|Q\(11) & (!\u0|r0|Q\(11) & !\u0|u2|res[10]~37\)) # (!\u0|r1|Q\(11) & ((!\u0|u2|res[10]~37\) # (!\u0|r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(11),
	datab => \u0|r0|Q\(11),
	datad => VCC,
	cin => \u0|u2|res[10]~37\,
	combout => \u0|u2|res[11]~38_combout\,
	cout => \u0|u2|res[11]~39\);

-- Location: LCCOMB_X24_Y14_N24
\u0|u2|res[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[12]~40_combout\ = ((\u0|r0|Q\(12) $ (\u0|r1|Q\(12) $ (!\u0|u2|res[11]~39\)))) # (GND)
-- \u0|u2|res[12]~41\ = CARRY((\u0|r0|Q\(12) & ((\u0|r1|Q\(12)) # (!\u0|u2|res[11]~39\))) # (!\u0|r0|Q\(12) & (\u0|r1|Q\(12) & !\u0|u2|res[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(12),
	datab => \u0|r1|Q\(12),
	datad => VCC,
	cin => \u0|u2|res[11]~39\,
	combout => \u0|u2|res[12]~40_combout\,
	cout => \u0|u2|res[12]~41\);

-- Location: LCCOMB_X24_Y14_N26
\u0|u2|res[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[13]~42_combout\ = (\u0|r1|Q\(13) & ((\u0|r0|Q\(13) & (\u0|u2|res[12]~41\ & VCC)) # (!\u0|r0|Q\(13) & (!\u0|u2|res[12]~41\)))) # (!\u0|r1|Q\(13) & ((\u0|r0|Q\(13) & (!\u0|u2|res[12]~41\)) # (!\u0|r0|Q\(13) & ((\u0|u2|res[12]~41\) # (GND)))))
-- \u0|u2|res[13]~43\ = CARRY((\u0|r1|Q\(13) & (!\u0|r0|Q\(13) & !\u0|u2|res[12]~41\)) # (!\u0|r1|Q\(13) & ((!\u0|u2|res[12]~41\) # (!\u0|r0|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(13),
	datab => \u0|r0|Q\(13),
	datad => VCC,
	cin => \u0|u2|res[12]~41\,
	combout => \u0|u2|res[13]~42_combout\,
	cout => \u0|u2|res[13]~43\);

-- Location: LCCOMB_X24_Y14_N28
\u0|u2|res[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[14]~44_combout\ = ((\u0|r1|Q\(14) $ (\u0|r0|Q\(14) $ (!\u0|u2|res[13]~43\)))) # (GND)
-- \u0|u2|res[14]~45\ = CARRY((\u0|r1|Q\(14) & ((\u0|r0|Q\(14)) # (!\u0|u2|res[13]~43\))) # (!\u0|r1|Q\(14) & (\u0|r0|Q\(14) & !\u0|u2|res[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(14),
	datab => \u0|r0|Q\(14),
	datad => VCC,
	cin => \u0|u2|res[13]~43\,
	combout => \u0|u2|res[14]~44_combout\,
	cout => \u0|u2|res[14]~45\);

-- Location: FF_X24_Y14_N29
\u0|u2|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(14));

-- Location: LCCOMB_X23_Y15_N26
\u0|r2|Q~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~18_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(14))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u4|res\(14),
	datac => \u0|u2|res\(14),
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r2|Q~18_combout\);

-- Location: LCCOMB_X24_Y20_N30
\u0|r2|Q[11]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q[11]~19_combout\ = (\u0|f1|gen_ff:12:ff|q~q\) # ((\u0|f1|gen_ff:5:ff|q~q\) # ((\u0|f1|gen_ff:6:ff|q~q\) # (!\u0|r0|Q[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f1|gen_ff:12:ff|q~q\,
	datab => \u0|f1|gen_ff:5:ff|q~q\,
	datac => \u0|f1|gen_ff:6:ff|q~q\,
	datad => \u0|r0|Q[6]~0_combout\,
	combout => \u0|r2|Q[11]~19_combout\);

-- Location: FF_X23_Y15_N27
\u0|r2|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~18_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(14));

-- Location: FF_X24_Y14_N11
\u0|u2|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(5));

-- Location: LCCOMB_X23_Y15_N6
\u0|r2|Q~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~4_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(5))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|res\(5),
	datac => \u0|u2|res\(5),
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r2|Q~4_combout\);

-- Location: FF_X23_Y15_N7
\u0|r2|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~4_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(5));

-- Location: FF_X24_Y14_N9
\u0|u2|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(4));

-- Location: LCCOMB_X23_Y15_N8
\u0|r2|Q~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~5_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(4))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u4|res\(4),
	datac => \u0|u2|res\(4),
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r2|Q~5_combout\);

-- Location: FF_X23_Y15_N9
\u0|r2|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~5_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(4));

-- Location: FF_X24_Y14_N7
\u0|u2|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(3));

-- Location: LCCOMB_X23_Y15_N18
\u0|r2|Q~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~6_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(3))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|res\(3),
	datab => \u0|f1|gen_ff:12:ff|q~q\,
	datad => \u0|u2|res\(3),
	combout => \u0|r2|Q~6_combout\);

-- Location: FF_X23_Y15_N19
\u0|r2|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~6_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(3));

-- Location: FF_X24_Y14_N5
\u0|u2|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(2));

-- Location: LCCOMB_X23_Y15_N0
\u0|r2|Q~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~7_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(2))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:12:ff|q~q\,
	datac => \u0|u4|res\(2),
	datad => \u0|u2|res\(2),
	combout => \u0|r2|Q~7_combout\);

-- Location: FF_X23_Y15_N1
\u0|r2|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~7_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(2));

-- Location: FF_X24_Y14_N3
\u0|u2|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(1));

-- Location: LCCOMB_X23_Y15_N22
\u0|r2|Q~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~8_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(1))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|res\(1),
	datac => \u0|u2|res\(1),
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r2|Q~8_combout\);

-- Location: FF_X23_Y15_N23
\u0|r2|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~8_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(1));

-- Location: FF_X24_Y14_N1
\u0|u2|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(0));

-- Location: LCCOMB_X23_Y15_N28
\u0|r2|Q~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~9_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(0))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:12:ff|q~q\,
	datac => \u0|u4|res\(0),
	datad => \u0|u2|res\(0),
	combout => \u0|r2|Q~9_combout\);

-- Location: FF_X23_Y15_N29
\u0|r2|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(0));

-- Location: LCCOMB_X22_Y15_N2
\u0|Add3~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~1_cout\ = CARRY(!\u0|r2|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(0),
	datad => VCC,
	cout => \u0|Add3~1_cout\);

-- Location: LCCOMB_X22_Y15_N4
\u0|Add3~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~3_cout\ = CARRY((\u0|r2|Q\(1) & !\u0|Add3~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(1),
	datad => VCC,
	cin => \u0|Add3~1_cout\,
	cout => \u0|Add3~3_cout\);

-- Location: LCCOMB_X22_Y15_N6
\u0|Add3~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~5_cout\ = CARRY((!\u0|Add3~3_cout\) # (!\u0|r2|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(2),
	datad => VCC,
	cin => \u0|Add3~3_cout\,
	cout => \u0|Add3~5_cout\);

-- Location: LCCOMB_X22_Y15_N8
\u0|Add3~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~7_cout\ = CARRY((\u0|r2|Q\(3) & !\u0|Add3~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(3),
	datad => VCC,
	cin => \u0|Add3~5_cout\,
	cout => \u0|Add3~7_cout\);

-- Location: LCCOMB_X22_Y15_N10
\u0|Add3~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~9_cout\ = CARRY((!\u0|Add3~7_cout\) # (!\u0|r2|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(4),
	datad => VCC,
	cin => \u0|Add3~7_cout\,
	cout => \u0|Add3~9_cout\);

-- Location: LCCOMB_X22_Y15_N12
\u0|Add3~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~11_cout\ = CARRY((\u0|r2|Q\(5) & !\u0|Add3~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q\(5),
	datad => VCC,
	cin => \u0|Add3~9_cout\,
	cout => \u0|Add3~11_cout\);

-- Location: LCCOMB_X22_Y15_N14
\u0|Add3~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~12_combout\ = (\u0|r2|Q\(6) & (\u0|Add3~11_cout\ $ (GND))) # (!\u0|r2|Q\(6) & ((GND) # (!\u0|Add3~11_cout\)))
-- \u0|Add3~13\ = CARRY((!\u0|Add3~11_cout\) # (!\u0|r2|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q\(6),
	datad => VCC,
	cin => \u0|Add3~11_cout\,
	combout => \u0|Add3~12_combout\,
	cout => \u0|Add3~13\);

-- Location: LCCOMB_X22_Y15_N16
\u0|Add3~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~15_combout\ = (\u0|r2|Q\(7) & (!\u0|Add3~13\)) # (!\u0|r2|Q\(7) & (\u0|Add3~13\ & VCC))
-- \u0|Add3~16\ = CARRY((\u0|r2|Q\(7) & !\u0|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q\(7),
	datad => VCC,
	cin => \u0|Add3~13\,
	combout => \u0|Add3~15_combout\,
	cout => \u0|Add3~16\);

-- Location: LCCOMB_X22_Y15_N18
\u0|Add3~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~18_combout\ = (\u0|r2|Q\(8) & (\u0|Add3~16\ $ (GND))) # (!\u0|r2|Q\(8) & ((GND) # (!\u0|Add3~16\)))
-- \u0|Add3~19\ = CARRY((!\u0|Add3~16\) # (!\u0|r2|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(8),
	datad => VCC,
	cin => \u0|Add3~16\,
	combout => \u0|Add3~18_combout\,
	cout => \u0|Add3~19\);

-- Location: LCCOMB_X22_Y15_N20
\u0|Add3~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~21_combout\ = (\u0|r2|Q\(9) & (!\u0|Add3~19\)) # (!\u0|r2|Q\(9) & (\u0|Add3~19\ & VCC))
-- \u0|Add3~22\ = CARRY((\u0|r2|Q\(9) & !\u0|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q\(9),
	datad => VCC,
	cin => \u0|Add3~19\,
	combout => \u0|Add3~21_combout\,
	cout => \u0|Add3~22\);

-- Location: LCCOMB_X22_Y15_N22
\u0|Add3~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~24_combout\ = (\u0|r2|Q\(10) & (\u0|Add3~22\ $ (GND))) # (!\u0|r2|Q\(10) & ((GND) # (!\u0|Add3~22\)))
-- \u0|Add3~25\ = CARRY((!\u0|Add3~22\) # (!\u0|r2|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q\(10),
	datad => VCC,
	cin => \u0|Add3~22\,
	combout => \u0|Add3~24_combout\,
	cout => \u0|Add3~25\);

-- Location: LCCOMB_X22_Y15_N24
\u0|Add3~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~27_combout\ = (\u0|r2|Q\(11) & (!\u0|Add3~25\)) # (!\u0|r2|Q\(11) & (\u0|Add3~25\ & VCC))
-- \u0|Add3~28\ = CARRY((\u0|r2|Q\(11) & !\u0|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(11),
	datad => VCC,
	cin => \u0|Add3~25\,
	combout => \u0|Add3~27_combout\,
	cout => \u0|Add3~28\);

-- Location: LCCOMB_X22_Y15_N26
\u0|Add3~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~30_combout\ = (\u0|r2|Q\(12) & (\u0|Add3~28\ $ (GND))) # (!\u0|r2|Q\(12) & ((GND) # (!\u0|Add3~28\)))
-- \u0|Add3~31\ = CARRY((!\u0|Add3~28\) # (!\u0|r2|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q\(12),
	datad => VCC,
	cin => \u0|Add3~28\,
	combout => \u0|Add3~30_combout\,
	cout => \u0|Add3~31\);

-- Location: LCCOMB_X22_Y15_N28
\u0|Add3~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~33_combout\ = (\u0|r2|Q\(13) & (!\u0|Add3~31\)) # (!\u0|r2|Q\(13) & (\u0|Add3~31\ & VCC))
-- \u0|Add3~34\ = CARRY((\u0|r2|Q\(13) & !\u0|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q\(13),
	datad => VCC,
	cin => \u0|Add3~31\,
	combout => \u0|Add3~33_combout\,
	cout => \u0|Add3~34\);

-- Location: LCCOMB_X22_Y15_N30
\u0|Add3~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~36_combout\ = \u0|Add3~34\ $ (!\u0|r2|Q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|r2|Q\(14),
	cin => \u0|Add3~34\,
	combout => \u0|Add3~36_combout\);

-- Location: LCCOMB_X23_Y15_N14
\u0|Add3~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~38_combout\ = (\u0|r2|Q\(15) & (\u0|Add3~36_combout\)) # (!\u0|r2|Q\(15) & ((\u0|r2|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|Add3~36_combout\,
	datac => \u0|r2|Q\(14),
	datad => \u0|r2|Q\(15),
	combout => \u0|Add3~38_combout\);

-- Location: LCCOMB_X17_Y14_N24
\u0|Add5~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add5~0_combout\ = \u0|Add4~40_combout\ $ (((\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~41_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(14),
	datac => \u0|Add4~41_combout\,
	datad => \u0|Add4~40_combout\,
	combout => \u0|Add5~0_combout\);

-- Location: FF_X17_Y14_N25
\u0|r6|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Add5~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(13));

-- Location: LCCOMB_X21_Y14_N4
\u0|mul_a[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[13]~13_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(13)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(13),
	datab => \u0|r6|Q\(13),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[13]~13_combout\);

-- Location: LCCOMB_X21_Y14_N6
\u0|r4|Q~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~14_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (((\u0|u3|res\(13))))) # (!\u0|f1|gen_ff:10:ff|q~q\ & (\u0|Add4~40_combout\ $ (((\u0|Add4~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~40_combout\,
	datab => \u0|u3|res\(13),
	datac => \u0|Add4~43_combout\,
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~14_combout\);

-- Location: FF_X21_Y14_N7
\u0|r4|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~14_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(13));

-- Location: FF_X21_Y15_N27
\u0|u4|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(13));

-- Location: FF_X24_Y14_N27
\u0|u2|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(13));

-- Location: LCCOMB_X23_Y15_N20
\u0|r2|Q~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~17_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(13))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u4|res\(13),
	datac => \u0|u2|res\(13),
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r2|Q~17_combout\);

-- Location: FF_X23_Y15_N21
\u0|r2|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~17_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(13));

-- Location: LCCOMB_X22_Y15_N0
\u0|Add3~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~35_combout\ = (\u0|r2|Q\(15) & ((\u0|Add3~33_combout\))) # (!\u0|r2|Q\(15) & (\u0|r2|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(15),
	datac => \u0|r2|Q\(13),
	datad => \u0|Add3~33_combout\,
	combout => \u0|Add3~35_combout\);

-- Location: LCCOMB_X18_Y15_N22
\u0|Add4~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~40_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~38_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|m0|altsyncram_component|auto_generated|q_a\(13),
	datad => \u0|Add4~38_combout\,
	combout => \u0|Add4~40_combout\);

-- Location: LCCOMB_X21_Y14_N12
\u0|r4|Q~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~13_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|u3|res\(12)))) # (!\u0|f1|gen_ff:10:ff|q~q\ & (!\u0|Add4~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|Add4~40_combout\,
	datab => \u0|u3|res\(12),
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~13_combout\);

-- Location: FF_X21_Y14_N13
\u0|r4|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~13_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(12));

-- Location: FF_X21_Y15_N25
\u0|u4|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(12));

-- Location: FF_X24_Y14_N25
\u0|u2|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(12));

-- Location: LCCOMB_X23_Y15_N2
\u0|r2|Q~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~16_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(12))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:12:ff|q~q\,
	datac => \u0|u4|res\(12),
	datad => \u0|u2|res\(12),
	combout => \u0|r2|Q~16_combout\);

-- Location: FF_X23_Y15_N3
\u0|r2|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~16_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(12));

-- Location: LCCOMB_X23_Y15_N24
\u0|Add3~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~32_combout\ = (\u0|r2|Q\(15) & ((\u0|Add3~30_combout\))) # (!\u0|r2|Q\(15) & (\u0|r2|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(12),
	datac => \u0|Add3~30_combout\,
	datad => \u0|r2|Q\(15),
	combout => \u0|Add3~32_combout\);

-- Location: LCCOMB_X19_Y14_N10
\u0|Add4~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~37_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~35_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(12),
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datad => \u0|Add4~35_combout\,
	combout => \u0|Add4~37_combout\);

-- Location: FF_X19_Y14_N3
\u0|r6|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~37_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(11));

-- Location: LCCOMB_X19_Y14_N2
\u0|mul_a[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[11]~11_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(11)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(11),
	datac => \u0|r6|Q\(11),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[11]~11_combout\);

-- Location: LCCOMB_X21_Y14_N8
\u0|r4|Q~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~11_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(10))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add4~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:10:ff|q~q\,
	datac => \u0|u3|res\(10),
	datad => \u0|Add4~34_combout\,
	combout => \u0|r4|Q~11_combout\);

-- Location: FF_X21_Y14_N9
\u0|r4|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~11_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(10));

-- Location: FF_X19_Y14_N17
\u0|r6|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~34_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(10));

-- Location: LCCOMB_X19_Y14_N16
\u0|mul_a[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[10]~10_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(10)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r4|Q\(10),
	datac => \u0|r6|Q\(10),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[10]~10_combout\);

-- Location: LCCOMB_X21_Y14_N10
\u0|r4|Q~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~10_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(9))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add4~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:10:ff|q~q\,
	datac => \u0|u3|res\(9),
	datad => \u0|Add4~31_combout\,
	combout => \u0|r4|Q~10_combout\);

-- Location: FF_X21_Y14_N11
\u0|r4|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~10_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(9));

-- Location: FF_X19_Y14_N31
\u0|r6|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~31_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(9));

-- Location: LCCOMB_X19_Y14_N30
\u0|mul_a[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[9]~9_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(9)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(9),
	datac => \u0|r6|Q\(9),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[9]~9_combout\);

-- Location: LCCOMB_X19_Y11_N14
\u0|r7|Q~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~2_combout\ = (\u0|u3|res\(5) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u3|res\(5),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~2_combout\);

-- Location: FF_X24_Y10_N23
\u0|u1|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(11));

-- Location: FF_X23_Y14_N3
\u0|r1|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(11));

-- Location: FF_X24_Y14_N23
\u0|u2|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(11));

-- Location: LCCOMB_X23_Y15_N12
\u0|r2|Q~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~15_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u4|res\(11)))) # (!\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u2|res\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|res\(11),
	datac => \u0|u4|res\(11),
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r2|Q~15_combout\);

-- Location: FF_X23_Y15_N13
\u0|r2|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~15_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(11));

-- Location: LCCOMB_X14_Y15_N6
\u0|Add3~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~29_combout\ = (\u0|r2|Q\(15) & ((\u0|Add3~27_combout\))) # (!\u0|r2|Q\(15) & (\u0|r2|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(15),
	datac => \u0|r2|Q\(11),
	datad => \u0|Add3~27_combout\,
	combout => \u0|Add3~29_combout\);

-- Location: LCCOMB_X17_Y15_N18
\u0|Add4~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~28_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~26_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(9),
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datad => \u0|Add4~26_combout\,
	combout => \u0|Add4~28_combout\);

-- Location: LCCOMB_X18_Y14_N12
\u0|r6|Q[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r6|Q[8]~feeder_combout\ = \u0|Add4~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|Add4~28_combout\,
	combout => \u0|r6|Q[8]~feeder_combout\);

-- Location: FF_X18_Y14_N13
\u0|r6|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r6|Q[8]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(8));

-- Location: LCCOMB_X18_Y14_N26
\u0|mul_a[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[8]~8_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r6|Q\(8))) # (!\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r4|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r6|Q\(8),
	datac => \u0|r4|Q\(8),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[8]~8_combout\);

-- Location: LCCOMB_X18_Y14_N2
\u0|r4|Q~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~8_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(7))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add4~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u3|res\(7),
	datab => \u0|Add4~25_combout\,
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~8_combout\);

-- Location: FF_X18_Y14_N3
\u0|r4|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~8_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(7));

-- Location: FF_X19_Y14_N1
\u0|r6|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~25_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(7));

-- Location: LCCOMB_X19_Y14_N0
\u0|mul_a[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[7]~7_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(7)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(7),
	datac => \u0|r6|Q\(7),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[7]~7_combout\);

-- Location: LCCOMB_X18_Y14_N28
\u0|r4|Q~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~12_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(11))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add4~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u3|res\(11),
	datac => \u0|Add4~37_combout\,
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~12_combout\);

-- Location: FF_X18_Y14_N29
\u0|r4|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~12_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(11));

-- Location: FF_X21_Y15_N23
\u0|u4|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(11));

-- Location: LCCOMB_X19_Y15_N20
\u0|r8|Q~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~12_combout\ = (!\cycle~combout\ & \u0|u4|res\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cycle~combout\,
	datac => \u0|u4|res\(11),
	combout => \u0|r8|Q~12_combout\);

-- Location: FF_X21_Y15_N19
\u0|u4|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(9));

-- Location: LCCOMB_X24_Y15_N22
\u0|r8|Q~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~10_combout\ = (!\cycle~combout\ & \u0|u4|res\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cycle~combout\,
	datad => \u0|u4|res\(9),
	combout => \u0|r8|Q~10_combout\);

-- Location: FF_X21_Y15_N21
\u0|u4|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(10));

-- Location: FF_X24_Y14_N21
\u0|u2|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(10));

-- Location: LCCOMB_X23_Y15_N30
\u0|r2|Q~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~14_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(10))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|res\(10),
	datac => \u0|u2|res\(10),
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r2|Q~14_combout\);

-- Location: FF_X23_Y15_N31
\u0|r2|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~14_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(10));

-- Location: LCCOMB_X14_Y15_N4
\u0|Add3~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~26_combout\ = (\u0|r2|Q\(15) & ((\u0|Add3~24_combout\))) # (!\u0|r2|Q\(15) & (\u0|r2|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(15),
	datac => \u0|r2|Q\(10),
	datad => \u0|Add3~24_combout\,
	combout => \u0|Add3~26_combout\);

-- Location: LCCOMB_X18_Y15_N28
\u0|Add4~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~22_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~20_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|m0|altsyncram_component|auto_generated|q_a\(7),
	datad => \u0|Add4~20_combout\,
	combout => \u0|Add4~22_combout\);

-- Location: LCCOMB_X18_Y14_N16
\u0|r4|Q~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~7_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|u3|res\(6)))) # (!\u0|f1|gen_ff:10:ff|q~q\ & (\u0|Add4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|Add4~22_combout\,
	datac => \u0|u3|res\(6),
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~7_combout\);

-- Location: FF_X18_Y14_N17
\u0|r4|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~7_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(6));

-- Location: FF_X19_Y14_N23
\u0|r6|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~22_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(6));

-- Location: LCCOMB_X19_Y14_N22
\u0|mul_a[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[6]~6_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(6)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(6),
	datac => \u0|r6|Q\(6),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[6]~6_combout\);

-- Location: LCCOMB_X18_Y14_N8
\u0|r4|Q~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~5_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(4))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u3|res\(4),
	datab => \u0|Add4~16_combout\,
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~5_combout\);

-- Location: FF_X18_Y14_N9
\u0|r4|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~5_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(4));

-- Location: FF_X19_Y14_N7
\u0|r6|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~16_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(4));

-- Location: LCCOMB_X19_Y14_N6
\u0|mul_a[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[4]~4_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(4)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(4),
	datac => \u0|r6|Q\(4),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[4]~4_combout\);

-- Location: LCCOMB_X21_Y10_N24
\u0|r7|Q~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~8_combout\ = (\u0|u3|res\(1) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u3|res\(1),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~8_combout\);

-- Location: FF_X24_Y10_N19
\u0|u1|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(9));

-- Location: FF_X25_Y14_N15
\u0|r1|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(9));

-- Location: FF_X24_Y14_N19
\u0|u2|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(9));

-- Location: LCCOMB_X24_Y15_N14
\u0|r2|Q~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~13_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u4|res\(9)))) # (!\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u2|res\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:12:ff|q~q\,
	datac => \u0|u2|res\(9),
	datad => \u0|u4|res\(9),
	combout => \u0|r2|Q~13_combout\);

-- Location: FF_X24_Y15_N15
\u0|r2|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~13_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(9));

-- Location: LCCOMB_X18_Y15_N2
\u0|Add3~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~23_combout\ = (\u0|r2|Q\(15) & ((\u0|Add3~21_combout\))) # (!\u0|r2|Q\(15) & (\u0|r2|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q\(9),
	datac => \u0|r2|Q\(15),
	datad => \u0|Add3~21_combout\,
	combout => \u0|Add3~23_combout\);

-- Location: LCCOMB_X17_Y15_N10
\u0|Add4~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~19_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~17_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(6),
	datab => \u0|f0|gen_ff:1:ff|q~q\,
	datad => \u0|Add4~17_combout\,
	combout => \u0|Add4~19_combout\);

-- Location: LCCOMB_X18_Y14_N10
\u0|r4|Q~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~6_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|u3|res\(5)))) # (!\u0|f1|gen_ff:10:ff|q~q\ & (\u0|Add4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|Add4~19_combout\,
	datac => \u0|u3|res\(5),
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~6_combout\);

-- Location: FF_X18_Y14_N11
\u0|r4|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~6_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(5));

-- Location: FF_X21_Y15_N11
\u0|u4|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(5));

-- Location: LCCOMB_X19_Y15_N10
\u0|r8|Q~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~6_combout\ = (!\cycle~combout\ & \u0|u4|res\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cycle~combout\,
	datac => \u0|u4|res\(5),
	combout => \u0|r8|Q~6_combout\);

-- Location: FF_X21_Y15_N9
\u0|u4|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(4));

-- Location: LCCOMB_X18_Y15_N14
\u0|r8|Q~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~5_combout\ = (!\cycle~combout\ & \u0|u4|res\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cycle~combout\,
	datad => \u0|u4|res\(4),
	combout => \u0|r8|Q~5_combout\);

-- Location: FF_X21_Y15_N17
\u0|u4|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(8));

-- Location: FF_X24_Y14_N17
\u0|u2|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(8));

-- Location: LCCOMB_X23_Y15_N16
\u0|r2|Q~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~12_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(8))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:12:ff|q~q\,
	datac => \u0|u4|res\(8),
	datad => \u0|u2|res\(8),
	combout => \u0|r2|Q~12_combout\);

-- Location: FF_X23_Y15_N17
\u0|r2|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~12_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(8));

-- Location: LCCOMB_X18_Y15_N12
\u0|Add3~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~20_combout\ = (\u0|r2|Q\(15) & (\u0|Add3~18_combout\)) # (!\u0|r2|Q\(15) & ((\u0|r2|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(15),
	datac => \u0|Add3~18_combout\,
	datad => \u0|r2|Q\(8),
	combout => \u0|Add3~20_combout\);

-- Location: LCCOMB_X17_Y14_N10
\u0|Add4~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~13_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~11_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|m0|altsyncram_component|auto_generated|q_a\(4),
	datad => \u0|Add4~11_combout\,
	combout => \u0|Add4~13_combout\);

-- Location: FF_X19_Y14_N5
\u0|r6|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~13_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(3));

-- Location: LCCOMB_X19_Y14_N4
\u0|mul_a[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[3]~3_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(3)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r4|Q\(3),
	datac => \u0|r6|Q\(3),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[3]~3_combout\);

-- Location: LCCOMB_X18_Y14_N14
\u0|r4|Q~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~4_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(3))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add4~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u3|res\(3),
	datac => \u0|Add4~13_combout\,
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~4_combout\);

-- Location: FF_X18_Y14_N15
\u0|r4|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~4_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(3));

-- Location: FF_X21_Y15_N7
\u0|u4|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(3));

-- Location: LCCOMB_X18_Y15_N8
\u0|r8|Q~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~4_combout\ = (\u0|u4|res\(3) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|res\(3),
	datad => \cycle~combout\,
	combout => \u0|r8|Q~4_combout\);

-- Location: FF_X21_Y15_N15
\u0|u4|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(7));

-- Location: FF_X24_Y14_N15
\u0|u2|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(7));

-- Location: LCCOMB_X24_Y15_N24
\u0|r2|Q~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~11_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(7))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u4|res\(7),
	datac => \u0|u2|res\(7),
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r2|Q~11_combout\);

-- Location: FF_X24_Y15_N25
\u0|r2|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~11_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(7));

-- Location: LCCOMB_X18_Y15_N26
\u0|Add3~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~17_combout\ = (\u0|r2|Q\(15) & ((\u0|Add3~15_combout\))) # (!\u0|r2|Q\(15) & (\u0|r2|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r2|Q\(7),
	datac => \u0|r2|Q\(15),
	datad => \u0|Add3~15_combout\,
	combout => \u0|Add3~17_combout\);

-- Location: LCCOMB_X19_Y15_N12
\u0|Add4~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~10_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~8_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datab => \u0|m0|altsyncram_component|auto_generated|q_a\(3),
	datac => \u0|Add4~8_combout\,
	combout => \u0|Add4~10_combout\);

-- Location: FF_X19_Y14_N19
\u0|r6|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~10_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(2));

-- Location: LCCOMB_X19_Y14_N18
\u0|mul_a[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[2]~2_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(2)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r4|Q\(2),
	datac => \u0|r6|Q\(2),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[2]~2_combout\);

-- Location: LCCOMB_X18_Y14_N24
\u0|r4|Q~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~3_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(2))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u3|res\(2),
	datac => \u0|Add4~10_combout\,
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~3_combout\);

-- Location: FF_X18_Y14_N25
\u0|r4|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~3_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(2));

-- Location: FF_X21_Y15_N5
\u0|u4|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(2));

-- Location: LCCOMB_X18_Y15_N18
\u0|r8|Q~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~3_combout\ = (\u0|u4|res\(2) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u4|res\(2),
	datad => \cycle~combout\,
	combout => \u0|r8|Q~3_combout\);

-- Location: FF_X21_Y15_N3
\u0|u4|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(1));

-- Location: LCCOMB_X19_Y15_N4
\u0|r8|Q~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~2_combout\ = (!\cycle~combout\ & \u0|u4|res\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cycle~combout\,
	datad => \u0|u4|res\(1),
	combout => \u0|r8|Q~2_combout\);

-- Location: LCCOMB_X21_Y15_N30
\u0|u4|res[15]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u4|res[15]~46_combout\ = \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\u0|u4|res[14]~45\ $ (\u0|r4|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => \u0|r4|Q\(15),
	cin => \u0|u4|res[14]~45\,
	combout => \u0|u4|res[15]~46_combout\);

-- Location: FF_X21_Y15_N31
\u0|u4|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(15));

-- Location: IOIBUF_X0_Y18_N22
\wbxh.bx[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bx\(15),
	o => \wbxh.bx[15]~input_o\);

-- Location: LCCOMB_X19_Y17_N30
\u0|u0|res[15]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|res[15]~46_combout\ = \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\u0|u0|res[14]~45\ $ (\wbxh.bx[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => \wbxh.bx[15]~input_o\,
	cin => \u0|u0|res[14]~45\,
	combout => \u0|u0|res[15]~46_combout\);

-- Location: FF_X19_Y17_N31
\u0|u0|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|res[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|res\(15));

-- Location: FF_X23_Y14_N23
\u0|r0|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u0|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(15));

-- Location: IOIBUF_X34_Y5_N15
\wbxh.bh[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_wbxh.bh\(15),
	o => \wbxh.bh[15]~input_o\);

-- Location: LCCOMB_X24_Y10_N30
\u0|u1|res[15]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|res[15]~46_combout\ = \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\u0|u1|res[14]~45\ $ (\wbxh.bh[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => \wbxh.bh[15]~input_o\,
	cin => \u0|u1|res[14]~45\,
	combout => \u0|u1|res[15]~46_combout\);

-- Location: FF_X24_Y10_N31
\u0|u1|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|res[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|res\(15));

-- Location: FF_X25_Y14_N27
\u0|r1|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r0|Q[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(15));

-- Location: LCCOMB_X24_Y14_N30
\u0|u2|res[15]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|res[15]~46_combout\ = \u0|r0|Q\(15) $ (\u0|u2|res[14]~45\ $ (\u0|r1|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r0|Q\(15),
	datad => \u0|r1|Q\(15),
	cin => \u0|u2|res[14]~45\,
	combout => \u0|u2|res[15]~46_combout\);

-- Location: FF_X24_Y14_N31
\u0|u2|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(15));

-- Location: LCCOMB_X23_Y15_N10
\u0|r2|Q~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~10_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(15))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:12:ff|q~q\,
	datac => \u0|u4|res\(15),
	datad => \u0|u2|res\(15),
	combout => \u0|r2|Q~10_combout\);

-- Location: FF_X23_Y15_N11
\u0|r2|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~10_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(15));

-- Location: FF_X17_Y15_N19
\u0|f0|gen_ff:0:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|r2|Q\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f0|gen_ff:0:ff|q~q\);

-- Location: FF_X17_Y15_N1
\u0|f0|gen_ff:1:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|f0|gen_ff:0:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|f0|gen_ff:1:ff|q~q\);

-- Location: LCCOMB_X17_Y14_N0
\u0|Add4~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~7_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & (\u0|Add4~5_combout\)) # (!\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|m0|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|f0|gen_ff:1:ff|q~q\,
	datac => \u0|Add4~5_combout\,
	datad => \u0|m0|altsyncram_component|auto_generated|q_a\(2),
	combout => \u0|Add4~7_combout\);

-- Location: LCCOMB_X21_Y14_N28
\u0|r4|Q~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~2_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|u3|res\(1)))) # (!\u0|f1|gen_ff:10:ff|q~q\ & (\u0|Add4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|Add4~7_combout\,
	datac => \u0|u3|res\(1),
	datad => \u0|f1|gen_ff:10:ff|q~q\,
	combout => \u0|r4|Q~2_combout\);

-- Location: FF_X21_Y14_N29
\u0|r4|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~2_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(1));

-- Location: FF_X19_Y14_N9
\u0|r6|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|Add4~7_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	sload => VCC,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(1));

-- Location: LCCOMB_X19_Y14_N8
\u0|mul_a[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[1]~1_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r6|Q\(1)))) # (!\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r4|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r4|Q\(1),
	datac => \u0|r6|Q\(1),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[1]~1_combout\);

-- Location: LCCOMB_X21_Y14_N14
\u0|r4|Q~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r4|Q~0_combout\ = (\u0|f1|gen_ff:10:ff|q~q\ & (\u0|u3|res\(0))) # (!\u0|f1|gen_ff:10:ff|q~q\ & ((\u0|Add4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|f1|gen_ff:10:ff|q~q\,
	datac => \u0|u3|res\(0),
	datad => \u0|Add4~4_combout\,
	combout => \u0|r4|Q~0_combout\);

-- Location: FF_X21_Y14_N15
\u0|r4|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r4|Q~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r4|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r4|Q\(0));

-- Location: FF_X21_Y15_N1
\u0|u4|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(0));

-- Location: LCCOMB_X24_Y15_N12
\u0|r8|Q~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r8|Q~0_combout\ = (!\cycle~combout\ & \u0|u4|res\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cycle~combout\,
	datad => \u0|u4|res\(0),
	combout => \u0|r8|Q~0_combout\);

-- Location: FF_X21_Y15_N13
\u0|u4|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u4|res[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u4|res\(6));

-- Location: FF_X24_Y14_N13
\u0|u2|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|res[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|res\(6));

-- Location: LCCOMB_X23_Y15_N4
\u0|r2|Q~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r2|Q~3_combout\ = (\u0|f1|gen_ff:12:ff|q~q\ & (\u0|u4|res\(6))) # (!\u0|f1|gen_ff:12:ff|q~q\ & ((\u0|u2|res\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u4|res\(6),
	datac => \u0|u2|res\(6),
	datad => \u0|f1|gen_ff:12:ff|q~q\,
	combout => \u0|r2|Q~3_combout\);

-- Location: FF_X23_Y15_N5
\u0|r2|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r2|Q~3_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r2|Q[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r2|Q\(6));

-- Location: LCCOMB_X18_Y15_N20
\u0|Add3~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add3~14_combout\ = (\u0|r2|Q\(15) & ((\u0|Add3~12_combout\))) # (!\u0|r2|Q\(15) & (\u0|r2|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r2|Q\(6),
	datac => \u0|r2|Q\(15),
	datad => \u0|Add3~12_combout\,
	combout => \u0|Add3~14_combout\);

-- Location: LCCOMB_X17_Y14_N26
\u0|Add4~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Add4~4_combout\ = (\u0|f0|gen_ff:1:ff|q~q\ & ((\u0|Add4~2_combout\))) # (!\u0|f0|gen_ff:1:ff|q~q\ & (\u0|m0|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|m0|altsyncram_component|auto_generated|q_a\(1),
	datac => \u0|Add4~2_combout\,
	datad => \u0|f0|gen_ff:1:ff|q~q\,
	combout => \u0|Add4~4_combout\);

-- Location: LCCOMB_X21_Y14_N20
\u0|r6|Q[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r6|Q[0]~feeder_combout\ = \u0|Add4~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|Add4~4_combout\,
	combout => \u0|r6|Q[0]~feeder_combout\);

-- Location: FF_X21_Y14_N21
\u0|r6|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r6|Q[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \cycle~combout\,
	ena => \u0|r6|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r6|Q\(0));

-- Location: LCCOMB_X21_Y14_N0
\u0|mul_a[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|mul_a[0]~0_combout\ = (\u0|f1|gen_ff:15:ff|q~q\ & (\u0|r6|Q\(0))) # (!\u0|f1|gen_ff:15:ff|q~q\ & ((\u0|r4|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|r6|Q\(0),
	datac => \u0|r4|Q\(0),
	datad => \u0|f1|gen_ff:15:ff|q~q\,
	combout => \u0|mul_a[0]~0_combout\);

-- Location: LCCOMB_X21_Y10_N26
\u0|r7|Q~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r7|Q~12_combout\ = (\u0|u3|res\(15) & !\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u3|res\(15),
	datad => \cycle~combout\,
	combout => \u0|r7|Q~12_combout\);

-- Location: FF_X21_Y10_N27
\u0|r7|Q[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~12_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y7_N4
\r0|Q~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~12_combout\ = (!\clear~input_o\ & \u0|r7|Q[15]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datad => \u0|r7|Q[15]~_Duplicate_1_q\,
	combout => \r0|Q~12_combout\);

-- Location: LCCOMB_X19_Y11_N12
\r0|Q[14]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q[14]~1_combout\ = (\clear~input_o\) # (\cycle~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clear~input_o\,
	datad => \cycle~combout\,
	combout => \r0|Q[14]~1_combout\);

-- Location: FF_X21_Y7_N5
\r0|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~12_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(15));

-- Location: FF_X21_Y11_N31
\u0|r7|Q[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~10_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y11_N8
\r0|Q~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~10_combout\ = (\u0|r7|Q[12]~_Duplicate_1_q\ & !\clear~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r7|Q[12]~_Duplicate_1_q\,
	datac => \clear~input_o\,
	combout => \r0|Q~10_combout\);

-- Location: FF_X22_Y7_N1
\r0|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r0|Q~10_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(12));

-- Location: FF_X21_Y11_N23
\u0|r7|Q[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~11_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y7_N2
\r0|Q~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~11_combout\ = (!\clear~input_o\ & \u0|r7|Q[13]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datad => \u0|r7|Q[13]~_Duplicate_1_q\,
	combout => \r0|Q~11_combout\);

-- Location: FF_X21_Y7_N3
\r0|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~11_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(13));

-- Location: FF_X21_Y11_N29
\u0|r7|Q[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X21_Y7_N28
\r0|Q~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~9_combout\ = (!\clear~input_o\ & \u0|r7|Q[14]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datac => \u0|r7|Q[14]~_Duplicate_1_q\,
	combout => \r0|Q~9_combout\);

-- Location: FF_X21_Y7_N29
\r0|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(14));

-- Location: LCCOMB_X21_Y7_N16
\u1|u1d|Mult0|mult_core|romout[3][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][4]~combout\ = \r0|Q\(15) $ (((!\r0|Q\(12) & ((\r0|Q\(13)) # (\r0|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1d|Mult0|mult_core|romout[3][4]~combout\);

-- Location: FF_X21_Y11_N5
\u0|r7|Q[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~14_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y9_N10
\r0|Q~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~14_combout\ = (!\clear~input_o\ & \u0|r7|Q[10]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datad => \u0|r7|Q[10]~_Duplicate_1_q\,
	combout => \r0|Q~14_combout\);

-- Location: FF_X19_Y9_N11
\r0|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~14_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(10));

-- Location: FF_X19_Y11_N1
\u0|r7|Q[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~15_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y9_N0
\r0|Q~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~15_combout\ = (!\clear~input_o\ & \u0|r7|Q[8]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datac => \u0|r7|Q[8]~_Duplicate_1_q\,
	combout => \r0|Q~15_combout\);

-- Location: FF_X19_Y9_N1
\r0|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~15_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(8));

-- Location: FF_X21_Y10_N5
\u0|r7|Q[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~13_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y9_N20
\r0|Q~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~13_combout\ = (!\clear~input_o\ & \u0|r7|Q[11]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datad => \u0|r7|Q[11]~_Duplicate_1_q\,
	combout => \r0|Q~13_combout\);

-- Location: FF_X19_Y9_N21
\r0|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~13_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(11));

-- Location: FF_X21_Y10_N31
\u0|r7|Q[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~16_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y9_N14
\r0|Q~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~16_combout\ = (!\clear~input_o\ & \u0|r7|Q[9]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datad => \u0|r7|Q[9]~_Duplicate_1_q\,
	combout => \r0|Q~16_combout\);

-- Location: FF_X19_Y9_N15
\r0|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~16_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(9));

-- Location: LCCOMB_X19_Y7_N14
\u1|u1d|Mult0|mult_core|romout[2][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][8]~combout\ = (\r0|Q\(10) & (((!\r0|Q\(8) & !\r0|Q\(11))) # (!\r0|Q\(9)))) # (!\r0|Q\(10) & (((\r0|Q\(11) & \r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X21_Y7_N14
\u1|u1d|Mult0|mult_core|romout[3][3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][3]~combout\ = \r0|Q\(14) $ (((\r0|Q\(12)) # (\r0|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(14),
	datac => \r0|Q\(12),
	datad => \r0|Q\(13),
	combout => \u1|u1d|Mult0|mult_core|romout[3][3]~combout\);

-- Location: LCCOMB_X19_Y7_N8
\u1|u1d|Mult0|mult_core|romout[2][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][7]~combout\ = (\r0|Q\(9) & (\r0|Q\(11) $ (((!\r0|Q\(8)) # (!\r0|Q\(10)))))) # (!\r0|Q\(9) & ((\r0|Q\(10) & ((\r0|Q\(11)) # (\r0|Q\(8)))) # (!\r0|Q\(10) & (\r0|Q\(11) & \r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(9),
	datac => \r0|Q\(11),
	datad => \r0|Q\(8),
	combout => \u1|u1d|Mult0|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X19_Y7_N2
\u1|u1d|Mult0|mult_core|romout[2][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][6]~combout\ = (\r0|Q\(10) & ((\r0|Q\(9) & ((!\r0|Q\(8)))) # (!\r0|Q\(9) & (\r0|Q\(11) & \r0|Q\(8))))) # (!\r0|Q\(10) & (\r0|Q\(8) $ (((!\r0|Q\(9) & \r0|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(9),
	datac => \r0|Q\(11),
	datad => \r0|Q\(8),
	combout => \u1|u1d|Mult0|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X22_Y7_N0
\u1|u1d|Mult0|mult_core|romout[3][2]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ = \r0|Q\(12) $ (\r0|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(12),
	datad => \r0|Q\(13),
	combout => \u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\);

-- Location: LCCOMB_X19_Y7_N4
\u1|u1d|Mult0|mult_core|romout[2][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][5]~combout\ = (\r0|Q\(11) & (((!\r0|Q\(9))))) # (!\r0|Q\(11) & ((\r0|Q\(8) & ((\r0|Q\(9)))) # (!\r0|Q\(8) & (\r0|Q\(10) & !\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X18_Y7_N0
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|u1d|Mult0|mult_core|romout[2][5]~combout\ & (\r0|Q\(12) $ (VCC))) # (!\u1|u1d|Mult0|mult_core|romout[2][5]~combout\ & (\r0|Q\(12) & VCC))
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][5]~combout\ & \r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][5]~combout\,
	datab => \r0|Q\(12),
	datad => VCC,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X18_Y7_N2
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u1|u1d|Mult0|mult_core|romout[2][6]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u1|u1d|Mult0|mult_core|romout[2][6]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][6]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][6]~combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][6]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y7_N4
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|u1d|Mult0|mult_core|romout[3][3]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[2][7]~combout\ $ (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][3]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][7]~combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][3]~combout\ & (\u1|u1d|Mult0|mult_core|romout[2][7]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][3]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y7_N6
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][4]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][8]~combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][8]~combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u1|u1d|Mult0|mult_core|romout[3][4]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][8]~combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|u1d|Mult0|mult_core|romout[2][8]~combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][4]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[2][8]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][4]~combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u1|u1d|Mult0|mult_core|romout[2][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][4]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: FF_X19_Y11_N27
\u0|r7|Q[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y11_N4
\r0|Q~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~0_combout\ = (!\clear~input_o\ & \u0|r7|Q[4]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datac => \u0|r7|Q[4]~_Duplicate_1_q\,
	combout => \r0|Q~0_combout\);

-- Location: FF_X19_Y11_N5
\r0|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(4));

-- Location: FF_X19_Y11_N31
\u0|r7|Q[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|r7|Q~4_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y11_N22
\r0|Q~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~4_combout\ = (!\clear~input_o\ & \u0|r7|Q[6]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datac => \u0|r7|Q[6]~_Duplicate_1_q\,
	combout => \r0|Q~4_combout\);

-- Location: FF_X19_Y11_N23
\r0|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~4_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(6));

-- Location: FF_X19_Y11_N15
\u0|r7|Q[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~2_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y11_N6
\r0|Q~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~2_combout\ = (!\clear~input_o\ & \u0|r7|Q[5]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datac => \u0|r7|Q[5]~_Duplicate_1_q\,
	combout => \r0|Q~2_combout\);

-- Location: FF_X19_Y11_N7
\r0|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~2_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(5));

-- Location: LCCOMB_X19_Y11_N20
\u1|u1d|Mult0|mult_core|romout[1][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][12]~combout\ = \r0|Q\(6) $ (((\r0|Q\(4)) # (\r0|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(4),
	datac => \r0|Q\(6),
	datad => \r0|Q\(5),
	combout => \u1|u1d|Mult0|mult_core|romout[1][12]~combout\);

-- Location: FF_X21_Y11_N25
\u0|r7|Q[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~6_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X23_Y11_N30
\r0|Q~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~6_combout\ = (!\clear~input_o\ & \u0|r7|Q[0]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clear~input_o\,
	datad => \u0|r7|Q[0]~_Duplicate_1_q\,
	combout => \r0|Q~6_combout\);

-- Location: FF_X23_Y11_N31
\r0|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~6_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(0));

-- Location: FF_X21_Y10_N25
\u0|r7|Q[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~8_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X23_Y11_N6
\r0|Q~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~8_combout\ = (!\clear~input_o\ & \u0|r7|Q[1]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clear~input_o\,
	datad => \u0|r7|Q[1]~_Duplicate_1_q\,
	combout => \r0|Q~8_combout\);

-- Location: FF_X23_Y11_N7
\r0|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~8_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(1));

-- Location: FF_X21_Y10_N19
\u0|r7|Q[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~5_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X23_Y11_N0
\r0|Q~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~5_combout\ = (!\clear~input_o\ & \u0|r7|Q[3]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clear~input_o\,
	datad => \u0|r7|Q[3]~_Duplicate_1_q\,
	combout => \r0|Q~5_combout\);

-- Location: FF_X23_Y11_N1
\r0|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~5_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(3));

-- Location: FF_X21_Y11_N11
\u0|r7|Q[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~7_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X23_Y11_N12
\r0|Q~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~7_combout\ = (!\clear~input_o\ & \u0|r7|Q[2]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clear~input_o\,
	datad => \u0|r7|Q[2]~_Duplicate_1_q\,
	combout => \r0|Q~7_combout\);

-- Location: FF_X23_Y11_N13
\r0|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~7_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(2));

-- Location: LCCOMB_X23_Y10_N14
\u1|u1d|Mult0|mult_core|romout[0][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][16]~combout\ = (\r0|Q\(0) & (((\r0|Q\(2))))) # (!\r0|Q\(0) & ((\r0|Q\(1) & ((\r0|Q\(2)))) # (!\r0|Q\(1) & (\r0|Q\(3) & !\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u1|u1d|Mult0|mult_core|romout[0][16]~combout\);

-- Location: LCCOMB_X23_Y10_N4
\u1|u1d|Mult0|mult_core|romout[0][15]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ = (\r0|Q\(0) & (\r0|Q\(1))) # (!\r0|Q\(0) & (!\r0|Q\(1) & ((\r0|Q\(3)) # (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\);

-- Location: FF_X19_Y11_N9
\u0|r7|Q[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r7|Q~3_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \u0|r7|Q[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r7|Q[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y11_N28
\r0|Q~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~3_combout\ = (!\clear~input_o\ & \u0|r7|Q[7]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clear~input_o\,
	datac => \u0|r7|Q[7]~_Duplicate_1_q\,
	combout => \r0|Q~3_combout\);

-- Location: FF_X19_Y11_N29
\r0|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~3_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \r0|Q[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(7));

-- Location: LCCOMB_X18_Y10_N18
\u1|u1d|Mult0|mult_core|romout[1][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][11]~combout\ = (\r0|Q\(5) & (((\r0|Q\(7) & \r0|Q\(6))) # (!\r0|Q\(4)))) # (!\r0|Q\(5) & (((\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1d|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X18_Y10_N20
\u1|u1d|Mult0|mult_core|romout[1][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][10]~combout\ = \r0|Q\(4) $ (((\r0|Q\(5) & (\r0|Q\(7) & \r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1d|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X23_Y10_N18
\u1|u1d|Mult0|mult_core|romout[0][14]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\ = (!\r0|Q\(0) & ((\r0|Q\(1)) # ((\r0|Q\(3)) # (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\);

-- Location: LCCOMB_X19_Y11_N18
\u1|u1d|Mult0|mult_core|romout[0][13]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\ = \r0|Q\(3) $ (((!\r0|Q\(2) & (!\r0|Q\(0) & !\r0|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(2),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(1),
	combout => \u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\);

-- Location: LCCOMB_X18_Y11_N0
\u1|u1d|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][9]~combout\ = (\r0|Q\(5) & ((\r0|Q\(7) & ((!\r0|Q\(6)))) # (!\r0|Q\(7) & (\r0|Q\(4) & \r0|Q\(6))))) # (!\r0|Q\(5) & (\r0|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u1|u1d|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X18_Y11_N6
\u1|u1d|Mult0|mult_core|romout[0][12]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][12]~6_combout\ = \r0|Q\(2) $ (((\r0|Q\(1)) # (\r0|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u1|u1d|Mult0|mult_core|romout[0][12]~6_combout\);

-- Location: LCCOMB_X19_Y11_N16
\u1|u1d|Mult0|mult_core|romout[1][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][8]~combout\ = (\r0|Q\(5) & ((\r0|Q\(6) & (!\r0|Q\(4) & !\r0|Q\(7))) # (!\r0|Q\(6) & ((\r0|Q\(7)))))) # (!\r0|Q\(5) & (((\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(4),
	datac => \r0|Q\(6),
	datad => \r0|Q\(7),
	combout => \u1|u1d|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X18_Y11_N10
\u1|u1d|Mult0|mult_core|romout[0][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][11]~combout\ = (\r0|Q\(1) & (((\r0|Q\(3) & \r0|Q\(2))) # (!\r0|Q\(0)))) # (!\r0|Q\(1) & (((\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u1|u1d|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X18_Y11_N8
\u1|u1d|Mult0|mult_core|romout[1][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][7]~combout\ = (\r0|Q\(5) & (\r0|Q\(7) $ (((!\r0|Q\(6)) # (!\r0|Q\(4)))))) # (!\r0|Q\(5) & ((\r0|Q\(7) & ((\r0|Q\(4)) # (\r0|Q\(6)))) # (!\r0|Q\(7) & (\r0|Q\(4) & \r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u1|u1d|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X18_Y11_N12
\u1|u1d|Mult0|mult_core|romout[1][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][6]~combout\ = (\r0|Q\(5) & ((\r0|Q\(4) $ (\r0|Q\(6))))) # (!\r0|Q\(5) & ((\r0|Q\(7) & (\r0|Q\(4) $ (!\r0|Q\(6)))) # (!\r0|Q\(7) & (\r0|Q\(4) & !\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u1|u1d|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X18_Y11_N2
\u1|u1d|Mult0|mult_core|romout[0][10]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\ = \r0|Q\(0) $ (((\r0|Q\(1) & (\r0|Q\(3) & \r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\);

-- Location: LCCOMB_X23_Y11_N24
\u1|u1b|Mult0|mult_core|romout[0][14]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\ = (\r0|Q\(1) & ((\r0|Q\(3) & ((!\r0|Q\(2)))) # (!\r0|Q\(3) & (\r0|Q\(0) & \r0|Q\(2))))) # (!\r0|Q\(1) & (\r0|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\);

-- Location: LCCOMB_X18_Y11_N4
\u1|u1d|Mult0|mult_core|romout[1][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][5]~combout\ = (\r0|Q\(5) & (!\r0|Q\(7) & (\r0|Q\(4)))) # (!\r0|Q\(5) & ((\r0|Q\(7)) # ((!\r0|Q\(4) & \r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u1|u1d|Mult0|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X23_Y11_N26
\u1|u1b|Mult0|mult_core|romout[0][13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\ = (\r0|Q\(1) & ((\r0|Q\(3) & ((!\r0|Q\(2)))) # (!\r0|Q\(3) & (!\r0|Q\(0) & \r0|Q\(2))))) # (!\r0|Q\(1) & (((\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\);

-- Location: LCCOMB_X19_Y11_N10
\u1|u1d|Mult0|mult_core|romout[1][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][4]~combout\ = \r0|Q\(7) $ (((!\r0|Q\(4) & ((\r0|Q\(5)) # (\r0|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(4),
	datac => \r0|Q\(6),
	datad => \r0|Q\(7),
	combout => \u1|u1d|Mult0|mult_core|romout[1][4]~combout\);

-- Location: LCCOMB_X23_Y11_N4
\u1|u1b|Mult0|mult_core|romout[0][12]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\ = (\r0|Q\(1) & (\r0|Q\(3) $ (((!\r0|Q\(2)) # (!\r0|Q\(0)))))) # (!\r0|Q\(1) & ((\r0|Q\(3) & ((\r0|Q\(0)) # (\r0|Q\(2)))) # (!\r0|Q\(3) & (\r0|Q\(0) & \r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\);

-- Location: LCCOMB_X19_Y11_N24
\u1|u1d|Mult0|mult_core|romout[1][2]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\ = \r0|Q\(4) $ (\r0|Q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\);

-- Location: LCCOMB_X23_Y11_N10
\u1|u1d|Mult0|mult_core|romout[0][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][6]~combout\ = (\r0|Q\(2) & ((\r0|Q\(0) & (\r0|Q\(3) & !\r0|Q\(1))) # (!\r0|Q\(0) & ((\r0|Q\(1)))))) # (!\r0|Q\(2) & (\r0|Q\(0) $ (((\r0|Q\(3) & !\r0|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(2),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(1),
	combout => \u1|u1d|Mult0|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X23_Y11_N8
\u1|u1d|Mult0|mult_core|romout[0][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][5]~combout\ = (\r0|Q\(3) & (((!\r0|Q\(1))))) # (!\r0|Q\(3) & ((\r0|Q\(0) & ((\r0|Q\(1)))) # (!\r0|Q\(0) & (\r0|Q\(2) & !\r0|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(2),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(1),
	combout => \u1|u1d|Mult0|mult_core|romout[0][5]~combout\);

-- Location: LCCOMB_X18_Y11_N14
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|u1d|Mult0|mult_core|romout[0][5]~combout\ & \r0|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[0][5]~combout\,
	datab => \r0|Q\(4),
	datad => VCC,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X18_Y11_N16
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\ & (!\u1|u1d|Mult0|mult_core|romout[0][6]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u1|u1d|Mult0|mult_core|romout[0][6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[0][6]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X18_Y11_N18
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][12]~combout\ & ((\u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][12]~combout\ & (\u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][12]~combout\,
	datab => \u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X18_Y11_N20
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\ & (!\u1|u1d|Mult0|mult_core|romout[1][4]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u1|u1d|Mult0|mult_core|romout[1][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][4]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X18_Y11_N22
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\ $ (\u1|u1d|Mult0|mult_core|romout[1][5]~combout\ $ (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # 
-- (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][5]~combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\ & (\u1|u1d|Mult0|mult_core|romout[1][5]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][5]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y11_N24
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][6]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u1|u1d|Mult0|mult_core|romout[1][6]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][6]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][6]~combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][6]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[0][10]~7_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y11_N26
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1d|Mult0|mult_core|romout[0][11]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[1][7]~combout\ $ (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1d|Mult0|mult_core|romout[0][11]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][7]~combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][11]~combout\ & (\u1|u1d|Mult0|mult_core|romout[1][7]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[0][11]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y11_N28
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u1d|Mult0|mult_core|romout[0][12]~6_combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][8]~combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][8]~combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u1|u1d|Mult0|mult_core|romout[0][12]~6_combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][8]~combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u1|u1d|Mult0|mult_core|romout[1][8]~combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u1d|Mult0|mult_core|romout[0][12]~6_combout\ & (!\u1|u1d|Mult0|mult_core|romout[1][8]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][12]~6_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u1|u1d|Mult0|mult_core|romout[1][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[0][12]~6_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y11_N30
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\ $ (\u1|u1d|Mult0|mult_core|romout[1][9]~combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\ & (\u1|u1d|Mult0|mult_core|romout[1][9]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][9]~combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y10_N0
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][10]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u1|u1d|Mult0|mult_core|romout[1][10]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][10]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][10]~combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][10]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y10_N2
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ $ (\u1|u1d|Mult0|mult_core|romout[1][11]~combout\ $ (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][11]~combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ & (\u1|u1d|Mult0|mult_core|romout[1][11]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y10_N4
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][12]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[0][16]~combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][16]~combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u1|u1d|Mult0|mult_core|romout[1][12]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[0][16]~combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u1|u1d|Mult0|mult_core|romout[0][16]~combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][12]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[0][16]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][12]~combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u1|u1d|Mult0|mult_core|romout[0][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][12]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[0][16]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y8_N30
\u1|u1d|Mult0|mult_core|romout[2][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][4]~combout\ = \r0|Q\(11) $ (((!\r0|Q\(8) & ((\r0|Q\(9)) # (\r0|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u1|u1d|Mult0|mult_core|romout[2][4]~combout\);

-- Location: LCCOMB_X19_Y7_N26
\u1|u1d|Mult0|mult_core|romout[2][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][12]~combout\ = \r0|Q\(10) $ (((\r0|Q\(8)) # (\r0|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X18_Y9_N12
\u1|u1d|Mult0|mult_core|romout[2][2]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\ = \r0|Q\(8) $ (\r0|Q\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\);

-- Location: LCCOMB_X17_Y8_N12
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \r0|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \r0|Q\(8),
	datad => VCC,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X17_Y8_N14
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X17_Y8_N16
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][12]~combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u1|u1d|Mult0|mult_core|romout[2][12]~combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][12]~combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X17_Y8_N18
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][4]~combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u1|u1d|Mult0|mult_core|romout[2][4]~combout\ & ((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][4]~combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X17_Y8_N20
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y8_N22
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y8_N24
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y8_N26
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y4_N0
\u1|u1d|res[1]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[1]~15_combout\ = \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u1|u1d|res[1]~16\ = CARRY(\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u1|u1d|res[1]~15_combout\,
	cout => \u1|u1d|res[1]~16\);

-- Location: LCCOMB_X17_Y4_N2
\u1|u1d|res[2]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[2]~17_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u1d|res[1]~16\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u1|u1d|res[1]~16\))
-- \u1|u1d|res[2]~18\ = CARRY((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u1d|res[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1d|res[1]~16\,
	combout => \u1|u1d|res[2]~17_combout\,
	cout => \u1|u1d|res[2]~18\);

-- Location: LCCOMB_X17_Y4_N4
\u1|u1d|res[3]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[3]~19_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u1|u1d|res[2]~18\))) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u1|u1d|res[2]~18\ $ (GND)))
-- \u1|u1d|res[3]~20\ = CARRY((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u1|u1d|res[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1d|res[2]~18\,
	combout => \u1|u1d|res[3]~19_combout\,
	cout => \u1|u1d|res[3]~20\);

-- Location: FF_X17_Y4_N5
\u1|u1d|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(3));

-- Location: FF_X24_Y17_N27
\ff1|gen_ff:0:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cycle~combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ff1|gen_ff:0:ff|q~q\);

-- Location: FF_X12_Y7_N15
\u1|ff0|gen_ff:0:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ff1|gen_ff:0:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:0:ff|q~q\);

-- Location: LCCOMB_X12_Y7_N14
\u1|r1d|Q[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|r1d|Q[15]~0_combout\ = (\u1|ff0|gen_ff:0:ff|q~q\) # (\clear~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ff0|gen_ff:0:ff|q~q\,
	datad => \clear~input_o\,
	combout => \u1|r1d|Q[15]~0_combout\);

-- Location: FF_X13_Y4_N5
\u1|r1d|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(3));

-- Location: LCCOMB_X21_Y10_N14
\u1|u1d|Mult0|mult_core|romout[1][17]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\ = (\r0|Q\(7) & ((\r0|Q\(5)) # ((\r0|Q\(6)) # (\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\);

-- Location: LCCOMB_X21_Y10_N28
\u1|u1d|Mult0|mult_core|romout[1][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][16]~combout\ = (\r0|Q\(5) & (\r0|Q\(6))) # (!\r0|Q\(5) & ((\r0|Q\(6) & ((\r0|Q\(4)))) # (!\r0|Q\(6) & (\r0|Q\(7) & !\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(6),
	datac => \r0|Q\(7),
	datad => \r0|Q\(4),
	combout => \u1|u1d|Mult0|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X18_Y10_N30
\u1|u1d|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][15]~combout\ = (\r0|Q\(5) & (((\r0|Q\(4))))) # (!\r0|Q\(5) & (!\r0|Q\(4) & ((\r0|Q\(7)) # (\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1d|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X21_Y10_N20
\u1|u1d|Mult0|mult_core|romout[1][14]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\ = (!\r0|Q\(4) & ((\r0|Q\(5)) # ((\r0|Q\(6)) # (\r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(6),
	datac => \r0|Q\(7),
	datad => \r0|Q\(4),
	combout => \u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\);

-- Location: LCCOMB_X23_Y10_N0
\u1|u1d|Mult0|mult_core|romout[0][17]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\ = (\r0|Q\(3) & ((\r0|Q\(1)) # ((\r0|Q\(0)) # (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\);

-- Location: LCCOMB_X18_Y10_N24
\u1|u1d|Mult0|mult_core|romout[1][13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\ = \r0|Q\(7) $ (((!\r0|Q\(5) & (!\r0|Q\(6) & !\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\);

-- Location: LCCOMB_X18_Y10_N6
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\ $ (\u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\) # (!\u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\ & (!\u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y10_N8
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\ & 
-- ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y10_N10
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][15]~combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|romout[1][15]~combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][15]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X18_Y10_N12
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][16]~combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # (!\u1|u1d|Mult0|mult_core|romout[1][16]~combout\ & 
-- ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ = CARRY((!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (!\u1|u1d|Mult0|mult_core|romout[1][16]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X18_Y10_N14
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\ 
-- & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X18_Y10_N16
\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ = \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\);

-- Location: LCCOMB_X21_Y9_N28
\u1|u1d|Mult0|mult_core|romout[3][16]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\ = (\r0|Q\(14) & ((\r0|Q\(12)) # ((\r0|Q\(13)) # (\r0|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(14),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(15),
	combout => \u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\);

-- Location: LCCOMB_X21_Y7_N18
\u1|u1d|Mult0|mult_core|romout[3][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][15]~combout\ = (\r0|Q\(15) & (((\r0|Q\(13))))) # (!\r0|Q\(15) & ((\r0|Q\(12) & (\r0|Q\(13))) # (!\r0|Q\(12) & (!\r0|Q\(13) & \r0|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1d|Mult0|mult_core|romout[3][15]~combout\);

-- Location: LCCOMB_X21_Y9_N30
\u1|u1d|Mult0|mult_core|romout[3][14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ = (\r0|Q\(12) & (((!\r0|Q\(15))))) # (!\r0|Q\(12) & ((\r0|Q\(15)) # ((!\r0|Q\(14) & !\r0|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(14),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(15),
	combout => \u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\);

-- Location: LCCOMB_X19_Y7_N20
\u1|u1d|Mult0|mult_core|romout[2][17]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ = (\r0|Q\(11) & ((\r0|Q\(10)) # ((\r0|Q\(8)) # (\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\);

-- Location: LCCOMB_X21_Y7_N0
\u1|u1d|Mult0|mult_core|romout[3][13]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ = (!\r0|Q\(15) & ((\r0|Q\(12)) # ((\r0|Q\(13)) # (\r0|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\);

-- Location: LCCOMB_X18_Y8_N20
\u1|u1d|Mult0|mult_core|romout[2][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][16]~combout\ = (\r0|Q\(9) & (((\r0|Q\(10))))) # (!\r0|Q\(9) & ((\r0|Q\(10) & ((\r0|Q\(8)))) # (!\r0|Q\(10) & (\r0|Q\(11) & !\r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u1|u1d|Mult0|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X21_Y7_N22
\u1|u1d|Mult0|mult_core|romout[3][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][12]~combout\ = \r0|Q\(14) $ (((\r0|Q\(15)) # ((\r0|Q\(12)) # (\r0|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1d|Mult0|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X21_Y7_N24
\u1|u1d|Mult0|mult_core|romout[3][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][11]~combout\ = \r0|Q\(13) $ (((\r0|Q\(15)) # (\r0|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datac => \r0|Q\(12),
	datad => \r0|Q\(13),
	combout => \u1|u1d|Mult0|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X19_Y7_N22
\u1|u1d|Mult0|mult_core|romout[2][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][15]~combout\ = (\r0|Q\(8) & (((\r0|Q\(9))))) # (!\r0|Q\(8) & (!\r0|Q\(9) & ((\r0|Q\(10)) # (\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X19_Y7_N0
\u1|u1d|Mult0|mult_core|romout[2][14]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\ = (!\r0|Q\(8) & ((\r0|Q\(10)) # ((\r0|Q\(11)) # (\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\);

-- Location: LCCOMB_X19_Y8_N26
\u1|u1d|Mult0|mult_core|romout[3][10]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ = \r0|Q\(15) $ (\r0|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(15),
	datad => \r0|Q\(12),
	combout => \u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\);

-- Location: LCCOMB_X18_Y8_N18
\u1|u1c|Mult0|mult_core|romout[2][16]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\ = \r0|Q\(11) $ (((!\r0|Q\(9) & (!\r0|Q\(10) & !\r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\);

-- Location: LCCOMB_X21_Y7_N26
\u1|u1d|Mult0|mult_core|romout[3][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][9]~combout\ = (\r0|Q\(15) & (((\r0|Q\(13)) # (\r0|Q\(14))))) # (!\r0|Q\(15) & (\r0|Q\(12) & (\r0|Q\(13) & \r0|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1d|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X21_Y7_N20
\u1|u1d|Mult0|mult_core|romout[3][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][8]~combout\ = (\r0|Q\(15) & ((\r0|Q\(13) & ((\r0|Q\(14)))) # (!\r0|Q\(13) & ((\r0|Q\(12)) # (!\r0|Q\(14)))))) # (!\r0|Q\(15) & (\r0|Q\(14) & ((!\r0|Q\(13)) # (!\r0|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1d|Mult0|mult_core|romout[3][8]~combout\);

-- Location: LCCOMB_X19_Y7_N24
\u1|u1d|Mult0|mult_core|romout[2][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][11]~combout\ = (\r0|Q\(8) & (((\r0|Q\(10) & \r0|Q\(11))) # (!\r0|Q\(9)))) # (!\r0|Q\(8) & (((\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X21_Y7_N6
\u1|u1d|Mult0|mult_core|romout[3][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][7]~combout\ = \r0|Q\(15) $ (\r0|Q\(13) $ (((\r0|Q\(12) & \r0|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1d|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X21_Y7_N12
\u1|u1d|Mult0|mult_core|romout[3][6]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ = (\r0|Q\(12) & (((!\r0|Q\(14))))) # (!\r0|Q\(12) & (\r0|Q\(14) & ((\r0|Q\(15)) # (\r0|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\);

-- Location: LCCOMB_X19_Y7_N10
\u1|u1d|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][10]~combout\ = \r0|Q\(8) $ (((\r0|Q\(10) & (\r0|Q\(11) & \r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X19_Y7_N12
\u1|u1d|Mult0|mult_core|romout[2][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[2][9]~combout\ = (\r0|Q\(10) & ((\r0|Q\(11) & ((!\r0|Q\(9)))) # (!\r0|Q\(11) & (\r0|Q\(8) & \r0|Q\(9))))) # (!\r0|Q\(10) & (((\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1d|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X18_Y7_N8
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[2][9]~combout\ $ (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][9]~combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ & (\u1|u1d|Mult0|mult_core|romout[2][9]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][15]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y7_N10
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][10]~combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][10]~combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][10]~combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u1|u1d|Mult0|mult_core|romout[2][10]~combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & (!\u1|u1d|Mult0|mult_core|romout[2][10]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u1|u1d|Mult0|mult_core|romout[2][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y7_N12
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u1|u1d|Mult0|mult_core|romout[2][11]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[3][7]~combout\ $ (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][11]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][7]~combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][11]~combout\ & (\u1|u1d|Mult0|mult_core|romout[3][7]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][11]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y7_N14
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][8]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][12]~combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][12]~combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u1|u1d|Mult0|mult_core|romout[3][8]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][12]~combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u1|u1d|Mult0|mult_core|romout[2][12]~combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][8]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[2][12]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][8]~combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u1|u1d|Mult0|mult_core|romout[2][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][8]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y7_N16
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\ $ (\u1|u1d|Mult0|mult_core|romout[3][9]~combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\ & (\u1|u1d|Mult0|mult_core|romout[3][9]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][9]~combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y7_N18
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\ & (!\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y7_N20
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[2][15]~combout\ $ (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][15]~combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ & (\u1|u1d|Mult0|mult_core|romout[2][15]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][11]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][15]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y7_N22
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u1|u1d|Mult0|mult_core|romout[2][16]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u1|u1d|Mult0|mult_core|romout[2][16]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][16]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][16]~combout\ & ((!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u1|u1d|Mult0|mult_core|romout[3][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][16]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y7_N24
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = ((\u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ $ (\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ $ (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))) # 
-- (GND)
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ & (\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y7_N26
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\))
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y7_N28
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ & 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ & VCC))
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ & !\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][15]~combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\);

-- Location: LCCOMB_X18_Y7_N30
\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ = \u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\,
	cin => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\,
	combout => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X17_Y8_N28
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y8_N30
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y7_N0
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y7_N2
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y7_N4
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X17_Y7_N6
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & 
-- (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X17_Y7_N8
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ $ 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X17_Y7_N10
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & 
-- (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)))) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X17_Y7_N12
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X17_Y7_N14
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & 
-- (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)))) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))))
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X17_Y7_N16
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = ((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)))) # (GND)
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\ = CARRY((\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\))) # (!\u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\);

-- Location: LCCOMB_X17_Y7_N18
\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\ = \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\ $ 
-- (\u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => \u1|u1d|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\,
	cin => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\,
	combout => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\);

-- Location: LCCOMB_X17_Y4_N6
\u1|u1d|res[4]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[4]~21_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u1|u1d|res[3]~20\)) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|u1d|res[3]~20\) # 
-- (GND)))
-- \u1|u1d|res[4]~22\ = CARRY((!\u1|u1d|res[3]~20\) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1d|res[3]~20\,
	combout => \u1|u1d|res[4]~21_combout\,
	cout => \u1|u1d|res[4]~22\);

-- Location: LCCOMB_X17_Y4_N8
\u1|u1d|res[5]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[5]~23_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u1d|res[4]~22\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u1|u1d|res[4]~22\ & VCC))
-- \u1|u1d|res[5]~24\ = CARRY((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u1|u1d|res[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1d|res[4]~22\,
	combout => \u1|u1d|res[5]~23_combout\,
	cout => \u1|u1d|res[5]~24\);

-- Location: LCCOMB_X17_Y4_N10
\u1|u1d|res[6]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[6]~25_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1d|res[5]~24\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u1|u1d|res[5]~24\))
-- \u1|u1d|res[6]~26\ = CARRY((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u1d|res[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1d|res[5]~24\,
	combout => \u1|u1d|res[6]~25_combout\,
	cout => \u1|u1d|res[6]~26\);

-- Location: LCCOMB_X17_Y4_N12
\u1|u1d|res[7]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[7]~27_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u1d|res[6]~26\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u1|u1d|res[6]~26\ & VCC))
-- \u1|u1d|res[7]~28\ = CARRY((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u1d|res[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1d|res[6]~26\,
	combout => \u1|u1d|res[7]~27_combout\,
	cout => \u1|u1d|res[7]~28\);

-- Location: LCCOMB_X17_Y4_N14
\u1|u1d|res[8]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[8]~29_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1d|res[7]~28\)) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1d|res[7]~28\) # 
-- (GND)))
-- \u1|u1d|res[8]~30\ = CARRY((!\u1|u1d|res[7]~28\) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1d|res[7]~28\,
	combout => \u1|u1d|res[8]~29_combout\,
	cout => \u1|u1d|res[8]~30\);

-- Location: LCCOMB_X17_Y4_N16
\u1|u1d|res[9]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[9]~31_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u1|u1d|res[8]~30\))) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u1d|res[8]~30\ $ (GND)))
-- \u1|u1d|res[9]~32\ = CARRY((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u1|u1d|res[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1d|res[8]~30\,
	combout => \u1|u1d|res[9]~31_combout\,
	cout => \u1|u1d|res[9]~32\);

-- Location: LCCOMB_X17_Y4_N18
\u1|u1d|res[10]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[10]~33_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1d|res[9]~32\)) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1d|res[9]~32\) # 
-- (GND)))
-- \u1|u1d|res[10]~34\ = CARRY((!\u1|u1d|res[9]~32\) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1d|res[9]~32\,
	combout => \u1|u1d|res[10]~33_combout\,
	cout => \u1|u1d|res[10]~34\);

-- Location: LCCOMB_X17_Y4_N20
\u1|u1d|res[11]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[11]~35_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u1|u1d|res[10]~34\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u1|u1d|res[10]~34\ & VCC))
-- \u1|u1d|res[11]~36\ = CARRY((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u1|u1d|res[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u1d|res[10]~34\,
	combout => \u1|u1d|res[11]~35_combout\,
	cout => \u1|u1d|res[11]~36\);

-- Location: LCCOMB_X17_Y4_N22
\u1|u1d|res[12]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[12]~37_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u1|u1d|res[11]~36\ & VCC)) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u1|u1d|res[11]~36\))
-- \u1|u1d|res[12]~38\ = CARRY((!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u1|u1d|res[11]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u1|u1d|res[11]~36\,
	combout => \u1|u1d|res[12]~37_combout\,
	cout => \u1|u1d|res[12]~38\);

-- Location: LCCOMB_X17_Y4_N24
\u1|u1d|res[13]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[13]~39_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u1|u1d|res[12]~38\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (!\u1|u1d|res[12]~38\ & VCC))
-- \u1|u1d|res[13]~40\ = CARRY((\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & !\u1|u1d|res[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u1d|res[12]~38\,
	combout => \u1|u1d|res[13]~39_combout\,
	cout => \u1|u1d|res[13]~40\);

-- Location: LCCOMB_X17_Y4_N26
\u1|u1d|res[14]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[14]~41_combout\ = (\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (!\u1|u1d|res[13]~40\)) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u1d|res[13]~40\) # 
-- (GND)))
-- \u1|u1d|res[14]~42\ = CARRY((!\u1|u1d|res[13]~40\) # (!\u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u1|u1d|res[13]~40\,
	combout => \u1|u1d|res[14]~41_combout\,
	cout => \u1|u1d|res[14]~42\);

-- Location: LCCOMB_X17_Y4_N28
\u1|u1d|res[15]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|res[15]~43_combout\ = \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\ $ (!\u1|u1d|res[14]~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\,
	cin => \u1|u1d|res[14]~42\,
	combout => \u1|u1d|res[15]~43_combout\);

-- Location: FF_X17_Y4_N29
\u1|u1d|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(15));

-- Location: FF_X13_Y4_N17
\u1|r1d|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(15));

-- Location: LCCOMB_X13_Y4_N4
\u1|relu.d3[3]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[3]~7_combout\ = (\u1|r1d|Q\(3) & !\u1|r1d|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1d|Q\(3),
	datad => \u1|r1d|Q\(15),
	combout => \u1|relu.d3[3]~7_combout\);

-- Location: FF_X17_Y4_N3
\u1|u1d|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(2));

-- Location: FF_X13_Y4_N27
\u1|r1d|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(2));

-- Location: LCCOMB_X13_Y4_N20
\u1|relu.d3[2]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[2]~6_combout\ = (\u1|r1d|Q\(2) & !\u1|r1d|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1d|Q\(2),
	datad => \u1|r1d|Q\(15),
	combout => \u1|relu.d3[2]~6_combout\);

-- Location: FF_X17_Y4_N1
\u1|u1d|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(1));

-- Location: FF_X13_Y4_N23
\u1|r1d|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(1));

-- Location: LCCOMB_X13_Y4_N2
\u1|relu.d3[1]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[1]~4_combout\ = (\u1|r1d|Q\(1) & !\u1|r1d|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1d|Q\(1),
	datad => \u1|r1d|Q\(15),
	combout => \u1|relu.d3[1]~4_combout\);

-- Location: FF_X17_Y8_N21
\u1|u1d|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(0));

-- Location: FF_X13_Y4_N13
\u1|r1d|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(0));

-- Location: LCCOMB_X13_Y4_N22
\u1|relu.d3[0]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[0]~5_combout\ = (\u1|r1d|Q\(0) & !\u1|r1d|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(0),
	datad => \u1|r1d|Q\(15),
	combout => \u1|relu.d3[0]~5_combout\);

-- Location: LCCOMB_X13_Y4_N18
\u1|u5|Mult0|mult_core|romout[0][13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][13]~1_combout\ = (\u1|relu.d3[3]~7_combout\ & ((\u1|relu.d3[2]~6_combout\ & (\u1|relu.d3[1]~4_combout\ & !\u1|relu.d3[0]~5_combout\)) # (!\u1|relu.d3[2]~6_combout\ & ((\u1|relu.d3[0]~5_combout\))))) # 
-- (!\u1|relu.d3[3]~7_combout\ & (((\u1|relu.d3[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[2]~6_combout\,
	datac => \u1|relu.d3[1]~4_combout\,
	datad => \u1|relu.d3[0]~5_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][13]~1_combout\);

-- Location: FF_X17_Y4_N13
\u1|u1d|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(7));

-- Location: FF_X16_Y4_N7
\u1|r1d|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(7));

-- Location: LCCOMB_X16_Y4_N26
\u1|relu.d3[7]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[7]~3_combout\ = (!\u1|r1d|Q\(15) & \u1|r1d|Q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(7),
	combout => \u1|relu.d3[7]~3_combout\);

-- Location: FF_X17_Y4_N9
\u1|u1d|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(5));

-- Location: FF_X16_Y4_N29
\u1|r1d|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(5));

-- Location: LCCOMB_X16_Y4_N24
\u1|relu.d3[5]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[5]~2_combout\ = (!\u1|r1d|Q\(15) & \u1|r1d|Q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(5),
	combout => \u1|relu.d3[5]~2_combout\);

-- Location: FF_X17_Y4_N7
\u1|u1d|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(4));

-- Location: FF_X16_Y4_N19
\u1|r1d|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(4));

-- Location: LCCOMB_X16_Y4_N30
\u1|relu.d3[4]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[4]~1_combout\ = (!\u1|r1d|Q\(15) & \u1|r1d|Q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(4),
	combout => \u1|relu.d3[4]~1_combout\);

-- Location: FF_X17_Y4_N11
\u1|u1d|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(6));

-- Location: FF_X16_Y4_N13
\u1|r1d|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(6));

-- Location: LCCOMB_X16_Y4_N16
\u1|relu.d3[6]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[6]~0_combout\ = (!\u1|r1d|Q\(15) & \u1|r1d|Q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(6),
	combout => \u1|relu.d3[6]~0_combout\);

-- Location: LCCOMB_X12_Y3_N28
\u1|u5|Mult0|mult_core|romout[1][9]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][9]~0_combout\ = (\u1|relu.d3[5]~2_combout\ & ((\u1|relu.d3[7]~3_combout\ & (\u1|relu.d3[4]~1_combout\ & \u1|relu.d3[6]~0_combout\)) # (!\u1|relu.d3[7]~3_combout\ & ((\u1|relu.d3[4]~1_combout\) # 
-- (\u1|relu.d3[6]~0_combout\))))) # (!\u1|relu.d3[5]~2_combout\ & ((\u1|relu.d3[4]~1_combout\ $ (\u1|relu.d3[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][9]~0_combout\);

-- Location: LCCOMB_X12_Y4_N12
\u1|u5|Mult0|mult_core|romout[1][8]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][8]~2_combout\ = (\u1|relu.d3[7]~3_combout\ & (\u1|relu.d3[5]~2_combout\ $ (((\u1|relu.d3[4]~1_combout\) # (\u1|relu.d3[6]~0_combout\))))) # (!\u1|relu.d3[7]~3_combout\ & (\u1|relu.d3[5]~2_combout\ & 
-- ((!\u1|relu.d3[6]~0_combout\) # (!\u1|relu.d3[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][8]~2_combout\);

-- Location: LCCOMB_X13_Y4_N24
\u1|u5|Mult0|mult_core|romout[0][12]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][12]~3_combout\ = (\u1|relu.d3[3]~7_combout\ & (((!\u1|relu.d3[1]~4_combout\ & !\u1|relu.d3[0]~5_combout\)) # (!\u1|relu.d3[2]~6_combout\))) # (!\u1|relu.d3[3]~7_combout\ & (\u1|relu.d3[2]~6_combout\ & 
-- (\u1|relu.d3[1]~4_combout\ & \u1|relu.d3[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[2]~6_combout\,
	datac => \u1|relu.d3[1]~4_combout\,
	datad => \u1|relu.d3[0]~5_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][12]~3_combout\);

-- Location: LCCOMB_X12_Y4_N6
\u1|u5|Mult0|mult_core|romout[1][7]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][7]~4_combout\ = (\u1|relu.d3[7]~3_combout\ & ((\u1|relu.d3[4]~1_combout\ & ((\u1|relu.d3[5]~2_combout\) # (\u1|relu.d3[6]~0_combout\))) # (!\u1|relu.d3[4]~1_combout\ & ((!\u1|relu.d3[6]~0_combout\))))) # 
-- (!\u1|relu.d3[7]~3_combout\ & (\u1|relu.d3[4]~1_combout\ $ (((\u1|relu.d3[5]~2_combout\ & \u1|relu.d3[6]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][7]~4_combout\);

-- Location: LCCOMB_X13_Y4_N10
\u1|u5|Mult0|mult_core|romout[0][11]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][11]~5_combout\ = (\u1|relu.d3[3]~7_combout\ & ((\u1|relu.d3[2]~6_combout\ & (!\u1|relu.d3[1]~4_combout\ & !\u1|relu.d3[0]~5_combout\)) # (!\u1|relu.d3[2]~6_combout\ & (\u1|relu.d3[1]~4_combout\)))) # 
-- (!\u1|relu.d3[3]~7_combout\ & (\u1|relu.d3[2]~6_combout\ & ((!\u1|relu.d3[0]~5_combout\) # (!\u1|relu.d3[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[2]~6_combout\,
	datac => \u1|relu.d3[1]~4_combout\,
	datad => \u1|relu.d3[0]~5_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][11]~5_combout\);

-- Location: LCCOMB_X12_Y4_N10
\u1|u5|Mult0|mult_core|romout[0][10]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][10]~7_combout\ = (\u1|relu.d3[3]~7_combout\ & ((\u1|relu.d3[0]~5_combout\ & ((\u1|relu.d3[1]~4_combout\) # (!\u1|relu.d3[2]~6_combout\))) # (!\u1|relu.d3[0]~5_combout\ & ((\u1|relu.d3[2]~6_combout\) # 
-- (!\u1|relu.d3[1]~4_combout\))))) # (!\u1|relu.d3[3]~7_combout\ & (\u1|relu.d3[1]~4_combout\ $ (((\u1|relu.d3[0]~5_combout\ & \u1|relu.d3[2]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[0]~5_combout\,
	datac => \u1|relu.d3[2]~6_combout\,
	datad => \u1|relu.d3[1]~4_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][10]~7_combout\);

-- Location: LCCOMB_X12_Y4_N0
\u1|u5|Mult0|mult_core|romout[1][6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][6]~6_combout\ = (\u1|relu.d3[5]~2_combout\ & (\u1|relu.d3[7]~3_combout\ $ (((\u1|relu.d3[4]~1_combout\ & !\u1|relu.d3[6]~0_combout\))))) # (!\u1|relu.d3[5]~2_combout\ & ((\u1|relu.d3[7]~3_combout\ & 
-- ((\u1|relu.d3[4]~1_combout\) # (!\u1|relu.d3[6]~0_combout\))) # (!\u1|relu.d3[7]~3_combout\ & ((\u1|relu.d3[6]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][6]~6_combout\);

-- Location: LCCOMB_X12_Y4_N2
\u1|u5|Mult0|mult_core|romout[0][9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][9]~9_combout\ = (\u1|relu.d3[0]~5_combout\ & ((\u1|relu.d3[2]~6_combout\ & ((\u1|relu.d3[1]~4_combout\))) # (!\u1|relu.d3[2]~6_combout\ & ((!\u1|relu.d3[1]~4_combout\) # (!\u1|relu.d3[3]~7_combout\))))) # 
-- (!\u1|relu.d3[0]~5_combout\ & (\u1|relu.d3[2]~6_combout\ & ((!\u1|relu.d3[1]~4_combout\) # (!\u1|relu.d3[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[0]~5_combout\,
	datac => \u1|relu.d3[2]~6_combout\,
	datad => \u1|relu.d3[1]~4_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][9]~9_combout\);

-- Location: LCCOMB_X12_Y4_N4
\u1|u5|Mult0|mult_core|romout[1][5]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][5]~8_combout\ = \u1|relu.d3[6]~0_combout\ $ (((\u1|relu.d3[5]~2_combout\ & ((!\u1|relu.d3[4]~1_combout\))) # (!\u1|relu.d3[5]~2_combout\ & (\u1|relu.d3[7]~3_combout\ & \u1|relu.d3[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][5]~8_combout\);

-- Location: LCCOMB_X16_Y4_N20
\u1|u5|Mult0|mult_core|romout[1][4]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][4]~10_combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(5) $ (((!\u1|r1d|Q\(7) & \u1|r1d|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(7),
	datab => \u1|r1d|Q\(5),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(4),
	combout => \u1|u5|Mult0|mult_core|romout[1][4]~10_combout\);

-- Location: LCCOMB_X13_Y4_N8
\u1|u5|Mult0|mult_core|romout[0][8]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][8]~11_combout\ = (\u1|relu.d3[3]~7_combout\ & (\u1|relu.d3[1]~4_combout\ $ (((\u1|relu.d3[2]~6_combout\) # (\u1|relu.d3[0]~5_combout\))))) # (!\u1|relu.d3[3]~7_combout\ & (\u1|relu.d3[1]~4_combout\ & 
-- ((!\u1|relu.d3[0]~5_combout\) # (!\u1|relu.d3[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[2]~6_combout\,
	datac => \u1|relu.d3[1]~4_combout\,
	datad => \u1|relu.d3[0]~5_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][8]~11_combout\);

-- Location: LCCOMB_X13_Y4_N6
\u1|u5|Mult0|mult_core|romout[0][7]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][7]~13_combout\ = (\u1|relu.d3[3]~7_combout\ & ((\u1|relu.d3[2]~6_combout\ & ((\u1|relu.d3[0]~5_combout\))) # (!\u1|relu.d3[2]~6_combout\ & ((\u1|relu.d3[1]~4_combout\) # (!\u1|relu.d3[0]~5_combout\))))) # 
-- (!\u1|relu.d3[3]~7_combout\ & (\u1|relu.d3[0]~5_combout\ $ (((\u1|relu.d3[2]~6_combout\ & \u1|relu.d3[1]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[2]~6_combout\,
	datac => \u1|relu.d3[1]~4_combout\,
	datad => \u1|relu.d3[0]~5_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][7]~13_combout\);

-- Location: LCCOMB_X16_Y4_N10
\u1|u5|Mult0|mult_core|romout[1][3]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][3]~12_combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(7) $ (\u1|r1d|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(7),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(4),
	combout => \u1|u5|Mult0|mult_core|romout[1][3]~12_combout\);

-- Location: LCCOMB_X13_Y4_N28
\u1|u5|Mult0|mult_core|romout[0][6]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][6]~14_combout\ = (\u1|relu.d3[2]~6_combout\ & ((\u1|relu.d3[3]~7_combout\ & ((\u1|relu.d3[1]~4_combout\) # (\u1|relu.d3[0]~5_combout\))) # (!\u1|relu.d3[3]~7_combout\ & (!\u1|relu.d3[1]~4_combout\)))) # 
-- (!\u1|relu.d3[2]~6_combout\ & (\u1|relu.d3[3]~7_combout\ $ (((\u1|relu.d3[1]~4_combout\ & \u1|relu.d3[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[2]~6_combout\,
	datac => \u1|relu.d3[1]~4_combout\,
	datad => \u1|relu.d3[0]~5_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][6]~14_combout\);

-- Location: LCCOMB_X13_Y4_N30
\u1|u5|Mult0|mult_core|romout[0][5]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][5]~15_combout\ = \u1|relu.d3[2]~6_combout\ $ (((\u1|relu.d3[1]~4_combout\ & ((!\u1|relu.d3[0]~5_combout\))) # (!\u1|relu.d3[1]~4_combout\ & (\u1|relu.d3[3]~7_combout\ & \u1|relu.d3[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[2]~6_combout\,
	datac => \u1|relu.d3[1]~4_combout\,
	datad => \u1|relu.d3[0]~5_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][5]~15_combout\);

-- Location: LCCOMB_X13_Y4_N16
\u1|u5|Mult0|mult_core|romout[0][4]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][4]~16_combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(1) $ (((!\u1|r1d|Q\(3) & \u1|r1d|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(1),
	datab => \u1|r1d|Q\(3),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(0),
	combout => \u1|u5|Mult0|mult_core|romout[0][4]~16_combout\);

-- Location: LCCOMB_X12_Y4_N14
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|relu.d3[4]~1_combout\ & \u1|u5|Mult0|mult_core|romout[0][4]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[4]~1_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[0][4]~16_combout\,
	datad => VCC,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X12_Y4_N16
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u5|Mult0|mult_core|romout[0][5]~15_combout\ & (!\u1|relu.d3[5]~2_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[0][5]~15_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u1|relu.d3[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[0][5]~15_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X12_Y4_N18
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|relu.d3[6]~0_combout\ & ((\u1|u5|Mult0|mult_core|romout[0][6]~14_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u1|relu.d3[6]~0_combout\ & (\u1|u5|Mult0|mult_core|romout[0][6]~14_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[6]~0_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[0][6]~14_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X12_Y4_N20
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u5|Mult0|mult_core|romout[0][7]~13_combout\ & (!\u1|u5|Mult0|mult_core|romout[1][3]~12_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[0][7]~13_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u1|u5|Mult0|mult_core|romout[1][3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[0][7]~13_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[1][3]~12_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X12_Y4_N22
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u5|Mult0|mult_core|romout[1][4]~10_combout\ $ (\u1|u5|Mult0|mult_core|romout[0][8]~11_combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u5|Mult0|mult_core|romout[1][4]~10_combout\ & ((\u1|u5|Mult0|mult_core|romout[0][8]~11_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u1|u5|Mult0|mult_core|romout[1][4]~10_combout\ & (\u1|u5|Mult0|mult_core|romout[0][8]~11_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[1][4]~10_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[0][8]~11_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X12_Y4_N24
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u5|Mult0|mult_core|romout[0][9]~9_combout\ & ((\u1|u5|Mult0|mult_core|romout[1][5]~8_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[1][5]~8_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u1|u5|Mult0|mult_core|romout[0][9]~9_combout\ & ((\u1|u5|Mult0|mult_core|romout[1][5]~8_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u1|u5|Mult0|mult_core|romout[1][5]~8_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u5|Mult0|mult_core|romout[0][9]~9_combout\ & (!\u1|u5|Mult0|mult_core|romout[1][5]~8_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[0][9]~9_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u1|u5|Mult0|mult_core|romout[1][5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[0][9]~9_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[1][5]~8_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X12_Y4_N26
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u5|Mult0|mult_core|romout[0][10]~7_combout\ $ (\u1|u5|Mult0|mult_core|romout[1][6]~6_combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u5|Mult0|mult_core|romout[0][10]~7_combout\ & ((\u1|u5|Mult0|mult_core|romout[1][6]~6_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u1|u5|Mult0|mult_core|romout[0][10]~7_combout\ & (\u1|u5|Mult0|mult_core|romout[1][6]~6_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[0][10]~7_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[1][6]~6_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X12_Y4_N28
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u5|Mult0|mult_core|romout[1][7]~4_combout\ & ((\u1|u5|Mult0|mult_core|romout[0][11]~5_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[0][11]~5_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u1|u5|Mult0|mult_core|romout[1][7]~4_combout\ & ((\u1|u5|Mult0|mult_core|romout[0][11]~5_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u1|u5|Mult0|mult_core|romout[0][11]~5_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u5|Mult0|mult_core|romout[1][7]~4_combout\ & (!\u1|u5|Mult0|mult_core|romout[0][11]~5_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[1][7]~4_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u1|u5|Mult0|mult_core|romout[0][11]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[1][7]~4_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[0][11]~5_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X12_Y4_N30
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u5|Mult0|mult_core|romout[1][8]~2_combout\ $ (\u1|u5|Mult0|mult_core|romout[0][12]~3_combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u5|Mult0|mult_core|romout[1][8]~2_combout\ & ((\u1|u5|Mult0|mult_core|romout[0][12]~3_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u1|u5|Mult0|mult_core|romout[1][8]~2_combout\ & (\u1|u5|Mult0|mult_core|romout[0][12]~3_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[1][8]~2_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[0][12]~3_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X12_Y3_N0
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u5|Mult0|mult_core|romout[0][13]~1_combout\ & ((\u1|u5|Mult0|mult_core|romout[1][9]~0_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[1][9]~0_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u1|u5|Mult0|mult_core|romout[0][13]~1_combout\ & ((\u1|u5|Mult0|mult_core|romout[1][9]~0_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u1|u5|Mult0|mult_core|romout[1][9]~0_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u5|Mult0|mult_core|romout[0][13]~1_combout\ & (!\u1|u5|Mult0|mult_core|romout[1][9]~0_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[0][13]~1_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u1|u5|Mult0|mult_core|romout[1][9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[0][13]~1_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[1][9]~0_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: FF_X17_Y4_N25
\u1|u1d|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[13]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(13));

-- Location: FF_X14_Y4_N17
\u1|r1d|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(13));

-- Location: LCCOMB_X14_Y4_N4
\u1|relu.d3[13]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[13]~8_combout\ = (!\u1|r1d|Q\(15) & \u1|r1d|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(13),
	combout => \u1|relu.d3[13]~8_combout\);

-- Location: FF_X17_Y4_N17
\u1|u1d|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[9]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(9));

-- Location: FF_X18_Y4_N11
\u1|r1d|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(9));

-- Location: LCCOMB_X18_Y4_N20
\u1|relu.d3[9]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[9]~11_combout\ = (\u1|r1d|Q\(9) & !\u1|r1d|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(9),
	datad => \u1|r1d|Q\(15),
	combout => \u1|relu.d3[9]~11_combout\);

-- Location: FF_X17_Y4_N19
\u1|u1d|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(10));

-- Location: FF_X14_Y4_N11
\u1|r1d|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(10));

-- Location: LCCOMB_X14_Y4_N26
\u1|relu.d3[10]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[10]~9_combout\ = (!\u1|r1d|Q\(15) & \u1|r1d|Q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(10),
	combout => \u1|relu.d3[10]~9_combout\);

-- Location: FF_X17_Y4_N15
\u1|u1d|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[8]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(8));

-- Location: FF_X18_Y4_N17
\u1|r1d|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(8));

-- Location: LCCOMB_X18_Y4_N30
\u1|relu.d3[8]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[8]~10_combout\ = (\u1|r1d|Q\(8) & !\u1|r1d|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1d|Q\(8),
	datad => \u1|r1d|Q\(15),
	combout => \u1|relu.d3[8]~10_combout\);

-- Location: FF_X17_Y4_N21
\u1|u1d|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[11]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(11));

-- Location: FF_X18_Y4_N25
\u1|r1d|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(11));

-- Location: LCCOMB_X18_Y4_N2
\u1|relu.d3[11]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[11]~12_combout\ = (\u1|r1d|Q\(11) & !\u1|r1d|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(11),
	datad => \u1|r1d|Q\(15),
	combout => \u1|relu.d3[11]~12_combout\);

-- Location: LCCOMB_X14_Y3_N4
\u1|u5|Mult0|mult_core|romout[2][5]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][5]~17_combout\ = \u1|relu.d3[10]~9_combout\ $ (((\u1|relu.d3[9]~11_combout\ & (!\u1|relu.d3[8]~10_combout\)) # (!\u1|relu.d3[9]~11_combout\ & (\u1|relu.d3[8]~10_combout\ & \u1|relu.d3[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[9]~11_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[8]~10_combout\,
	datad => \u1|relu.d3[11]~12_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][5]~17_combout\);

-- Location: FF_X17_Y4_N23
\u1|u1d|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[12]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(12));

-- Location: FF_X14_Y4_N25
\u1|r1d|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(12));

-- Location: LCCOMB_X14_Y4_N0
\u1|relu.d3[12]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[12]~13_combout\ = (!\u1|r1d|Q\(15) & \u1|r1d|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(12),
	combout => \u1|relu.d3[12]~13_combout\);

-- Location: LCCOMB_X18_Y4_N18
\u1|u5|Mult0|mult_core|romout[2][4]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][4]~18_combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(9) $ (((\u1|r1d|Q\(8) & !\u1|r1d|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(9),
	datab => \u1|r1d|Q\(8),
	datac => \u1|r1d|Q\(11),
	datad => \u1|r1d|Q\(15),
	combout => \u1|u5|Mult0|mult_core|romout[2][4]~18_combout\);

-- Location: LCCOMB_X14_Y3_N16
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|relu.d3[12]~13_combout\ & (\u1|u5|Mult0|mult_core|romout[2][4]~18_combout\ $ (VCC))) # (!\u1|relu.d3[12]~13_combout\ & (\u1|u5|Mult0|mult_core|romout[2][4]~18_combout\ & VCC))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|relu.d3[12]~13_combout\ & \u1|u5|Mult0|mult_core|romout[2][4]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[12]~13_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][4]~18_combout\,
	datad => VCC,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X14_Y3_N18
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u1|relu.d3[13]~8_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][5]~17_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][5]~17_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u1|relu.d3[13]~8_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][5]~17_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u1|u5|Mult0|mult_core|romout[2][5]~17_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u1|relu.d3[13]~8_combout\ & (!\u1|u5|Mult0|mult_core|romout[2][5]~17_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u1|relu.d3[13]~8_combout\ & 
-- ((!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u1|u5|Mult0|mult_core|romout[2][5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[13]~8_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][5]~17_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y4_N28
\u1|u5|Mult0|mult_core|romout[2][3]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][3]~19_combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(11) $ (\u1|r1d|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(11),
	datab => \u1|r1d|Q\(8),
	datad => \u1|r1d|Q\(15),
	combout => \u1|u5|Mult0|mult_core|romout[2][3]~19_combout\);

-- Location: LCCOMB_X13_Y3_N12
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|relu.d3[8]~10_combout\ & \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[8]~10_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X13_Y3_N14
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|relu.d3[9]~11_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u1|relu.d3[9]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u1|relu.d3[9]~11_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X13_Y3_N16
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|relu.d3[10]~9_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u1|relu.d3[10]~9_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[10]~9_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X13_Y3_N18
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u5|Mult0|mult_core|romout[2][3]~19_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][3]~19_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X13_Y3_N20
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X13_Y3_N22
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X23_Y10_N12
\u1|u1c|Mult0|mult_core|romout[0][17]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ = (\r0|Q\(0)) # ((\r0|Q\(1)) # ((\r0|Q\(3)) # (\r0|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\);

-- Location: LCCOMB_X21_Y10_N12
\u1|u1c|Mult0|mult_core|romout[1][17]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\ = (\r0|Q\(5)) # ((\r0|Q\(6)) # ((\r0|Q\(7)) # (\r0|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(6),
	datac => \r0|Q\(7),
	datad => \r0|Q\(4),
	combout => \u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\);

-- Location: LCCOMB_X21_Y10_N2
\u1|u1c|Mult0|mult_core|romout[1][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[1][16]~combout\ = (\r0|Q\(5) & (!\r0|Q\(7))) # (!\r0|Q\(5) & ((\r0|Q\(7) & (!\r0|Q\(6))) # (!\r0|Q\(7) & ((\r0|Q\(6)) # (\r0|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1c|Mult0|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X21_Y10_N8
\u1|u1c|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[1][15]~combout\ = \r0|Q\(6) $ (((\r0|Q\(5)) # ((!\r0|Q\(7) & \r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1c|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X21_Y11_N26
\u1|u1c|Mult0|mult_core|romout[1][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[1][14]~combout\ = \r0|Q\(5) $ (((\r0|Q\(4) & !\r0|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(4),
	datac => \r0|Q\(7),
	datad => \r0|Q\(5),
	combout => \u1|u1c|Mult0|mult_core|romout[1][14]~combout\);

-- Location: LCCOMB_X21_Y10_N0
\u1|u1c|Mult0|mult_core|romout[1][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[1][13]~combout\ = (\r0|Q\(7) & (!\r0|Q\(4) & ((\r0|Q\(5)) # (\r0|Q\(6))))) # (!\r0|Q\(7) & (((\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1c|Mult0|mult_core|romout[1][13]~combout\);

-- Location: LCCOMB_X23_Y10_N30
\u1|u1c|Mult0|mult_core|romout[0][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[0][16]~combout\ = (\r0|Q\(3) & (!\r0|Q\(1) & ((!\r0|Q\(2))))) # (!\r0|Q\(3) & ((\r0|Q\(1)) # ((\r0|Q\(0)) # (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1c|Mult0|mult_core|romout[0][16]~combout\);

-- Location: LCCOMB_X21_Y10_N22
\u1|u1d|Mult0|mult_core|romout[1][16]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\ = (\r0|Q\(5) & (((!\r0|Q\(6))))) # (!\r0|Q\(5) & ((\r0|Q\(7) & ((\r0|Q\(6)) # (\r0|Q\(4)))) # (!\r0|Q\(7) & ((!\r0|Q\(4)) # (!\r0|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\);

-- Location: LCCOMB_X21_Y10_N16
\u1|u1d|Mult0|mult_core|romout[1][5]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][5]~20_combout\ = (\r0|Q\(5) & ((\r0|Q\(7)) # ((!\r0|Q\(4))))) # (!\r0|Q\(5) & ((\r0|Q\(7) & (!\r0|Q\(6) & \r0|Q\(4))) # (!\r0|Q\(7) & ((\r0|Q\(4)) # (!\r0|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1d|Mult0|mult_core|romout[1][5]~20_combout\);

-- Location: LCCOMB_X23_Y10_N8
\u1|u1c|Mult0|mult_core|romout[0][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[0][15]~combout\ = \r0|Q\(2) $ (((\r0|Q\(1)) # ((!\r0|Q\(3) & \r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1c|Mult0|mult_core|romout[0][15]~combout\);

-- Location: LCCOMB_X22_Y10_N26
\u1|u1c|Mult0|mult_core|romout[1][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[1][10]~combout\ = (\r0|Q\(7) & ((\r0|Q\(6) & ((\r0|Q\(4)))) # (!\r0|Q\(6) & ((\r0|Q\(5)) # (!\r0|Q\(4)))))) # (!\r0|Q\(7) & (!\r0|Q\(4) & ((\r0|Q\(5)) # (\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(5),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1c|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X23_Y10_N10
\u1|u1c|Mult0|mult_core|romout[0][14]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\ = \r0|Q\(1) $ (((\r0|Q\(0) & !\r0|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(1),
	combout => \u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\);

-- Location: LCCOMB_X23_Y10_N20
\u1|u1c|Mult0|mult_core|romout[0][13]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[0][13]~3_combout\ = (\r0|Q\(3) & (!\r0|Q\(0) & ((\r0|Q\(1)) # (\r0|Q\(2))))) # (!\r0|Q\(3) & (((\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1c|Mult0|mult_core|romout[0][13]~3_combout\);

-- Location: LCCOMB_X22_Y10_N28
\u1|u1c|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[1][9]~combout\ = (\r0|Q\(7) & ((\r0|Q\(6)) # ((\r0|Q\(5) & \r0|Q\(4))))) # (!\r0|Q\(7) & ((\r0|Q\(5) & (!\r0|Q\(6))) # (!\r0|Q\(5) & ((\r0|Q\(6)) # (\r0|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(5),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1c|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X22_Y10_N30
\u1|u1c|Mult0|mult_core|romout[1][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[1][8]~combout\ = \r0|Q\(7) $ (\r0|Q\(5) $ (((!\r0|Q\(6) & \r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(5),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1c|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X23_Y10_N26
\u1|u1c|Mult0|mult_core|romout[0][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[0][12]~combout\ = (\r0|Q\(1) & (((\r0|Q\(2))))) # (!\r0|Q\(1) & ((\r0|Q\(3) & (!\r0|Q\(0) & !\r0|Q\(2))) # (!\r0|Q\(3) & (\r0|Q\(0) & \r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1c|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X23_Y10_N24
\u1|u1c|Mult0|mult_core|romout[0][11]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[0][11]~5_combout\ = (\r0|Q\(3) & (!\r0|Q\(1) & ((\r0|Q\(2)) # (!\r0|Q\(0))))) # (!\r0|Q\(3) & ((\r0|Q\(1) & (\r0|Q\(0))) # (!\r0|Q\(1) & (!\r0|Q\(0) & \r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1c|Mult0|mult_core|romout[0][11]~5_combout\);

-- Location: LCCOMB_X21_Y10_N6
\u1|u1c|Mult0|mult_core|romout[1][7]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[1][7]~4_combout\ = \r0|Q\(6) $ (\r0|Q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1c|Mult0|mult_core|romout[1][7]~4_combout\);

-- Location: LCCOMB_X23_Y10_N2
\u1|u1c|Mult0|mult_core|romout[0][10]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[0][10]~6_combout\ = (\r0|Q\(3) & ((\r0|Q\(0) & ((\r0|Q\(1)) # (\r0|Q\(2)))) # (!\r0|Q\(0) & ((!\r0|Q\(2)))))) # (!\r0|Q\(3) & (!\r0|Q\(0) & ((\r0|Q\(1)) # (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1c|Mult0|mult_core|romout[0][10]~6_combout\);

-- Location: LCCOMB_X23_Y11_N18
\u1|u1c|Mult0|mult_core|romout[0][9]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[0][9]~7_combout\ = (\r0|Q\(1) & ((\r0|Q\(3) & ((\r0|Q\(0)) # (\r0|Q\(2)))) # (!\r0|Q\(3) & ((!\r0|Q\(2)))))) # (!\r0|Q\(1) & ((\r0|Q\(2)) # ((!\r0|Q\(3) & \r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1c|Mult0|mult_core|romout[0][9]~7_combout\);

-- Location: LCCOMB_X22_Y10_N0
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|u1c|Mult0|mult_core|romout[0][9]~7_combout\ & \r0|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[0][9]~7_combout\,
	datab => \r0|Q\(4),
	datad => VCC,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X22_Y10_N2
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u1c|Mult0|mult_core|romout[0][10]~6_combout\ & (!\r0|Q\(5) & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[0][10]~6_combout\ & ((!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[0][10]~6_combout\,
	datab => \r0|Q\(5),
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X22_Y10_N4
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u1c|Mult0|mult_core|romout[0][11]~5_combout\ & ((\u1|u1c|Mult0|mult_core|romout[1][7]~4_combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[0][11]~5_combout\ & (\u1|u1c|Mult0|mult_core|romout[1][7]~4_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[0][11]~5_combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[1][7]~4_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X22_Y10_N6
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u1c|Mult0|mult_core|romout[1][8]~combout\ & (!\u1|u1c|Mult0|mult_core|romout[0][12]~combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[1][8]~combout\ & ((!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u1|u1c|Mult0|mult_core|romout[0][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[1][8]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X22_Y10_N8
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u1c|Mult0|mult_core|romout[0][13]~3_combout\ $ (\u1|u1c|Mult0|mult_core|romout[1][9]~combout\ $ (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # 
-- (GND)
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u1c|Mult0|mult_core|romout[0][13]~3_combout\ & ((\u1|u1c|Mult0|mult_core|romout[1][9]~combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[0][13]~3_combout\ & (\u1|u1c|Mult0|mult_core|romout[1][9]~combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[0][13]~3_combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y10_N10
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1c|Mult0|mult_core|romout[1][10]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u1|u1c|Mult0|mult_core|romout[1][10]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\ & 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1c|Mult0|mult_core|romout[1][10]~combout\ & (!\u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[1][10]~combout\ & ((!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[1][10]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[0][14]~2_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y10_N12
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1d|Mult0|mult_core|romout[1][5]~20_combout\ $ (\u1|u1c|Mult0|mult_core|romout[0][15]~combout\ $ (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][5]~20_combout\ & (\u1|u1c|Mult0|mult_core|romout[0][15]~combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][5]~20_combout\ & ((\u1|u1c|Mult0|mult_core|romout[0][15]~combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][5]~20_combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[0][15]~combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y10_N14
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u1c|Mult0|mult_core|romout[0][16]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)))) # (!\u1|u1c|Mult0|mult_core|romout[0][16]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\ & 
-- ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND))) # (!\u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\))))
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u1c|Mult0|mult_core|romout[0][16]~combout\ & (\u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[0][16]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[0][16]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][16]~19_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y10_N16
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u1c|Mult0|mult_core|romout[1][13]~combout\ $ (\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ $ (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u1c|Mult0|mult_core|romout[1][13]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[1][13]~combout\ & (\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[1][13]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y10_N18
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1c|Mult0|mult_core|romout[1][14]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u1|u1c|Mult0|mult_core|romout[1][14]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1c|Mult0|mult_core|romout[1][14]~combout\ & (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[1][14]~combout\ & ((!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[1][14]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y10_N20
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u1c|Mult0|mult_core|romout[1][15]~combout\ $ (\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ $ (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u1c|Mult0|mult_core|romout[1][15]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[1][15]~combout\ & (\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[1][15]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X22_Y10_N22
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u1c|Mult0|mult_core|romout[1][16]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u1|u1c|Mult0|mult_core|romout[1][16]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u1c|Mult0|mult_core|romout[1][16]~combout\ & (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[1][16]~combout\ & ((!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[1][16]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y10_N24
\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ $ (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (!\u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\,
	datad => \u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X19_Y9_N12
\u1|u1c|Mult0|mult_core|romout[2][17]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ = (\r0|Q\(10)) # ((\r0|Q\(8)) # ((\r0|Q\(9)) # (\r0|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\);

-- Location: LCCOMB_X19_Y9_N26
\u1|u1c|Mult0|mult_core|romout[2][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][16]~combout\ = (\r0|Q\(10) & (((!\r0|Q\(11))))) # (!\r0|Q\(10) & ((\r0|Q\(9) & ((!\r0|Q\(11)))) # (!\r0|Q\(9) & ((\r0|Q\(8)) # (\r0|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X19_Y9_N28
\u1|u1c|Mult0|mult_core|romout[2][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][15]~combout\ = \r0|Q\(10) $ (((\r0|Q\(9)) # ((\r0|Q\(8) & !\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X19_Y9_N22
\u1|u1c|Mult0|mult_core|romout[2][14]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\ = \r0|Q\(9) $ (((\r0|Q\(11)) # (!\r0|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\);

-- Location: LCCOMB_X21_Y9_N26
\u1|u1c|Mult0|mult_core|romout[3][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[3][9]~combout\ = (\r0|Q\(14) & (((!\r0|Q\(13) & !\r0|Q\(15))))) # (!\r0|Q\(14) & ((\r0|Q\(12) & ((!\r0|Q\(15)) # (!\r0|Q\(13)))) # (!\r0|Q\(12) & ((\r0|Q\(13)) # (\r0|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(14),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(15),
	combout => \u1|u1c|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X19_Y9_N24
\u1|u1c|Mult0|mult_core|romout[2][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][13]~combout\ = (\r0|Q\(8) & (((!\r0|Q\(11))))) # (!\r0|Q\(8) & (\r0|Q\(11) & ((\r0|Q\(10)) # (\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][13]~combout\);

-- Location: LCCOMB_X21_Y7_N10
\u1|u1c|Mult0|mult_core|romout[3][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[3][8]~combout\ = \r0|Q\(15) $ (\r0|Q\(13) $ (((\r0|Q\(12) & !\r0|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1c|Mult0|mult_core|romout[3][8]~combout\);

-- Location: LCCOMB_X19_Y9_N30
\u1|u1c|Mult0|mult_core|romout[2][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][12]~combout\ = (\r0|Q\(10) & ((\r0|Q\(9)) # ((\r0|Q\(8) & !\r0|Q\(11))))) # (!\r0|Q\(10) & (!\r0|Q\(8) & (!\r0|Q\(9) & \r0|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X19_Y9_N18
\u1|u1c|Mult0|mult_core|romout[2][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][11]~combout\ = (\r0|Q\(8) & ((\r0|Q\(9) & ((!\r0|Q\(11)))) # (!\r0|Q\(9) & (\r0|Q\(10) & \r0|Q\(11))))) # (!\r0|Q\(8) & (!\r0|Q\(9) & ((\r0|Q\(10)) # (\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X21_Y9_N0
\u1|u1c|Mult0|mult_core|romout[3][7]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[3][7]~9_combout\ = \r0|Q\(14) $ (\r0|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(14),
	datac => \r0|Q\(12),
	combout => \u1|u1c|Mult0|mult_core|romout[3][7]~9_combout\);

-- Location: LCCOMB_X19_Y9_N4
\u1|u1c|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][10]~combout\ = (\r0|Q\(10) & (\r0|Q\(8) $ (((!\r0|Q\(11)))))) # (!\r0|Q\(10) & ((\r0|Q\(8) & (\r0|Q\(9) & \r0|Q\(11))) # (!\r0|Q\(8) & ((\r0|Q\(9)) # (\r0|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X19_Y9_N8
\u1|u1c|Mult0|mult_core|romout[2][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][9]~combout\ = (\r0|Q\(10) & (((\r0|Q\(11)) # (!\r0|Q\(9))))) # (!\r0|Q\(10) & ((\r0|Q\(8) & ((\r0|Q\(9)) # (!\r0|Q\(11)))) # (!\r0|Q\(8) & (\r0|Q\(9) & !\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X21_Y9_N2
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|u1c|Mult0|mult_core|romout[2][9]~combout\ & (\r0|Q\(12) $ (VCC))) # (!\u1|u1c|Mult0|mult_core|romout[2][9]~combout\ & (\r0|Q\(12) & VCC))
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][9]~combout\ & \r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][9]~combout\,
	datab => \r0|Q\(12),
	datad => VCC,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y9_N4
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u1|u1c|Mult0|mult_core|romout[2][10]~combout\ & ((\r0|Q\(13) & (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\r0|Q\(13) & 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u1|u1c|Mult0|mult_core|romout[2][10]~combout\ & ((\r0|Q\(13) & (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\r0|Q\(13) & 
-- ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][10]~combout\ & (!\r0|Q\(13) & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u1|u1c|Mult0|mult_core|romout[2][10]~combout\ & 
-- ((!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\r0|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][10]~combout\,
	datab => \r0|Q\(13),
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X21_Y9_N6
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|u1c|Mult0|mult_core|romout[2][11]~combout\ $ (\u1|u1c|Mult0|mult_core|romout[3][7]~9_combout\ $ (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][11]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[3][7]~9_combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][11]~combout\ & (\u1|u1c|Mult0|mult_core|romout[3][7]~9_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][11]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[3][7]~9_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y9_N8
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u1|u1c|Mult0|mult_core|romout[3][8]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[2][12]~combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][12]~combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u1|u1c|Mult0|mult_core|romout[3][8]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[2][12]~combout\ & 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|u1c|Mult0|mult_core|romout[2][12]~combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u1|u1c|Mult0|mult_core|romout[3][8]~combout\ & (!\u1|u1c|Mult0|mult_core|romout[2][12]~combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[3][8]~combout\ & ((!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u1|u1c|Mult0|mult_core|romout[2][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[3][8]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X21_Y9_N10
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u1|u1c|Mult0|mult_core|romout[3][9]~combout\ $ (\u1|u1c|Mult0|mult_core|romout[2][13]~combout\ $ (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u1c|Mult0|mult_core|romout[3][9]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[2][13]~combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[3][9]~combout\ & (\u1|u1c|Mult0|mult_core|romout[2][13]~combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[3][9]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[2][13]~combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y9_N12
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ & ((\u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # 
-- (GND))) # (!\u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ & ((\u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\ & 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC))))
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ & ((\u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ & (\u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[2][14]~12_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y9_N14
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u1|u1c|Mult0|mult_core|romout[2][15]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ $ (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][15]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][15]~combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][15]~combout\ & (\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][15]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][15]~combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y9_N16
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u1|u1c|Mult0|mult_core|romout[2][16]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u1|u1c|Mult0|mult_core|romout[2][16]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\ & 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][16]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][16]~combout\ & ((!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][16]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y9_N18
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ $ (\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ $ (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & (\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X21_Y9_N20
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ & 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & (!\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & ((!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u1|u1d|Mult0|mult_core|romout[3][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][11]~combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y9_N22
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ $ (\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ $ (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][12]~combout\) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & (\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & !\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y9_N24
\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = \u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ $ (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ $ (\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\,
	datad => \u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\,
	cin => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X19_Y9_N6
\u1|u1c|Mult0|mult_core|romout[2][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][8]~combout\ = \r0|Q\(9) $ (\r0|Q\(11) $ (((!\r0|Q\(10) & \r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u1|u1c|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X19_Y9_N16
\u1|u1c|Mult0|mult_core|romout[2][7]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|romout[2][7]~8_combout\ = \r0|Q\(10) $ (\r0|Q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u1|u1c|Mult0|mult_core|romout[2][7]~8_combout\);

-- Location: LCCOMB_X22_Y9_N0
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\r0|Q\(8) & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\r0|Q\(8) & 
-- (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\r0|Q\(8) & \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X22_Y9_N2
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\r0|Q\(9) & (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & 
-- VCC)) # (!\r0|Q\(9) & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\r0|Q\(9) & 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\r0|Q\(9) & ((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\r0|Q\(9) & !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (!\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \r0|Q\(9),
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X22_Y9_N4
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\u1|u1c|Mult0|mult_core|romout[2][7]~8_combout\ $ 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u1|u1c|Mult0|mult_core|romout[2][7]~8_combout\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u1c|Mult0|mult_core|romout[2][7]~8_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[2][7]~8_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X22_Y9_N6
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u1|u1c|Mult0|mult_core|romout[2][8]~combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][8]~combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u1|u1c|Mult0|mult_core|romout[2][8]~combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u1|u1c|Mult0|mult_core|romout[2][8]~combout\ & ((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[2][8]~combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X22_Y9_N8
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y9_N10
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y9_N12
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y9_N14
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y9_N16
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y9_N18
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y9_N20
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X22_Y9_N22
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y9_N24
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X22_Y9_N26
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y9_N28
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = ((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ $ (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & ((\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))) # (!\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X22_Y9_N30
\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ $ 
-- (\u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => \u1|u1c|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cin => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X21_Y5_N0
\u1|u1c|res[0]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[0]~16_combout\ = \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (VCC)
-- \u1|u1c|res[0]~17\ = CARRY(\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	combout => \u1|u1c|res[0]~16_combout\,
	cout => \u1|u1c|res[0]~17\);

-- Location: LCCOMB_X21_Y5_N2
\u1|u1c|res[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[1]~18_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\u1|u1c|res[0]~17\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u1|u1c|res[0]~17\))
-- \u1|u1c|res[1]~19\ = CARRY((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\u1|u1c|res[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u1|u1c|res[0]~17\,
	combout => \u1|u1c|res[1]~18_combout\,
	cout => \u1|u1c|res[1]~19\);

-- Location: LCCOMB_X21_Y5_N4
\u1|u1c|res[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[2]~20_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\u1|u1c|res[1]~19\ $ (GND))) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (!\u1|u1c|res[1]~19\ 
-- & VCC))
-- \u1|u1c|res[2]~21\ = CARRY((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\u1|u1c|res[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u1c|res[1]~19\,
	combout => \u1|u1c|res[2]~20_combout\,
	cout => \u1|u1c|res[2]~21\);

-- Location: LCCOMB_X21_Y5_N6
\u1|u1c|res[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[3]~22_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\u1|u1c|res[2]~21\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u1|u1c|res[2]~21\))
-- \u1|u1c|res[3]~23\ = CARRY((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u1|u1c|res[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u1|u1c|res[2]~21\,
	combout => \u1|u1c|res[3]~22_combout\,
	cout => \u1|u1c|res[3]~23\);

-- Location: LCCOMB_X21_Y5_N8
\u1|u1c|res[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[4]~24_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((GND) # (!\u1|u1c|res[3]~23\))) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (\u1|u1c|res[3]~23\ $ (GND)))
-- \u1|u1c|res[4]~25\ = CARRY((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\u1|u1c|res[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u1c|res[3]~23\,
	combout => \u1|u1c|res[4]~24_combout\,
	cout => \u1|u1c|res[4]~25\);

-- Location: LCCOMB_X21_Y5_N10
\u1|u1c|res[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[5]~26_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|u1c|res[4]~25\)) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u1|u1c|res[4]~25\) # 
-- (GND)))
-- \u1|u1c|res[5]~27\ = CARRY((!\u1|u1c|res[4]~25\) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u1c|res[4]~25\,
	combout => \u1|u1c|res[5]~26_combout\,
	cout => \u1|u1c|res[5]~27\);

-- Location: LCCOMB_X21_Y5_N12
\u1|u1c|res[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[6]~28_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u1c|res[5]~27\ $ (GND))) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u1|u1c|res[5]~27\ & VCC))
-- \u1|u1c|res[6]~29\ = CARRY((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u1c|res[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1c|res[5]~27\,
	combout => \u1|u1c|res[6]~28_combout\,
	cout => \u1|u1c|res[6]~29\);

-- Location: LCCOMB_X21_Y5_N14
\u1|u1c|res[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[7]~30_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u1c|res[6]~29\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\u1|u1c|res[6]~29\))
-- \u1|u1c|res[7]~31\ = CARRY((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u1|u1c|res[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1c|res[6]~29\,
	combout => \u1|u1c|res[7]~30_combout\,
	cout => \u1|u1c|res[7]~31\);

-- Location: LCCOMB_X21_Y5_N16
\u1|u1c|res[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[8]~32_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u1c|res[7]~31\ $ (GND))) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u1|u1c|res[7]~31\ & VCC))
-- \u1|u1c|res[8]~33\ = CARRY((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u1|u1c|res[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1c|res[7]~31\,
	combout => \u1|u1c|res[8]~32_combout\,
	cout => \u1|u1c|res[8]~33\);

-- Location: LCCOMB_X21_Y5_N18
\u1|u1c|res[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[9]~34_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u1c|res[8]~33\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u1|u1c|res[8]~33\))
-- \u1|u1c|res[9]~35\ = CARRY((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u1|u1c|res[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1c|res[8]~33\,
	combout => \u1|u1c|res[9]~34_combout\,
	cout => \u1|u1c|res[9]~35\);

-- Location: LCCOMB_X21_Y5_N20
\u1|u1c|res[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[10]~36_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1c|res[9]~35\ $ (GND))) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u1|u1c|res[9]~35\ & VCC))
-- \u1|u1c|res[10]~37\ = CARRY((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u1c|res[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1c|res[9]~35\,
	combout => \u1|u1c|res[10]~36_combout\,
	cout => \u1|u1c|res[10]~37\);

-- Location: LCCOMB_X21_Y5_N22
\u1|u1c|res[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[11]~38_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1c|res[10]~37\)) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u1c|res[10]~37\) # 
-- (GND)))
-- \u1|u1c|res[11]~39\ = CARRY((!\u1|u1c|res[10]~37\) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1c|res[10]~37\,
	combout => \u1|u1c|res[11]~38_combout\,
	cout => \u1|u1c|res[11]~39\);

-- Location: LCCOMB_X21_Y5_N24
\u1|u1c|res[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[12]~40_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u1|u1c|res[11]~39\ $ (GND))) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u1|u1c|res[11]~39\ & VCC))
-- \u1|u1c|res[12]~41\ = CARRY((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u1|u1c|res[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1c|res[11]~39\,
	combout => \u1|u1c|res[12]~40_combout\,
	cout => \u1|u1c|res[12]~41\);

-- Location: LCCOMB_X21_Y5_N26
\u1|u1c|res[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[13]~42_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u1|u1c|res[12]~41\ & VCC)) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u1|u1c|res[12]~41\))
-- \u1|u1c|res[13]~43\ = CARRY((!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u1|u1c|res[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1c|res[12]~41\,
	combout => \u1|u1c|res[13]~42_combout\,
	cout => \u1|u1c|res[13]~43\);

-- Location: LCCOMB_X21_Y5_N28
\u1|u1c|res[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[14]~44_combout\ = (\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((GND) # (!\u1|u1c|res[13]~43\))) # (!\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u1c|res[13]~43\ $ (GND)))
-- \u1|u1c|res[14]~45\ = CARRY((\u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # (!\u1|u1c|res[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1c|res[13]~43\,
	combout => \u1|u1c|res[14]~44_combout\,
	cout => \u1|u1c|res[14]~45\);

-- Location: LCCOMB_X21_Y5_N30
\u1|u1c|res[15]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1c|res[15]~46_combout\ = \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ $ (!\u1|u1c|res[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cin => \u1|u1c|res[14]~45\,
	combout => \u1|u1c|res[15]~46_combout\);

-- Location: FF_X21_Y5_N31
\u1|u1c|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(15));

-- Location: FF_X19_Y4_N29
\u1|r1c|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(15));

-- Location: FF_X21_Y5_N17
\u1|u1c|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(8));

-- Location: FF_X23_Y4_N25
\u1|r1c|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(8));

-- Location: LCCOMB_X19_Y3_N4
\u1|u4|Mult0|mult_core|romout[2][5]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][5]~12_combout\ = (!\u1|r1c|Q\(15) & \u1|r1c|Q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1c|Q\(15),
	datac => \u1|r1c|Q\(8),
	combout => \u1|u4|Mult0|mult_core|romout[2][5]~12_combout\);

-- Location: FF_X21_Y5_N9
\u1|u1c|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(4));

-- Location: FF_X19_Y4_N21
\u1|r1c|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(4));

-- Location: FF_X21_Y5_N15
\u1|u1c|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(7));

-- Location: FF_X19_Y4_N25
\u1|r1c|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(7));

-- Location: FF_X21_Y5_N11
\u1|u1c|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(5));

-- Location: FF_X19_Y4_N23
\u1|r1c|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(5));

-- Location: FF_X21_Y5_N13
\u1|u1c|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(6));

-- Location: FF_X19_Y4_N27
\u1|r1c|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(6));

-- Location: LCCOMB_X19_Y4_N22
\u1|u4|Mult0|mult_core|romout[1][9]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][9]~0_combout\ = (\u1|r1c|Q\(4) & (\u1|r1c|Q\(7) $ ((\u1|r1c|Q\(5))))) # (!\u1|r1c|Q\(4) & (!\u1|r1c|Q\(5) & ((\u1|r1c|Q\(7)) # (\u1|r1c|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(4),
	datab => \u1|r1c|Q\(7),
	datac => \u1|r1c|Q\(5),
	datad => \u1|r1c|Q\(6),
	combout => \u1|u4|Mult0|mult_core|romout[1][9]~0_combout\);

-- Location: LCCOMB_X19_Y4_N30
\u1|u4|Mult0|mult_core|romout[1][9]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][9]~1_combout\ = (\u1|u4|Mult0|mult_core|romout[1][9]~0_combout\ & !\u1|r1c|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|u4|Mult0|mult_core|romout[1][9]~0_combout\,
	datad => \u1|r1c|Q\(15),
	combout => \u1|u4|Mult0|mult_core|romout[1][9]~1_combout\);

-- Location: LCCOMB_X19_Y4_N16
\u1|u4|Mult0|mult_core|romout[1][10]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][10]~2_combout\ = (!\u1|r1c|Q\(6) & !\u1|r1c|Q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1c|Q\(6),
	datad => \u1|r1c|Q\(5),
	combout => \u1|u4|Mult0|mult_core|romout[1][10]~2_combout\);

-- Location: LCCOMB_X19_Y4_N24
\u1|u4|Mult0|mult_core|romout[1][8]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][8]~3_combout\ = (!\u1|r1c|Q\(15) & (\u1|r1c|Q\(7) $ (((!\u1|r1c|Q\(4) & !\u1|u4|Mult0|mult_core|romout[1][10]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(4),
	datab => \u1|r1c|Q\(15),
	datac => \u1|r1c|Q\(7),
	datad => \u1|u4|Mult0|mult_core|romout[1][10]~2_combout\,
	combout => \u1|u4|Mult0|mult_core|romout[1][8]~3_combout\);

-- Location: FF_X21_Y5_N7
\u1|u1c|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(3));

-- Location: FF_X18_Y4_N3
\u1|r1c|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(3));

-- Location: FF_X21_Y5_N3
\u1|u1c|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(1));

-- Location: FF_X18_Y4_N29
\u1|r1c|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(1));

-- Location: FF_X21_Y5_N5
\u1|u1c|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(2));

-- Location: FF_X18_Y4_N7
\u1|r1c|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(2));

-- Location: LCCOMB_X18_Y4_N6
\u1|u4|Mult0|mult_core|romout[0][11]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[0][11]~5_combout\ = (\u1|r1c|Q\(3) & (!\u1|r1c|Q\(15) & ((\u1|r1c|Q\(1)) # (\u1|r1c|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(3),
	datab => \u1|r1c|Q\(1),
	datac => \u1|r1c|Q\(2),
	datad => \u1|r1c|Q\(15),
	combout => \u1|u4|Mult0|mult_core|romout[0][11]~5_combout\);

-- Location: LCCOMB_X19_Y4_N28
\u1|u4|Mult0|mult_core|romout[1][7]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][7]~4_combout\ = (!\u1|r1c|Q\(15) & (\u1|r1c|Q\(6) $ (((\u1|r1c|Q\(4)) # (\u1|r1c|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(4),
	datab => \u1|r1c|Q\(6),
	datac => \u1|r1c|Q\(15),
	datad => \u1|r1c|Q\(5),
	combout => \u1|u4|Mult0|mult_core|romout[1][7]~4_combout\);

-- Location: FF_X21_Y5_N1
\u1|u1c|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(0));

-- Location: FF_X18_Y4_N9
\u1|r1c|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(0));

-- Location: LCCOMB_X18_Y4_N24
\u1|u4|Mult0|mult_core|romout[0][10]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[0][10]~7_combout\ = (\u1|r1c|Q\(1)) # ((!\u1|r1c|Q\(3) & \u1|r1c|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(3),
	datab => \u1|r1c|Q\(1),
	datad => \u1|r1c|Q\(0),
	combout => \u1|u4|Mult0|mult_core|romout[0][10]~7_combout\);

-- Location: LCCOMB_X18_Y4_N12
\u1|u4|Mult0|mult_core|romout[0][10]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[0][10]~8_combout\ = (!\u1|r1c|Q\(15) & ((\u1|r1c|Q\(2) & ((\u1|u4|Mult0|mult_core|romout[0][10]~7_combout\))) # (!\u1|r1c|Q\(2) & (\u1|r1c|Q\(3) & !\u1|u4|Mult0|mult_core|romout[0][10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(2),
	datab => \u1|r1c|Q\(15),
	datac => \u1|r1c|Q\(3),
	datad => \u1|u4|Mult0|mult_core|romout[0][10]~7_combout\,
	combout => \u1|u4|Mult0|mult_core|romout[0][10]~8_combout\);

-- Location: LCCOMB_X19_Y4_N20
\u1|u4|Mult0|mult_core|romout[1][6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][6]~6_combout\ = (!\u1|r1c|Q\(15) & (\u1|r1c|Q\(4) $ (\u1|r1c|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1c|Q\(15),
	datac => \u1|r1c|Q\(4),
	datad => \u1|r1c|Q\(5),
	combout => \u1|u4|Mult0|mult_core|romout[1][6]~6_combout\);

-- Location: LCCOMB_X18_Y4_N26
\u1|u4|Mult0|mult_core|romout[0][9]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[0][9]~10_combout\ = (\u1|r1c|Q\(0) & ((\u1|r1c|Q\(1)))) # (!\u1|r1c|Q\(0) & (\u1|r1c|Q\(2) & !\u1|r1c|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(2),
	datac => \u1|r1c|Q\(0),
	datad => \u1|r1c|Q\(1),
	combout => \u1|u4|Mult0|mult_core|romout[0][9]~10_combout\);

-- Location: LCCOMB_X18_Y4_N0
\u1|u4|Mult0|mult_core|romout[0][9]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[0][9]~11_combout\ = (!\u1|r1c|Q\(15) & ((\u1|r1c|Q\(3) & ((!\u1|r1c|Q\(1)))) # (!\u1|r1c|Q\(3) & (\u1|u4|Mult0|mult_core|romout[0][9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(3),
	datab => \u1|r1c|Q\(15),
	datac => \u1|u4|Mult0|mult_core|romout[0][9]~10_combout\,
	datad => \u1|r1c|Q\(1),
	combout => \u1|u4|Mult0|mult_core|romout[0][9]~11_combout\);

-- Location: LCCOMB_X18_Y4_N16
\u1|u4|Mult0|mult_core|romout[1][5]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][5]~9_combout\ = (\u1|r1c|Q\(4) & !\u1|r1c|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(4),
	datad => \u1|r1c|Q\(15),
	combout => \u1|u4|Mult0|mult_core|romout[1][5]~9_combout\);

-- Location: LCCOMB_X19_Y4_N0
\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|u4|Mult0|mult_core|romout[0][9]~11_combout\ & \u1|u4|Mult0|mult_core|romout[1][5]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[0][9]~11_combout\,
	datab => \u1|u4|Mult0|mult_core|romout[1][5]~9_combout\,
	datad => VCC,
	cout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X19_Y4_N2
\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u4|Mult0|mult_core|romout[0][10]~8_combout\ & (!\u1|u4|Mult0|mult_core|romout[1][6]~6_combout\ & !\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u1|u4|Mult0|mult_core|romout[0][10]~8_combout\ & ((!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u1|u4|Mult0|mult_core|romout[1][6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[0][10]~8_combout\,
	datab => \u1|u4|Mult0|mult_core|romout[1][6]~6_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X19_Y4_N4
\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u4|Mult0|mult_core|romout[0][11]~5_combout\ & ((\u1|u4|Mult0|mult_core|romout[1][7]~4_combout\) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u1|u4|Mult0|mult_core|romout[0][11]~5_combout\ & (\u1|u4|Mult0|mult_core|romout[1][7]~4_combout\ & !\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[0][11]~5_combout\,
	datab => \u1|u4|Mult0|mult_core|romout[1][7]~4_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X19_Y4_N6
\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u1|u4|Mult0|mult_core|romout[1][8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u4|Mult0|mult_core|romout[1][8]~3_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X19_Y4_N8
\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = (\u1|u4|Mult0|mult_core|romout[1][9]~1_combout\ & (\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ $ (GND))) # (!\u1|u4|Mult0|mult_core|romout[1][9]~1_combout\ & 
-- (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ & VCC))
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u4|Mult0|mult_core|romout[1][9]~1_combout\ & !\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[1][9]~1_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y3_N6
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\u1|u4|Mult0|mult_core|romout[2][5]~12_combout\ & (\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # 
-- (!\u1|u4|Mult0|mult_core|romout[2][5]~12_combout\ & (\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\u1|u4|Mult0|mult_core|romout[2][5]~12_combout\ & \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[2][5]~12_combout\,
	datab => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y8_N22
\u1|u1a|Mult0|mult_core|romout[3][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[3][8]~combout\ = (\r0|Q\(15) & ((\r0|Q\(14)) # ((\r0|Q\(12) & \r0|Q\(13))))) # (!\r0|Q\(15) & (((\r0|Q\(13) & \r0|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(12),
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u1|u1a|Mult0|mult_core|romout[3][8]~combout\);

-- Location: LCCOMB_X19_Y8_N30
\u1|u1a|Mult0|mult_core|romout[2][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[2][11]~combout\ = (\r0|Q\(9) & (((!\r0|Q\(10))))) # (!\r0|Q\(9) & ((\r0|Q\(8) & ((\r0|Q\(11)) # (!\r0|Q\(10)))) # (!\r0|Q\(8) & ((\r0|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(9),
	datac => \r0|Q\(8),
	datad => \r0|Q\(10),
	combout => \u1|u1a|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X21_Y8_N4
\u1|u1a|Mult0|mult_core|romout[3][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[3][7]~combout\ = \r0|Q\(15) $ (((\r0|Q\(13) & (\r0|Q\(12) & !\r0|Q\(14))) # (!\r0|Q\(13) & ((\r0|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(13),
	datac => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u1|u1a|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X21_Y8_N8
\u1|u1a|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[3][6]~combout\ = \r0|Q\(14) $ (((\r0|Q\(13) & !\r0|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(13),
	datac => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u1|u1a|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X18_Y8_N24
\u1|u1a|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[2][10]~combout\ = (\r0|Q\(11) & ((\r0|Q\(9)) # ((!\r0|Q\(10) & \r0|Q\(8))))) # (!\r0|Q\(11) & (\r0|Q\(9) $ (((\r0|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u1|u1a|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X18_Y8_N26
\u1|u1a|Mult0|mult_core|romout[2][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[2][9]~combout\ = (\r0|Q\(11) & ((\r0|Q\(10) & ((!\r0|Q\(8)))) # (!\r0|Q\(10) & (!\r0|Q\(9) & \r0|Q\(8))))) # (!\r0|Q\(11) & (((\r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u1|u1a|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X19_Y8_N28
\u1|u1a|Mult0|mult_core|romout[2][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[2][8]~combout\ = (\r0|Q\(11) & (!\r0|Q\(10) & ((!\r0|Q\(8)) # (!\r0|Q\(9))))) # (!\r0|Q\(11) & (\r0|Q\(9) & ((\r0|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(9),
	datac => \r0|Q\(8),
	datad => \r0|Q\(10),
	combout => \u1|u1a|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X19_Y8_N0
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\r0|Q\(12) & (\u1|u1a|Mult0|mult_core|romout[2][8]~combout\ $ (VCC))) # (!\r0|Q\(12) & (\u1|u1a|Mult0|mult_core|romout[2][8]~combout\ & VCC))
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\r0|Q\(12) & \u1|u1a|Mult0|mult_core|romout[2][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(12),
	datab => \u1|u1a|Mult0|mult_core|romout[2][8]~combout\,
	datad => VCC,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y8_N2
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u1|u1a|Mult0|mult_core|romout[2][9]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u1|u1a|Mult0|mult_core|romout[2][9]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u1|u1a|Mult0|mult_core|romout[2][9]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u1|u1a|Mult0|mult_core|romout[2][9]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[2][9]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y8_N4
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|u1a|Mult0|mult_core|romout[3][6]~combout\ $ (\u1|u1a|Mult0|mult_core|romout[2][10]~combout\ $ (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|u1a|Mult0|mult_core|romout[3][6]~combout\ & ((\u1|u1a|Mult0|mult_core|romout[2][10]~combout\) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u1|u1a|Mult0|mult_core|romout[3][6]~combout\ & (\u1|u1a|Mult0|mult_core|romout[2][10]~combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u1|u1a|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y8_N6
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u1|u1a|Mult0|mult_core|romout[2][11]~combout\ & ((\u1|u1a|Mult0|mult_core|romout[3][7]~combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u1|u1a|Mult0|mult_core|romout[3][7]~combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u1|u1a|Mult0|mult_core|romout[2][11]~combout\ & ((\u1|u1a|Mult0|mult_core|romout[3][7]~combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|u1a|Mult0|mult_core|romout[3][7]~combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u1|u1a|Mult0|mult_core|romout[2][11]~combout\ & (!\u1|u1a|Mult0|mult_core|romout[3][7]~combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u1|u1a|Mult0|mult_core|romout[2][11]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u1|u1a|Mult0|mult_core|romout[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[2][11]~combout\,
	datab => \u1|u1a|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y8_N8
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u1|u1a|Mult0|mult_core|romout[3][8]~combout\ $ (\u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\ $ (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u1a|Mult0|mult_core|romout[3][8]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\) # (!\u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\))) # 
-- (!\u1|u1a|Mult0|mult_core|romout[3][8]~combout\ & (!\u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[3][8]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[2][16]~0_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y8_N10
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & ((\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & ((\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & (!\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][10]~17_combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[2][17]~11_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y8_N12
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\ $ (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][11]~combout\ & (\u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][11]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][14]~18_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y8_N14
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u1|u1d|Mult0|mult_core|romout[2][15]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u1|u1d|Mult0|mult_core|romout[2][15]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][15]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[3][12]~combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][15]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u1|u1d|Mult0|mult_core|romout[3][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][15]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y8_N16
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ $ (\u1|u1d|Mult0|mult_core|romout[2][16]~combout\ $ (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][16]~combout\) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ & (\u1|u1d|Mult0|mult_core|romout[2][16]~combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][16]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y8_N18
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ & (!\u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][13]~15_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][17]~16_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y8_N20
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & VCC)) # (!\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ 
-- & (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ $ (GND)))
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((!\u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[3][14]~14_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y8_N22
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ & 
-- ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u1|u1d|Mult0|mult_core|romout[3][15]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][15]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y8_N24
\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (!\u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|u1d|Mult0|mult_core|romout[3][16]~13_combout\,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X21_Y10_N10
\u1|u1a|Mult0|mult_core|romout[1][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[1][11]~combout\ = (\r0|Q\(5) & (!\r0|Q\(6))) # (!\r0|Q\(5) & ((\r0|Q\(6) & ((\r0|Q\(7)) # (!\r0|Q\(4)))) # (!\r0|Q\(6) & ((\r0|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(6),
	datac => \r0|Q\(7),
	datad => \r0|Q\(4),
	combout => \u1|u1a|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X18_Y10_N26
\u1|u1a|Mult0|mult_core|romout[1][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[1][10]~combout\ = (\r0|Q\(5) & ((\r0|Q\(7)) # ((!\r0|Q\(4))))) # (!\r0|Q\(5) & (\r0|Q\(4) & ((!\r0|Q\(6)) # (!\r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1a|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X18_Y10_N28
\u1|u1a|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[1][9]~combout\ = (\r0|Q\(7) & ((\r0|Q\(6) & ((!\r0|Q\(4)))) # (!\r0|Q\(6) & (!\r0|Q\(5) & \r0|Q\(4))))) # (!\r0|Q\(7) & (((\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1a|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X19_Y10_N30
\u1|u1a|Mult0|mult_core|romout[1][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[1][8]~combout\ = (\r0|Q\(6) & (((\r0|Q\(5) & !\r0|Q\(7))))) # (!\r0|Q\(6) & (\r0|Q\(7) & ((!\r0|Q\(5)) # (!\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(4),
	datab => \r0|Q\(5),
	datac => \r0|Q\(6),
	datad => \r0|Q\(7),
	combout => \u1|u1a|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X23_Y10_N16
\u1|u1a|Mult0|mult_core|romout[0][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[0][11]~combout\ = (\r0|Q\(0) & (((!\r0|Q\(1) & \r0|Q\(3))) # (!\r0|Q\(2)))) # (!\r0|Q\(0) & (\r0|Q\(1) $ (((\r0|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u1|u1a|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X18_Y10_N22
\u1|u1a|Mult0|mult_core|romout[1][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[1][7]~combout\ = \r0|Q\(7) $ (((\r0|Q\(5) & (!\r0|Q\(6) & \r0|Q\(4))) # (!\r0|Q\(5) & (\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(4),
	combout => \u1|u1a|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X19_Y11_N30
\u1|u1a|Mult0|mult_core|romout[1][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[1][6]~combout\ = \r0|Q\(6) $ (((!\r0|Q\(4) & \r0|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u1|u1a|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X23_Y10_N6
\u1|u1a|Mult0|mult_core|romout[0][10]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[0][10]~0_combout\ = (\r0|Q\(0) & ((\r0|Q\(1) & (\r0|Q\(3))) # (!\r0|Q\(1) & ((!\r0|Q\(2)) # (!\r0|Q\(3)))))) # (!\r0|Q\(0) & (\r0|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u1|u1a|Mult0|mult_core|romout[0][10]~0_combout\);

-- Location: LCCOMB_X23_Y10_N28
\u1|u1a|Mult0|mult_core|romout[0][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[0][9]~combout\ = (\r0|Q\(0) & (((!\r0|Q\(1) & !\r0|Q\(2))) # (!\r0|Q\(3)))) # (!\r0|Q\(0) & (((\r0|Q\(3) & \r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u1|u1a|Mult0|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X23_Y10_N22
\u1|u1a|Mult0|mult_core|romout[0][8]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[0][8]~1_combout\ = (\r0|Q\(3) & (!\r0|Q\(2) & ((!\r0|Q\(1)) # (!\r0|Q\(0))))) # (!\r0|Q\(3) & (((\r0|Q\(1) & \r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u1|u1a|Mult0|mult_core|romout[0][8]~1_combout\);

-- Location: LCCOMB_X19_Y10_N0
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|u1a|Mult0|mult_core|romout[0][8]~1_combout\ & \r0|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[0][8]~1_combout\,
	datab => \r0|Q\(4),
	datad => VCC,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X19_Y10_N2
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u1a|Mult0|mult_core|romout[0][9]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u1|u1a|Mult0|mult_core|romout[0][9]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[0][9]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X19_Y10_N4
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u1a|Mult0|mult_core|romout[1][6]~combout\ & ((\u1|u1a|Mult0|mult_core|romout[0][10]~0_combout\) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u1|u1a|Mult0|mult_core|romout[1][6]~combout\ & (\u1|u1a|Mult0|mult_core|romout[0][10]~0_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[1][6]~combout\,
	datab => \u1|u1a|Mult0|mult_core|romout[0][10]~0_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X19_Y10_N6
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u1a|Mult0|mult_core|romout[0][11]~combout\ & (!\u1|u1a|Mult0|mult_core|romout[1][7]~combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u1|u1a|Mult0|mult_core|romout[0][11]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u1|u1a|Mult0|mult_core|romout[1][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[0][11]~combout\,
	datab => \u1|u1a|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X19_Y10_N8
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u1a|Mult0|mult_core|romout[1][8]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\ $ (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u1a|Mult0|mult_core|romout[1][8]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\) # (!\u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\))) # 
-- (!\u1|u1a|Mult0|mult_core|romout[1][8]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[1][8]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[0][13]~5_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y10_N10
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & ((\u1|u1a|Mult0|mult_core|romout[1][9]~combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u1a|Mult0|mult_core|romout[1][9]~combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & ((\u1|u1a|Mult0|mult_core|romout[1][9]~combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u1|u1a|Mult0|mult_core|romout[1][9]~combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & (!\u1|u1a|Mult0|mult_core|romout[1][9]~combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u1|u1a|Mult0|mult_core|romout[1][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1c|Mult0|mult_core|romout[0][17]~1_combout\,
	datab => \u1|u1a|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y10_N12
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1a|Mult0|mult_core|romout[1][10]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\ $ (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1a|Mult0|mult_core|romout[1][10]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u1|u1a|Mult0|mult_core|romout[1][10]~combout\ & (\u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[1][10]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[0][14]~4_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y10_N14
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u1a|Mult0|mult_core|romout[1][11]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u1|u1a|Mult0|mult_core|romout[1][11]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u1a|Mult0|mult_core|romout[1][11]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1a|Mult0|mult_core|romout[1][11]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[1][11]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[0][15]~3_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y10_N16
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u1d|Mult0|mult_core|romout[0][16]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\ $ (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u1d|Mult0|mult_core|romout[0][16]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\) # (!\u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][16]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[0][16]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][13]~1_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y10_N18
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\ & ((\u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\ & ((\u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\ & (!\u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[0][17]~2_combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[1][17]~10_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y10_N20
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][14]~0_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y10_N22
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][15]~combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u1|u1d|Mult0|mult_core|romout[1][15]~combout\ & 
-- ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u1|u1d|Mult0|mult_core|romout[1][15]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y10_N24
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][16]~combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|romout[1][16]~combout\ & 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][16]~combout\ & !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X19_Y10_N26
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\ & 
-- ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[1][17]~12_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X19_Y10_N28
\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = !\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X18_Y9_N10
\u1|u1a|Mult0|mult_core|romout[2][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[2][7]~combout\ = \r0|Q\(11) $ (((\r0|Q\(9) & (\r0|Q\(8) & !\r0|Q\(10))) # (!\r0|Q\(9) & ((\r0|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(10),
	combout => \u1|u1a|Mult0|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X18_Y9_N8
\u1|u1a|Mult0|mult_core|romout[2][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|romout[2][6]~combout\ = \r0|Q\(10) $ (((!\r0|Q\(8) & \r0|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(8),
	datac => \r0|Q\(9),
	datad => \r0|Q\(10),
	combout => \u1|u1a|Mult0|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X18_Y9_N16
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(8) & \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X18_Y9_N18
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y9_N20
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\u1|u1a|Mult0|mult_core|romout[2][6]~combout\ $ 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u1|u1a|Mult0|mult_core|romout[2][6]~combout\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u1a|Mult0|mult_core|romout[2][6]~combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u1|u1a|Mult0|mult_core|romout[2][6]~combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y9_N22
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u1|u1a|Mult0|mult_core|romout[2][7]~combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u1|u1a|Mult0|mult_core|romout[2][7]~combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u1|u1a|Mult0|mult_core|romout[2][7]~combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u1|u1a|Mult0|mult_core|romout[2][7]~combout\ & ((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|romout[2][7]~combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y9_N24
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y9_N26
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y9_N28
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y9_N30
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y8_N0
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y8_N2
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y8_N4
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y8_N6
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y8_N8
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y8_N10
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y8_N12
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = ((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ $ (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X18_Y8_N14
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)))) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # (!\u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datab => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X18_Y8_N16
\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ $ (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ 
-- (!\u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1a|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => \u1|u1a|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cin => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\);

-- Location: LCCOMB_X14_Y8_N2
\u1|u1a|res[2]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[2]~14_combout\ = \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (VCC)
-- \u1|u1a|res[2]~15\ = CARRY(\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	combout => \u1|u1a|res[2]~14_combout\,
	cout => \u1|u1a|res[2]~15\);

-- Location: LCCOMB_X14_Y8_N4
\u1|u1a|res[3]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[3]~16_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u1|u1a|res[2]~15\)) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u1|u1a|res[2]~15\) # 
-- (GND)))
-- \u1|u1a|res[3]~17\ = CARRY((!\u1|u1a|res[2]~15\) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u1a|res[2]~15\,
	combout => \u1|u1a|res[3]~16_combout\,
	cout => \u1|u1a|res[3]~17\);

-- Location: LCCOMB_X14_Y8_N6
\u1|u1a|res[4]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[4]~18_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((GND) # (!\u1|u1a|res[3]~17\))) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u1|u1a|res[3]~17\ $ (GND)))
-- \u1|u1a|res[4]~19\ = CARRY((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\u1|u1a|res[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u1a|res[3]~17\,
	combout => \u1|u1a|res[4]~18_combout\,
	cout => \u1|u1a|res[4]~19\);

-- Location: LCCOMB_X14_Y8_N8
\u1|u1a|res[5]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[5]~20_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u1|u1a|res[4]~19\)) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u1|u1a|res[4]~19\) # 
-- (GND)))
-- \u1|u1a|res[5]~21\ = CARRY((!\u1|u1a|res[4]~19\) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1a|res[4]~19\,
	combout => \u1|u1a|res[5]~20_combout\,
	cout => \u1|u1a|res[5]~21\);

-- Location: LCCOMB_X14_Y8_N10
\u1|u1a|res[6]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[6]~22_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u1|u1a|res[5]~21\))) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u1|u1a|res[5]~21\ $ (GND)))
-- \u1|u1a|res[6]~23\ = CARRY((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u1|u1a|res[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1a|res[5]~21\,
	combout => \u1|u1a|res[6]~22_combout\,
	cout => \u1|u1a|res[6]~23\);

-- Location: LCCOMB_X14_Y8_N12
\u1|u1a|res[7]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[7]~24_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u1a|res[6]~23\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u1|u1a|res[6]~23\))
-- \u1|u1a|res[7]~25\ = CARRY((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u1|u1a|res[6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1a|res[6]~23\,
	combout => \u1|u1a|res[7]~24_combout\,
	cout => \u1|u1a|res[7]~25\);

-- Location: LCCOMB_X14_Y8_N14
\u1|u1a|res[8]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[8]~26_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u1a|res[7]~25\ $ (GND))) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u1|u1a|res[7]~25\ & VCC))
-- \u1|u1a|res[8]~27\ = CARRY((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u1|u1a|res[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1a|res[7]~25\,
	combout => \u1|u1a|res[8]~26_combout\,
	cout => \u1|u1a|res[8]~27\);

-- Location: LCCOMB_X14_Y8_N16
\u1|u1a|res[9]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[9]~28_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1a|res[8]~27\ & VCC)) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u1|u1a|res[8]~27\))
-- \u1|u1a|res[9]~29\ = CARRY((!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u1a|res[8]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1a|res[8]~27\,
	combout => \u1|u1a|res[9]~28_combout\,
	cout => \u1|u1a|res[9]~29\);

-- Location: LCCOMB_X14_Y8_N18
\u1|u1a|res[10]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[10]~30_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u1a|res[9]~29\ $ (GND))) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u1|u1a|res[9]~29\ & VCC))
-- \u1|u1a|res[10]~31\ = CARRY((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u1a|res[9]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1a|res[9]~29\,
	combout => \u1|u1a|res[10]~30_combout\,
	cout => \u1|u1a|res[10]~31\);

-- Location: LCCOMB_X14_Y8_N20
\u1|u1a|res[11]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[11]~32_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1a|res[10]~31\)) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1a|res[10]~31\) # 
-- (GND)))
-- \u1|u1a|res[11]~33\ = CARRY((!\u1|u1a|res[10]~31\) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1a|res[10]~31\,
	combout => \u1|u1a|res[11]~32_combout\,
	cout => \u1|u1a|res[11]~33\);

-- Location: LCCOMB_X14_Y8_N22
\u1|u1a|res[12]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[12]~34_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u1|u1a|res[11]~33\))) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u1a|res[11]~33\ $ (GND)))
-- \u1|u1a|res[12]~35\ = CARRY((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u1|u1a|res[11]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1a|res[11]~33\,
	combout => \u1|u1a|res[12]~34_combout\,
	cout => \u1|u1a|res[12]~35\);

-- Location: LCCOMB_X14_Y8_N24
\u1|u1a|res[13]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[13]~36_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1a|res[12]~35\)) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1a|res[12]~35\) # 
-- (GND)))
-- \u1|u1a|res[13]~37\ = CARRY((!\u1|u1a|res[12]~35\) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1a|res[12]~35\,
	combout => \u1|u1a|res[13]~36_combout\,
	cout => \u1|u1a|res[13]~37\);

-- Location: LCCOMB_X14_Y8_N26
\u1|u1a|res[14]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[14]~38_combout\ = (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u1|u1a|res[13]~37\ $ (GND))) # (!\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u1|u1a|res[13]~37\ & VCC))
-- \u1|u1a|res[14]~39\ = CARRY((\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u1|u1a|res[13]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u1a|res[13]~37\,
	combout => \u1|u1a|res[14]~38_combout\,
	cout => \u1|u1a|res[14]~39\);

-- Location: LCCOMB_X14_Y8_N28
\u1|u1a|res[15]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1a|res[15]~40_combout\ = \u1|u1a|res[14]~39\ $ (\u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cin => \u1|u1a|res[14]~39\,
	combout => \u1|u1a|res[15]~40_combout\);

-- Location: FF_X14_Y8_N29
\u1|u1a|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(15));

-- Location: FF_X13_Y8_N19
\u1|r1a|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(15));

-- Location: FF_X14_Y8_N5
\u1|u1a|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(3));

-- Location: FF_X14_Y7_N31
\u1|r1a|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(3));

-- Location: FF_X18_Y9_N19
\u1|u1a|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(0));

-- Location: FF_X14_Y7_N27
\u1|r1a|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(0));

-- Location: FF_X14_Y8_N3
\u1|u1a|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(2));

-- Location: FF_X14_Y7_N17
\u1|r1a|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(2));

-- Location: FF_X18_Y9_N21
\u1|u1a|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(1));

-- Location: FF_X14_Y7_N21
\u1|r1a|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(1));

-- Location: LCCOMB_X14_Y7_N16
\u1|u2|Mult0|mult_core|romout[0][13]~92\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][13]~92_combout\ = (\u1|r1a|Q\(3) & (\u1|r1a|Q\(1) $ (((!\u1|r1a|Q\(0) & !\u1|r1a|Q\(2)))))) # (!\u1|r1a|Q\(3) & ((\u1|r1a|Q\(0) & ((\u1|r1a|Q\(2)) # (!\u1|r1a|Q\(1)))) # (!\u1|r1a|Q\(0) & (\u1|r1a|Q\(2) & 
-- !\u1|r1a|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(3),
	datab => \u1|r1a|Q\(0),
	datac => \u1|r1a|Q\(2),
	datad => \u1|r1a|Q\(1),
	combout => \u1|u2|Mult0|mult_core|romout[0][13]~92_combout\);

-- Location: LCCOMB_X14_Y7_N30
\u1|u2|Mult0|mult_core|romout[0][13]~151\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][13]~151_combout\ = (!\u1|r1a|Q\(15) & \u1|u2|Mult0|mult_core|romout[0][13]~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(15),
	datad => \u1|u2|Mult0|mult_core|romout[0][13]~92_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[0][13]~151_combout\);

-- Location: FF_X14_Y8_N13
\u1|u1a|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(7));

-- Location: FF_X13_Y8_N5
\u1|r1a|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(7));

-- Location: LCCOMB_X13_Y8_N8
\u1|relu.d0[7]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[7]~1_combout\ = (\u1|r1a|Q\(7) & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(7),
	datad => \u1|r1a|Q\(15),
	combout => \u1|relu.d0[7]~1_combout\);

-- Location: FF_X14_Y8_N7
\u1|u1a|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(4));

-- Location: FF_X13_Y8_N11
\u1|r1a|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(4));

-- Location: LCCOMB_X13_Y8_N26
\u1|relu.d0[4]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[4]~2_combout\ = (\u1|r1a|Q\(4) & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(4),
	datad => \u1|r1a|Q\(15),
	combout => \u1|relu.d0[4]~2_combout\);

-- Location: FF_X14_Y8_N11
\u1|u1a|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(6));

-- Location: FF_X13_Y8_N13
\u1|r1a|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(6));

-- Location: LCCOMB_X13_Y8_N0
\u1|relu.d0[6]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[6]~3_combout\ = (\u1|r1a|Q\(6) & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(6),
	datad => \u1|r1a|Q\(15),
	combout => \u1|relu.d0[6]~3_combout\);

-- Location: FF_X14_Y8_N9
\u1|u1a|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(5));

-- Location: FF_X13_Y8_N17
\u1|r1a|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(5));

-- Location: LCCOMB_X13_Y8_N14
\u1|relu.d0[5]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[5]~0_combout\ = (\u1|r1a|Q\(5) & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1a|Q\(5),
	datad => \u1|r1a|Q\(15),
	combout => \u1|relu.d0[5]~0_combout\);

-- Location: LCCOMB_X13_Y7_N4
\u1|u2|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][9]~combout\ = (\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[4]~2_combout\ & ((\u1|relu.d0[5]~0_combout\) # (!\u1|relu.d0[6]~3_combout\))) # (!\u1|relu.d0[4]~2_combout\ & ((\u1|relu.d0[6]~3_combout\) # 
-- (!\u1|relu.d0[5]~0_combout\))))) # (!\u1|relu.d0[7]~1_combout\ & (\u1|relu.d0[5]~0_combout\ $ (((\u1|relu.d0[4]~2_combout\ & \u1|relu.d0[6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[7]~1_combout\,
	datab => \u1|relu.d0[4]~2_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X13_Y7_N6
\u1|u2|Mult0|mult_core|romout[1][10]~123\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][10]~123_combout\ = (\u1|relu.d0[4]~2_combout\ & ((\u1|relu.d0[6]~3_combout\ & ((!\u1|relu.d0[5]~0_combout\))) # (!\u1|relu.d0[6]~3_combout\ & (\u1|relu.d0[7]~1_combout\ & \u1|relu.d0[5]~0_combout\)))) # 
-- (!\u1|relu.d0[4]~2_combout\ & (((\u1|relu.d0[7]~1_combout\ & \u1|relu.d0[5]~0_combout\)) # (!\u1|relu.d0[6]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[7]~1_combout\,
	datab => \u1|relu.d0[4]~2_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][10]~123_combout\);

-- Location: LCCOMB_X14_Y7_N26
\u1|u2|Mult0|mult_core|romout[0][12]~95\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][12]~95_combout\ = (\u1|r1a|Q\(3) & ((\u1|r1a|Q\(0) $ (\u1|r1a|Q\(2))))) # (!\u1|r1a|Q\(3) & ((\u1|r1a|Q\(1) & (\u1|r1a|Q\(0) $ (!\u1|r1a|Q\(2)))) # (!\u1|r1a|Q\(1) & (!\u1|r1a|Q\(0) & \u1|r1a|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(3),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(0),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][12]~95_combout\);

-- Location: LCCOMB_X13_Y7_N2
\u1|u2|Mult0|mult_core|romout[0][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][12]~combout\ = (!\u1|r1a|Q\(15) & \u1|u2|Mult0|mult_core|romout[0][12]~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1a|Q\(15),
	datad => \u1|u2|Mult0|mult_core|romout[0][12]~95_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X14_Y7_N18
\u1|u2|Mult0|mult_core|romout[0][11]~98\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][11]~98_combout\ = (\u1|r1a|Q\(1) & ((\u1|r1a|Q\(0) & (!\u1|r1a|Q\(3) & \u1|r1a|Q\(2))) # (!\u1|r1a|Q\(0) & ((\u1|r1a|Q\(2)) # (!\u1|r1a|Q\(3)))))) # (!\u1|r1a|Q\(1) & (\u1|r1a|Q\(3) $ (((\u1|r1a|Q\(0) & !\u1|r1a|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(0),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(3),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][11]~98_combout\);

-- Location: LCCOMB_X12_Y7_N2
\u1|u2|Mult0|mult_core|romout[0][11]~152\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][11]~152_combout\ = (!\u1|r1a|Q\(15) & \u1|u2|Mult0|mult_core|romout[0][11]~98_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(15),
	datad => \u1|u2|Mult0|mult_core|romout[0][11]~98_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[0][11]~152_combout\);

-- Location: LCCOMB_X13_Y7_N8
\u1|u2|Mult0|mult_core|romout[1][7]~124\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][7]~124_combout\ = (\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[4]~2_combout\ & ((!\u1|relu.d0[5]~0_combout\))) # (!\u1|relu.d0[4]~2_combout\ & (!\u1|relu.d0[6]~3_combout\ & \u1|relu.d0[5]~0_combout\)))) # 
-- (!\u1|relu.d0[7]~1_combout\ & (\u1|relu.d0[5]~0_combout\ & ((!\u1|relu.d0[6]~3_combout\) # (!\u1|relu.d0[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[7]~1_combout\,
	datab => \u1|relu.d0[4]~2_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][7]~124_combout\);

-- Location: LCCOMB_X13_Y7_N10
\u1|u2|Mult0|mult_core|romout[1][6]~125\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][6]~125_combout\ = (\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[4]~2_combout\ & (\u1|relu.d0[6]~3_combout\)) # (!\u1|relu.d0[4]~2_combout\ & ((!\u1|relu.d0[5]~0_combout\) # (!\u1|relu.d0[6]~3_combout\))))) # 
-- (!\u1|relu.d0[7]~1_combout\ & (\u1|relu.d0[4]~2_combout\ & ((!\u1|relu.d0[5]~0_combout\) # (!\u1|relu.d0[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[7]~1_combout\,
	datab => \u1|relu.d0[4]~2_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][6]~125_combout\);

-- Location: LCCOMB_X14_Y7_N24
\u1|u2|Mult0|mult_core|romout[0][10]~101\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][10]~101_combout\ = (\u1|r1a|Q\(0) & ((\u1|r1a|Q\(3) & ((\u1|r1a|Q\(2)) # (!\u1|r1a|Q\(1)))) # (!\u1|r1a|Q\(3) & ((\u1|r1a|Q\(1)) # (!\u1|r1a|Q\(2)))))) # (!\u1|r1a|Q\(0) & (\u1|r1a|Q\(2) $ (((\u1|r1a|Q\(3) & 
-- \u1|r1a|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(3),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(0),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][10]~101_combout\);

-- Location: LCCOMB_X14_Y7_N14
\u1|u2|Mult0|mult_core|romout[0][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][10]~combout\ = (!\u1|r1a|Q\(15) & \u1|u2|Mult0|mult_core|romout[0][10]~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(15),
	datad => \u1|u2|Mult0|mult_core|romout[0][10]~101_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X14_Y7_N4
\u1|u2|Mult0|mult_core|romout[0][9]~104\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][9]~104_combout\ = (\u1|r1a|Q\(1) & ((\u1|r1a|Q\(0) & ((\u1|r1a|Q\(3)) # (!\u1|r1a|Q\(2)))) # (!\u1|r1a|Q\(0) & ((\u1|r1a|Q\(2)) # (!\u1|r1a|Q\(3)))))) # (!\u1|r1a|Q\(1) & (\u1|r1a|Q\(3) $ (((\u1|r1a|Q\(0) & 
-- \u1|r1a|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(0),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(3),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][9]~104_combout\);

-- Location: LCCOMB_X12_Y7_N10
\u1|u2|Mult0|mult_core|romout[0][9]~153\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][9]~153_combout\ = (!\u1|r1a|Q\(15) & \u1|u2|Mult0|mult_core|romout[0][9]~104_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(15),
	datad => \u1|u2|Mult0|mult_core|romout[0][9]~104_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[0][9]~153_combout\);

-- Location: LCCOMB_X13_Y7_N0
\u1|u2|Mult0|mult_core|romout[1][5]~126\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][5]~126_combout\ = (\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[6]~3_combout\ & (!\u1|relu.d0[4]~2_combout\ & !\u1|relu.d0[5]~0_combout\)) # (!\u1|relu.d0[6]~3_combout\ & ((\u1|relu.d0[5]~0_combout\))))) # 
-- (!\u1|relu.d0[7]~1_combout\ & (\u1|relu.d0[6]~3_combout\ & ((!\u1|relu.d0[5]~0_combout\) # (!\u1|relu.d0[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[7]~1_combout\,
	datab => \u1|relu.d0[4]~2_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][5]~126_combout\);

-- Location: LCCOMB_X13_Y8_N30
\u1|u2|Mult0|mult_core|romout[1][4]~127\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][4]~127_combout\ = \u1|relu.d0[7]~1_combout\ $ (\u1|relu.d0[5]~0_combout\ $ (((\u1|relu.d0[4]~2_combout\ & \u1|relu.d0[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[4]~2_combout\,
	datab => \u1|relu.d0[7]~1_combout\,
	datac => \u1|relu.d0[5]~0_combout\,
	datad => \u1|relu.d0[6]~3_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][4]~127_combout\);

-- Location: LCCOMB_X14_Y7_N22
\u1|u2|Mult0|mult_core|romout[0][10]~107\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][10]~107_combout\ = (\u1|r1a|Q\(0) & ((\u1|r1a|Q\(1) & (\u1|r1a|Q\(3) & !\u1|r1a|Q\(2))) # (!\u1|r1a|Q\(1) & ((\u1|r1a|Q\(2)))))) # (!\u1|r1a|Q\(0) & (((\u1|r1a|Q\(1) & \u1|r1a|Q\(3))) # (!\u1|r1a|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(0),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(3),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][10]~107_combout\);

-- Location: LCCOMB_X12_Y7_N24
\u1|u2|Mult0|mult_core|romout[0][10]~154\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][10]~154_combout\ = (\u1|r1a|Q\(15)) # (\u1|u2|Mult0|mult_core|romout[0][10]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(15),
	datad => \u1|u2|Mult0|mult_core|romout[0][10]~107_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[0][10]~154_combout\);

-- Location: LCCOMB_X14_Y7_N28
\u1|u2|Mult0|mult_core|romout[0][7]~110\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][7]~110_combout\ = (\u1|r1a|Q\(0) & ((\u1|r1a|Q\(1) & (!\u1|r1a|Q\(3) & !\u1|r1a|Q\(2))) # (!\u1|r1a|Q\(1) & (\u1|r1a|Q\(3))))) # (!\u1|r1a|Q\(0) & (\u1|r1a|Q\(1) & ((!\u1|r1a|Q\(2)) # (!\u1|r1a|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(0),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(3),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][7]~110_combout\);

-- Location: LCCOMB_X14_Y7_N6
\u1|u2|Mult0|mult_core|romout[0][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][7]~combout\ = (!\u1|r1a|Q\(15) & \u1|u2|Mult0|mult_core|romout[0][7]~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(15),
	datad => \u1|u2|Mult0|mult_core|romout[0][7]~110_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X13_Y8_N6
\u1|u2|Mult0|mult_core|romout[1][3]~128\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][3]~128_combout\ = (!\u1|r1a|Q\(15) & (\u1|r1a|Q\(4) $ (\u1|r1a|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(4),
	datab => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(6),
	combout => \u1|u2|Mult0|mult_core|romout[1][3]~128_combout\);

-- Location: LCCOMB_X14_Y7_N8
\u1|u2|Mult0|mult_core|romout[0][6]~113\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][6]~113_combout\ = (\u1|r1a|Q\(0) & ((\u1|r1a|Q\(3) & ((\u1|r1a|Q\(2)))) # (!\u1|r1a|Q\(3) & ((!\u1|r1a|Q\(2)) # (!\u1|r1a|Q\(1)))))) # (!\u1|r1a|Q\(0) & (\u1|r1a|Q\(3) & ((!\u1|r1a|Q\(2)) # (!\u1|r1a|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(0),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(3),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][6]~113_combout\);

-- Location: LCCOMB_X13_Y7_N12
\u1|u2|Mult0|mult_core|romout[0][6]~155\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][6]~155_combout\ = (\u1|u2|Mult0|mult_core|romout[0][6]~113_combout\ & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|u2|Mult0|mult_core|romout[0][6]~113_combout\,
	datad => \u1|r1a|Q\(15),
	combout => \u1|u2|Mult0|mult_core|romout[0][6]~155_combout\);

-- Location: LCCOMB_X14_Y7_N10
\u1|u2|Mult0|mult_core|romout[0][5]~116\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][5]~116_combout\ = (\u1|r1a|Q\(1) & ((\u1|r1a|Q\(3) & ((!\u1|r1a|Q\(2)))) # (!\u1|r1a|Q\(3) & (!\u1|r1a|Q\(0) & \u1|r1a|Q\(2))))) # (!\u1|r1a|Q\(1) & (\u1|r1a|Q\(2) & ((!\u1|r1a|Q\(3)) # (!\u1|r1a|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(0),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(3),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][5]~116_combout\);

-- Location: LCCOMB_X14_Y7_N12
\u1|u2|Mult0|mult_core|romout[0][5]~156\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][5]~156_combout\ = (!\u1|r1a|Q\(15) & \u1|u2|Mult0|mult_core|romout[0][5]~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(15),
	datad => \u1|u2|Mult0|mult_core|romout[0][5]~116_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[0][5]~156_combout\);

-- Location: LCCOMB_X13_Y7_N14
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|u2|Mult0|mult_core|romout[0][5]~156_combout\ & \u1|relu.d0[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[0][5]~156_combout\,
	datab => \u1|relu.d0[4]~2_combout\,
	datad => VCC,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X13_Y7_N16
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u2|Mult0|mult_core|romout[0][6]~155_combout\ & (!\u1|relu.d0[5]~0_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][6]~155_combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u1|relu.d0[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[0][6]~155_combout\,
	datab => \u1|relu.d0[5]~0_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X13_Y7_N18
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u2|Mult0|mult_core|romout[0][7]~combout\ & ((\u1|u2|Mult0|mult_core|romout[1][3]~128_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][7]~combout\ & (\u1|u2|Mult0|mult_core|romout[1][3]~128_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[0][7]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[1][3]~128_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X13_Y7_N20
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u2|Mult0|mult_core|romout[1][4]~127_combout\ & (\u1|u2|Mult0|mult_core|romout[0][10]~154_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[1][4]~127_combout\ & ((\u1|u2|Mult0|mult_core|romout[0][10]~154_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[1][4]~127_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[0][10]~154_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X13_Y7_N22
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u2|Mult0|mult_core|romout[0][9]~153_combout\ $ (\u1|u2|Mult0|mult_core|romout[1][5]~126_combout\ $ (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # 
-- (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u2|Mult0|mult_core|romout[0][9]~153_combout\ & ((\u1|u2|Mult0|mult_core|romout[1][5]~126_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][9]~153_combout\ & (\u1|u2|Mult0|mult_core|romout[1][5]~126_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[0][9]~153_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[1][5]~126_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X13_Y7_N24
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u2|Mult0|mult_core|romout[1][6]~125_combout\ & ((\u1|u2|Mult0|mult_core|romout[0][10]~combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][10]~combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u1|u2|Mult0|mult_core|romout[1][6]~125_combout\ & ((\u1|u2|Mult0|mult_core|romout[0][10]~combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u1|u2|Mult0|mult_core|romout[0][10]~combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u2|Mult0|mult_core|romout[1][6]~125_combout\ & (!\u1|u2|Mult0|mult_core|romout[0][10]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[1][6]~125_combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u1|u2|Mult0|mult_core|romout[0][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[1][6]~125_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X13_Y7_N26
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u2|Mult0|mult_core|romout[0][11]~152_combout\ $ (\u1|u2|Mult0|mult_core|romout[1][7]~124_combout\ $ (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u2|Mult0|mult_core|romout[0][11]~152_combout\ & ((\u1|u2|Mult0|mult_core|romout[1][7]~124_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][11]~152_combout\ & (\u1|u2|Mult0|mult_core|romout[1][7]~124_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[0][11]~152_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[1][7]~124_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X13_Y7_N28
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u2|Mult0|mult_core|romout[1][10]~123_combout\ & ((\u1|u2|Mult0|mult_core|romout[0][12]~combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][12]~combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND))))) # (!\u1|u2|Mult0|mult_core|romout[1][10]~123_combout\ & ((\u1|u2|Mult0|mult_core|romout[0][12]~combout\ & 
-- (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u2|Mult0|mult_core|romout[0][12]~combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\))))
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u2|Mult0|mult_core|romout[1][10]~123_combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u1|u2|Mult0|mult_core|romout[0][12]~combout\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[1][10]~123_combout\ & (!\u1|u2|Mult0|mult_core|romout[0][12]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[1][10]~123_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X13_Y7_N30
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u2|Mult0|mult_core|romout[0][13]~151_combout\ $ (\u1|u2|Mult0|mult_core|romout[1][9]~combout\ $ (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u2|Mult0|mult_core|romout[0][13]~151_combout\ & ((\u1|u2|Mult0|mult_core|romout[1][9]~combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][13]~151_combout\ & (\u1|u2|Mult0|mult_core|romout[1][9]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[0][13]~151_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: FF_X14_Y8_N23
\u1|u1a|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[12]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(12));

-- Location: FF_X10_Y6_N1
\u1|r1a|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(12));

-- Location: LCCOMB_X10_Y6_N10
\u1|relu.d0[12]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[12]~4_combout\ = (!\u1|r1a|Q\(15) & \u1|r1a|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(12),
	combout => \u1|relu.d0[12]~4_combout\);

-- Location: FF_X14_Y8_N21
\u1|u1a|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[11]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(11));

-- Location: FF_X13_Y8_N7
\u1|r1a|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(11));

-- Location: LCCOMB_X13_Y8_N12
\u1|relu.d0[11]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[11]~5_combout\ = (\u1|r1a|Q\(11) & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(11),
	datad => \u1|r1a|Q\(15),
	combout => \u1|relu.d0[11]~5_combout\);

-- Location: FF_X14_Y8_N19
\u1|u1a|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[10]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(10));

-- Location: FF_X13_Y8_N25
\u1|r1a|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(10));

-- Location: LCCOMB_X13_Y8_N4
\u1|relu.d0[10]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[10]~8_combout\ = (\u1|r1a|Q\(10) & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1a|Q\(10),
	datad => \u1|r1a|Q\(15),
	combout => \u1|relu.d0[10]~8_combout\);

-- Location: FF_X14_Y8_N17
\u1|u1a|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[9]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(9));

-- Location: FF_X13_Y8_N21
\u1|r1a|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(9));

-- Location: LCCOMB_X13_Y8_N28
\u1|relu.d0[9]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[9]~6_combout\ = (\u1|r1a|Q\(9) & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1a|Q\(9),
	datad => \u1|r1a|Q\(15),
	combout => \u1|relu.d0[9]~6_combout\);

-- Location: FF_X14_Y8_N15
\u1|u1a|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(8));

-- Location: FF_X13_Y8_N23
\u1|r1a|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(8));

-- Location: LCCOMB_X13_Y8_N2
\u1|relu.d0[8]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[8]~7_combout\ = (\u1|r1a|Q\(8) & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(8),
	datad => \u1|r1a|Q\(15),
	combout => \u1|relu.d0[8]~7_combout\);

-- Location: LCCOMB_X12_Y6_N0
\u1|u2|Mult0|mult_core|romout[2][5]~129\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][5]~129_combout\ = (\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[10]~8_combout\ & (!\u1|relu.d0[9]~6_combout\ & !\u1|relu.d0[8]~7_combout\)) # (!\u1|relu.d0[10]~8_combout\ & (\u1|relu.d0[9]~6_combout\)))) # 
-- (!\u1|relu.d0[11]~5_combout\ & (\u1|relu.d0[10]~8_combout\ & ((!\u1|relu.d0[8]~7_combout\) # (!\u1|relu.d0[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][5]~129_combout\);

-- Location: LCCOMB_X11_Y6_N0
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|relu.d0[12]~4_combout\ & (\u1|u2|Mult0|mult_core|romout[2][5]~129_combout\ $ (VCC))) # (!\u1|relu.d0[12]~4_combout\ & (\u1|u2|Mult0|mult_core|romout[2][5]~129_combout\ & VCC))
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|relu.d0[12]~4_combout\ & \u1|u2|Mult0|mult_core|romout[2][5]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[12]~4_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[2][5]~129_combout\,
	datad => VCC,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X9_Y6_N12
\u1|u2|Mult0|mult_core|romout[2][4]~130\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][4]~130_combout\ = \u1|relu.d0[11]~5_combout\ $ (\u1|relu.d0[9]~6_combout\ $ (((\u1|relu.d0[10]~8_combout\ & \u1|relu.d0[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][4]~130_combout\);

-- Location: LCCOMB_X13_Y8_N22
\u1|u2|Mult0|mult_core|romout[2][3]~131\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][3]~131_combout\ = (!\u1|r1a|Q\(15) & (\u1|r1a|Q\(10) $ (\u1|r1a|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1a|Q\(10),
	datac => \u1|r1a|Q\(8),
	datad => \u1|r1a|Q\(15),
	combout => \u1|u2|Mult0|mult_core|romout[2][3]~131_combout\);

-- Location: LCCOMB_X12_Y6_N12
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \u1|relu.d0[8]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u1|relu.d0[8]~7_combout\,
	datad => VCC,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X12_Y6_N14
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|relu.d0[9]~6_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u1|relu.d0[9]~6_combout\ & ((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[9]~6_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X12_Y6_N16
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u2|Mult0|mult_core|romout[2][3]~131_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u1|u2|Mult0|mult_core|romout[2][3]~131_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[2][3]~131_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X12_Y6_N18
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u2|Mult0|mult_core|romout[2][4]~130_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u1|u2|Mult0|mult_core|romout[2][4]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[2][4]~130_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X12_Y6_N20
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: FF_X12_Y6_N21
\u1|u2|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(0));

-- Location: FF_X12_Y7_N27
\u1|ff0|gen_ff:1:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|ff0|gen_ff:0:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:1:ff|q~q\);

-- Location: FF_X12_Y7_N17
\u1|ff0|gen_ff:2:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|ff0|gen_ff:1:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:2:ff|q~q\);

-- Location: LCCOMB_X12_Y7_N16
\u1|r2|Q[13]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|r2|Q[13]~0_combout\ = (\u1|ff0|gen_ff:2:ff|q~q\) # (\clear~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ff0|gen_ff:2:ff|q~q\,
	datad => \clear~input_o\,
	combout => \u1|r2|Q[13]~0_combout\);

-- Location: FF_X14_Y5_N13
\u1|r2|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(0));

-- Location: LCCOMB_X19_Y7_N18
\u1|u1b|Mult0|mult_core|romout[2][15]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\ = ((!\r0|Q\(11)) # (!\r0|Q\(10))) # (!\r0|Q\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\);

-- Location: LCCOMB_X21_Y7_N8
\u1|u1b|Mult0|mult_core|romout[3][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[3][10]~combout\ = (\r0|Q\(15) & ((\r0|Q\(13)) # ((\r0|Q\(12) & !\r0|Q\(14))))) # (!\r0|Q\(15) & ((\r0|Q\(13) & (\r0|Q\(12) & !\r0|Q\(14))) # (!\r0|Q\(13) & (!\r0|Q\(12) & \r0|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(13),
	datac => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u1|u1b|Mult0|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X21_Y7_N30
\u1|u1b|Mult0|mult_core|romout[3][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[3][9]~combout\ = (\r0|Q\(12) & ((\r0|Q\(15) & ((\r0|Q\(13)) # (\r0|Q\(14)))) # (!\r0|Q\(15) & (\r0|Q\(13) & \r0|Q\(14))))) # (!\r0|Q\(12) & (\r0|Q\(14) $ (((\r0|Q\(15)) # (\r0|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \r0|Q\(13),
	datac => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u1|u1b|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X19_Y7_N16
\u1|u1b|Mult0|mult_core|romout[2][11]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\ = (\r0|Q\(10) & ((\r0|Q\(8) & ((\r0|Q\(9)) # (!\r0|Q\(11)))) # (!\r0|Q\(8) & ((\r0|Q\(11)) # (!\r0|Q\(9)))))) # (!\r0|Q\(10) & (\r0|Q\(8) $ (((\r0|Q\(9)) # (!\r0|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\);

-- Location: LCCOMB_X19_Y7_N30
\u1|u1b|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[2][10]~combout\ = (\r0|Q\(11) & (\r0|Q\(9) $ (((\r0|Q\(8)) # (!\r0|Q\(10)))))) # (!\r0|Q\(11) & ((\r0|Q\(10) & (!\r0|Q\(8) & !\r0|Q\(9))) # (!\r0|Q\(10) & (\r0|Q\(8) & \r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1b|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X19_Y7_N6
\u1|u1b|Mult0|mult_core|romout[2][9]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[2][9]~5_combout\ = (\r0|Q\(10) & (\r0|Q\(8) $ (((\r0|Q\(11)) # (!\r0|Q\(9)))))) # (!\r0|Q\(10) & ((\r0|Q\(8) & (\r0|Q\(11) & !\r0|Q\(9))) # (!\r0|Q\(8) & (!\r0|Q\(11) & \r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1b|Mult0|mult_core|romout[2][9]~5_combout\);

-- Location: LCCOMB_X19_Y7_N28
\u1|u1b|Mult0|mult_core|romout[2][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[2][8]~combout\ = (\r0|Q\(11) & ((\r0|Q\(10) & (!\r0|Q\(8) & !\r0|Q\(9))) # (!\r0|Q\(10) & (\r0|Q\(8) & \r0|Q\(9))))) # (!\r0|Q\(11) & (\r0|Q\(9) $ (((!\r0|Q\(10) & \r0|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1b|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X22_Y7_N2
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\r0|Q\(12) & (\u1|u1d|Mult0|mult_core|romout[2][5]~combout\ $ (VCC))) # (!\r0|Q\(12) & (\u1|u1d|Mult0|mult_core|romout[2][5]~combout\ & VCC))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\r0|Q\(12) & \u1|u1d|Mult0|mult_core|romout[2][5]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(12),
	datab => \u1|u1d|Mult0|mult_core|romout[2][5]~combout\,
	datad => VCC,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X22_Y7_N4
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u1|u1d|Mult0|mult_core|romout[2][6]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u1|u1d|Mult0|mult_core|romout[2][6]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][6]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][6]~combout\ & ((!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][6]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][2]~10_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X22_Y7_N6
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|u1b|Mult0|mult_core|romout[2][8]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[3][3]~combout\ $ (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|u1b|Mult0|mult_core|romout[2][8]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][3]~combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u1|u1b|Mult0|mult_core|romout[2][8]~combout\ & (\u1|u1d|Mult0|mult_core|romout[3][3]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[2][8]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][3]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X22_Y7_N8
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u1|u1b|Mult0|mult_core|romout[2][9]~5_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][4]~combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][4]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u1|u1b|Mult0|mult_core|romout[2][9]~5_combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][4]~combout\ & 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|u1d|Mult0|mult_core|romout[3][4]~combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u1|u1b|Mult0|mult_core|romout[2][9]~5_combout\ & (!\u1|u1d|Mult0|mult_core|romout[3][4]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u1|u1b|Mult0|mult_core|romout[2][9]~5_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u1|u1d|Mult0|mult_core|romout[3][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[2][9]~5_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][4]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X22_Y7_N10
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u1|u1b|Mult0|mult_core|romout[2][10]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ $ (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u1b|Mult0|mult_core|romout[2][10]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[3][15]~combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u1|u1b|Mult0|mult_core|romout[2][10]~combout\ & (\u1|u1d|Mult0|mult_core|romout[3][15]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[2][10]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[3][15]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y7_N12
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & ((\u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)))) # (!\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & ((\u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\ & 
-- ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND))) # (!\u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\))))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & (\u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & ((\u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\,
	datab => \u1|u1b|Mult0|mult_core|romout[2][11]~7_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y7_N14
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u1|u1d|Mult0|mult_core|romout[2][7]~combout\ $ (\u1|u1c|Mult0|mult_core|romout[3][8]~combout\ $ (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][7]~combout\ & ((\u1|u1c|Mult0|mult_core|romout[3][8]~combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][7]~combout\ & (\u1|u1c|Mult0|mult_core|romout[3][8]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][7]~combout\,
	datab => \u1|u1c|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y7_N16
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u1|u1d|Mult0|mult_core|romout[2][8]~combout\ & ((\u1|u1b|Mult0|mult_core|romout[3][9]~combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u1b|Mult0|mult_core|romout[3][9]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u1|u1d|Mult0|mult_core|romout[2][8]~combout\ & ((\u1|u1b|Mult0|mult_core|romout[3][9]~combout\ & 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u1|u1b|Mult0|mult_core|romout[3][9]~combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][8]~combout\ & (!\u1|u1b|Mult0|mult_core|romout[3][9]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][8]~combout\ & ((!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u1|u1b|Mult0|mult_core|romout[3][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][8]~combout\,
	datab => \u1|u1b|Mult0|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y7_N18
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u1|u1b|Mult0|mult_core|romout[3][10]~combout\ $ (\u1|u1d|Mult0|mult_core|romout[2][9]~combout\ $ (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u1|u1b|Mult0|mult_core|romout[3][10]~combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][9]~combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u1|u1b|Mult0|mult_core|romout[3][10]~combout\ & (\u1|u1d|Mult0|mult_core|romout[2][9]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[3][10]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y7_N20
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & ((\u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)))) # (!\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & ((\u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\ & 
-- ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND))) # (!\u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & (\u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\ & ((\u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][6]~9_combout\,
	datab => \u1|u1b|Mult0|mult_core|romout[2][15]~6_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y7_N22
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][7]~combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|romout[3][7]~combout\ & 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & VCC))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][7]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X22_Y7_N24
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][8]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u1|u1d|Mult0|mult_core|romout[3][8]~combout\ & 
-- ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u1|u1d|Mult0|mult_core|romout[3][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y7_N26
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u1|u1d|Mult0|mult_core|romout[3][9]~combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|romout[3][9]~combout\ & 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u1|u1d|Mult0|mult_core|romout[3][9]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X22_Y7_N28
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\r0|Q\(15) & (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\r0|Q\(15) & ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\r0|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(15),
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y7_N30
\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \r0|Q\(15) $ (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(15),
	cin => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X21_Y11_N16
\u1|u1d|Mult0|mult_core|_~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|_~1_combout\ = (\r0|Q\(5) & (\r0|Q\(4) & (\r0|Q\(7) & \r0|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(4),
	datac => \r0|Q\(7),
	datad => \r0|Q\(6),
	combout => \u1|u1d|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X21_Y11_N18
\u1|u1d|Mult0|mult_core|_~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|_~0_combout\ = (\r0|Q\(5) & (!\r0|Q\(4) & (\r0|Q\(7) & \r0|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(4),
	datac => \r0|Q\(7),
	datad => \r0|Q\(6),
	combout => \u1|u1d|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X21_Y11_N12
\u1|u1d|Mult0|mult_core|romout[1][6]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[1][6]~21_combout\ = (\r0|Q\(6) & ((\r0|Q\(7) & ((\r0|Q\(5)) # (!\r0|Q\(4)))) # (!\r0|Q\(7) & ((\r0|Q\(4)) # (!\r0|Q\(5)))))) # (!\r0|Q\(6) & (\r0|Q\(4) $ (((\r0|Q\(5)) # (!\r0|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101101101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u1|u1d|Mult0|mult_core|romout[1][6]~21_combout\);

-- Location: LCCOMB_X23_Y11_N28
\u1|u1b|Mult0|mult_core|romout[0][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[0][15]~combout\ = (\r0|Q\(2) & (\r0|Q\(3) & \r0|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(2),
	datab => \r0|Q\(3),
	datad => \r0|Q\(1),
	combout => \u1|u1b|Mult0|mult_core|romout[0][15]~combout\);

-- Location: LCCOMB_X21_Y11_N2
\u1|u1b|Mult0|mult_core|romout[1][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[1][10]~combout\ = (\r0|Q\(7) & (\r0|Q\(5) $ (((\r0|Q\(4)) # (!\r0|Q\(6)))))) # (!\r0|Q\(7) & ((\r0|Q\(6) & (!\r0|Q\(4) & !\r0|Q\(5))) # (!\r0|Q\(6) & (\r0|Q\(4) & \r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u1|u1b|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X19_Y11_N2
\u1|u1b|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[1][9]~combout\ = (\r0|Q\(6) & (\r0|Q\(4) $ (((\r0|Q\(7)) # (!\r0|Q\(5)))))) # (!\r0|Q\(6) & ((\r0|Q\(7) & (\r0|Q\(4) & !\r0|Q\(5))) # (!\r0|Q\(7) & (!\r0|Q\(4) & \r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u1|u1b|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X21_Y11_N20
\u1|u1b|Mult0|mult_core|romout[1][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[1][8]~combout\ = (\r0|Q\(7) & ((\r0|Q\(6) & (!\r0|Q\(4) & !\r0|Q\(5))) # (!\r0|Q\(6) & (\r0|Q\(4) & \r0|Q\(5))))) # (!\r0|Q\(7) & (\r0|Q\(5) $ (((!\r0|Q\(6) & \r0|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u1|u1b|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X23_Y11_N22
\u1|u1d|Mult0|mult_core|romout[0][6]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1d|Mult0|mult_core|romout[0][6]~22_combout\ = (\r0|Q\(0) & (\r0|Q\(2) $ (((!\r0|Q\(1) & \r0|Q\(3)))))) # (!\r0|Q\(0) & ((\r0|Q\(1) & ((\r0|Q\(3)) # (!\r0|Q\(2)))) # (!\r0|Q\(1) & ((\r0|Q\(2)) # (!\r0|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1d|Mult0|mult_core|romout[0][6]~22_combout\);

-- Location: LCCOMB_X23_Y11_N20
\u1|u1b|Mult0|mult_core|romout[0][10]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[0][10]~3_combout\ = (\r0|Q\(1) & ((\r0|Q\(3) & (!\r0|Q\(0) & \r0|Q\(2))) # (!\r0|Q\(3) & (\r0|Q\(0) & !\r0|Q\(2))))) # (!\r0|Q\(1) & (\r0|Q\(3) $ (((!\r0|Q\(0) & \r0|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1b|Mult0|mult_core|romout[0][10]~3_combout\);

-- Location: LCCOMB_X22_Y11_N30
\u1|u1b|Mult0|mult_core|romout[0][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[0][9]~combout\ = (\r0|Q\(0) & ((\r0|Q\(3) & (!\r0|Q\(2) & !\r0|Q\(1))) # (!\r0|Q\(3) & (\r0|Q\(2) & \r0|Q\(1))))) # (!\r0|Q\(0) & (\r0|Q\(2) $ (((!\r0|Q\(3) & \r0|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(3),
	datac => \r0|Q\(2),
	datad => \r0|Q\(1),
	combout => \u1|u1b|Mult0|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X23_Y11_N2
\u1|u1b|Mult0|mult_core|romout[0][8]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|romout[0][8]~4_combout\ = (\r0|Q\(1) & (\r0|Q\(3) $ (((\r0|Q\(2)) # (!\r0|Q\(0)))))) # (!\r0|Q\(1) & ((\r0|Q\(3) & (!\r0|Q\(0) & \r0|Q\(2))) # (!\r0|Q\(3) & (\r0|Q\(0) & !\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u1|u1b|Mult0|mult_core|romout[0][8]~4_combout\);

-- Location: LCCOMB_X22_Y11_N0
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(4) & \u1|u1d|Mult0|mult_core|romout[0][5]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(4),
	datab => \u1|u1d|Mult0|mult_core|romout[0][5]~combout\,
	datad => VCC,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X22_Y11_N2
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\ & (!\u1|u1d|Mult0|mult_core|romout[0][6]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u1|u1d|Mult0|mult_core|romout[0][6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][2]~8_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[0][6]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X22_Y11_N4
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u1b|Mult0|mult_core|romout[0][8]~4_combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][12]~combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u1|u1b|Mult0|mult_core|romout[0][8]~4_combout\ & (\u1|u1d|Mult0|mult_core|romout[1][12]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[0][8]~4_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X22_Y11_N6
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u1b|Mult0|mult_core|romout[0][9]~combout\ & (!\u1|u1d|Mult0|mult_core|romout[1][4]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u1|u1b|Mult0|mult_core|romout[0][9]~combout\ & ((!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u1|u1d|Mult0|mult_core|romout[1][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[0][9]~combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][4]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X22_Y11_N8
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u1b|Mult0|mult_core|romout[0][10]~3_combout\ $ (\u1|u1d|Mult0|mult_core|romout[1][5]~combout\ $ (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # 
-- (GND)
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u1b|Mult0|mult_core|romout[0][10]~3_combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][5]~combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u1|u1b|Mult0|mult_core|romout[0][10]~3_combout\ & (\u1|u1d|Mult0|mult_core|romout[1][5]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[0][10]~3_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][5]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y11_N10
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1d|Mult0|mult_core|romout[0][6]~22_combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][6]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][6]~combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND))))) # (!\u1|u1d|Mult0|mult_core|romout[0][6]~22_combout\ & ((\u1|u1d|Mult0|mult_core|romout[1][6]~combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u1d|Mult0|mult_core|romout[1][6]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1d|Mult0|mult_core|romout[0][6]~22_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u1|u1d|Mult0|mult_core|romout[1][6]~combout\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[0][6]~22_combout\ & (!\u1|u1d|Mult0|mult_core|romout[1][6]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[0][6]~22_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[1][6]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y11_N12
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\ $ (\u1|u1b|Mult0|mult_core|romout[1][8]~combout\ $ (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\ & ((\u1|u1b|Mult0|mult_core|romout[1][8]~combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\ & (\u1|u1b|Mult0|mult_core|romout[1][8]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[0][12]~2_combout\,
	datab => \u1|u1b|Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y11_N14
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u1b|Mult0|mult_core|romout[1][9]~combout\ & ((\u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u1|u1b|Mult0|mult_core|romout[1][9]~combout\ & ((\u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\ & 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u1b|Mult0|mult_core|romout[1][9]~combout\ & (!\u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1b|Mult0|mult_core|romout[1][9]~combout\ & ((!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[1][9]~combout\,
	datab => \u1|u1b|Mult0|mult_core|romout[0][13]~1_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y11_N16
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u1b|Mult0|mult_core|romout[1][10]~combout\ $ (\u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\ $ (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u1b|Mult0|mult_core|romout[1][10]~combout\ & ((\u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u1|u1b|Mult0|mult_core|romout[1][10]~combout\ & (\u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|romout[1][10]~combout\,
	datab => \u1|u1b|Mult0|mult_core|romout[0][14]~0_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y11_N18
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][6]~21_combout\ & ((\u1|u1b|Mult0|mult_core|romout[0][15]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1b|Mult0|mult_core|romout[0][15]~combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND))))) # (!\u1|u1d|Mult0|mult_core|romout[1][6]~21_combout\ & ((\u1|u1b|Mult0|mult_core|romout[0][15]~combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u1b|Mult0|mult_core|romout[0][15]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\))))
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][6]~21_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u1|u1b|Mult0|mult_core|romout[0][15]~combout\))) # 
-- (!\u1|u1d|Mult0|mult_core|romout[1][6]~21_combout\ & (!\u1|u1b|Mult0|mult_core|romout[0][15]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][6]~21_combout\,
	datab => \u1|u1b|Mult0|mult_core|romout[0][15]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y11_N20
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][7]~combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|romout[1][7]~combout\ & 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][7]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X22_Y11_N22
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][8]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u1|u1d|Mult0|mult_core|romout[1][8]~combout\ & 
-- ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u1|u1d|Mult0|mult_core|romout[1][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y11_N24
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u1|u1d|Mult0|mult_core|romout[1][9]~combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u1|u1d|Mult0|mult_core|romout[1][9]~combout\ & 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u1d|Mult0|mult_core|romout[1][9]~combout\ & !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1d|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X22_Y11_N26
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u1d|Mult0|mult_core|_~1_combout\ & (((!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)))) # (!\u1|u1d|Mult0|mult_core|_~1_combout\ & 
-- ((\u1|u1d|Mult0|mult_core|_~0_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u1|u1d|Mult0|mult_core|_~0_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY(((!\u1|u1d|Mult0|mult_core|_~1_combout\ & !\u1|u1d|Mult0|mult_core|_~0_combout\)) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|_~1_combout\,
	datab => \u1|u1d|Mult0|mult_core|_~0_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y11_N28
\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = !\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X23_Y8_N14
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(8) & \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X23_Y8_N16
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][2]~11_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X23_Y8_N18
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u1d|Mult0|mult_core|romout[2][12]~combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u1|u1d|Mult0|mult_core|romout[2][12]~combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1d|Mult0|mult_core|romout[2][12]~combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X23_Y8_N20
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][4]~combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u1|u1d|Mult0|mult_core|romout[2][4]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u1d|Mult0|mult_core|romout[2][4]~combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][4]~combout\ & ((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u1d|Mult0|mult_core|romout[2][4]~combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u1|u1d|Mult0|mult_core|romout[2][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u1d|Mult0|mult_core|romout[2][4]~combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X23_Y8_N22
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X23_Y8_N24
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X23_Y8_N26
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X23_Y8_N28
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X23_Y8_N30
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X23_Y7_N0
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X23_Y7_N2
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X23_Y7_N4
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X23_Y7_N6
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X23_Y7_N8
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X23_Y7_N10
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ $ (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X23_Y7_N12
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)))) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X23_Y7_N14
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = ((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ $ (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))) # (GND)
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X23_Y7_N16
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)))) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))))
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # (!\u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datab => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X23_Y7_N18
\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ $ (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ 
-- (!\u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	datad => \u1|u1b|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cin => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X24_Y7_N0
\u1|u1b|res[2]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[2]~14_combout\ = \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u1|u1b|res[2]~15\ = CARRY(\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u1|u1b|res[2]~14_combout\,
	cout => \u1|u1b|res[2]~15\);

-- Location: LCCOMB_X24_Y7_N2
\u1|u1b|res[3]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[3]~16_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u1b|res[2]~15\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u1|u1b|res[2]~15\))
-- \u1|u1b|res[3]~17\ = CARRY((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u1b|res[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1b|res[2]~15\,
	combout => \u1|u1b|res[3]~16_combout\,
	cout => \u1|u1b|res[3]~17\);

-- Location: LCCOMB_X24_Y7_N4
\u1|u1b|res[4]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[4]~18_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u1|u1b|res[3]~17\))) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u1|u1b|res[3]~17\ $ (GND)))
-- \u1|u1b|res[4]~19\ = CARRY((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u1|u1b|res[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1b|res[3]~17\,
	combout => \u1|u1b|res[4]~18_combout\,
	cout => \u1|u1b|res[4]~19\);

-- Location: LCCOMB_X24_Y7_N6
\u1|u1b|res[5]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[5]~20_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u1b|res[4]~19\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u1|u1b|res[4]~19\))
-- \u1|u1b|res[5]~21\ = CARRY((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u1|u1b|res[4]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1b|res[4]~19\,
	combout => \u1|u1b|res[5]~20_combout\,
	cout => \u1|u1b|res[5]~21\);

-- Location: LCCOMB_X24_Y7_N8
\u1|u1b|res[6]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[6]~22_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u1b|res[5]~21\ $ (GND))) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u1|u1b|res[5]~21\ & VCC))
-- \u1|u1b|res[6]~23\ = CARRY((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u1|u1b|res[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1b|res[5]~21\,
	combout => \u1|u1b|res[6]~22_combout\,
	cout => \u1|u1b|res[6]~23\);

-- Location: LCCOMB_X24_Y7_N10
\u1|u1b|res[7]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[7]~24_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1b|res[6]~23\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u1|u1b|res[6]~23\))
-- \u1|u1b|res[7]~25\ = CARRY((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u1b|res[6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1b|res[6]~23\,
	combout => \u1|u1b|res[7]~24_combout\,
	cout => \u1|u1b|res[7]~25\);

-- Location: LCCOMB_X24_Y7_N12
\u1|u1b|res[8]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[8]~26_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u1b|res[7]~25\ $ (GND))) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u1|u1b|res[7]~25\ & VCC))
-- \u1|u1b|res[8]~27\ = CARRY((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u1b|res[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1b|res[7]~25\,
	combout => \u1|u1b|res[8]~26_combout\,
	cout => \u1|u1b|res[8]~27\);

-- Location: LCCOMB_X24_Y7_N14
\u1|u1b|res[9]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[9]~28_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1b|res[8]~27\)) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1b|res[8]~27\) # 
-- (GND)))
-- \u1|u1b|res[9]~29\ = CARRY((!\u1|u1b|res[8]~27\) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1b|res[8]~27\,
	combout => \u1|u1b|res[9]~28_combout\,
	cout => \u1|u1b|res[9]~29\);

-- Location: LCCOMB_X24_Y7_N16
\u1|u1b|res[10]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[10]~30_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u1|u1b|res[9]~29\ $ (GND))) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u1|u1b|res[9]~29\ & VCC))
-- \u1|u1b|res[10]~31\ = CARRY((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u1|u1b|res[9]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1b|res[9]~29\,
	combout => \u1|u1b|res[10]~30_combout\,
	cout => \u1|u1b|res[10]~31\);

-- Location: LCCOMB_X24_Y7_N18
\u1|u1b|res[11]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[11]~32_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1b|res[10]~31\)) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1b|res[10]~31\) # 
-- (GND)))
-- \u1|u1b|res[11]~33\ = CARRY((!\u1|u1b|res[10]~31\) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1b|res[10]~31\,
	combout => \u1|u1b|res[11]~32_combout\,
	cout => \u1|u1b|res[11]~33\);

-- Location: LCCOMB_X24_Y7_N20
\u1|u1b|res[12]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[12]~34_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u1|u1b|res[11]~33\))) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u1|u1b|res[11]~33\ $ (GND)))
-- \u1|u1b|res[12]~35\ = CARRY((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u1|u1b|res[11]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u1b|res[11]~33\,
	combout => \u1|u1b|res[12]~34_combout\,
	cout => \u1|u1b|res[12]~35\);

-- Location: LCCOMB_X24_Y7_N22
\u1|u1b|res[13]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[13]~36_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u1|u1b|res[12]~35\ & VCC)) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u1|u1b|res[12]~35\))
-- \u1|u1b|res[13]~37\ = CARRY((!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u1|u1b|res[12]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u1|u1b|res[12]~35\,
	combout => \u1|u1b|res[13]~36_combout\,
	cout => \u1|u1b|res[13]~37\);

-- Location: LCCOMB_X24_Y7_N24
\u1|u1b|res[14]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[14]~38_combout\ = (\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((GND) # (!\u1|u1b|res[13]~37\))) # (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u1|u1b|res[13]~37\ $ (GND)))
-- \u1|u1b|res[14]~39\ = CARRY((\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u1|u1b|res[13]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u1b|res[13]~37\,
	combout => \u1|u1b|res[14]~38_combout\,
	cout => \u1|u1b|res[14]~39\);

-- Location: LCCOMB_X24_Y7_N26
\u1|u1b|res[15]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1b|res[15]~40_combout\ = \u1|u1b|res[14]~39\ $ (!\u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u1|u1b|res[14]~39\,
	combout => \u1|u1b|res[15]~40_combout\);

-- Location: FF_X24_Y7_N27
\u1|u1b|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(15));

-- Location: FF_X24_Y6_N31
\u1|r1b|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(15));

-- Location: FF_X24_Y7_N19
\u1|u1b|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[11]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(11));

-- Location: FF_X21_Y4_N25
\u1|r1b|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(11));

-- Location: FF_X24_Y7_N13
\u1|u1b|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(8));

-- Location: FF_X21_Y4_N11
\u1|r1b|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(8));

-- Location: LCCOMB_X21_Y4_N24
\u1|u3|Mult0|mult_core|romout[2][5]~61\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][5]~61_combout\ = (!\u1|r1b|Q\(15) & (\u1|r1b|Q\(11) $ (\u1|r1b|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(15),
	datac => \u1|r1b|Q\(11),
	datad => \u1|r1b|Q\(8),
	combout => \u1|u3|Mult0|mult_core|romout[2][5]~61_combout\);

-- Location: FF_X24_Y7_N11
\u1|u1b|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(7));

-- Location: FF_X24_Y6_N9
\u1|r1b|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(7));

-- Location: LCCOMB_X24_Y6_N26
\u1|relu.d1[7]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[7]~1_combout\ = (!\u1|r1b|Q\(15) & \u1|r1b|Q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(15),
	datac => \u1|r1b|Q\(7),
	combout => \u1|relu.d1[7]~1_combout\);

-- Location: FF_X24_Y7_N7
\u1|u1b|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(5));

-- Location: FF_X24_Y6_N3
\u1|r1b|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(5));

-- Location: LCCOMB_X24_Y6_N2
\u1|relu.d1[5]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[5]~2_combout\ = (!\u1|r1b|Q\(15) & \u1|r1b|Q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(15),
	datac => \u1|r1b|Q\(5),
	combout => \u1|relu.d1[5]~2_combout\);

-- Location: FF_X24_Y7_N5
\u1|u1b|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(4));

-- Location: FF_X24_Y6_N1
\u1|r1b|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(4));

-- Location: LCCOMB_X24_Y6_N0
\u1|relu.d1[4]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[4]~0_combout\ = (!\u1|r1b|Q\(15) & \u1|r1b|Q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(15),
	datac => \u1|r1b|Q\(4),
	combout => \u1|relu.d1[4]~0_combout\);

-- Location: FF_X24_Y7_N9
\u1|u1b|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(6));

-- Location: FF_X24_Y6_N25
\u1|r1b|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(6));

-- Location: LCCOMB_X24_Y6_N24
\u1|relu.d1[6]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[6]~3_combout\ = (!\u1|r1b|Q\(15) & \u1|r1b|Q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(15),
	datac => \u1|r1b|Q\(6),
	combout => \u1|relu.d1[6]~3_combout\);

-- Location: LCCOMB_X24_Y6_N20
\u1|u3|Mult0|mult_core|romout[1][9]~57\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][9]~57_combout\ = (\u1|relu.d1[7]~1_combout\ & ((\u1|relu.d1[5]~2_combout\ & (\u1|relu.d1[4]~0_combout\)) # (!\u1|relu.d1[5]~2_combout\ & ((!\u1|relu.d1[6]~3_combout\) # (!\u1|relu.d1[4]~0_combout\))))) # 
-- (!\u1|relu.d1[7]~1_combout\ & (!\u1|relu.d1[5]~2_combout\ & ((\u1|relu.d1[4]~0_combout\) # (\u1|relu.d1[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[7]~1_combout\,
	datab => \u1|relu.d1[5]~2_combout\,
	datac => \u1|relu.d1[4]~0_combout\,
	datad => \u1|relu.d1[6]~3_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[1][9]~57_combout\);

-- Location: FF_X23_Y8_N21
\u1|u1b|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(0));

-- Location: FF_X24_Y5_N23
\u1|r1b|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(0));

-- Location: FF_X24_Y7_N1
\u1|u1b|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(2));

-- Location: FF_X24_Y5_N21
\u1|r1b|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(2));

-- Location: FF_X24_Y7_N3
\u1|u1b|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(3));

-- Location: FF_X24_Y5_N19
\u1|r1b|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(3));

-- Location: FF_X23_Y8_N23
\u1|u1b|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(1));

-- Location: FF_X24_Y5_N5
\u1|r1b|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(1));

-- Location: LCCOMB_X24_Y5_N6
\u1|u3|Mult0|mult_core|romout[0][13]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][13]~32_combout\ = (\u1|r1b|Q\(0) & ((\u1|r1b|Q\(3) & ((\u1|r1b|Q\(1)))) # (!\u1|r1b|Q\(3) & ((\u1|r1b|Q\(2)) # (!\u1|r1b|Q\(1)))))) # (!\u1|r1b|Q\(0) & (\u1|r1b|Q\(1) $ (((\u1|r1b|Q\(2) & \u1|r1b|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(0),
	datab => \u1|r1b|Q\(2),
	datac => \u1|r1b|Q\(3),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][13]~32_combout\);

-- Location: LCCOMB_X23_Y5_N0
\u1|u3|Mult0|mult_core|romout[0][13]~86\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][13]~86_combout\ = (!\u1|r1b|Q\(15) & \u1|u3|Mult0|mult_core|romout[0][13]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(15),
	datad => \u1|u3|Mult0|mult_core|romout[0][13]~32_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[0][13]~86_combout\);

-- Location: LCCOMB_X24_Y5_N4
\u1|u3|Mult0|mult_core|romout[0][12]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][12]~35_combout\ = \u1|r1b|Q\(0) $ (((\u1|r1b|Q\(3) & ((!\u1|r1b|Q\(2)))) # (!\u1|r1b|Q\(3) & (\u1|r1b|Q\(1) & \u1|r1b|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(3),
	datab => \u1|r1b|Q\(0),
	datac => \u1|r1b|Q\(1),
	datad => \u1|r1b|Q\(2),
	combout => \u1|u3|Mult0|mult_core|romout[0][12]~35_combout\);

-- Location: LCCOMB_X24_Y5_N8
\u1|u3|Mult0|mult_core|romout[0][12]~87\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][12]~87_combout\ = (\u1|u3|Mult0|mult_core|romout[0][12]~35_combout\ & !\u1|r1b|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u3|Mult0|mult_core|romout[0][12]~35_combout\,
	datac => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[0][12]~87_combout\);

-- Location: LCCOMB_X24_Y6_N22
\u1|u3|Mult0|mult_core|romout[1][8]~58\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][8]~58_combout\ = (\u1|relu.d1[7]~1_combout\ & (\u1|relu.d1[4]~0_combout\ $ (((!\u1|relu.d1[5]~2_combout\ & !\u1|relu.d1[6]~3_combout\))))) # (!\u1|relu.d1[7]~1_combout\ & (!\u1|relu.d1[4]~0_combout\ & 
-- ((\u1|relu.d1[5]~2_combout\) # (\u1|relu.d1[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[7]~1_combout\,
	datab => \u1|relu.d1[5]~2_combout\,
	datac => \u1|relu.d1[4]~0_combout\,
	datad => \u1|relu.d1[6]~3_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[1][8]~58_combout\);

-- Location: LCCOMB_X24_Y5_N30
\u1|u3|Mult0|mult_core|romout[0][11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][11]~38_combout\ = (\u1|r1b|Q\(2) & ((\u1|r1b|Q\(3) $ (!\u1|r1b|Q\(1))))) # (!\u1|r1b|Q\(2) & ((\u1|r1b|Q\(0) & ((\u1|r1b|Q\(3)) # (\u1|r1b|Q\(1)))) # (!\u1|r1b|Q\(0) & (\u1|r1b|Q\(3) & \u1|r1b|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(0),
	datab => \u1|r1b|Q\(2),
	datac => \u1|r1b|Q\(3),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][11]~38_combout\);

-- Location: LCCOMB_X23_Y6_N30
\u1|u3|Mult0|mult_core|romout[0][11]~88\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][11]~88_combout\ = (\u1|u3|Mult0|mult_core|romout[0][11]~38_combout\ & !\u1|r1b|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|u3|Mult0|mult_core|romout[0][11]~38_combout\,
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[0][11]~88_combout\);

-- Location: LCCOMB_X24_Y6_N4
\u1|u3|Mult0|mult_core|romout[1][14]~59\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][14]~59_combout\ = \u1|relu.d1[6]~3_combout\ $ (((!\u1|relu.d1[5]~2_combout\ & ((\u1|relu.d1[7]~1_combout\) # (!\u1|relu.d1[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[7]~1_combout\,
	datab => \u1|relu.d1[5]~2_combout\,
	datac => \u1|relu.d1[4]~0_combout\,
	datad => \u1|relu.d1[6]~3_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[1][14]~59_combout\);

-- Location: LCCOMB_X24_Y6_N30
\u1|u3|Mult0|mult_core|romout[1][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][6]~combout\ = (!\u1|r1b|Q\(15) & (\u1|r1b|Q\(5) $ (((!\u1|r1b|Q\(7) & \u1|r1b|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(7),
	datab => \u1|r1b|Q\(4),
	datac => \u1|r1b|Q\(15),
	datad => \u1|r1b|Q\(5),
	combout => \u1|u3|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X24_Y5_N24
\u1|u3|Mult0|mult_core|romout[0][10]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][10]~41_combout\ = (\u1|r1b|Q\(0) & (\u1|r1b|Q\(2) $ (((\u1|r1b|Q\(3) & \u1|r1b|Q\(1)))))) # (!\u1|r1b|Q\(0) & (!\u1|r1b|Q\(2) & ((\u1|r1b|Q\(3)) # (\u1|r1b|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(0),
	datab => \u1|r1b|Q\(2),
	datac => \u1|r1b|Q\(3),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][10]~41_combout\);

-- Location: LCCOMB_X24_Y5_N10
\u1|u3|Mult0|mult_core|romout[0][10]~89\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][10]~89_combout\ = (!\u1|r1b|Q\(15) & \u1|u3|Mult0|mult_core|romout[0][10]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(15),
	datad => \u1|u3|Mult0|mult_core|romout[0][10]~41_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[0][10]~89_combout\);

-- Location: LCCOMB_X24_Y5_N0
\u1|u3|Mult0|mult_core|romout[0][9]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][9]~44_combout\ = (\u1|r1b|Q\(0) & ((\u1|r1b|Q\(3) & ((\u1|r1b|Q\(1)) # (!\u1|r1b|Q\(2)))) # (!\u1|r1b|Q\(3) & ((!\u1|r1b|Q\(1)))))) # (!\u1|r1b|Q\(0) & (!\u1|r1b|Q\(1) & ((\u1|r1b|Q\(2)) # (\u1|r1b|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(0),
	datab => \u1|r1b|Q\(2),
	datac => \u1|r1b|Q\(3),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][9]~44_combout\);

-- Location: LCCOMB_X25_Y6_N4
\u1|u3|Mult0|mult_core|romout[0][9]~90\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][9]~90_combout\ = (\u1|u3|Mult0|mult_core|romout[0][9]~44_combout\ & !\u1|r1b|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|u3|Mult0|mult_core|romout[0][9]~44_combout\,
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[0][9]~90_combout\);

-- Location: LCCOMB_X24_Y6_N8
\u1|u3|Mult0|mult_core|romout[1][5]~60\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][5]~60_combout\ = (!\u1|r1b|Q\(15) & (\u1|r1b|Q\(7) $ (\u1|r1b|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(15),
	datac => \u1|r1b|Q\(7),
	datad => \u1|r1b|Q\(4),
	combout => \u1|u3|Mult0|mult_core|romout[1][5]~60_combout\);

-- Location: LCCOMB_X24_Y5_N26
\u1|u3|Mult0|mult_core|romout[0][8]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][8]~47_combout\ = (\u1|r1b|Q\(3) & (\u1|r1b|Q\(0) $ (((!\u1|r1b|Q\(2) & !\u1|r1b|Q\(1)))))) # (!\u1|r1b|Q\(3) & (!\u1|r1b|Q\(0) & ((\u1|r1b|Q\(2)) # (\u1|r1b|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(3),
	datab => \u1|r1b|Q\(2),
	datac => \u1|r1b|Q\(0),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][8]~47_combout\);

-- Location: LCCOMB_X24_Y6_N6
\u1|u3|Mult0|mult_core|romout[0][8]~91\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][8]~91_combout\ = (!\u1|r1b|Q\(15) & \u1|u3|Mult0|mult_core|romout[0][8]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(15),
	datad => \u1|u3|Mult0|mult_core|romout[0][8]~47_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[0][8]~91_combout\);

-- Location: LCCOMB_X24_Y5_N12
\u1|u3|Mult0|mult_core|romout[0][14]~50\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][14]~50_combout\ = \u1|r1b|Q\(2) $ (((!\u1|r1b|Q\(1) & ((\u1|r1b|Q\(3)) # (!\u1|r1b|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(3),
	datab => \u1|r1b|Q\(2),
	datac => \u1|r1b|Q\(0),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][14]~50_combout\);

-- Location: LCCOMB_X24_Y5_N2
\u1|u3|Mult0|mult_core|romout[0][14]~92\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][14]~92_combout\ = (\u1|r1b|Q\(15)) # (\u1|u3|Mult0|mult_core|romout[0][14]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(15),
	datad => \u1|u3|Mult0|mult_core|romout[0][14]~50_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[0][14]~92_combout\);

-- Location: LCCOMB_X24_Y5_N16
\u1|u3|Mult0|mult_core|romout[0][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][6]~combout\ = (!\u1|r1b|Q\(15) & (\u1|r1b|Q\(1) $ (((\u1|r1b|Q\(0) & !\u1|r1b|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(0),
	datab => \u1|r1b|Q\(15),
	datac => \u1|r1b|Q\(3),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X23_Y6_N0
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|relu.d1[4]~0_combout\ & \u1|u3|Mult0|mult_core|romout[0][6]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[4]~0_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[0][6]~combout\,
	datad => VCC,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X23_Y6_N2
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|relu.d1[5]~2_combout\ & (\u1|u3|Mult0|mult_core|romout[0][14]~92_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u1|relu.d1[5]~2_combout\ 
-- & ((\u1|u3|Mult0|mult_core|romout[0][14]~92_combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[5]~2_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[0][14]~92_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X23_Y6_N4
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u3|Mult0|mult_core|romout[0][8]~91_combout\ & ((\u1|relu.d1[6]~3_combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][8]~91_combout\ & (\u1|relu.d1[6]~3_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[0][8]~91_combout\,
	datab => \u1|relu.d1[6]~3_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X23_Y6_N6
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u3|Mult0|mult_core|romout[0][9]~90_combout\ & (!\u1|u3|Mult0|mult_core|romout[1][5]~60_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][9]~90_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u1|u3|Mult0|mult_core|romout[1][5]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[0][9]~90_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[1][5]~60_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X23_Y6_N8
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u3|Mult0|mult_core|romout[1][6]~combout\ $ (\u1|u3|Mult0|mult_core|romout[0][10]~89_combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u3|Mult0|mult_core|romout[1][6]~combout\ & ((\u1|u3|Mult0|mult_core|romout[0][10]~89_combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[1][6]~combout\ & (\u1|u3|Mult0|mult_core|romout[0][10]~89_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[1][6]~combout\,
	datab => \u1|u3|Mult0|mult_core|romout[0][10]~89_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X23_Y6_N10
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u3|Mult0|mult_core|romout[0][11]~88_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][14]~59_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[1][14]~59_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)))) # (!\u1|u3|Mult0|mult_core|romout[0][11]~88_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][14]~59_combout\ & 
-- ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND))) # (!\u1|u3|Mult0|mult_core|romout[1][14]~59_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u3|Mult0|mult_core|romout[0][11]~88_combout\ & (\u1|u3|Mult0|mult_core|romout[1][14]~59_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][11]~88_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][14]~59_combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[0][11]~88_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[1][14]~59_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X23_Y6_N12
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u3|Mult0|mult_core|romout[0][12]~87_combout\ $ (\u1|u3|Mult0|mult_core|romout[1][8]~58_combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u3|Mult0|mult_core|romout[0][12]~87_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][8]~58_combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][12]~87_combout\ & (\u1|u3|Mult0|mult_core|romout[1][8]~58_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[0][12]~87_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[1][8]~58_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X23_Y6_N14
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u3|Mult0|mult_core|romout[1][9]~57_combout\ & ((\u1|u3|Mult0|mult_core|romout[0][13]~86_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][13]~86_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u1|u3|Mult0|mult_core|romout[1][9]~57_combout\ & ((\u1|u3|Mult0|mult_core|romout[0][13]~86_combout\ & 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u1|u3|Mult0|mult_core|romout[0][13]~86_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u3|Mult0|mult_core|romout[1][9]~57_combout\ & (!\u1|u3|Mult0|mult_core|romout[0][13]~86_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[1][9]~57_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u1|u3|Mult0|mult_core|romout[0][13]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[1][9]~57_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[0][13]~86_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: FF_X24_Y7_N17
\u1|u1b|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[10]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(10));

-- Location: FF_X23_Y4_N13
\u1|r1b|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(10));

-- Location: LCCOMB_X22_Y4_N0
\u1|relu.d1[10]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[10]~4_combout\ = (\u1|r1b|Q\(10) & !\u1|r1b|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(10),
	datad => \u1|r1b|Q\(15),
	combout => \u1|relu.d1[10]~4_combout\);

-- Location: FF_X24_Y7_N15
\u1|u1b|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[9]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(9));

-- Location: FF_X21_Y4_N21
\u1|r1b|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(9));

-- Location: LCCOMB_X21_Y4_N18
\u1|relu.d1[9]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[9]~5_combout\ = (!\u1|r1b|Q\(15) & \u1|r1b|Q\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(15),
	datad => \u1|r1b|Q\(9),
	combout => \u1|relu.d1[9]~5_combout\);

-- Location: LCCOMB_X21_Y4_N28
\u1|relu.d1[8]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[8]~6_combout\ = (!\u1|r1b|Q\(15) & \u1|r1b|Q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(15),
	datad => \u1|r1b|Q\(8),
	combout => \u1|relu.d1[8]~6_combout\);

-- Location: LCCOMB_X22_Y6_N14
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|relu.d1[8]~6_combout\ & \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[8]~6_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X22_Y6_N16
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|relu.d1[9]~5_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u1|relu.d1[9]~5_combout\ & ((!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[9]~5_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X22_Y6_N18
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|relu.d1[10]~4_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u1|relu.d1[10]~4_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[10]~4_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X22_Y6_N20
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u1|u3|Mult0|mult_core|romout[2][5]~61_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][5]~61_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][5]~61_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u1|u3|Mult0|mult_core|romout[2][5]~61_combout\ & ((!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][5]~61_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y5_N0
\u1|u3|res[0]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[0]~16_combout\ = (\u1|r2|Q\(0) & (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (VCC))) # (!\u1|r2|Q\(0) & (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & VCC))
-- \u1|u3|res[0]~17\ = CARRY((\u1|r2|Q\(0) & \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(0),
	datab => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	combout => \u1|u3|res[0]~16_combout\,
	cout => \u1|u3|res[0]~17\);

-- Location: FF_X18_Y5_N1
\u1|u3|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(0));

-- Location: LCCOMB_X12_Y7_N30
\u1|ff0|gen_ff:3:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|ff0|gen_ff:3:ff|q~feeder_combout\ = \u1|ff0|gen_ff:2:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ff0|gen_ff:2:ff|q~q\,
	combout => \u1|ff0|gen_ff:3:ff|q~feeder_combout\);

-- Location: FF_X12_Y7_N31
\u1|ff0|gen_ff:3:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|ff0|gen_ff:3:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:3:ff|q~q\);

-- Location: FF_X12_Y7_N21
\u1|ff0|gen_ff:4:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|ff0|gen_ff:3:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:4:ff|q~q\);

-- Location: LCCOMB_X12_Y7_N20
\u1|r3|Q[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|r3|Q[15]~0_combout\ = (\u1|ff0|gen_ff:4:ff|q~q\) # (\clear~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ff0|gen_ff:4:ff|q~q\,
	datad => \clear~input_o\,
	combout => \u1|r3|Q[15]~0_combout\);

-- Location: FF_X17_Y5_N17
\u1|r3|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(0));

-- Location: LCCOMB_X18_Y3_N0
\u1|u4|res[0]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[0]~16_combout\ = (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\u1|r3|Q\(0) $ (VCC))) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\u1|r3|Q\(0) & VCC))
-- \u1|u4|res[0]~17\ = CARRY((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & \u1|r3|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \u1|r3|Q\(0),
	datad => VCC,
	combout => \u1|u4|res[0]~16_combout\,
	cout => \u1|u4|res[0]~17\);

-- Location: FF_X18_Y3_N1
\u1|u4|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(0));

-- Location: LCCOMB_X12_Y7_N22
\u1|ff0|gen_ff:5:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|ff0|gen_ff:5:ff|q~feeder_combout\ = \u1|ff0|gen_ff:4:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ff0|gen_ff:4:ff|q~q\,
	combout => \u1|ff0|gen_ff:5:ff|q~feeder_combout\);

-- Location: FF_X12_Y7_N23
\u1|ff0|gen_ff:5:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|ff0|gen_ff:5:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:5:ff|q~q\);

-- Location: FF_X12_Y7_N13
\u1|ff0|gen_ff:6:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|ff0|gen_ff:5:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:6:ff|q~q\);

-- Location: LCCOMB_X12_Y7_N12
\u1|r4|Q[3]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|r4|Q[3]~0_combout\ = (\u1|ff0|gen_ff:6:ff|q~q\) # (\clear~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ff0|gen_ff:6:ff|q~q\,
	datad => \clear~input_o\,
	combout => \u1|r4|Q[3]~0_combout\);

-- Location: FF_X17_Y3_N21
\u1|r4|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(0));

-- Location: LCCOMB_X17_Y2_N0
\u1|u5|res[0]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[0]~16_combout\ = (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u1|r4|Q\(0) $ (VCC))) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u1|r4|Q\(0) & VCC))
-- \u1|u5|res[0]~17\ = CARRY((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & \u1|r4|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u1|r4|Q\(0),
	datad => VCC,
	combout => \u1|u5|res[0]~16_combout\,
	cout => \u1|u5|res[0]~17\);

-- Location: FF_X17_Y2_N1
\u1|u5|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(0));

-- Location: LCCOMB_X12_Y7_N8
\u1|ff0|gen_ff:7:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|ff0|gen_ff:7:ff|q~feeder_combout\ = \u1|ff0|gen_ff:6:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ff0|gen_ff:6:ff|q~q\,
	combout => \u1|ff0|gen_ff:7:ff|q~feeder_combout\);

-- Location: FF_X12_Y7_N9
\u1|ff0|gen_ff:7:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|ff0|gen_ff:7:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:7:ff|q~q\);

-- Location: FF_X12_Y7_N29
\u1|ff0|gen_ff:8:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|ff0|gen_ff:7:ff|q~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:8:ff|q~q\);

-- Location: LCCOMB_X12_Y7_N28
\u1|r5|Q[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|r5|Q[0]~0_combout\ = (\u1|ff0|gen_ff:8:ff|q~q\) # (\clear~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ff0|gen_ff:8:ff|q~q\,
	datad => \clear~input_o\,
	combout => \u1|r5|Q[0]~0_combout\);

-- Location: FF_X16_Y2_N25
\u1|r5|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(0),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(0));

-- Location: LCCOMB_X21_Y4_N14
\u1|u3|Mult0|mult_core|romout[2][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][6]~combout\ = (!\u1|r1b|Q\(15) & (\u1|r1b|Q\(9) $ (((\u1|r1b|Q\(8) & !\u1|r1b|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(8),
	datab => \u1|r1b|Q\(9),
	datac => \u1|r1b|Q\(15),
	datad => \u1|r1b|Q\(11),
	combout => \u1|u3|Mult0|mult_core|romout[2][6]~combout\);

-- Location: FF_X24_Y7_N21
\u1|u1b|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[12]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(12));

-- Location: FF_X23_Y4_N15
\u1|r1b|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(12));

-- Location: LCCOMB_X23_Y4_N10
\u1|relu.d1[12]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[12]~7_combout\ = (\u1|r1b|Q\(12) & !\u1|r1b|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1b|Q\(12),
	datad => \u1|r1b|Q\(15),
	combout => \u1|relu.d1[12]~7_combout\);

-- Location: LCCOMB_X22_Y4_N2
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|u3|Mult0|mult_core|romout[2][6]~combout\ & (\u1|relu.d1[12]~7_combout\ $ (VCC))) # (!\u1|u3|Mult0|mult_core|romout[2][6]~combout\ & (\u1|relu.d1[12]~7_combout\ & VCC))
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][6]~combout\ & \u1|relu.d1[12]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][6]~combout\,
	datab => \u1|relu.d1[12]~7_combout\,
	datad => VCC,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X24_Y6_N10
\u1|u3|Mult0|mult_core|romout[1][10]~62\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][10]~62_combout\ = (\u1|relu.d1[4]~0_combout\ & (\u1|relu.d1[6]~3_combout\ $ (((\u1|relu.d1[7]~1_combout\ & \u1|relu.d1[5]~2_combout\))))) # (!\u1|relu.d1[4]~0_combout\ & (!\u1|relu.d1[6]~3_combout\ & 
-- ((\u1|relu.d1[7]~1_combout\) # (\u1|relu.d1[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[7]~1_combout\,
	datab => \u1|relu.d1[5]~2_combout\,
	datac => \u1|relu.d1[4]~0_combout\,
	datad => \u1|relu.d1[6]~3_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[1][10]~62_combout\);

-- Location: LCCOMB_X24_Y5_N28
\u1|u3|Mult0|mult_core|romout[0][14]~53\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][14]~53_combout\ = (\u1|r1b|Q\(1) & (((!\u1|r1b|Q\(0) & \u1|r1b|Q\(3))) # (!\u1|r1b|Q\(2)))) # (!\u1|r1b|Q\(1) & (\u1|r1b|Q\(2) $ (((\u1|r1b|Q\(0) & !\u1|r1b|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(0),
	datab => \u1|r1b|Q\(2),
	datac => \u1|r1b|Q\(3),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][14]~53_combout\);

-- Location: LCCOMB_X23_Y5_N22
\u1|u3|Mult0|mult_core|romout[0][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][14]~combout\ = (!\u1|r1b|Q\(15) & \u1|u3|Mult0|mult_core|romout[0][14]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(15),
	datad => \u1|u3|Mult0|mult_core|romout[0][14]~53_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[0][14]~combout\);

-- Location: LCCOMB_X23_Y6_N16
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u3|Mult0|mult_core|romout[1][10]~62_combout\ $ (\u1|u3|Mult0|mult_core|romout[0][14]~combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u3|Mult0|mult_core|romout[1][10]~62_combout\ & ((\u1|u3|Mult0|mult_core|romout[0][14]~combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[1][10]~62_combout\ & (\u1|u3|Mult0|mult_core|romout[0][14]~combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[1][10]~62_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[0][14]~combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y6_N22
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X9_Y6_N26
\u1|u2|Mult0|mult_core|romout[2][6]~133\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][6]~133_combout\ = (\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[10]~8_combout\ & ((\u1|relu.d0[8]~7_combout\) # (!\u1|relu.d0[9]~6_combout\))) # (!\u1|relu.d0[10]~8_combout\ & ((!\u1|relu.d0[8]~7_combout\))))) # 
-- (!\u1|relu.d0[11]~5_combout\ & (\u1|relu.d0[8]~7_combout\ & ((!\u1|relu.d0[9]~6_combout\) # (!\u1|relu.d0[10]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][6]~133_combout\);

-- Location: FF_X14_Y8_N25
\u1|u1a|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[13]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(13));

-- Location: FF_X10_Y6_N3
\u1|r1a|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(13));

-- Location: LCCOMB_X10_Y6_N24
\u1|relu.d0[13]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d0[13]~9_combout\ = (!\u1|r1a|Q\(15) & \u1|r1a|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(13),
	combout => \u1|relu.d0[13]~9_combout\);

-- Location: LCCOMB_X11_Y6_N2
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u1|u2|Mult0|mult_core|romout[2][6]~133_combout\ & ((\u1|relu.d0[13]~9_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u1|relu.d0[13]~9_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u1|u2|Mult0|mult_core|romout[2][6]~133_combout\ & ((\u1|relu.d0[13]~9_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u1|relu.d0[13]~9_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u1|u2|Mult0|mult_core|romout[2][6]~133_combout\ & (!\u1|relu.d0[13]~9_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[2][6]~133_combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u1|relu.d0[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[2][6]~133_combout\,
	datab => \u1|relu.d0[13]~9_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X13_Y6_N26
\u1|u2|Mult0|mult_core|romout[1][10]~132\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][10]~132_combout\ = (\u1|relu.d0[4]~2_combout\ & ((\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[6]~3_combout\) # (!\u1|relu.d0[5]~0_combout\))) # (!\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[5]~0_combout\) # 
-- (!\u1|relu.d0[6]~3_combout\))))) # (!\u1|relu.d0[4]~2_combout\ & (\u1|relu.d0[6]~3_combout\ $ (((\u1|relu.d0[7]~1_combout\ & \u1|relu.d0[5]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[4]~2_combout\,
	datab => \u1|relu.d0[7]~1_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][10]~132_combout\);

-- Location: LCCOMB_X14_Y7_N20
\u1|u2|Mult0|mult_core|romout[0][14]~119\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][14]~119_combout\ = (\u1|r1a|Q\(0) & ((\u1|r1a|Q\(1) & (\u1|r1a|Q\(3) & !\u1|r1a|Q\(2))) # (!\u1|r1a|Q\(1) & ((\u1|r1a|Q\(2)))))) # (!\u1|r1a|Q\(0) & ((\u1|r1a|Q\(3) & ((\u1|r1a|Q\(1)) # (!\u1|r1a|Q\(2)))) # (!\u1|r1a|Q\(3) 
-- & (\u1|r1a|Q\(1) & !\u1|r1a|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(3),
	datab => \u1|r1a|Q\(0),
	datac => \u1|r1a|Q\(1),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][14]~119_combout\);

-- Location: LCCOMB_X13_Y6_N18
\u1|u2|Mult0|mult_core|romout[0][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][14]~combout\ = (!\u1|r1a|Q\(15) & \u1|u2|Mult0|mult_core|romout[0][14]~119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1a|Q\(15),
	datad => \u1|u2|Mult0|mult_core|romout[0][14]~119_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[0][14]~combout\);

-- Location: LCCOMB_X13_Y6_N0
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u2|Mult0|mult_core|romout[1][10]~132_combout\ & ((\u1|u2|Mult0|mult_core|romout[0][14]~combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][14]~combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u1|u2|Mult0|mult_core|romout[1][10]~132_combout\ & ((\u1|u2|Mult0|mult_core|romout[0][14]~combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u1|u2|Mult0|mult_core|romout[0][14]~combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u2|Mult0|mult_core|romout[1][10]~132_combout\ & (!\u1|u2|Mult0|mult_core|romout[0][14]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[1][10]~132_combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u1|u2|Mult0|mult_core|romout[0][14]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[1][10]~132_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[0][14]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X12_Y6_N22
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X13_Y5_N2
\u1|u2|res[1]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[1]~15_combout\ = \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u1|u2|res[1]~16\ = CARRY(\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u1|u2|res[1]~15_combout\,
	cout => \u1|u2|res[1]~16\);

-- Location: FF_X13_Y5_N3
\u1|u2|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(1));

-- Location: FF_X14_Y5_N7
\u1|r2|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(1));

-- Location: LCCOMB_X18_Y5_N2
\u1|u3|res[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[1]~18_combout\ = (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u1|r2|Q\(1) & (\u1|u3|res[0]~17\ & VCC)) # (!\u1|r2|Q\(1) & (!\u1|u3|res[0]~17\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u1|r2|Q\(1) & (!\u1|u3|res[0]~17\)) # (!\u1|r2|Q\(1) & ((\u1|u3|res[0]~17\) # (GND)))))
-- \u1|u3|res[1]~19\ = CARRY((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u1|r2|Q\(1) & !\u1|u3|res[0]~17\)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- ((!\u1|u3|res[0]~17\) # (!\u1|r2|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u1|r2|Q\(1),
	datad => VCC,
	cin => \u1|u3|res[0]~17\,
	combout => \u1|u3|res[1]~18_combout\,
	cout => \u1|u3|res[1]~19\);

-- Location: FF_X18_Y5_N3
\u1|u3|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(1));

-- Location: FF_X17_Y5_N7
\u1|r3|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(1));

-- Location: FF_X21_Y5_N19
\u1|u1c|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(9));

-- Location: FF_X23_Y4_N31
\u1|r1c|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(9));

-- Location: LCCOMB_X19_Y3_N30
\u1|u4|Mult0|mult_core|romout[2][6]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][6]~15_combout\ = (!\u1|r1c|Q\(15) & (\u1|r1c|Q\(8) $ (\u1|r1c|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1c|Q\(15),
	datac => \u1|r1c|Q\(8),
	datad => \u1|r1c|Q\(9),
	combout => \u1|u4|Mult0|mult_core|romout[2][6]~15_combout\);

-- Location: LCCOMB_X19_Y4_N18
\u1|u4|Mult0|mult_core|romout[1][10]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][10]~13_combout\ = (\u1|r1c|Q\(6) & ((\u1|r1c|Q\(5)) # ((\u1|r1c|Q\(4) & !\u1|r1c|Q\(7))))) # (!\u1|r1c|Q\(6) & (((\u1|r1c|Q\(7) & !\u1|r1c|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(4),
	datab => \u1|r1c|Q\(6),
	datac => \u1|r1c|Q\(7),
	datad => \u1|r1c|Q\(5),
	combout => \u1|u4|Mult0|mult_core|romout[1][10]~13_combout\);

-- Location: LCCOMB_X18_Y4_N14
\u1|u4|Mult0|mult_core|romout[1][10]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][10]~14_combout\ = (!\u1|r1c|Q\(15) & \u1|u4|Mult0|mult_core|romout[1][10]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1c|Q\(15),
	datad => \u1|u4|Mult0|mult_core|romout[1][10]~13_combout\,
	combout => \u1|u4|Mult0|mult_core|romout[1][10]~14_combout\);

-- Location: LCCOMB_X19_Y4_N10
\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u4|Mult0|mult_core|romout[1][10]~14_combout\ & (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u1|u4|Mult0|mult_core|romout[1][10]~14_combout\ & 
-- ((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u1|u4|Mult0|mult_core|romout[1][10]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[1][10]~14_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y3_N8
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\u1|u4|Mult0|mult_core|romout[2][6]~15_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u1|u4|Mult0|mult_core|romout[2][6]~15_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\u1|u4|Mult0|mult_core|romout[2][6]~15_combout\ & (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\u1|u4|Mult0|mult_core|romout[2][6]~15_combout\ & ((!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[2][6]~15_combout\,
	datab => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y3_N2
\u1|u4|res[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[1]~18_combout\ = (\u1|r3|Q\(1) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\u1|u4|res[0]~17\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\u1|u4|res[0]~17\)))) # (!\u1|r3|Q\(1) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u1|u4|res[0]~17\)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- ((\u1|u4|res[0]~17\) # (GND)))))
-- \u1|u4|res[1]~19\ = CARRY((\u1|r3|Q\(1) & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\u1|u4|res[0]~17\)) # (!\u1|r3|Q\(1) & ((!\u1|u4|res[0]~17\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(1),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u1|u4|res[0]~17\,
	combout => \u1|u4|res[1]~18_combout\,
	cout => \u1|u4|res[1]~19\);

-- Location: FF_X18_Y3_N3
\u1|u4|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(1));

-- Location: FF_X17_Y3_N15
\u1|r4|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(1));

-- Location: FF_X17_Y4_N27
\u1|u1d|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1d|res[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1d|res\(14));

-- Location: FF_X14_Y4_N23
\u1|r1d|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1d|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1d|Q\(14));

-- Location: LCCOMB_X14_Y4_N14
\u1|relu.d3[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d3[14]~14_combout\ = (!\u1|r1d|Q\(15) & \u1|r1d|Q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(15),
	datac => \u1|r1d|Q\(14),
	combout => \u1|relu.d3[14]~14_combout\);

-- Location: LCCOMB_X14_Y3_N2
\u1|u5|Mult0|mult_core|romout[2][6]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][6]~22_combout\ = (\u1|relu.d3[9]~11_combout\ & (\u1|relu.d3[11]~12_combout\ $ (((!\u1|relu.d3[10]~9_combout\ & \u1|relu.d3[8]~10_combout\))))) # (!\u1|relu.d3[9]~11_combout\ & ((\u1|relu.d3[10]~9_combout\ & 
-- ((\u1|relu.d3[8]~10_combout\) # (!\u1|relu.d3[11]~12_combout\))) # (!\u1|relu.d3[10]~9_combout\ & ((\u1|relu.d3[11]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[9]~11_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[8]~10_combout\,
	datad => \u1|relu.d3[11]~12_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][6]~22_combout\);

-- Location: LCCOMB_X14_Y3_N20
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|relu.d3[14]~14_combout\ $ (\u1|u5|Mult0|mult_core|romout[2][6]~22_combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|relu.d3[14]~14_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][6]~22_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # (!\u1|relu.d3[14]~14_combout\ & 
-- (\u1|u5|Mult0|mult_core|romout[2][6]~22_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[14]~14_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][6]~22_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X12_Y3_N22
\u1|u5|Mult0|mult_core|romout[1][10]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][10]~20_combout\ = (\u1|relu.d3[7]~3_combout\ & ((\u1|relu.d3[5]~2_combout\ & ((\u1|relu.d3[4]~1_combout\) # (\u1|relu.d3[6]~0_combout\))) # (!\u1|relu.d3[5]~2_combout\ & ((!\u1|relu.d3[6]~0_combout\) # 
-- (!\u1|relu.d3[4]~1_combout\))))) # (!\u1|relu.d3[7]~3_combout\ & (\u1|relu.d3[5]~2_combout\ $ (((\u1|relu.d3[4]~1_combout\ & \u1|relu.d3[6]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][10]~20_combout\);

-- Location: LCCOMB_X13_Y4_N0
\u1|u5|Mult0|mult_core|romout[0][14]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][14]~21_combout\ = \u1|relu.d3[1]~4_combout\ $ (((\u1|relu.d3[3]~7_combout\ & (\u1|relu.d3[2]~6_combout\ & \u1|relu.d3[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[2]~6_combout\,
	datac => \u1|relu.d3[1]~4_combout\,
	datad => \u1|relu.d3[0]~5_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][14]~21_combout\);

-- Location: LCCOMB_X12_Y3_N2
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u5|Mult0|mult_core|romout[1][10]~20_combout\ $ (\u1|u5|Mult0|mult_core|romout[0][14]~21_combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u5|Mult0|mult_core|romout[1][10]~20_combout\ & ((\u1|u5|Mult0|mult_core|romout[0][14]~21_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u1|u5|Mult0|mult_core|romout[1][10]~20_combout\ & (\u1|u5|Mult0|mult_core|romout[0][14]~21_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[1][10]~20_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[0][14]~21_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X13_Y3_N24
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y2_N2
\u1|u5|res[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[1]~18_combout\ = (\u1|r4|Q\(1) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u5|res[0]~17\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u1|u5|res[0]~17\)))) # (!\u1|r4|Q\(1) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u1|u5|res[0]~17\)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\u1|u5|res[0]~17\) # (GND)))))
-- \u1|u5|res[1]~19\ = CARRY((\u1|r4|Q\(1) & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u5|res[0]~17\)) # (!\u1|r4|Q\(1) & ((!\u1|u5|res[0]~17\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r4|Q\(1),
	datab => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u5|res[0]~17\,
	combout => \u1|u5|res[1]~18_combout\,
	cout => \u1|u5|res[1]~19\);

-- Location: FF_X17_Y2_N3
\u1|u5|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(1));

-- Location: FF_X16_Y2_N7
\u1|r5|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(1),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(1));

-- Location: LCCOMB_X21_Y4_N30
\u1|relu.d1[11]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[11]~8_combout\ = (!\u1|r1b|Q\(15) & \u1|r1b|Q\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(15),
	datad => \u1|r1b|Q\(11),
	combout => \u1|relu.d1[11]~8_combout\);

-- Location: LCCOMB_X21_Y4_N12
\u1|u3|Mult0|mult_core|romout[2][14]~64\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][14]~64_combout\ = \u1|relu.d1[10]~4_combout\ $ (((!\u1|relu.d1[9]~5_combout\ & ((\u1|relu.d1[11]~8_combout\) # (!\u1|relu.d1[8]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[11]~8_combout\,
	datab => \u1|relu.d1[8]~6_combout\,
	datac => \u1|relu.d1[10]~4_combout\,
	datad => \u1|relu.d1[9]~5_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[2][14]~64_combout\);

-- Location: FF_X24_Y7_N23
\u1|u1b|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[13]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(13));

-- Location: FF_X23_Y4_N5
\u1|r1b|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(13));

-- Location: LCCOMB_X23_Y4_N16
\u1|relu.d1[13]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[13]~9_combout\ = (\u1|r1b|Q\(13) & !\u1|r1b|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1b|Q\(13),
	datad => \u1|r1b|Q\(15),
	combout => \u1|relu.d1[13]~9_combout\);

-- Location: LCCOMB_X22_Y4_N4
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u1|u3|Mult0|mult_core|romout[2][14]~64_combout\ & ((\u1|relu.d1[13]~9_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u1|relu.d1[13]~9_combout\ & 
-- ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND))))) # (!\u1|u3|Mult0|mult_core|romout[2][14]~64_combout\ & ((\u1|relu.d1[13]~9_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u1|relu.d1[13]~9_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\))))
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][14]~64_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u1|relu.d1[13]~9_combout\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][14]~64_combout\ & (!\u1|relu.d1[13]~9_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][14]~64_combout\,
	datab => \u1|relu.d1[13]~9_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X24_Y6_N28
\u1|u3|Mult0|mult_core|romout[1][11]~63\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][11]~63_combout\ = (\u1|relu.d1[7]~1_combout\ & ((\u1|relu.d1[5]~2_combout\) # ((\u1|relu.d1[4]~0_combout\ & !\u1|relu.d1[6]~3_combout\)))) # (!\u1|relu.d1[7]~1_combout\ & ((\u1|relu.d1[5]~2_combout\ & 
-- (\u1|relu.d1[4]~0_combout\ & !\u1|relu.d1[6]~3_combout\)) # (!\u1|relu.d1[5]~2_combout\ & ((\u1|relu.d1[6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[7]~1_combout\,
	datab => \u1|relu.d1[5]~2_combout\,
	datac => \u1|relu.d1[4]~0_combout\,
	datad => \u1|relu.d1[6]~3_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[1][11]~63_combout\);

-- Location: LCCOMB_X24_Y5_N18
\u1|u3|Mult0|mult_core|romout[0][15]~56\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][15]~56_combout\ = (\u1|r1b|Q\(2) & (((!\u1|r1b|Q\(3))))) # (!\u1|r1b|Q\(2) & ((\u1|r1b|Q\(3) & ((!\u1|r1b|Q\(1)))) # (!\u1|r1b|Q\(3) & ((\u1|r1b|Q\(0)) # (\u1|r1b|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(0),
	datab => \u1|r1b|Q\(2),
	datac => \u1|r1b|Q\(3),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][15]~56_combout\);

-- Location: LCCOMB_X24_Y5_N14
\u1|u3|Mult0|mult_core|romout[0][15]~93\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][15]~93_combout\ = (!\u1|r1b|Q\(15) & \u1|u3|Mult0|mult_core|romout[0][15]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(15),
	datad => \u1|u3|Mult0|mult_core|romout[0][15]~56_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[0][15]~93_combout\);

-- Location: LCCOMB_X23_Y6_N18
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u3|Mult0|mult_core|romout[1][11]~63_combout\ & ((\u1|u3|Mult0|mult_core|romout[0][15]~93_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][15]~93_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u1|u3|Mult0|mult_core|romout[1][11]~63_combout\ & ((\u1|u3|Mult0|mult_core|romout[0][15]~93_combout\ & 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u1|u3|Mult0|mult_core|romout[0][15]~93_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u3|Mult0|mult_core|romout[1][11]~63_combout\ & (!\u1|u3|Mult0|mult_core|romout[0][15]~93_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[1][11]~63_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u1|u3|Mult0|mult_core|romout[0][15]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[1][11]~63_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[0][15]~93_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y6_N24
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X14_Y7_N2
\u1|u2|Mult0|mult_core|romout[0][15]~122\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][15]~122_combout\ = (\u1|r1a|Q\(1) & ((\u1|r1a|Q\(0) & ((\u1|r1a|Q\(3)) # (!\u1|r1a|Q\(2)))) # (!\u1|r1a|Q\(0) & (\u1|r1a|Q\(3) & !\u1|r1a|Q\(2))))) # (!\u1|r1a|Q\(1) & ((\u1|r1a|Q\(3) & (\u1|r1a|Q\(0) & !\u1|r1a|Q\(2))) # 
-- (!\u1|r1a|Q\(3) & ((\u1|r1a|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(0),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(3),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][15]~122_combout\);

-- Location: LCCOMB_X12_Y7_N4
\u1|u2|Mult0|mult_core|romout[0][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][15]~combout\ = (\u1|u2|Mult0|mult_core|romout[0][15]~122_combout\ & !\u1|r1a|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|romout[0][15]~122_combout\,
	datac => \u1|r1a|Q\(15),
	combout => \u1|u2|Mult0|mult_core|romout[0][15]~combout\);

-- Location: LCCOMB_X13_Y6_N24
\u1|u2|Mult0|mult_core|romout[1][11]~134\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][11]~134_combout\ = (\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[4]~2_combout\ & (\u1|relu.d0[6]~3_combout\ & !\u1|relu.d0[5]~0_combout\)) # (!\u1|relu.d0[4]~2_combout\ & ((\u1|relu.d0[6]~3_combout\) # 
-- (!\u1|relu.d0[5]~0_combout\))))) # (!\u1|relu.d0[7]~1_combout\ & (\u1|relu.d0[5]~0_combout\ $ (((\u1|relu.d0[4]~2_combout\ & !\u1|relu.d0[6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[4]~2_combout\,
	datab => \u1|relu.d0[7]~1_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][11]~134_combout\);

-- Location: LCCOMB_X13_Y6_N2
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u2|Mult0|mult_core|romout[0][15]~combout\ $ (\u1|u2|Mult0|mult_core|romout[1][11]~134_combout\ $ (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u2|Mult0|mult_core|romout[0][15]~combout\ & ((\u1|u2|Mult0|mult_core|romout[1][11]~134_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][15]~combout\ & (\u1|u2|Mult0|mult_core|romout[1][11]~134_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[0][15]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[1][11]~134_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: FF_X14_Y8_N27
\u1|u1a|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1a|res[14]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1a|res\(14));

-- Location: FF_X10_Y6_N29
\u1|r1a|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1a|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1a|Q\(14));

-- Location: LCCOMB_X10_Y6_N26
\u1|u2|Mult0|mult_core|romout[3][8]~135\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][8]~135_combout\ = (\u1|r1a|Q\(15)) # (\u1|r1a|Q\(12) $ (!\u1|r1a|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1a|Q\(12),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(14),
	combout => \u1|u2|Mult0|mult_core|romout[3][8]~135_combout\);

-- Location: LCCOMB_X12_Y6_N10
\u1|u2|Mult0|mult_core|romout[2][7]~136\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][7]~136_combout\ = (\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[8]~7_combout\ & (!\u1|relu.d0[9]~6_combout\)) # (!\u1|relu.d0[8]~7_combout\ & (\u1|relu.d0[9]~6_combout\ & !\u1|relu.d0[10]~8_combout\)))) # 
-- (!\u1|relu.d0[11]~5_combout\ & (\u1|relu.d0[9]~6_combout\ & ((!\u1|relu.d0[10]~8_combout\) # (!\u1|relu.d0[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[8]~7_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[10]~8_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][7]~136_combout\);

-- Location: LCCOMB_X11_Y6_N4
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|u2|Mult0|mult_core|romout[3][8]~135_combout\ $ (\u1|u2|Mult0|mult_core|romout[2][7]~136_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|u2|Mult0|mult_core|romout[3][8]~135_combout\ & (\u1|u2|Mult0|mult_core|romout[2][7]~136_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[3][8]~135_combout\ & ((\u1|u2|Mult0|mult_core|romout[2][7]~136_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[3][8]~135_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[2][7]~136_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X12_Y6_N24
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X13_Y5_N4
\u1|u2|res[2]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[2]~17_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u1|u2|res[1]~16\)) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u1|u2|res[1]~16\) # (GND)))
-- \u1|u2|res[2]~18\ = CARRY((!\u1|u2|res[1]~16\) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u2|res[1]~16\,
	combout => \u1|u2|res[2]~17_combout\,
	cout => \u1|u2|res[2]~18\);

-- Location: FF_X13_Y5_N5
\u1|u2|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(2));

-- Location: FF_X14_Y5_N29
\u1|r2|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(2));

-- Location: LCCOMB_X18_Y5_N4
\u1|u3|res[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[2]~20_combout\ = ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (\u1|r2|Q\(2) $ (!\u1|u3|res[1]~19\)))) # (GND)
-- \u1|u3|res[2]~21\ = CARRY((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u1|r2|Q\(2)) # (!\u1|u3|res[1]~19\))) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u1|r2|Q\(2) 
-- & !\u1|u3|res[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u1|r2|Q\(2),
	datad => VCC,
	cin => \u1|u3|res[1]~19\,
	combout => \u1|u3|res[2]~20_combout\,
	cout => \u1|u3|res[2]~21\);

-- Location: FF_X18_Y5_N5
\u1|u3|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(2));

-- Location: FF_X17_Y5_N25
\u1|r3|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(2));

-- Location: LCCOMB_X19_Y4_N26
\u1|u4|Mult0|mult_core|romout[1][11]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[1][11]~16_combout\ = (\u1|r1c|Q\(7) & (!\u1|r1c|Q\(15) & ((\u1|r1c|Q\(5)) # (\u1|r1c|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(7),
	datab => \u1|r1c|Q\(5),
	datac => \u1|r1c|Q\(6),
	datad => \u1|r1c|Q\(15),
	combout => \u1|u4|Mult0|mult_core|romout[1][11]~16_combout\);

-- Location: LCCOMB_X19_Y4_N12
\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = (\u1|u4|Mult0|mult_core|romout[1][11]~16_combout\ & (\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (GND))) # (!\u1|u4|Mult0|mult_core|romout[1][11]~16_combout\ & 
-- (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ & VCC))
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u4|Mult0|mult_core|romout[1][11]~16_combout\ & !\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[1][11]~16_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: FF_X21_Y5_N21
\u1|u1c|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(10));

-- Location: FF_X22_Y3_N21
\u1|r1c|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(10));

-- Location: LCCOMB_X19_Y3_N0
\u1|u4|Mult0|mult_core|romout[2][7]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][7]~17_combout\ = (!\u1|r1c|Q\(15) & (\u1|r1c|Q\(10) $ (((\u1|r1c|Q\(8)) # (\u1|r1c|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(10),
	datab => \u1|r1c|Q\(15),
	datac => \u1|r1c|Q\(8),
	datad => \u1|r1c|Q\(9),
	combout => \u1|u4|Mult0|mult_core|romout[2][7]~17_combout\);

-- Location: LCCOMB_X19_Y3_N10
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\u1|u4|Mult0|mult_core|romout[2][7]~17_combout\ $ 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u1|u4|Mult0|mult_core|romout[2][7]~17_combout\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u4|Mult0|mult_core|romout[2][7]~17_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u1|u4|Mult0|mult_core|romout[2][7]~17_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y3_N4
\u1|u4|res[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[2]~20_combout\ = ((\u1|r3|Q\(2) $ (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (!\u1|u4|res[1]~19\)))) # (GND)
-- \u1|u4|res[2]~21\ = CARRY((\u1|r3|Q\(2) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\u1|u4|res[1]~19\))) # (!\u1|r3|Q\(2) & (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\u1|u4|res[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(2),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u4|res[1]~19\,
	combout => \u1|u4|res[2]~20_combout\,
	cout => \u1|u4|res[2]~21\);

-- Location: FF_X18_Y3_N5
\u1|u4|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(2));

-- Location: FF_X17_Y3_N9
\u1|r4|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(2));

-- Location: LCCOMB_X14_Y3_N0
\u1|u5|Mult0|mult_core|romout[2][7]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][7]~24_combout\ = (\u1|relu.d3[10]~9_combout\ & (\u1|relu.d3[8]~10_combout\ $ (((\u1|relu.d3[9]~11_combout\ & !\u1|relu.d3[11]~12_combout\))))) # (!\u1|relu.d3[10]~9_combout\ & ((\u1|relu.d3[8]~10_combout\ & 
-- ((\u1|relu.d3[9]~11_combout\) # (!\u1|relu.d3[11]~12_combout\))) # (!\u1|relu.d3[8]~10_combout\ & ((\u1|relu.d3[11]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[9]~11_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[8]~10_combout\,
	datad => \u1|relu.d3[11]~12_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][7]~24_combout\);

-- Location: LCCOMB_X14_Y3_N22
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u1|relu.d3[12]~13_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][7]~24_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][7]~24_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u1|relu.d3[12]~13_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][7]~24_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|u5|Mult0|mult_core|romout[2][7]~24_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u1|relu.d3[12]~13_combout\ & (!\u1|u5|Mult0|mult_core|romout[2][7]~24_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|relu.d3[12]~13_combout\ & 
-- ((!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u1|u5|Mult0|mult_core|romout[2][7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[12]~13_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][7]~24_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X13_Y4_N12
\u1|u5|Mult0|mult_core|romout[0][15]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][15]~23_combout\ = (\u1|relu.d3[2]~6_combout\ & (((!\u1|r1d|Q\(0)) # (!\u1|r1d|Q\(3))) # (!\u1|r1d|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(1),
	datab => \u1|r1d|Q\(3),
	datac => \u1|r1d|Q\(0),
	datad => \u1|relu.d3[2]~6_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][15]~23_combout\);

-- Location: LCCOMB_X12_Y3_N20
\u1|u5|Mult0|mult_core|romout[1][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][11]~combout\ = (\u1|relu.d3[7]~3_combout\ & ((\u1|relu.d3[5]~2_combout\ & ((!\u1|relu.d3[6]~0_combout\))) # (!\u1|relu.d3[5]~2_combout\ & (!\u1|relu.d3[4]~1_combout\ & \u1|relu.d3[6]~0_combout\)))) # 
-- (!\u1|relu.d3[7]~3_combout\ & (\u1|relu.d3[6]~0_combout\ & ((!\u1|relu.d3[4]~1_combout\) # (!\u1|relu.d3[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X12_Y3_N4
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u5|Mult0|mult_core|romout[0][15]~23_combout\ & ((\u1|u5|Mult0|mult_core|romout[1][11]~combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[1][11]~combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u1|u5|Mult0|mult_core|romout[0][15]~23_combout\ & ((\u1|u5|Mult0|mult_core|romout[1][11]~combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u1|u5|Mult0|mult_core|romout[1][11]~combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u5|Mult0|mult_core|romout[0][15]~23_combout\ & (!\u1|u5|Mult0|mult_core|romout[1][11]~combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[0][15]~23_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u1|u5|Mult0|mult_core|romout[1][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[0][15]~23_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X13_Y3_N26
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y2_N4
\u1|u5|res[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[2]~20_combout\ = ((\u1|r4|Q\(2) $ (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\u1|u5|res[1]~19\)))) # (GND)
-- \u1|u5|res[2]~21\ = CARRY((\u1|r4|Q\(2) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u1|u5|res[1]~19\))) # (!\u1|r4|Q\(2) & (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ 
-- & !\u1|u5|res[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r4|Q\(2),
	datab => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u5|res[1]~19\,
	combout => \u1|u5|res[2]~20_combout\,
	cout => \u1|u5|res[2]~21\);

-- Location: FF_X17_Y2_N5
\u1|u5|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(2));

-- Location: FF_X16_Y2_N5
\u1|r5|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(2),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(2));

-- Location: LCCOMB_X14_Y3_N10
\u1|u5|Mult0|mult_core|romout[2][8]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][8]~28_combout\ = (\u1|relu.d3[11]~12_combout\ & (\u1|relu.d3[9]~11_combout\ $ (((\u1|relu.d3[10]~9_combout\) # (\u1|relu.d3[8]~10_combout\))))) # (!\u1|relu.d3[11]~12_combout\ & (\u1|relu.d3[9]~11_combout\ & 
-- ((!\u1|relu.d3[8]~10_combout\) # (!\u1|relu.d3[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[9]~11_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[8]~10_combout\,
	datad => \u1|relu.d3[11]~12_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][8]~28_combout\);

-- Location: LCCOMB_X14_Y4_N12
\u1|u5|Mult0|mult_core|romout[3][4]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[3][4]~27_combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(13) $ (\u1|r1d|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1d|Q\(13),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(12),
	combout => \u1|u5|Mult0|mult_core|romout[3][4]~27_combout\);

-- Location: LCCOMB_X14_Y3_N24
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u1|u5|Mult0|mult_core|romout[2][8]~28_combout\ $ (\u1|u5|Mult0|mult_core|romout[3][4]~27_combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u5|Mult0|mult_core|romout[2][8]~28_combout\ & ((\u1|u5|Mult0|mult_core|romout[3][4]~27_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][8]~28_combout\ & (\u1|u5|Mult0|mult_core|romout[3][4]~27_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[2][8]~28_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[3][4]~27_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X12_Y3_N30
\u1|u5|Mult0|mult_core|romout[1][12]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][12]~25_combout\ = (\u1|relu.d3[7]~3_combout\ & (((!\u1|relu.d3[5]~2_combout\ & !\u1|relu.d3[4]~1_combout\)) # (!\u1|relu.d3[6]~0_combout\))) # (!\u1|relu.d3[7]~3_combout\ & (\u1|relu.d3[5]~2_combout\ & 
-- (\u1|relu.d3[4]~1_combout\ & \u1|relu.d3[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][12]~25_combout\);

-- Location: LCCOMB_X13_Y4_N26
\u1|u5|Mult0|mult_core|romout[0][16]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[0][16]~26_combout\ = (\u1|relu.d3[3]~7_combout\ & (((!\u1|r1d|Q\(2)) # (!\u1|r1d|Q\(0))) # (!\u1|r1d|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(1),
	datab => \u1|r1d|Q\(0),
	datac => \u1|r1d|Q\(2),
	datad => \u1|relu.d3[3]~7_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[0][16]~26_combout\);

-- Location: LCCOMB_X12_Y3_N6
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u5|Mult0|mult_core|romout[1][12]~25_combout\ $ (\u1|u5|Mult0|mult_core|romout[0][16]~26_combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u5|Mult0|mult_core|romout[1][12]~25_combout\ & ((\u1|u5|Mult0|mult_core|romout[0][16]~26_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u1|u5|Mult0|mult_core|romout[1][12]~25_combout\ & (\u1|u5|Mult0|mult_core|romout[0][16]~26_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[1][12]~25_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[0][16]~26_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X13_Y3_N28
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X13_Y6_N30
\u1|u2|Mult0|mult_core|romout[1][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][12]~combout\ = (\u1|relu.d0[4]~2_combout\ & ((\u1|relu.d0[7]~1_combout\ & (!\u1|relu.d0[6]~3_combout\)) # (!\u1|relu.d0[7]~1_combout\ & (\u1|relu.d0[6]~3_combout\ & \u1|relu.d0[5]~0_combout\)))) # 
-- (!\u1|relu.d0[4]~2_combout\ & (\u1|relu.d0[6]~3_combout\ $ (((!\u1|relu.d0[7]~1_combout\ & \u1|relu.d0[5]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[4]~2_combout\,
	datab => \u1|relu.d0[7]~1_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X14_Y7_N0
\u1|u2|Mult0|mult_core|romout[0][16]~148\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][16]~148_combout\ = (!\u1|r1a|Q\(15) & ((\u1|r1a|Q\(3) & ((!\u1|r1a|Q\(2)))) # (!\u1|r1a|Q\(3) & (\u1|r1a|Q\(1) & \u1|r1a|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(3),
	datab => \u1|r1a|Q\(1),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][16]~148_combout\);

-- Location: LCCOMB_X13_Y6_N4
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u2|Mult0|mult_core|romout[1][12]~combout\ & ((\u1|u2|Mult0|mult_core|romout[0][16]~148_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][16]~148_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u1|u2|Mult0|mult_core|romout[1][12]~combout\ & ((\u1|u2|Mult0|mult_core|romout[0][16]~148_combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u1|u2|Mult0|mult_core|romout[0][16]~148_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u2|Mult0|mult_core|romout[1][12]~combout\ & (!\u1|u2|Mult0|mult_core|romout[0][16]~148_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[1][12]~combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u1|u2|Mult0|mult_core|romout[0][16]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[1][12]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[0][16]~148_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X10_Y6_N16
\u1|u2|Mult0|mult_core|romout[3][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][4]~combout\ = (!\u1|r1a|Q\(15) & (\u1|r1a|Q\(13) $ (((\u1|r1a|Q\(12) & \u1|r1a|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(13),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(14),
	combout => \u1|u2|Mult0|mult_core|romout[3][4]~combout\);

-- Location: LCCOMB_X12_Y6_N4
\u1|u2|Mult0|mult_core|romout[2][10]~137\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][10]~137_combout\ = (\u1|relu.d0[10]~8_combout\ & ((\u1|relu.d0[9]~6_combout\ & (\u1|relu.d0[11]~5_combout\ & !\u1|relu.d0[8]~7_combout\)) # (!\u1|relu.d0[9]~6_combout\ & ((\u1|relu.d0[8]~7_combout\))))) # 
-- (!\u1|relu.d0[10]~8_combout\ & (((\u1|relu.d0[11]~5_combout\ & \u1|relu.d0[9]~6_combout\)) # (!\u1|relu.d0[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][10]~137_combout\);

-- Location: LCCOMB_X11_Y6_N6
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u1|u2|Mult0|mult_core|romout[3][4]~combout\ & ((\u1|u2|Mult0|mult_core|romout[2][10]~137_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[2][10]~137_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)))) # (!\u1|u2|Mult0|mult_core|romout[3][4]~combout\ & ((\u1|u2|Mult0|mult_core|romout[2][10]~137_combout\ & 
-- ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND))) # (!\u1|u2|Mult0|mult_core|romout[2][10]~137_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\))))
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u1|u2|Mult0|mult_core|romout[3][4]~combout\ & (\u1|u2|Mult0|mult_core|romout[2][10]~137_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[3][4]~combout\ & ((\u1|u2|Mult0|mult_core|romout[2][10]~137_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[3][4]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[2][10]~137_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X12_Y6_N26
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X13_Y5_N6
\u1|u2|res[3]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[3]~19_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u1|u2|res[2]~18\))) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u2|res[2]~18\ $ 
-- (GND)))
-- \u1|u2|res[3]~20\ = CARRY((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u1|u2|res[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u2|res[2]~18\,
	combout => \u1|u2|res[3]~19_combout\,
	cout => \u1|u2|res[3]~20\);

-- Location: FF_X13_Y5_N7
\u1|u2|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(3));

-- Location: FF_X14_Y5_N11
\u1|r2|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(3));

-- Location: LCCOMB_X24_Y5_N20
\u1|u3|Mult0|mult_core|romout[0][16]~66\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][16]~66_combout\ = (\u1|r1b|Q\(2)) # (\u1|r1b|Q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1b|Q\(2),
	datad => \u1|r1b|Q\(1),
	combout => \u1|u3|Mult0|mult_core|romout[0][16]~66_combout\);

-- Location: LCCOMB_X24_Y5_N22
\u1|u3|Mult0|mult_core|romout[0][16]~67\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ = (!\u1|r1b|Q\(15) & ((\u1|r1b|Q\(3)) # ((\u1|r1b|Q\(0)) # (\u1|u3|Mult0|mult_core|romout[0][16]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(3),
	datab => \u1|r1b|Q\(15),
	datac => \u1|r1b|Q\(0),
	datad => \u1|u3|Mult0|mult_core|romout[0][16]~66_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[0][16]~67_combout\);

-- Location: LCCOMB_X24_Y6_N14
\u1|u3|Mult0|mult_core|romout[1][12]~65\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][12]~65_combout\ = \u1|relu.d1[4]~0_combout\ $ (((\u1|relu.d1[7]~1_combout\ & ((!\u1|relu.d1[6]~3_combout\))) # (!\u1|relu.d1[7]~1_combout\ & (\u1|relu.d1[5]~2_combout\ & \u1|relu.d1[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[7]~1_combout\,
	datab => \u1|relu.d1[5]~2_combout\,
	datac => \u1|relu.d1[4]~0_combout\,
	datad => \u1|relu.d1[6]~3_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[1][12]~65_combout\);

-- Location: LCCOMB_X23_Y6_N20
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ $ (\u1|u3|Mult0|mult_core|romout[1][12]~65_combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][12]~65_combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & (\u1|u3|Mult0|mult_core|romout[1][12]~65_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[0][16]~67_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[1][12]~65_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: FF_X24_Y7_N25
\u1|u1b|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1b|res[14]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1b|res\(14));

-- Location: FF_X23_Y4_N27
\u1|r1b|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1b|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1b|Q\(14));

-- Location: LCCOMB_X23_Y4_N2
\u1|relu.d1[14]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d1[14]~10_combout\ = (\u1|r1b|Q\(14) & !\u1|r1b|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(14),
	datad => \u1|r1b|Q\(15),
	combout => \u1|relu.d1[14]~10_combout\);

-- Location: LCCOMB_X21_Y4_N6
\u1|u3|Mult0|mult_core|romout[2][8]~68\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][8]~68_combout\ = (\u1|relu.d1[11]~8_combout\ & (\u1|relu.d1[8]~6_combout\ $ (((!\u1|relu.d1[10]~4_combout\ & !\u1|relu.d1[9]~5_combout\))))) # (!\u1|relu.d1[11]~8_combout\ & (!\u1|relu.d1[8]~6_combout\ & 
-- ((\u1|relu.d1[10]~4_combout\) # (\u1|relu.d1[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[11]~8_combout\,
	datab => \u1|relu.d1[8]~6_combout\,
	datac => \u1|relu.d1[10]~4_combout\,
	datad => \u1|relu.d1[9]~5_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[2][8]~68_combout\);

-- Location: LCCOMB_X22_Y4_N6
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|relu.d1[14]~10_combout\ $ (\u1|u3|Mult0|mult_core|romout[2][8]~68_combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|relu.d1[14]~10_combout\ & ((\u1|u3|Mult0|mult_core|romout[2][8]~68_combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # (!\u1|relu.d1[14]~10_combout\ & 
-- (\u1|u3|Mult0|mult_core|romout[2][8]~68_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[14]~10_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[2][8]~68_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X22_Y6_N26
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y5_N6
\u1|u3|res[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[3]~22_combout\ = (\u1|r2|Q\(3) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u3|res[2]~21\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u1|u3|res[2]~21\)))) # (!\u1|r2|Q\(3) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u1|u3|res[2]~21\)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\u1|u3|res[2]~21\) # (GND)))))
-- \u1|u3|res[3]~23\ = CARRY((\u1|r2|Q\(3) & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u3|res[2]~21\)) # (!\u1|r2|Q\(3) & ((!\u1|u3|res[2]~21\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(3),
	datab => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u3|res[2]~21\,
	combout => \u1|u3|res[3]~22_combout\,
	cout => \u1|u3|res[3]~23\);

-- Location: FF_X18_Y5_N7
\u1|u3|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(3));

-- Location: FF_X17_Y5_N15
\u1|r3|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(3));

-- Location: LCCOMB_X19_Y4_N14
\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X19_Y3_N2
\u1|u4|Mult0|mult_core|romout[2][10]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][10]~18_combout\ = (!\u1|r1c|Q\(10) & !\u1|r1c|Q\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1c|Q\(10),
	datad => \u1|r1c|Q\(9),
	combout => \u1|u4|Mult0|mult_core|romout[2][10]~18_combout\);

-- Location: FF_X21_Y5_N23
\u1|u1c|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(11));

-- Location: FF_X22_Y3_N27
\u1|r1c|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(11));

-- Location: LCCOMB_X22_Y3_N26
\u1|u4|Mult0|mult_core|romout[2][8]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][8]~19_combout\ = (!\u1|r1c|Q\(15) & (\u1|r1c|Q\(11) $ (((!\u1|r1c|Q\(8) & !\u1|u4|Mult0|mult_core|romout[2][10]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(8),
	datab => \u1|u4|Mult0|mult_core|romout[2][10]~18_combout\,
	datac => \u1|r1c|Q\(11),
	datad => \u1|r1c|Q\(15),
	combout => \u1|u4|Mult0|mult_core|romout[2][8]~19_combout\);

-- Location: LCCOMB_X19_Y3_N12
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|romout[2][8]~19_combout\ & 
-- (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\u1|u4|Mult0|mult_core|romout[2][8]~19_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|romout[2][8]~19_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u1|u4|Mult0|mult_core|romout[2][8]~19_combout\ & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u4|Mult0|mult_core|romout[2][8]~19_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\u1|u4|Mult0|mult_core|romout[2][8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u4|Mult0|mult_core|romout[2][8]~19_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y3_N6
\u1|u4|res[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[3]~22_combout\ = (\u1|r3|Q\(3) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\u1|u4|res[2]~21\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\u1|u4|res[2]~21\)))) # (!\u1|r3|Q\(3) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u1|u4|res[2]~21\)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- ((\u1|u4|res[2]~21\) # (GND)))))
-- \u1|u4|res[3]~23\ = CARRY((\u1|r3|Q\(3) & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u1|u4|res[2]~21\)) # (!\u1|r3|Q\(3) & ((!\u1|u4|res[2]~21\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(3),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u1|u4|res[2]~21\,
	combout => \u1|u4|res[3]~22_combout\,
	cout => \u1|u4|res[3]~23\);

-- Location: FF_X18_Y3_N7
\u1|u4|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(3));

-- Location: FF_X17_Y3_N23
\u1|r4|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(3));

-- Location: LCCOMB_X17_Y2_N6
\u1|u5|res[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[3]~22_combout\ = (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|r4|Q\(3) & (\u1|u5|res[2]~21\ & VCC)) # (!\u1|r4|Q\(3) & (!\u1|u5|res[2]~21\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|r4|Q\(3) & (!\u1|u5|res[2]~21\)) # (!\u1|r4|Q\(3) & ((\u1|u5|res[2]~21\) # (GND)))))
-- \u1|u5|res[3]~23\ = CARRY((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u1|r4|Q\(3) & !\u1|u5|res[2]~21\)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((!\u1|u5|res[2]~21\) # (!\u1|r4|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u1|r4|Q\(3),
	datad => VCC,
	cin => \u1|u5|res[2]~21\,
	combout => \u1|u5|res[3]~22_combout\,
	cout => \u1|u5|res[3]~23\);

-- Location: FF_X17_Y2_N7
\u1|u5|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(3));

-- Location: FF_X16_Y2_N11
\u1|r5|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(3));

-- Location: LCCOMB_X12_Y3_N24
\u1|u5|Mult0|mult_core|romout[1][13]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][13]~29_combout\ = (\u1|relu.d3[7]~3_combout\ & ((\u1|relu.d3[4]~1_combout\ & ((!\u1|relu.d3[6]~0_combout\))) # (!\u1|relu.d3[4]~1_combout\ & (\u1|relu.d3[5]~2_combout\ & \u1|relu.d3[6]~0_combout\)))) # 
-- (!\u1|relu.d3[7]~3_combout\ & (((\u1|relu.d3[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][13]~29_combout\);

-- Location: LCCOMB_X13_Y4_N14
\u1|u5|Mult0|mult_core|_~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|_~0_combout\ = (\u1|relu.d3[3]~7_combout\ & (\u1|relu.d3[2]~6_combout\ & (\u1|relu.d3[1]~4_combout\ & \u1|relu.d3[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[3]~7_combout\,
	datab => \u1|relu.d3[2]~6_combout\,
	datac => \u1|relu.d3[1]~4_combout\,
	datad => \u1|relu.d3[0]~5_combout\,
	combout => \u1|u5|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X12_Y3_N8
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u5|Mult0|mult_core|romout[1][13]~29_combout\ & ((\u1|u5|Mult0|mult_core|_~0_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|_~0_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)))) # (!\u1|u5|Mult0|mult_core|romout[1][13]~29_combout\ & ((\u1|u5|Mult0|mult_core|_~0_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u1|u5|Mult0|mult_core|_~0_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((\u1|u5|Mult0|mult_core|romout[1][13]~29_combout\ & (!\u1|u5|Mult0|mult_core|_~0_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[1][13]~29_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u1|u5|Mult0|mult_core|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[1][13]~29_combout\,
	datab => \u1|u5|Mult0|mult_core|_~0_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X14_Y4_N30
\u1|u5|Mult0|mult_core|romout[3][5]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[3][5]~30_combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(14) $ (((!\u1|r1d|Q\(12) & \u1|r1d|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(14),
	datab => \u1|r1d|Q\(12),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(13),
	combout => \u1|u5|Mult0|mult_core|romout[3][5]~30_combout\);

-- Location: LCCOMB_X14_Y3_N8
\u1|u5|Mult0|mult_core|romout[2][9]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][9]~31_combout\ = (\u1|relu.d3[9]~11_combout\ & ((\u1|relu.d3[10]~9_combout\ & ((\u1|relu.d3[8]~10_combout\) # (!\u1|relu.d3[11]~12_combout\))) # (!\u1|relu.d3[10]~9_combout\ & (\u1|relu.d3[8]~10_combout\ & 
-- !\u1|relu.d3[11]~12_combout\)))) # (!\u1|relu.d3[9]~11_combout\ & (\u1|relu.d3[10]~9_combout\ $ ((\u1|relu.d3[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[9]~11_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[8]~10_combout\,
	datad => \u1|relu.d3[11]~12_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][9]~31_combout\);

-- Location: LCCOMB_X14_Y3_N26
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u1|u5|Mult0|mult_core|romout[3][5]~30_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][9]~31_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][9]~31_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u1|u5|Mult0|mult_core|romout[3][5]~30_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][9]~31_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u1|u5|Mult0|mult_core|romout[2][9]~31_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u1|u5|Mult0|mult_core|romout[3][5]~30_combout\ & (!\u1|u5|Mult0|mult_core|romout[2][9]~31_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[3][5]~30_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u1|u5|Mult0|mult_core|romout[2][9]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[3][5]~30_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][9]~31_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X13_Y3_N30
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X9_Y6_N4
\u1|u2|Mult0|mult_core|romout[2][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][9]~combout\ = (\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[10]~8_combout\ & ((\u1|relu.d0[9]~6_combout\) # (!\u1|relu.d0[8]~7_combout\))) # (!\u1|relu.d0[10]~8_combout\ & ((\u1|relu.d0[8]~7_combout\) # 
-- (!\u1|relu.d0[9]~6_combout\))))) # (!\u1|relu.d0[11]~5_combout\ & (\u1|relu.d0[9]~6_combout\ $ (((\u1|relu.d0[10]~8_combout\ & \u1|relu.d0[8]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X10_Y6_N22
\u1|u2|Mult0|mult_core|romout[3][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][5]~combout\ = (!\u1|r1a|Q\(15) & (\u1|r1a|Q\(14) & ((!\u1|r1a|Q\(13)) # (!\u1|r1a|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(13),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(14),
	combout => \u1|u2|Mult0|mult_core|romout[3][5]~combout\);

-- Location: LCCOMB_X11_Y6_N8
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u1|u2|Mult0|mult_core|romout[2][9]~combout\ $ (\u1|u2|Mult0|mult_core|romout[3][5]~combout\ $ (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u2|Mult0|mult_core|romout[2][9]~combout\ & ((\u1|u2|Mult0|mult_core|romout[3][5]~combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[2][9]~combout\ & (\u1|u2|Mult0|mult_core|romout[3][5]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[2][9]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[3][5]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X12_Y7_N6
\u1|u2|Mult0|mult_core|romout[0][17]~139\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[0][17]~139_combout\ = (\u1|r1a|Q\(3) & (!\u1|r1a|Q\(15) & \u1|r1a|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1a|Q\(3),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(2),
	combout => \u1|u2|Mult0|mult_core|romout[0][17]~139_combout\);

-- Location: LCCOMB_X13_Y6_N28
\u1|u2|Mult0|mult_core|romout[1][13]~138\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][13]~138_combout\ = (\u1|relu.d0[7]~1_combout\ & (\u1|relu.d0[5]~0_combout\ $ (((!\u1|relu.d0[4]~2_combout\ & !\u1|relu.d0[6]~3_combout\))))) # (!\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[4]~2_combout\ & 
-- ((\u1|relu.d0[6]~3_combout\) # (!\u1|relu.d0[5]~0_combout\))) # (!\u1|relu.d0[4]~2_combout\ & (\u1|relu.d0[6]~3_combout\ & !\u1|relu.d0[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[4]~2_combout\,
	datab => \u1|relu.d0[7]~1_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][13]~138_combout\);

-- Location: LCCOMB_X13_Y6_N6
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u2|Mult0|mult_core|romout[0][17]~139_combout\ $ (\u1|u2|Mult0|mult_core|romout[1][13]~138_combout\ $ (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # 
-- (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u2|Mult0|mult_core|romout[0][17]~139_combout\ & ((\u1|u2|Mult0|mult_core|romout[1][13]~138_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[0][17]~139_combout\ & (\u1|u2|Mult0|mult_core|romout[1][13]~138_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[0][17]~139_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[1][13]~138_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X12_Y6_N28
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X13_Y5_N8
\u1|u2|res[4]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[4]~21_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u2|res[3]~20\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u1|u2|res[3]~20\))
-- \u1|u2|res[4]~22\ = CARRY((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u1|u2|res[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u2|res[3]~20\,
	combout => \u1|u2|res[4]~21_combout\,
	cout => \u1|u2|res[4]~22\);

-- Location: FF_X13_Y5_N9
\u1|u2|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(4));

-- Location: FF_X14_Y5_N21
\u1|r2|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(4));

-- Location: LCCOMB_X21_Y4_N0
\u1|u3|Mult0|mult_core|romout[2][9]~70\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][9]~70_combout\ = (\u1|relu.d1[11]~8_combout\ & ((\u1|relu.d1[8]~6_combout\ & ((\u1|relu.d1[9]~5_combout\) # (!\u1|relu.d1[10]~4_combout\))) # (!\u1|relu.d1[8]~6_combout\ & ((!\u1|relu.d1[9]~5_combout\))))) # 
-- (!\u1|relu.d1[11]~8_combout\ & (!\u1|relu.d1[9]~5_combout\ & ((\u1|relu.d1[8]~6_combout\) # (\u1|relu.d1[10]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[11]~8_combout\,
	datab => \u1|relu.d1[8]~6_combout\,
	datac => \u1|relu.d1[10]~4_combout\,
	datad => \u1|relu.d1[9]~5_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[2][9]~70_combout\);

-- Location: LCCOMB_X22_Y4_N8
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u1|u3|Mult0|mult_core|romout[2][9]~70_combout\ & ((\u1|relu.d1[12]~7_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # (!\u1|relu.d1[12]~7_combout\ 
-- & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u1|u3|Mult0|mult_core|romout[2][9]~70_combout\ & ((\u1|relu.d1[12]~7_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|relu.d1[12]~7_combout\ & 
-- ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][9]~70_combout\ & (!\u1|relu.d1[12]~7_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][9]~70_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u1|relu.d1[12]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][9]~70_combout\,
	datab => \u1|relu.d1[12]~7_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X24_Y6_N12
\u1|u3|Mult0|mult_core|romout[1][13]~69\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][13]~69_combout\ = (\u1|relu.d1[7]~1_combout\ & (\u1|relu.d1[5]~2_combout\ $ (((!\u1|relu.d1[4]~0_combout\ & \u1|relu.d1[6]~3_combout\))))) # (!\u1|relu.d1[7]~1_combout\ & ((\u1|relu.d1[5]~2_combout\ & 
-- ((\u1|relu.d1[6]~3_combout\) # (!\u1|relu.d1[4]~0_combout\))) # (!\u1|relu.d1[5]~2_combout\ & (\u1|relu.d1[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[7]~1_combout\,
	datab => \u1|relu.d1[5]~2_combout\,
	datac => \u1|relu.d1[4]~0_combout\,
	datad => \u1|relu.d1[6]~3_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[1][13]~69_combout\);

-- Location: LCCOMB_X23_Y6_N22
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][13]~69_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u1|u3|Mult0|mult_core|romout[1][13]~69_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][13]~69_combout\ & 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u1|u3|Mult0|mult_core|romout[1][13]~69_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & (!\u1|u3|Mult0|mult_core|romout[1][13]~69_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u1|u3|Mult0|mult_core|romout[1][13]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[0][16]~67_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[1][13]~69_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y6_N28
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y5_N8
\u1|u3|res[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[4]~24_combout\ = ((\u1|r2|Q\(4) $ (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\u1|u3|res[3]~23\)))) # (GND)
-- \u1|u3|res[4]~25\ = CARRY((\u1|r2|Q\(4) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u1|u3|res[3]~23\))) # (!\u1|r2|Q\(4) & (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ 
-- & !\u1|u3|res[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(4),
	datab => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u3|res[3]~23\,
	combout => \u1|u3|res[4]~24_combout\,
	cout => \u1|u3|res[4]~25\);

-- Location: FF_X18_Y5_N9
\u1|u3|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(4));

-- Location: FF_X17_Y5_N5
\u1|r3|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(4));

-- Location: LCCOMB_X22_Y3_N28
\u1|u4|Mult0|mult_core|romout[2][9]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][9]~20_combout\ = (\u1|r1c|Q\(11) & (((!\u1|r1c|Q\(9))))) # (!\u1|r1c|Q\(11) & ((\u1|r1c|Q\(9) & ((\u1|r1c|Q\(8)))) # (!\u1|r1c|Q\(9) & (\u1|r1c|Q\(10) & !\u1|r1c|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(10),
	datab => \u1|r1c|Q\(11),
	datac => \u1|r1c|Q\(9),
	datad => \u1|r1c|Q\(8),
	combout => \u1|u4|Mult0|mult_core|romout[2][9]~20_combout\);

-- Location: LCCOMB_X22_Y3_N24
\u1|u4|Mult0|mult_core|romout[2][9]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][9]~21_combout\ = (!\u1|r1c|Q\(15) & \u1|u4|Mult0|mult_core|romout[2][9]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1c|Q\(15),
	datad => \u1|u4|Mult0|mult_core|romout[2][9]~20_combout\,
	combout => \u1|u4|Mult0|mult_core|romout[2][9]~21_combout\);

-- Location: FF_X21_Y5_N25
\u1|u1c|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(12));

-- Location: FF_X22_Y3_N23
\u1|r1c|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(12));

-- Location: LCCOMB_X22_Y3_N22
\u1|relu.d2[12]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|relu.d2[12]~0_combout\ = (\u1|r1c|Q\(12) & !\u1|r1c|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1c|Q\(12),
	datad => \u1|r1c|Q\(15),
	combout => \u1|relu.d2[12]~0_combout\);

-- Location: LCCOMB_X22_Y3_N4
\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|u4|Mult0|mult_core|romout[2][9]~21_combout\ & (\u1|relu.d2[12]~0_combout\ $ (VCC))) # (!\u1|u4|Mult0|mult_core|romout[2][9]~21_combout\ & (\u1|relu.d2[12]~0_combout\ & VCC))
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|u4|Mult0|mult_core|romout[2][9]~21_combout\ & \u1|relu.d2[12]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[2][9]~21_combout\,
	datab => \u1|relu.d2[12]~0_combout\,
	datad => VCC,
	combout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y3_N14
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ $ (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y3_N8
\u1|u4|res[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[4]~24_combout\ = ((\u1|r3|Q\(4) $ (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (!\u1|u4|res[3]~23\)))) # (GND)
-- \u1|u4|res[4]~25\ = CARRY((\u1|r3|Q\(4) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\u1|u4|res[3]~23\))) # (!\u1|r3|Q\(4) & (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- !\u1|u4|res[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(4),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u4|res[3]~23\,
	combout => \u1|u4|res[4]~24_combout\,
	cout => \u1|u4|res[4]~25\);

-- Location: FF_X18_Y3_N9
\u1|u4|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(4));

-- Location: FF_X17_Y3_N25
\u1|r4|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(4));

-- Location: LCCOMB_X17_Y2_N8
\u1|u5|res[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[4]~24_combout\ = ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ $ (\u1|r4|Q\(4) $ (!\u1|u5|res[3]~23\)))) # (GND)
-- \u1|u5|res[4]~25\ = CARRY((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|r4|Q\(4)) # (!\u1|u5|res[3]~23\))) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|r4|Q\(4) 
-- & !\u1|u5|res[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u1|r4|Q\(4),
	datad => VCC,
	cin => \u1|u5|res[3]~23\,
	combout => \u1|u5|res[4]~24_combout\,
	cout => \u1|u5|res[4]~25\);

-- Location: FF_X17_Y2_N9
\u1|u5|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(4));

-- Location: FF_X16_Y2_N1
\u1|r5|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(4));

-- Location: LCCOMB_X21_Y4_N2
\u1|u3|Mult0|mult_core|romout[2][10]~71\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][10]~71_combout\ = (\u1|relu.d1[8]~6_combout\ & (\u1|relu.d1[10]~4_combout\ $ (((\u1|relu.d1[11]~8_combout\ & \u1|relu.d1[9]~5_combout\))))) # (!\u1|relu.d1[8]~6_combout\ & (!\u1|relu.d1[10]~4_combout\ & 
-- ((\u1|relu.d1[11]~8_combout\) # (\u1|relu.d1[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[11]~8_combout\,
	datab => \u1|relu.d1[8]~6_combout\,
	datac => \u1|relu.d1[10]~4_combout\,
	datad => \u1|relu.d1[9]~5_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[2][10]~71_combout\);

-- Location: LCCOMB_X23_Y4_N28
\u1|u3|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[3][6]~combout\ = (!\u1|r1b|Q\(15) & (\u1|r1b|Q\(13) $ (\u1|r1b|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1b|Q\(13),
	datac => \u1|r1b|Q\(12),
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X22_Y4_N10
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u1|u3|Mult0|mult_core|romout[2][10]~71_combout\ $ (\u1|u3|Mult0|mult_core|romout[3][6]~combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][10]~71_combout\ & ((\u1|u3|Mult0|mult_core|romout[3][6]~combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][10]~71_combout\ & (\u1|u3|Mult0|mult_core|romout[3][6]~combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][10]~71_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[3][6]~combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X24_Y6_N18
\u1|u3|Mult0|mult_core|romout[1][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][14]~combout\ = (\u1|relu.d1[5]~2_combout\ & (((\u1|relu.d1[7]~1_combout\ & !\u1|relu.d1[4]~0_combout\)) # (!\u1|relu.d1[6]~3_combout\))) # (!\u1|relu.d1[5]~2_combout\ & (\u1|relu.d1[6]~3_combout\ $ 
-- (((!\u1|relu.d1[7]~1_combout\ & \u1|relu.d1[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[7]~1_combout\,
	datab => \u1|relu.d1[5]~2_combout\,
	datac => \u1|relu.d1[4]~0_combout\,
	datad => \u1|relu.d1[6]~3_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[1][14]~combout\);

-- Location: LCCOMB_X23_Y6_N24
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ $ (\u1|u3|Mult0|mult_core|romout[1][14]~combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][14]~combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & (\u1|u3|Mult0|mult_core|romout[1][14]~combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[0][16]~67_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[1][14]~combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X22_Y6_N30
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X12_Y6_N2
\u1|u2|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][10]~combout\ = (\u1|relu.d0[8]~7_combout\ & ((\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[10]~8_combout\) # (!\u1|relu.d0[9]~6_combout\))) # (!\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[9]~6_combout\) # 
-- (!\u1|relu.d0[10]~8_combout\))))) # (!\u1|relu.d0[8]~7_combout\ & (\u1|relu.d0[10]~8_combout\ $ (((\u1|relu.d0[11]~5_combout\ & \u1|relu.d0[9]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[8]~7_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[10]~8_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X10_Y6_N20
\u1|u2|Mult0|mult_core|romout[3][6]~141\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][6]~141_combout\ = (\u1|r1a|Q\(12) & (!\u1|r1a|Q\(15) & ((!\u1|r1a|Q\(13)) # (!\u1|r1a|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(14),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(13),
	combout => \u1|u2|Mult0|mult_core|romout[3][6]~141_combout\);

-- Location: LCCOMB_X11_Y6_N10
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u1|u2|Mult0|mult_core|romout[2][10]~combout\ & ((\u1|u2|Mult0|mult_core|romout[3][6]~141_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u2|Mult0|mult_core|romout[3][6]~141_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u1|u2|Mult0|mult_core|romout[2][10]~combout\ & ((\u1|u2|Mult0|mult_core|romout[3][6]~141_combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u1|u2|Mult0|mult_core|romout[3][6]~141_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u1|u2|Mult0|mult_core|romout[2][10]~combout\ & (!\u1|u2|Mult0|mult_core|romout[3][6]~141_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[2][10]~combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u1|u2|Mult0|mult_core|romout[3][6]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[2][10]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[3][6]~141_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X13_Y6_N22
\u1|u2|Mult0|mult_core|romout[1][14]~140\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][14]~140_combout\ = (\u1|relu.d0[4]~2_combout\ & ((\u1|relu.d0[6]~3_combout\ & ((!\u1|relu.d0[5]~0_combout\))) # (!\u1|relu.d0[6]~3_combout\ & (\u1|relu.d0[7]~1_combout\ & \u1|relu.d0[5]~0_combout\)))) # 
-- (!\u1|relu.d0[4]~2_combout\ & ((\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[5]~0_combout\) # (!\u1|relu.d0[6]~3_combout\))) # (!\u1|relu.d0[7]~1_combout\ & (!\u1|relu.d0[6]~3_combout\ & \u1|relu.d0[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[4]~2_combout\,
	datab => \u1|relu.d0[7]~1_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][14]~140_combout\);

-- Location: LCCOMB_X13_Y6_N8
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u2|Mult0|mult_core|romout[1][14]~140_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u1|u2|Mult0|mult_core|romout[1][14]~140_combout\ & 
-- ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u1|u2|Mult0|mult_core|romout[1][14]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[1][14]~140_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X12_Y6_N30
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X13_Y5_N10
\u1|u2|res[5]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[5]~23_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u2|res[4]~22\ $ (GND))) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u2|res[4]~22\ & 
-- VCC))
-- \u1|u2|res[5]~24\ = CARRY((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u1|u2|res[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u2|res[4]~22\,
	combout => \u1|u2|res[5]~23_combout\,
	cout => \u1|u2|res[5]~24\);

-- Location: FF_X13_Y5_N11
\u1|u2|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(5));

-- Location: FF_X14_Y5_N19
\u1|r2|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(5));

-- Location: LCCOMB_X18_Y5_N10
\u1|u3|res[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[5]~26_combout\ = (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|r2|Q\(5) & (\u1|u3|res[4]~25\ & VCC)) # (!\u1|r2|Q\(5) & (!\u1|u3|res[4]~25\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|r2|Q\(5) & (!\u1|u3|res[4]~25\)) # (!\u1|r2|Q\(5) & ((\u1|u3|res[4]~25\) # (GND)))))
-- \u1|u3|res[5]~27\ = CARRY((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u1|r2|Q\(5) & !\u1|u3|res[4]~25\)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((!\u1|u3|res[4]~25\) # (!\u1|r2|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u1|r2|Q\(5),
	datad => VCC,
	cin => \u1|u3|res[4]~25\,
	combout => \u1|u3|res[5]~26_combout\,
	cout => \u1|u3|res[5]~27\);

-- Location: FF_X18_Y5_N11
\u1|u3|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(5));

-- Location: FF_X17_Y5_N27
\u1|r3|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(5));

-- Location: FF_X21_Y5_N27
\u1|u1c|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(13));

-- Location: FF_X22_Y3_N25
\u1|r1c|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(13));

-- Location: LCCOMB_X23_Y3_N4
\u1|u4|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[3][6]~combout\ = (!\u1|r1c|Q\(15) & (\u1|r1c|Q\(13) $ (\u1|r1c|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1c|Q\(13),
	datac => \u1|r1c|Q\(15),
	datad => \u1|r1c|Q\(12),
	combout => \u1|u4|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X23_Y4_N24
\u1|u4|Mult0|mult_core|romout[2][10]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][10]~22_combout\ = (\u1|r1c|Q\(9) & (\u1|r1c|Q\(10))) # (!\u1|r1c|Q\(9) & ((\u1|r1c|Q\(10) & (\u1|r1c|Q\(8) & !\u1|r1c|Q\(11))) # (!\u1|r1c|Q\(10) & ((\u1|r1c|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(9),
	datab => \u1|r1c|Q\(10),
	datac => \u1|r1c|Q\(8),
	datad => \u1|r1c|Q\(11),
	combout => \u1|u4|Mult0|mult_core|romout[2][10]~22_combout\);

-- Location: LCCOMB_X23_Y4_N0
\u1|u4|Mult0|mult_core|romout[2][10]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][10]~23_combout\ = (!\u1|r1c|Q\(15) & \u1|u4|Mult0|mult_core|romout[2][10]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|r1c|Q\(15),
	datad => \u1|u4|Mult0|mult_core|romout[2][10]~22_combout\,
	combout => \u1|u4|Mult0|mult_core|romout[2][10]~23_combout\);

-- Location: LCCOMB_X22_Y3_N6
\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u1|u4|Mult0|mult_core|romout[3][6]~combout\ & ((\u1|u4|Mult0|mult_core|romout[2][10]~23_combout\ & (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u1|u4|Mult0|mult_core|romout[2][10]~23_combout\ & (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u1|u4|Mult0|mult_core|romout[3][6]~combout\ & ((\u1|u4|Mult0|mult_core|romout[2][10]~23_combout\ & 
-- (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u1|u4|Mult0|mult_core|romout[2][10]~23_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u1|u4|Mult0|mult_core|romout[3][6]~combout\ & (!\u1|u4|Mult0|mult_core|romout[2][10]~23_combout\ & !\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u1|u4|Mult0|mult_core|romout[3][6]~combout\ & ((!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u1|u4|Mult0|mult_core|romout[2][10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u1|u4|Mult0|mult_core|romout[2][10]~23_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y3_N16
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y3_N10
\u1|u4|res[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[5]~26_combout\ = (\u1|r3|Q\(5) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u1|u4|res[4]~25\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\u1|u4|res[4]~25\)))) # (!\u1|r3|Q\(5) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|u4|res[4]~25\)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- ((\u1|u4|res[4]~25\) # (GND)))))
-- \u1|u4|res[5]~27\ = CARRY((\u1|r3|Q\(5) & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u1|u4|res[4]~25\)) # (!\u1|r3|Q\(5) & ((!\u1|u4|res[4]~25\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(5),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u4|res[4]~25\,
	combout => \u1|u4|res[5]~26_combout\,
	cout => \u1|u4|res[5]~27\);

-- Location: FF_X18_Y3_N11
\u1|u4|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(5));

-- Location: FF_X17_Y3_N11
\u1|r4|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(5));

-- Location: LCCOMB_X12_Y4_N8
\u1|u5|Mult0|mult_core|romout[1][14]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][14]~32_combout\ = \u1|relu.d3[5]~2_combout\ $ (((\u1|relu.d3[7]~3_combout\ & (\u1|relu.d3[4]~1_combout\ & \u1|relu.d3[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[1][14]~32_combout\);

-- Location: LCCOMB_X12_Y3_N10
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u1|u5|Mult0|mult_core|romout[1][14]~32_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u1|u5|Mult0|mult_core|romout[1][14]~32_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u5|Mult0|mult_core|romout[1][14]~32_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u5|Mult0|mult_core|romout[1][14]~32_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X14_Y4_N28
\u1|u5|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[3][6]~combout\ = (!\u1|r1d|Q\(15) & ((\u1|r1d|Q\(14) & ((!\u1|r1d|Q\(13)))) # (!\u1|r1d|Q\(14) & (\u1|r1d|Q\(12) & \u1|r1d|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(14),
	datab => \u1|r1d|Q\(12),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(13),
	combout => \u1|u5|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X14_Y3_N14
\u1|u5|Mult0|mult_core|romout[2][10]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][10]~33_combout\ = (\u1|relu.d3[9]~11_combout\ & ((\u1|relu.d3[10]~9_combout\ & ((\u1|relu.d3[11]~12_combout\) # (!\u1|relu.d3[8]~10_combout\))) # (!\u1|relu.d3[10]~9_combout\ & ((\u1|relu.d3[8]~10_combout\) # 
-- (!\u1|relu.d3[11]~12_combout\))))) # (!\u1|relu.d3[9]~11_combout\ & (\u1|relu.d3[11]~12_combout\ $ (((\u1|relu.d3[10]~9_combout\ & \u1|relu.d3[8]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[9]~11_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[8]~10_combout\,
	datad => \u1|relu.d3[11]~12_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][10]~33_combout\);

-- Location: LCCOMB_X14_Y3_N28
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u1|u5|Mult0|mult_core|romout[3][6]~combout\ $ (\u1|u5|Mult0|mult_core|romout[2][10]~33_combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u1|u5|Mult0|mult_core|romout[3][6]~combout\ & ((\u1|u5|Mult0|mult_core|romout[2][10]~33_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u1|u5|Mult0|mult_core|romout[3][6]~combout\ & (\u1|u5|Mult0|mult_core|romout[2][10]~33_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][10]~33_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X13_Y2_N0
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y2_N10
\u1|u5|res[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[5]~26_combout\ = (\u1|r4|Q\(5) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u5|res[4]~25\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u1|u5|res[4]~25\)))) # (!\u1|r4|Q\(5) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u1|u5|res[4]~25\)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- ((\u1|u5|res[4]~25\) # (GND)))))
-- \u1|u5|res[5]~27\ = CARRY((\u1|r4|Q\(5) & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u5|res[4]~25\)) # (!\u1|r4|Q\(5) & ((!\u1|u5|res[4]~25\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r4|Q\(5),
	datab => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u5|res[4]~25\,
	combout => \u1|u5|res[5]~26_combout\,
	cout => \u1|u5|res[5]~27\);

-- Location: FF_X17_Y2_N11
\u1|u5|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(5));

-- Location: FF_X16_Y2_N27
\u1|r5|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(5));

-- Location: LCCOMB_X13_Y6_N20
\u1|u2|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][15]~combout\ = (\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[4]~2_combout\ & ((\u1|relu.d0[5]~0_combout\) # (!\u1|relu.d0[6]~3_combout\))) # (!\u1|relu.d0[4]~2_combout\ & (!\u1|relu.d0[6]~3_combout\ & 
-- \u1|relu.d0[5]~0_combout\)))) # (!\u1|relu.d0[7]~1_combout\ & ((\u1|relu.d0[6]~3_combout\ & ((!\u1|relu.d0[5]~0_combout\))) # (!\u1|relu.d0[6]~3_combout\ & (\u1|relu.d0[4]~2_combout\ & \u1|relu.d0[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[4]~2_combout\,
	datab => \u1|relu.d0[7]~1_combout\,
	datac => \u1|relu.d0[6]~3_combout\,
	datad => \u1|relu.d0[5]~0_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X13_Y6_N10
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u1|u2|Mult0|mult_core|romout[1][15]~combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u1|u2|Mult0|mult_core|romout[1][15]~combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u2|Mult0|mult_core|romout[1][15]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X10_Y6_N14
\u1|u2|Mult0|mult_core|romout[3][7]~142\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][7]~142_combout\ = (\u1|r1a|Q\(15)) # (((\u1|r1a|Q\(12) & \u1|r1a|Q\(14))) # (!\u1|r1a|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(14),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(13),
	combout => \u1|u2|Mult0|mult_core|romout[3][7]~142_combout\);

-- Location: LCCOMB_X12_Y6_N8
\u1|u2|Mult0|mult_core|romout[2][11]~143\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][11]~143_combout\ = (\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[10]~8_combout\ & ((!\u1|relu.d0[8]~7_combout\) # (!\u1|relu.d0[9]~6_combout\))) # (!\u1|relu.d0[10]~8_combout\ & (!\u1|relu.d0[9]~6_combout\ & 
-- !\u1|relu.d0[8]~7_combout\)))) # (!\u1|relu.d0[11]~5_combout\ & (\u1|relu.d0[9]~6_combout\ $ (((!\u1|relu.d0[10]~8_combout\ & \u1|relu.d0[8]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][11]~143_combout\);

-- Location: LCCOMB_X11_Y6_N12
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u1|u2|Mult0|mult_core|romout[3][7]~142_combout\ $ (\u1|u2|Mult0|mult_core|romout[2][11]~143_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u1|u2|Mult0|mult_core|romout[3][7]~142_combout\ & (\u1|u2|Mult0|mult_core|romout[2][11]~143_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[3][7]~142_combout\ & ((\u1|u2|Mult0|mult_core|romout[2][11]~143_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[3][7]~142_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[2][11]~143_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X12_Y5_N0
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X13_Y5_N12
\u1|u2|res[6]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[6]~25_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u1|u2|res[5]~24\)) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u2|res[5]~24\) # (GND)))
-- \u1|u2|res[6]~26\ = CARRY((!\u1|u2|res[5]~24\) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u2|res[5]~24\,
	combout => \u1|u2|res[6]~25_combout\,
	cout => \u1|u2|res[6]~26\);

-- Location: FF_X13_Y5_N13
\u1|u2|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(6));

-- Location: FF_X14_Y5_N9
\u1|r2|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(6));

-- Location: LCCOMB_X23_Y4_N6
\u1|u3|Mult0|mult_core|romout[3][7]~73\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[3][7]~73_combout\ = (!\u1|r1b|Q\(15) & (\u1|r1b|Q\(14) $ (((\u1|r1b|Q\(13)) # (\u1|r1b|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(14),
	datab => \u1|r1b|Q\(13),
	datac => \u1|r1b|Q\(12),
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[3][7]~73_combout\);

-- Location: LCCOMB_X21_Y4_N4
\u1|u3|Mult0|mult_core|romout[2][11]~74\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][11]~74_combout\ = (\u1|relu.d1[11]~8_combout\ & ((\u1|relu.d1[9]~5_combout\) # ((\u1|relu.d1[8]~6_combout\ & !\u1|relu.d1[10]~4_combout\)))) # (!\u1|relu.d1[11]~8_combout\ & ((\u1|relu.d1[10]~4_combout\ & 
-- ((!\u1|relu.d1[9]~5_combout\))) # (!\u1|relu.d1[10]~4_combout\ & (\u1|relu.d1[8]~6_combout\ & \u1|relu.d1[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[11]~8_combout\,
	datab => \u1|relu.d1[8]~6_combout\,
	datac => \u1|relu.d1[10]~4_combout\,
	datad => \u1|relu.d1[9]~5_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[2][11]~74_combout\);

-- Location: LCCOMB_X22_Y4_N12
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u1|u3|Mult0|mult_core|romout[3][7]~73_combout\ & ((\u1|u3|Mult0|mult_core|romout[2][11]~74_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][11]~74_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u1|u3|Mult0|mult_core|romout[3][7]~73_combout\ & ((\u1|u3|Mult0|mult_core|romout[2][11]~74_combout\ & 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u1|u3|Mult0|mult_core|romout[2][11]~74_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u1|u3|Mult0|mult_core|romout[3][7]~73_combout\ & (!\u1|u3|Mult0|mult_core|romout[2][11]~74_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[3][7]~73_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u1|u3|Mult0|mult_core|romout[2][11]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[3][7]~73_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[2][11]~74_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X24_Y6_N16
\u1|u3|Mult0|mult_core|romout[1][15]~72\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][15]~72_combout\ = (\u1|relu.d1[7]~1_combout\ & (!\u1|relu.d1[5]~2_combout\ & ((!\u1|relu.d1[6]~3_combout\)))) # (!\u1|relu.d1[7]~1_combout\ & ((\u1|relu.d1[5]~2_combout\) # ((\u1|relu.d1[4]~0_combout\) # 
-- (\u1|relu.d1[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[7]~1_combout\,
	datab => \u1|relu.d1[5]~2_combout\,
	datac => \u1|relu.d1[4]~0_combout\,
	datad => \u1|relu.d1[6]~3_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[1][15]~72_combout\);

-- Location: LCCOMB_X23_Y6_N26
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][15]~72_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ & VCC)) # 
-- (!\u1|u3|Mult0|mult_core|romout[1][15]~72_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)))) # (!\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & ((\u1|u3|Mult0|mult_core|romout[1][15]~72_combout\ & 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u1|u3|Mult0|mult_core|romout[1][15]~72_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & (!\u1|u3|Mult0|mult_core|romout[1][15]~72_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u1|u3|Mult0|mult_core|romout[1][15]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[0][16]~67_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[1][15]~72_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y5_N0
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y5_N12
\u1|u3|res[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[6]~28_combout\ = ((\u1|r2|Q\(6) $ (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ $ (!\u1|u3|res[5]~27\)))) # (GND)
-- \u1|u3|res[6]~29\ = CARRY((\u1|r2|Q\(6) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u1|u3|res[5]~27\))) # (!\u1|r2|Q\(6) & (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ 
-- & !\u1|u3|res[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(6),
	datab => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u3|res[5]~27\,
	combout => \u1|u3|res[6]~28_combout\,
	cout => \u1|u3|res[6]~29\);

-- Location: FF_X18_Y5_N13
\u1|u3|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(6));

-- Location: FF_X17_Y5_N29
\u1|r3|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(6));

-- Location: FF_X21_Y5_N29
\u1|u1c|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1c|res[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1c|res\(14));

-- Location: FF_X22_Y3_N31
\u1|r1c|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1c|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r1d|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1c|Q\(14));

-- Location: LCCOMB_X22_Y3_N30
\u1|u4|Mult0|mult_core|romout[3][7]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[3][7]~24_combout\ = (!\u1|r1c|Q\(15) & (\u1|r1c|Q\(14) $ (((\u1|r1c|Q\(12)) # (\u1|r1c|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(12),
	datab => \u1|r1c|Q\(13),
	datac => \u1|r1c|Q\(14),
	datad => \u1|r1c|Q\(15),
	combout => \u1|u4|Mult0|mult_core|romout[3][7]~24_combout\);

-- Location: LCCOMB_X22_Y3_N20
\u1|u4|Mult0|mult_core|romout[2][11]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[2][11]~25_combout\ = (!\u1|r1c|Q\(15) & (\u1|r1c|Q\(11) & ((\u1|r1c|Q\(9)) # (\u1|r1c|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(15),
	datab => \u1|r1c|Q\(9),
	datac => \u1|r1c|Q\(10),
	datad => \u1|r1c|Q\(11),
	combout => \u1|u4|Mult0|mult_core|romout[2][11]~25_combout\);

-- Location: LCCOMB_X22_Y3_N8
\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|u4|Mult0|mult_core|romout[3][7]~24_combout\ $ (\u1|u4|Mult0|mult_core|romout[2][11]~25_combout\ $ (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|u4|Mult0|mult_core|romout[3][7]~24_combout\ & ((\u1|u4|Mult0|mult_core|romout[2][11]~25_combout\) # (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u1|u4|Mult0|mult_core|romout[3][7]~24_combout\ & (\u1|u4|Mult0|mult_core|romout[2][11]~25_combout\ & !\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[3][7]~24_combout\,
	datab => \u1|u4|Mult0|mult_core|romout[2][11]~25_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y3_N18
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ $ (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y3_N12
\u1|u4|res[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[6]~28_combout\ = ((\u1|r3|Q\(6) $ (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (!\u1|u4|res[5]~27\)))) # (GND)
-- \u1|u4|res[6]~29\ = CARRY((\u1|r3|Q\(6) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\u1|u4|res[5]~27\))) # (!\u1|r3|Q\(6) & (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ 
-- & !\u1|u4|res[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(6),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u4|res[5]~27\,
	combout => \u1|u4|res[6]~28_combout\,
	cout => \u1|u4|res[6]~29\);

-- Location: FF_X18_Y3_N13
\u1|u4|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(6));

-- Location: FF_X17_Y3_N1
\u1|r4|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(6));

-- Location: LCCOMB_X16_Y4_N8
\u1|u5|Mult0|mult_core|romout[1][15]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][15]~34_combout\ = (\u1|relu.d3[6]~0_combout\ & (((!\u1|r1d|Q\(5)) # (!\u1|r1d|Q\(4))) # (!\u1|r1d|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(7),
	datab => \u1|r1d|Q\(4),
	datac => \u1|relu.d3[6]~0_combout\,
	datad => \u1|r1d|Q\(5),
	combout => \u1|u5|Mult0|mult_core|romout[1][15]~34_combout\);

-- Location: LCCOMB_X12_Y3_N12
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u5|Mult0|mult_core|romout[1][15]~34_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # (!\u1|u5|Mult0|mult_core|romout[1][15]~34_combout\ & 
-- ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ = CARRY((!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (!\u1|u5|Mult0|mult_core|romout[1][15]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u5|Mult0|mult_core|romout[1][15]~34_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X14_Y3_N12
\u1|u5|Mult0|mult_core|romout[2][11]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][11]~35_combout\ = (\u1|relu.d3[9]~11_combout\ & ((\u1|relu.d3[10]~9_combout\ & (!\u1|relu.d3[8]~10_combout\ & !\u1|relu.d3[11]~12_combout\)) # (!\u1|relu.d3[10]~9_combout\ & ((\u1|relu.d3[11]~12_combout\))))) # 
-- (!\u1|relu.d3[9]~11_combout\ & (\u1|relu.d3[10]~9_combout\ & ((!\u1|relu.d3[11]~12_combout\) # (!\u1|relu.d3[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[9]~11_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[8]~10_combout\,
	datad => \u1|relu.d3[11]~12_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][11]~35_combout\);

-- Location: LCCOMB_X14_Y4_N18
\u1|u5|Mult0|mult_core|romout[3][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[3][7]~combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(12) $ (((\u1|r1d|Q\(14) & \u1|r1d|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(14),
	datab => \u1|r1d|Q\(12),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(13),
	combout => \u1|u5|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X14_Y3_N30
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u1|u5|Mult0|mult_core|romout[2][11]~35_combout\ & ((\u1|u5|Mult0|mult_core|romout[3][7]~combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[3][7]~combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u1|u5|Mult0|mult_core|romout[2][11]~35_combout\ & ((\u1|u5|Mult0|mult_core|romout[3][7]~combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u1|u5|Mult0|mult_core|romout[3][7]~combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u1|u5|Mult0|mult_core|romout[2][11]~35_combout\ & (!\u1|u5|Mult0|mult_core|romout[3][7]~combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][11]~35_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u1|u5|Mult0|mult_core|romout[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[2][11]~35_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X13_Y2_N2
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y2_N12
\u1|u5|res[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[6]~28_combout\ = ((\u1|r4|Q\(6) $ (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ $ (!\u1|u5|res[5]~27\)))) # (GND)
-- \u1|u5|res[6]~29\ = CARRY((\u1|r4|Q\(6) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u1|u5|res[5]~27\))) # (!\u1|r4|Q\(6) & (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ 
-- & !\u1|u5|res[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r4|Q\(6),
	datab => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u5|res[5]~27\,
	combout => \u1|u5|res[6]~28_combout\,
	cout => \u1|u5|res[6]~29\);

-- Location: FF_X17_Y2_N13
\u1|u5|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(6));

-- Location: FF_X16_Y2_N9
\u1|r5|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(6));

-- Location: LCCOMB_X16_Y4_N22
\u1|u5|Mult0|mult_core|romout[1][16]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[1][16]~36_combout\ = (\u1|relu.d3[7]~3_combout\ & (((!\u1|r1d|Q\(4)) # (!\u1|r1d|Q\(5))) # (!\u1|r1d|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(6),
	datab => \u1|r1d|Q\(5),
	datac => \u1|relu.d3[7]~3_combout\,
	datad => \u1|r1d|Q\(4),
	combout => \u1|u5|Mult0|mult_core|romout[1][16]~36_combout\);

-- Location: LCCOMB_X12_Y3_N14
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ = (\u1|u5|Mult0|mult_core|romout[1][16]~36_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ $ (GND))) # (!\u1|u5|Mult0|mult_core|romout[1][16]~36_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\ = CARRY((\u1|u5|Mult0|mult_core|romout[1][16]~36_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u5|Mult0|mult_core|romout[1][16]~36_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X14_Y2_N18
\u1|u5|Mult0|mult_core|romout[2][12]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][12]~38_combout\ = (\u1|relu.d3[10]~9_combout\ & ((\u1|relu.d3[8]~10_combout\ & (!\u1|relu.d3[11]~12_combout\ & \u1|relu.d3[9]~11_combout\)) # (!\u1|relu.d3[8]~10_combout\ & (\u1|relu.d3[11]~12_combout\ & 
-- !\u1|relu.d3[9]~11_combout\)))) # (!\u1|relu.d3[10]~9_combout\ & (((\u1|relu.d3[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[8]~10_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[11]~12_combout\,
	datad => \u1|relu.d3[9]~11_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][12]~38_combout\);

-- Location: LCCOMB_X14_Y4_N20
\u1|u5|Mult0|mult_core|romout[3][8]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[3][8]~37_combout\ = (\u1|r1d|Q\(15)) # (((\u1|r1d|Q\(14) & \u1|r1d|Q\(12))) # (!\u1|r1d|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(14),
	datab => \u1|r1d|Q\(12),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(13),
	combout => \u1|u5|Mult0|mult_core|romout[3][8]~37_combout\);

-- Location: LCCOMB_X14_Y2_N0
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u1|u5|Mult0|mult_core|romout[2][12]~38_combout\ $ (\u1|u5|Mult0|mult_core|romout[3][8]~37_combout\ $ (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u1|u5|Mult0|mult_core|romout[2][12]~38_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\) # (!\u1|u5|Mult0|mult_core|romout[3][8]~37_combout\))) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][12]~38_combout\ & (!\u1|u5|Mult0|mult_core|romout[3][8]~37_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[2][12]~38_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[3][8]~37_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X13_Y2_N4
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ $ (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X22_Y3_N18
\u1|u4|Mult0|mult_core|romout[3][8]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[3][8]~26_combout\ = (!\u1|r1c|Q\(12) & (!\u1|r1c|Q\(15) & ((\u1|r1c|Q\(14)) # (\u1|r1c|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(12),
	datab => \u1|r1c|Q\(14),
	datac => \u1|r1c|Q\(15),
	datad => \u1|r1c|Q\(13),
	combout => \u1|u4|Mult0|mult_core|romout[3][8]~26_combout\);

-- Location: LCCOMB_X22_Y3_N10
\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u1|u4|Mult0|mult_core|romout[3][8]~26_combout\ & (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|u4|Mult0|mult_core|romout[3][8]~26_combout\ & 
-- ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u1|u4|Mult0|mult_core|romout[3][8]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u4|Mult0|mult_core|romout[3][8]~26_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y3_N20
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X13_Y8_N16
\u1|u2|Mult0|mult_core|romout[1][16]~149\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][16]~149_combout\ = (!\u1|r1a|Q\(15) & ((\u1|r1a|Q\(6) & (!\u1|r1a|Q\(7) & \u1|r1a|Q\(5))) # (!\u1|r1a|Q\(6) & (\u1|r1a|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(6),
	datab => \u1|r1a|Q\(7),
	datac => \u1|r1a|Q\(5),
	datad => \u1|r1a|Q\(15),
	combout => \u1|u2|Mult0|mult_core|romout[1][16]~149_combout\);

-- Location: LCCOMB_X13_Y6_N12
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u2|Mult0|mult_core|romout[1][16]~149_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # (!\u1|u2|Mult0|mult_core|romout[1][16]~149_combout\ & 
-- ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ = CARRY((!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (!\u1|u2|Mult0|mult_core|romout[1][16]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|romout[1][16]~149_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X12_Y6_N6
\u1|u2|Mult0|mult_core|romout[2][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][12]~combout\ = (\u1|relu.d0[11]~5_combout\ & (\u1|relu.d0[10]~8_combout\ $ (((\u1|relu.d0[8]~7_combout\))))) # (!\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[10]~8_combout\ & (\u1|relu.d0[9]~6_combout\ $ 
-- (!\u1|relu.d0[8]~7_combout\))) # (!\u1|relu.d0[10]~8_combout\ & (\u1|relu.d0[9]~6_combout\ & !\u1|relu.d0[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X10_Y6_N4
\u1|u2|Mult0|mult_core|romout[3][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][8]~combout\ = (!\u1|r1a|Q\(15) & ((\u1|r1a|Q\(12) & ((\u1|r1a|Q\(13)) # (!\u1|r1a|Q\(14)))) # (!\u1|r1a|Q\(12) & (\u1|r1a|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(14),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(13),
	combout => \u1|u2|Mult0|mult_core|romout[3][8]~combout\);

-- Location: LCCOMB_X11_Y6_N14
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u1|u2|Mult0|mult_core|romout[2][12]~combout\ & ((\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u1|u2|Mult0|mult_core|romout[2][12]~combout\ & ((\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u1|u2|Mult0|mult_core|romout[2][12]~combout\ & (!\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[2][12]~combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u1|u2|Mult0|mult_core|romout[3][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[2][12]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X12_Y5_N2
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X13_Y5_N14
\u1|u2|res[7]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[7]~27_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u1|u2|res[6]~26\))) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u2|res[6]~26\ $ 
-- (GND)))
-- \u1|u2|res[7]~28\ = CARRY((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u1|u2|res[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u2|res[6]~26\,
	combout => \u1|u2|res[7]~27_combout\,
	cout => \u1|u2|res[7]~28\);

-- Location: FF_X13_Y5_N15
\u1|u2|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(7));

-- Location: FF_X14_Y5_N15
\u1|r2|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(7));

-- Location: LCCOMB_X25_Y6_N8
\u1|u3|Mult0|mult_core|romout[1][16]~75\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][16]~75_combout\ = (\u1|r1b|Q\(6)) # (\u1|r1b|Q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1b|Q\(6),
	datad => \u1|r1b|Q\(7),
	combout => \u1|u3|Mult0|mult_core|romout[1][16]~75_combout\);

-- Location: LCCOMB_X25_Y6_N10
\u1|u3|Mult0|mult_core|romout[1][16]~76\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[1][16]~76_combout\ = (!\u1|r1b|Q\(15) & ((\u1|r1b|Q\(4)) # ((\u1|u3|Mult0|mult_core|romout[1][16]~75_combout\) # (\u1|r1b|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(4),
	datab => \u1|r1b|Q\(15),
	datac => \u1|u3|Mult0|mult_core|romout[1][16]~75_combout\,
	datad => \u1|r1b|Q\(5),
	combout => \u1|u3|Mult0|mult_core|romout[1][16]~76_combout\);

-- Location: LCCOMB_X23_Y6_N28
\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = \u1|u3|Mult0|mult_core|romout[0][16]~67_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (!\u1|u3|Mult0|mult_core|romout[1][16]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[0][16]~67_combout\,
	datad => \u1|u3|Mult0|mult_core|romout[1][16]~76_combout\,
	cin => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X23_Y4_N20
\u1|u3|Mult0|mult_core|romout[3][8]~77\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[3][8]~77_combout\ = (!\u1|r1b|Q\(12) & (!\u1|r1b|Q\(15) & ((\u1|r1b|Q\(14)) # (\u1|r1b|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(14),
	datab => \u1|r1b|Q\(13),
	datac => \u1|r1b|Q\(12),
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[3][8]~77_combout\);

-- Location: LCCOMB_X21_Y4_N22
\u1|u3|Mult0|mult_core|romout[2][12]~78\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][12]~78_combout\ = \u1|relu.d1[8]~6_combout\ $ (((\u1|relu.d1[11]~8_combout\ & (!\u1|relu.d1[10]~4_combout\)) # (!\u1|relu.d1[11]~8_combout\ & (\u1|relu.d1[10]~4_combout\ & \u1|relu.d1[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[11]~8_combout\,
	datab => \u1|relu.d1[8]~6_combout\,
	datac => \u1|relu.d1[10]~4_combout\,
	datad => \u1|relu.d1[9]~5_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[2][12]~78_combout\);

-- Location: LCCOMB_X22_Y4_N14
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u1|u3|Mult0|mult_core|romout[3][8]~77_combout\ $ (\u1|u3|Mult0|mult_core|romout[2][12]~78_combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u1|u3|Mult0|mult_core|romout[3][8]~77_combout\ & ((\u1|u3|Mult0|mult_core|romout[2][12]~78_combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[3][8]~77_combout\ & (\u1|u3|Mult0|mult_core|romout[2][12]~78_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[3][8]~77_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[2][12]~78_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y5_N2
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y5_N14
\u1|u3|res[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[7]~30_combout\ = (\u1|r2|Q\(7) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u3|res[6]~29\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u1|u3|res[6]~29\)))) # (!\u1|r2|Q\(7) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u1|u3|res[6]~29\)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- ((\u1|u3|res[6]~29\) # (GND)))))
-- \u1|u3|res[7]~31\ = CARRY((\u1|r2|Q\(7) & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u3|res[6]~29\)) # (!\u1|r2|Q\(7) & ((!\u1|u3|res[6]~29\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(7),
	datab => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u3|res[6]~29\,
	combout => \u1|u3|res[7]~30_combout\,
	cout => \u1|u3|res[7]~31\);

-- Location: FF_X18_Y5_N15
\u1|u3|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(7));

-- Location: FF_X17_Y5_N11
\u1|r3|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(7));

-- Location: LCCOMB_X18_Y3_N14
\u1|u4|res[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[7]~30_combout\ = (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|r3|Q\(7) & (\u1|u4|res[6]~29\ & VCC)) # (!\u1|r3|Q\(7) & (!\u1|u4|res[6]~29\)))) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|r3|Q\(7) & (!\u1|u4|res[6]~29\)) # (!\u1|r3|Q\(7) & ((\u1|u4|res[6]~29\) # (GND)))))
-- \u1|u4|res[7]~31\ = CARRY((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|r3|Q\(7) & !\u1|u4|res[6]~29\)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- ((!\u1|u4|res[6]~29\) # (!\u1|r3|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|r3|Q\(7),
	datad => VCC,
	cin => \u1|u4|res[6]~29\,
	combout => \u1|u4|res[7]~30_combout\,
	cout => \u1|u4|res[7]~31\);

-- Location: FF_X18_Y3_N15
\u1|u4|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(7));

-- Location: FF_X17_Y3_N7
\u1|r4|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(7));

-- Location: LCCOMB_X17_Y2_N14
\u1|u5|res[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[7]~30_combout\ = (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|r4|Q\(7) & (\u1|u5|res[6]~29\ & VCC)) # (!\u1|r4|Q\(7) & (!\u1|u5|res[6]~29\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|r4|Q\(7) & (!\u1|u5|res[6]~29\)) # (!\u1|r4|Q\(7) & ((\u1|u5|res[6]~29\) # (GND)))))
-- \u1|u5|res[7]~31\ = CARRY((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|r4|Q\(7) & !\u1|u5|res[6]~29\)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((!\u1|u5|res[6]~29\) # (!\u1|r4|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u1|r4|Q\(7),
	datad => VCC,
	cin => \u1|u5|res[6]~29\,
	combout => \u1|u5|res[7]~30_combout\,
	cout => \u1|u5|res[7]~31\);

-- Location: FF_X17_Y2_N15
\u1|u5|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(7));

-- Location: FF_X16_Y2_N23
\u1|r5|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(7));

-- Location: LCCOMB_X9_Y6_N22
\u1|u2|Mult0|mult_core|romout[2][13]~145\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][13]~145_combout\ = (\u1|relu.d0[11]~5_combout\ & (\u1|relu.d0[9]~6_combout\ $ (((!\u1|relu.d0[10]~8_combout\ & !\u1|relu.d0[8]~7_combout\))))) # (!\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[10]~8_combout\ & 
-- ((\u1|relu.d0[8]~7_combout\) # (!\u1|relu.d0[9]~6_combout\))) # (!\u1|relu.d0[10]~8_combout\ & (!\u1|relu.d0[9]~6_combout\ & \u1|relu.d0[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][13]~145_combout\);

-- Location: LCCOMB_X11_Y6_N16
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u1|u2|Mult0|mult_core|romout[3][4]~combout\ $ (\u1|u2|Mult0|mult_core|romout[2][13]~145_combout\ $ (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u1|u2|Mult0|mult_core|romout[3][4]~combout\ & ((\u1|u2|Mult0|mult_core|romout[2][13]~145_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[3][4]~combout\ & (\u1|u2|Mult0|mult_core|romout[2][13]~145_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[3][4]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[2][13]~145_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X13_Y8_N20
\u1|u2|Mult0|mult_core|romout[1][17]~144\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[1][17]~144_combout\ = (\u1|r1a|Q\(6) & (\u1|r1a|Q\(7) & !\u1|r1a|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(6),
	datab => \u1|r1a|Q\(7),
	datad => \u1|r1a|Q\(15),
	combout => \u1|u2|Mult0|mult_core|romout[1][17]~144_combout\);

-- Location: LCCOMB_X13_Y6_N14
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ = (\u1|u2|Mult0|mult_core|romout[1][17]~144_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ $ (GND))) # (!\u1|u2|Mult0|mult_core|romout[1][17]~144_combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\ = CARRY((\u1|u2|Mult0|mult_core|romout[1][17]~144_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|romout[1][17]~144_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X12_Y5_N4
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ $ 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X13_Y5_N16
\u1|u2|res[8]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[8]~29_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u1|u2|res[7]~28\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u2|res[7]~28\))
-- \u1|u2|res[8]~30\ = CARRY((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u1|u2|res[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u2|res[7]~28\,
	combout => \u1|u2|res[8]~29_combout\,
	cout => \u1|u2|res[8]~30\);

-- Location: FF_X13_Y5_N17
\u1|u2|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[8]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(8));

-- Location: FF_X14_Y5_N5
\u1|r2|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(8));

-- Location: LCCOMB_X21_Y4_N16
\u1|u3|Mult0|mult_core|romout[2][13]~79\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][13]~79_combout\ = (\u1|relu.d1[11]~8_combout\ & (\u1|relu.d1[9]~5_combout\ $ (((!\u1|relu.d1[8]~6_combout\ & \u1|relu.d1[10]~4_combout\))))) # (!\u1|relu.d1[11]~8_combout\ & ((\u1|relu.d1[8]~6_combout\ & 
-- ((\u1|relu.d1[10]~4_combout\) # (!\u1|relu.d1[9]~5_combout\))) # (!\u1|relu.d1[8]~6_combout\ & ((\u1|relu.d1[9]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[11]~8_combout\,
	datab => \u1|relu.d1[8]~6_combout\,
	datac => \u1|relu.d1[10]~4_combout\,
	datad => \u1|relu.d1[9]~5_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[2][13]~79_combout\);

-- Location: LCCOMB_X23_Y4_N22
\u1|u3|Mult0|mult_core|romout[3][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[3][9]~combout\ = (!\u1|r1b|Q\(13) & (!\u1|r1b|Q\(15) & ((\u1|r1b|Q\(14)) # (\u1|r1b|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(14),
	datab => \u1|r1b|Q\(13),
	datac => \u1|r1b|Q\(12),
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X22_Y4_N16
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u1|u3|Mult0|mult_core|romout[2][13]~79_combout\ & ((\u1|u3|Mult0|mult_core|romout[3][9]~combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u3|Mult0|mult_core|romout[3][9]~combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u1|u3|Mult0|mult_core|romout[2][13]~79_combout\ & ((\u1|u3|Mult0|mult_core|romout[3][9]~combout\ & 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u1|u3|Mult0|mult_core|romout[3][9]~combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][13]~79_combout\ & (!\u1|u3|Mult0|mult_core|romout[3][9]~combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][13]~79_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u1|u3|Mult0|mult_core|romout[3][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][13]~79_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y5_N4
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y5_N16
\u1|u3|res[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[8]~32_combout\ = ((\u1|r2|Q\(8) $ (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ $ (!\u1|u3|res[7]~31\)))) # (GND)
-- \u1|u3|res[8]~33\ = CARRY((\u1|r2|Q\(8) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u1|u3|res[7]~31\))) # (!\u1|r2|Q\(8) & (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ 
-- & !\u1|u3|res[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(8),
	datab => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u3|res[7]~31\,
	combout => \u1|u3|res[8]~32_combout\,
	cout => \u1|u3|res[8]~33\);

-- Location: FF_X18_Y5_N17
\u1|u3|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(8));

-- Location: FF_X17_Y5_N21
\u1|r3|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(8));

-- Location: LCCOMB_X22_Y3_N0
\u1|u4|Mult0|mult_core|romout[3][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[3][9]~combout\ = (!\u1|r1c|Q\(15) & ((\u1|r1c|Q\(12) & ((\u1|r1c|Q\(13)))) # (!\u1|r1c|Q\(12) & (\u1|r1c|Q\(14) & !\u1|r1c|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(12),
	datab => \u1|r1c|Q\(14),
	datac => \u1|r1c|Q\(15),
	datad => \u1|r1c|Q\(13),
	combout => \u1|u4|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X22_Y3_N12
\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = (\u1|u4|Mult0|mult_core|romout[3][9]~combout\ & (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ $ (GND))) # (!\u1|u4|Mult0|mult_core|romout[3][9]~combout\ & 
-- (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ & VCC))
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u4|Mult0|mult_core|romout[3][9]~combout\ & !\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u4|Mult0|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y3_N22
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ $ (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y3_N16
\u1|u4|res[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[8]~32_combout\ = ((\u1|r3|Q\(8) $ (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ $ (!\u1|u4|res[7]~31\)))) # (GND)
-- \u1|u4|res[8]~33\ = CARRY((\u1|r3|Q\(8) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # (!\u1|u4|res[7]~31\))) # (!\u1|r3|Q\(8) & (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ 
-- & !\u1|u4|res[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(8),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u4|res[7]~31\,
	combout => \u1|u4|res[8]~32_combout\,
	cout => \u1|u4|res[8]~33\);

-- Location: FF_X18_Y3_N17
\u1|u4|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(8));

-- Location: FF_X17_Y3_N17
\u1|r4|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(8));

-- Location: LCCOMB_X14_Y4_N6
\u1|u5|Mult0|mult_core|romout[3][9]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[3][9]~39_combout\ = (!\u1|r1d|Q\(15) & ((\u1|r1d|Q\(14) & ((\u1|r1d|Q\(13)) # (!\u1|r1d|Q\(12)))) # (!\u1|r1d|Q\(14) & (\u1|r1d|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(14),
	datab => \u1|r1d|Q\(12),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(13),
	combout => \u1|u5|Mult0|mult_core|romout[3][9]~39_combout\);

-- Location: LCCOMB_X14_Y2_N28
\u1|u5|Mult0|mult_core|romout[2][13]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][13]~40_combout\ = (\u1|relu.d3[8]~10_combout\ & (((!\u1|relu.d3[11]~12_combout\)) # (!\u1|relu.d3[10]~9_combout\))) # (!\u1|relu.d3[8]~10_combout\ & (\u1|relu.d3[10]~9_combout\ & (\u1|relu.d3[11]~12_combout\ & 
-- \u1|relu.d3[9]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[8]~10_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[11]~12_combout\,
	datad => \u1|relu.d3[9]~11_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][13]~40_combout\);

-- Location: LCCOMB_X14_Y2_N2
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u5|Mult0|mult_core|romout[3][9]~39_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][13]~40_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][13]~40_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u1|u5|Mult0|mult_core|romout[3][9]~39_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][13]~40_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u1|u5|Mult0|mult_core|romout[2][13]~40_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u5|Mult0|mult_core|romout[3][9]~39_combout\ & (!\u1|u5|Mult0|mult_core|romout[2][13]~40_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[3][9]~39_combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u1|u5|Mult0|mult_core|romout[2][13]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[3][9]~39_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][13]~40_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X12_Y3_N26
\u1|u5|Mult0|mult_core|_~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|_~1_combout\ = (\u1|relu.d3[7]~3_combout\ & (\u1|relu.d3[5]~2_combout\ & (\u1|relu.d3[4]~1_combout\ & \u1|relu.d3[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[7]~3_combout\,
	datab => \u1|relu.d3[5]~2_combout\,
	datac => \u1|relu.d3[4]~1_combout\,
	datad => \u1|relu.d3[6]~0_combout\,
	combout => \u1|u5|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X12_Y3_N16
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ = (\u1|u5|Mult0|mult_core|_~1_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\)) # (!\u1|u5|Mult0|mult_core|_~1_combout\ & 
-- ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35\ = CARRY((!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\) # (!\u1|u5|Mult0|mult_core|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X13_Y2_N6
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X17_Y2_N16
\u1|u5|res[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[8]~32_combout\ = ((\u1|r4|Q\(8) $ (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ $ (!\u1|u5|res[7]~31\)))) # (GND)
-- \u1|u5|res[8]~33\ = CARRY((\u1|r4|Q\(8) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u1|u5|res[7]~31\))) # (!\u1|r4|Q\(8) & (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ 
-- & !\u1|u5|res[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r4|Q\(8),
	datab => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u5|res[7]~31\,
	combout => \u1|u5|res[8]~32_combout\,
	cout => \u1|u5|res[8]~33\);

-- Location: FF_X17_Y2_N17
\u1|u5|res[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(8));

-- Location: FF_X16_Y2_N29
\u1|r5|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(8));

-- Location: LCCOMB_X9_Y6_N24
\u1|u2|Mult0|mult_core|romout[2][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][14]~combout\ = (\u1|relu.d0[10]~8_combout\ & ((\u1|relu.d0[9]~6_combout\ & (\u1|relu.d0[11]~5_combout\ & !\u1|relu.d0[8]~7_combout\)) # (!\u1|relu.d0[9]~6_combout\ & ((\u1|relu.d0[8]~7_combout\))))) # 
-- (!\u1|relu.d0[10]~8_combout\ & ((\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[9]~6_combout\) # (!\u1|relu.d0[8]~7_combout\))) # (!\u1|relu.d0[11]~5_combout\ & (\u1|relu.d0[9]~6_combout\ & !\u1|relu.d0[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][14]~combout\);

-- Location: LCCOMB_X11_Y6_N18
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u2|Mult0|mult_core|romout[2][14]~combout\ & ((\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u1|u2|Mult0|mult_core|romout[2][14]~combout\ & ((\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u2|Mult0|mult_core|romout[2][14]~combout\ & (!\u1|u2|Mult0|mult_core|romout[3][8]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[2][14]~combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u1|u2|Mult0|mult_core|romout[3][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[2][14]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X13_Y6_N16
\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ = \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\);

-- Location: LCCOMB_X12_Y5_N6
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X13_Y5_N18
\u1|u2|res[9]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[9]~31_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u1|u2|res[8]~30\))) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u1|u2|res[8]~30\ $ 
-- (GND)))
-- \u1|u2|res[9]~32\ = CARRY((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u1|u2|res[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u2|res[8]~30\,
	combout => \u1|u2|res[9]~31_combout\,
	cout => \u1|u2|res[9]~32\);

-- Location: FF_X13_Y5_N19
\u1|u2|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[9]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(9));

-- Location: FF_X14_Y5_N31
\u1|r2|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(9));

-- Location: LCCOMB_X21_Y4_N26
\u1|u3|Mult0|mult_core|romout[2][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][14]~combout\ = (\u1|relu.d1[9]~5_combout\ & (((\u1|relu.d1[11]~8_combout\ & !\u1|relu.d1[8]~6_combout\)) # (!\u1|relu.d1[10]~4_combout\))) # (!\u1|relu.d1[9]~5_combout\ & (\u1|relu.d1[10]~4_combout\ $ 
-- (((!\u1|relu.d1[11]~8_combout\ & \u1|relu.d1[8]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[11]~8_combout\,
	datab => \u1|relu.d1[8]~6_combout\,
	datac => \u1|relu.d1[10]~4_combout\,
	datad => \u1|relu.d1[9]~5_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[2][14]~combout\);

-- Location: LCCOMB_X23_Y4_N8
\u1|u3|Mult0|mult_core|romout[3][10]~80\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[3][10]~80_combout\ = (\u1|r1b|Q\(15)) # ((\u1|r1b|Q\(14) & ((!\u1|r1b|Q\(12)))) # (!\u1|r1b|Q\(14) & ((\u1|r1b|Q\(12)) # (!\u1|r1b|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(14),
	datab => \u1|r1b|Q\(13),
	datac => \u1|r1b|Q\(12),
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[3][10]~80_combout\);

-- Location: LCCOMB_X22_Y4_N18
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u1|u3|Mult0|mult_core|romout[2][14]~combout\ $ (\u1|u3|Mult0|mult_core|romout[3][10]~80_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][14]~combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\) # (!\u1|u3|Mult0|mult_core|romout[3][10]~80_combout\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][14]~combout\ & (!\u1|u3|Mult0|mult_core|romout[3][10]~80_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][14]~combout\,
	datab => \u1|u3|Mult0|mult_core|romout[3][10]~80_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y5_N6
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y5_N18
\u1|u3|res[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[9]~34_combout\ = (\u1|r2|Q\(9) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u1|u3|res[8]~33\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u1|u3|res[8]~33\)))) # (!\u1|r2|Q\(9) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u3|res[8]~33\)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((\u1|u3|res[8]~33\) # (GND)))))
-- \u1|u3|res[9]~35\ = CARRY((\u1|r2|Q\(9) & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u1|u3|res[8]~33\)) # (!\u1|r2|Q\(9) & ((!\u1|u3|res[8]~33\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(9),
	datab => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u3|res[8]~33\,
	combout => \u1|u3|res[9]~34_combout\,
	cout => \u1|u3|res[9]~35\);

-- Location: FF_X18_Y5_N19
\u1|u3|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(9));

-- Location: FF_X17_Y5_N31
\u1|r3|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(9));

-- Location: LCCOMB_X22_Y3_N2
\u1|u4|Mult0|mult_core|romout[3][10]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|romout[3][10]~27_combout\ = (\u1|r1c|Q\(14) & (!\u1|r1c|Q\(15) & ((\u1|r1c|Q\(12)) # (\u1|r1c|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1c|Q\(12),
	datab => \u1|r1c|Q\(14),
	datac => \u1|r1c|Q\(15),
	datad => \u1|r1c|Q\(13),
	combout => \u1|u4|Mult0|mult_core|romout[3][10]~27_combout\);

-- Location: LCCOMB_X22_Y3_N14
\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u1|u4|Mult0|mult_core|romout[3][10]~27_combout\ & (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u1|u4|Mult0|mult_core|romout[3][10]~27_combout\ & 
-- ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u1|u4|Mult0|mult_core|romout[3][10]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|romout[3][10]~27_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y3_N24
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y3_N18
\u1|u4|res[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[9]~34_combout\ = (\u1|r3|Q\(9) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u4|res[8]~33\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u1|u4|res[8]~33\)))) # (!\u1|r3|Q\(9) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u4|res[8]~33\)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- ((\u1|u4|res[8]~33\) # (GND)))))
-- \u1|u4|res[9]~35\ = CARRY((\u1|r3|Q\(9) & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u1|u4|res[8]~33\)) # (!\u1|r3|Q\(9) & ((!\u1|u4|res[8]~33\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(9),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u4|res[8]~33\,
	combout => \u1|u4|res[9]~34_combout\,
	cout => \u1|u4|res[9]~35\);

-- Location: FF_X18_Y3_N19
\u1|u4|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(9));

-- Location: FF_X17_Y3_N27
\u1|r4|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(9));

-- Location: LCCOMB_X12_Y3_N18
\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ = !\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X14_Y2_N30
\u1|u5|Mult0|mult_core|romout[2][14]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][14]~41_combout\ = \u1|relu.d3[9]~11_combout\ $ (((\u1|relu.d3[8]~10_combout\ & (\u1|relu.d3[10]~9_combout\ & \u1|relu.d3[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[8]~10_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[11]~12_combout\,
	datad => \u1|relu.d3[9]~11_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][14]~41_combout\);

-- Location: LCCOMB_X14_Y4_N8
\u1|u5|Mult0|mult_core|romout[3][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[3][10]~combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(13) $ (((\u1|r1d|Q\(14) & \u1|r1d|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(14),
	datab => \u1|r1d|Q\(12),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(13),
	combout => \u1|u5|Mult0|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X14_Y2_N4
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u1|u5|Mult0|mult_core|romout[2][14]~41_combout\ $ (\u1|u5|Mult0|mult_core|romout[3][10]~combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u1|u5|Mult0|mult_core|romout[2][14]~41_combout\ & ((\u1|u5|Mult0|mult_core|romout[3][10]~combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][14]~41_combout\ & (\u1|u5|Mult0|mult_core|romout[3][10]~combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[2][14]~41_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[3][10]~combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X13_Y2_N8
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ $ (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ $ 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X17_Y2_N18
\u1|u5|res[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[9]~34_combout\ = (\u1|r4|Q\(9) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u5|res[8]~33\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u1|u5|res[8]~33\)))) # (!\u1|r4|Q\(9) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u5|res[8]~33\)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- ((\u1|u5|res[8]~33\) # (GND)))))
-- \u1|u5|res[9]~35\ = CARRY((\u1|r4|Q\(9) & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u1|u5|res[8]~33\)) # (!\u1|r4|Q\(9) & ((!\u1|u5|res[8]~33\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r4|Q\(9),
	datab => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u5|res[8]~33\,
	combout => \u1|u5|res[9]~34_combout\,
	cout => \u1|u5|res[9]~35\);

-- Location: FF_X17_Y2_N19
\u1|u5|res[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(9));

-- Location: FF_X16_Y2_N19
\u1|r5|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(9),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(9));

-- Location: LCCOMB_X14_Y4_N2
\u1|u5|Mult0|mult_core|romout[3][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[3][11]~combout\ = (\u1|r1d|Q\(14) & (!\u1|r1d|Q\(15) & ((!\u1|r1d|Q\(13)) # (!\u1|r1d|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(14),
	datab => \u1|r1d|Q\(12),
	datac => \u1|r1d|Q\(15),
	datad => \u1|r1d|Q\(13),
	combout => \u1|u5|Mult0|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X18_Y4_N4
\u1|u5|Mult0|mult_core|romout[2][15]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][15]~42_combout\ = (\u1|relu.d3[10]~9_combout\ & (((!\u1|r1d|Q\(11)) # (!\u1|r1d|Q\(8))) # (!\u1|r1d|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(9),
	datab => \u1|r1d|Q\(8),
	datac => \u1|r1d|Q\(11),
	datad => \u1|relu.d3[10]~9_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][15]~42_combout\);

-- Location: LCCOMB_X14_Y2_N6
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u1|u5|Mult0|mult_core|romout[3][11]~combout\ & ((\u1|u5|Mult0|mult_core|romout[2][15]~42_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u1|u5|Mult0|mult_core|romout[2][15]~42_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u1|u5|Mult0|mult_core|romout[3][11]~combout\ & ((\u1|u5|Mult0|mult_core|romout[2][15]~42_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u1|u5|Mult0|mult_core|romout[2][15]~42_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u1|u5|Mult0|mult_core|romout[3][11]~combout\ & (!\u1|u5|Mult0|mult_core|romout[2][15]~42_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u1|u5|Mult0|mult_core|romout[3][11]~combout\ & ((!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u1|u5|Mult0|mult_core|romout[2][15]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|romout[3][11]~combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][15]~42_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X13_Y2_N10
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & 
-- (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X21_Y4_N8
\u1|u3|Mult0|mult_core|romout[2][15]~82\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][15]~82_combout\ = (\u1|relu.d1[11]~8_combout\ & (((!\u1|relu.d1[10]~4_combout\ & !\u1|relu.d1[9]~5_combout\)))) # (!\u1|relu.d1[11]~8_combout\ & ((\u1|relu.d1[8]~6_combout\) # ((\u1|relu.d1[10]~4_combout\) # 
-- (\u1|relu.d1[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d1[11]~8_combout\,
	datab => \u1|relu.d1[8]~6_combout\,
	datac => \u1|relu.d1[10]~4_combout\,
	datad => \u1|relu.d1[9]~5_combout\,
	combout => \u1|u3|Mult0|mult_core|romout[2][15]~82_combout\);

-- Location: LCCOMB_X23_Y4_N18
\u1|u3|Mult0|mult_core|romout[3][11]~81\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[3][11]~81_combout\ = (!\u1|r1b|Q\(15) & ((\u1|r1b|Q\(14) & (!\u1|r1b|Q\(13))) # (!\u1|r1b|Q\(14) & (\u1|r1b|Q\(13) & \u1|r1b|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(14),
	datab => \u1|r1b|Q\(13),
	datac => \u1|r1b|Q\(12),
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[3][11]~81_combout\);

-- Location: LCCOMB_X22_Y4_N20
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u3|Mult0|mult_core|romout[2][15]~82_combout\ & ((\u1|u3|Mult0|mult_core|romout[3][11]~81_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u1|u3|Mult0|mult_core|romout[3][11]~81_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u1|u3|Mult0|mult_core|romout[2][15]~82_combout\ & ((\u1|u3|Mult0|mult_core|romout[3][11]~81_combout\ & 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u1|u3|Mult0|mult_core|romout[3][11]~81_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][15]~82_combout\ & (!\u1|u3|Mult0|mult_core|romout[3][11]~81_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][15]~82_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u1|u3|Mult0|mult_core|romout[3][11]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][15]~82_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[3][11]~81_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y5_N8
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X9_Y6_N10
\u1|u2|Mult0|mult_core|romout[2][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][15]~combout\ = (\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[10]~8_combout\ & (\u1|relu.d0[9]~6_combout\ & \u1|relu.d0[8]~7_combout\)) # (!\u1|relu.d0[10]~8_combout\ & ((\u1|relu.d0[9]~6_combout\) # 
-- (\u1|relu.d0[8]~7_combout\))))) # (!\u1|relu.d0[11]~5_combout\ & ((\u1|relu.d0[10]~8_combout\ & (!\u1|relu.d0[9]~6_combout\)) # (!\u1|relu.d0[10]~8_combout\ & (\u1|relu.d0[9]~6_combout\ & \u1|relu.d0[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d0[11]~5_combout\,
	datab => \u1|relu.d0[10]~8_combout\,
	datac => \u1|relu.d0[9]~6_combout\,
	datad => \u1|relu.d0[8]~7_combout\,
	combout => \u1|u2|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X10_Y6_N18
\u1|u2|Mult0|mult_core|romout[3][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][11]~combout\ = (!\u1|r1a|Q\(15) & (\u1|r1a|Q\(13) $ (((\u1|r1a|Q\(12) & !\u1|r1a|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(13),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(14),
	combout => \u1|u2|Mult0|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X11_Y6_N20
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u1|u2|Mult0|mult_core|romout[2][15]~combout\ $ (\u1|u2|Mult0|mult_core|romout[3][11]~combout\ $ (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u1|u2|Mult0|mult_core|romout[2][15]~combout\ & ((\u1|u2|Mult0|mult_core|romout[3][11]~combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[2][15]~combout\ & (\u1|u2|Mult0|mult_core|romout[3][11]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[2][15]~combout\,
	datab => \u1|u2|Mult0|mult_core|romout[3][11]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X12_Y5_N8
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X13_Y5_N20
\u1|u2|res[10]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[10]~33_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u2|res[9]~32\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u2|res[9]~32\))
-- \u1|u2|res[10]~34\ = CARRY((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u1|u2|res[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u2|res[9]~32\,
	combout => \u1|u2|res[10]~33_combout\,
	cout => \u1|u2|res[10]~34\);

-- Location: FF_X13_Y5_N21
\u1|u2|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(10));

-- Location: FF_X14_Y5_N1
\u1|r2|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(10));

-- Location: LCCOMB_X18_Y5_N20
\u1|u3|res[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[10]~36_combout\ = ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ $ (\u1|r2|Q\(10) $ (!\u1|u3|res[9]~35\)))) # (GND)
-- \u1|u3|res[10]~37\ = CARRY((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|r2|Q\(10)) # (!\u1|u3|res[9]~35\))) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|r2|Q\(10) & !\u1|u3|res[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u1|r2|Q\(10),
	datad => VCC,
	cin => \u1|u3|res[9]~35\,
	combout => \u1|u3|res[10]~36_combout\,
	cout => \u1|u3|res[10]~37\);

-- Location: FF_X18_Y5_N21
\u1|u3|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(10));

-- Location: FF_X17_Y5_N1
\u1|r3|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(10));

-- Location: LCCOMB_X22_Y3_N16
\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = !\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X19_Y3_N26
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ $ (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y3_N20
\u1|u4|res[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[10]~36_combout\ = ((\u1|r3|Q\(10) $ (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ $ (!\u1|u4|res[9]~35\)))) # (GND)
-- \u1|u4|res[10]~37\ = CARRY((\u1|r3|Q\(10) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # (!\u1|u4|res[9]~35\))) # (!\u1|r3|Q\(10) & 
-- (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u4|res[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(10),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u4|res[9]~35\,
	combout => \u1|u4|res[10]~36_combout\,
	cout => \u1|u4|res[10]~37\);

-- Location: FF_X18_Y3_N21
\u1|u4|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(10));

-- Location: FF_X17_Y3_N5
\u1|r4|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(10));

-- Location: LCCOMB_X17_Y2_N20
\u1|u5|res[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[10]~36_combout\ = ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ $ (\u1|r4|Q\(10) $ (!\u1|u5|res[9]~35\)))) # (GND)
-- \u1|u5|res[10]~37\ = CARRY((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u1|r4|Q\(10)) # (!\u1|u5|res[9]~35\))) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u1|r4|Q\(10) & !\u1|u5|res[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u1|r4|Q\(10),
	datad => VCC,
	cin => \u1|u5|res[9]~35\,
	combout => \u1|u5|res[10]~36_combout\,
	cout => \u1|u5|res[10]~37\);

-- Location: FF_X17_Y2_N21
\u1|u5|res[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(10));

-- Location: FF_X16_Y2_N21
\u1|r5|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(10));

-- Location: LCCOMB_X21_Y4_N10
\u1|u3|Mult0|mult_core|romout[2][16]~83\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][16]~83_combout\ = (\u1|r1b|Q\(11)) # (\u1|r1b|Q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1b|Q\(11),
	datad => \u1|r1b|Q\(10),
	combout => \u1|u3|Mult0|mult_core|romout[2][16]~83_combout\);

-- Location: LCCOMB_X21_Y4_N20
\u1|u3|Mult0|mult_core|romout[2][16]~84\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ = (!\u1|r1b|Q\(15) & ((\u1|u3|Mult0|mult_core|romout[2][16]~83_combout\) # ((\u1|r1b|Q\(9)) # (\u1|r1b|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(15),
	datab => \u1|u3|Mult0|mult_core|romout[2][16]~83_combout\,
	datac => \u1|r1b|Q\(9),
	datad => \u1|r1b|Q\(8),
	combout => \u1|u3|Mult0|mult_core|romout[2][16]~84_combout\);

-- Location: LCCOMB_X23_Y4_N14
\u1|u3|Mult0|mult_core|romout[3][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[3][12]~combout\ = (!\u1|r1b|Q\(15) & (\u1|r1b|Q\(12) $ (((\u1|r1b|Q\(14) & \u1|r1b|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(14),
	datab => \u1|r1b|Q\(13),
	datac => \u1|r1b|Q\(12),
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X22_Y4_N22
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ $ (\u1|u3|Mult0|mult_core|romout[3][12]~combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & ((\u1|u3|Mult0|mult_core|romout[3][12]~combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & (\u1|u3|Mult0|mult_core|romout[3][12]~combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][16]~84_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X22_Y5_N10
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ $ 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X13_Y8_N24
\u1|u2|Mult0|mult_core|romout[2][16]~150\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][16]~150_combout\ = (!\u1|r1a|Q\(15) & ((\u1|r1a|Q\(11) & ((!\u1|r1a|Q\(10)))) # (!\u1|r1a|Q\(11) & (\u1|r1a|Q\(9) & \u1|r1a|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(11),
	datab => \u1|r1a|Q\(9),
	datac => \u1|r1a|Q\(10),
	datad => \u1|r1a|Q\(15),
	combout => \u1|u2|Mult0|mult_core|romout[2][16]~150_combout\);

-- Location: LCCOMB_X10_Y6_N8
\u1|u2|Mult0|mult_core|romout[3][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][12]~combout\ = (!\u1|r1a|Q\(15) & ((\u1|r1a|Q\(12) & (\u1|r1a|Q\(13) & \u1|r1a|Q\(14))) # (!\u1|r1a|Q\(12) & (\u1|r1a|Q\(13) $ (\u1|r1a|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(13),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(14),
	combout => \u1|u2|Mult0|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X11_Y6_N22
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u1|u2|Mult0|mult_core|romout[2][16]~150_combout\ & ((\u1|u2|Mult0|mult_core|romout[3][12]~combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u1|u2|Mult0|mult_core|romout[3][12]~combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u1|u2|Mult0|mult_core|romout[2][16]~150_combout\ & ((\u1|u2|Mult0|mult_core|romout[3][12]~combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u1|u2|Mult0|mult_core|romout[3][12]~combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u1|u2|Mult0|mult_core|romout[2][16]~150_combout\ & (!\u1|u2|Mult0|mult_core|romout[3][12]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u1|u2|Mult0|mult_core|romout[2][16]~150_combout\ & ((!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u1|u2|Mult0|mult_core|romout[3][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[2][16]~150_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X12_Y5_N10
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)))) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X13_Y5_N22
\u1|u2|res[11]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[11]~35_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u1|u2|res[10]~34\))) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u1|u2|res[10]~34\ $ (GND)))
-- \u1|u2|res[11]~36\ = CARRY((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u1|u2|res[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u2|res[10]~34\,
	combout => \u1|u2|res[11]~35_combout\,
	cout => \u1|u2|res[11]~36\);

-- Location: FF_X13_Y5_N23
\u1|u2|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[11]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(11));

-- Location: FF_X14_Y5_N23
\u1|r2|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(11));

-- Location: LCCOMB_X18_Y5_N22
\u1|u3|res[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[11]~38_combout\ = (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|r2|Q\(11) & (\u1|u3|res[10]~37\ & VCC)) # (!\u1|r2|Q\(11) & (!\u1|u3|res[10]~37\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|r2|Q\(11) & (!\u1|u3|res[10]~37\)) # (!\u1|r2|Q\(11) & ((\u1|u3|res[10]~37\) # (GND)))))
-- \u1|u3|res[11]~39\ = CARRY((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|r2|Q\(11) & !\u1|u3|res[10]~37\)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- ((!\u1|u3|res[10]~37\) # (!\u1|r2|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|r2|Q\(11),
	datad => VCC,
	cin => \u1|u3|res[10]~37\,
	combout => \u1|u3|res[11]~38_combout\,
	cout => \u1|u3|res[11]~39\);

-- Location: FF_X18_Y5_N23
\u1|u3|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(11));

-- Location: FF_X17_Y5_N23
\u1|r3|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(11));

-- Location: LCCOMB_X19_Y3_N28
\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ $ (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cin => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X18_Y3_N22
\u1|u4|res[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[11]~38_combout\ = (\u1|r3|Q\(11) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u4|res[10]~37\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u1|u4|res[10]~37\)))) # (!\u1|r3|Q\(11) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u4|res[10]~37\)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- ((\u1|u4|res[10]~37\) # (GND)))))
-- \u1|u4|res[11]~39\ = CARRY((\u1|r3|Q\(11) & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u4|res[10]~37\)) # (!\u1|r3|Q\(11) & ((!\u1|u4|res[10]~37\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(11),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u4|res[10]~37\,
	combout => \u1|u4|res[11]~38_combout\,
	cout => \u1|u4|res[11]~39\);

-- Location: FF_X18_Y3_N23
\u1|u4|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(11));

-- Location: FF_X17_Y3_N31
\u1|r4|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(11));

-- Location: LCCOMB_X14_Y4_N24
\u1|u5|Mult0|mult_core|_~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|_~2_combout\ = (!\u1|r1d|Q\(15) & (\u1|r1d|Q\(13) & (\u1|r1d|Q\(12) & \u1|r1d|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(15),
	datab => \u1|r1d|Q\(13),
	datac => \u1|r1d|Q\(12),
	datad => \u1|r1d|Q\(14),
	combout => \u1|u5|Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X18_Y4_N22
\u1|u5|Mult0|mult_core|romout[2][16]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|romout[2][16]~43_combout\ = (\u1|relu.d3[11]~12_combout\ & (((!\u1|r1d|Q\(10)) # (!\u1|r1d|Q\(8))) # (!\u1|r1d|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1d|Q\(9),
	datab => \u1|r1d|Q\(8),
	datac => \u1|r1d|Q\(10),
	datad => \u1|relu.d3[11]~12_combout\,
	combout => \u1|u5|Mult0|mult_core|romout[2][16]~43_combout\);

-- Location: LCCOMB_X14_Y2_N8
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = ((\u1|u5|Mult0|mult_core|_~2_combout\ $ (\u1|u5|Mult0|mult_core|romout[2][16]~43_combout\ $ (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u1|u5|Mult0|mult_core|_~2_combout\ & ((\u1|u5|Mult0|mult_core|romout[2][16]~43_combout\) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))) # 
-- (!\u1|u5|Mult0|mult_core|_~2_combout\ & (\u1|u5|Mult0|mult_core|romout[2][16]~43_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|_~2_combout\,
	datab => \u1|u5|Mult0|mult_core|romout[2][16]~43_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X13_Y2_N12
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ $ (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X17_Y2_N22
\u1|u5|res[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[11]~38_combout\ = (\u1|r4|Q\(11) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u1|u5|res[10]~37\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u1|u5|res[10]~37\)))) # (!\u1|r4|Q\(11) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u1|u5|res[10]~37\)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u1|u5|res[10]~37\) # (GND)))))
-- \u1|u5|res[11]~39\ = CARRY((\u1|r4|Q\(11) & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u1|u5|res[10]~37\)) # (!\u1|r4|Q\(11) & ((!\u1|u5|res[10]~37\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r4|Q\(11),
	datab => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u1|u5|res[10]~37\,
	combout => \u1|u5|res[11]~38_combout\,
	cout => \u1|u5|res[11]~39\);

-- Location: FF_X17_Y2_N23
\u1|u5|res[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(11));

-- Location: FF_X16_Y2_N31
\u1|r5|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(11));

-- Location: LCCOMB_X14_Y2_N24
\u1|u5|Mult0|mult_core|_~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|_~3_combout\ = (\u1|relu.d3[8]~10_combout\ & (\u1|relu.d3[10]~9_combout\ & (\u1|relu.d3[11]~12_combout\ & \u1|relu.d3[9]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[8]~10_combout\,
	datab => \u1|relu.d3[10]~9_combout\,
	datac => \u1|relu.d3[11]~12_combout\,
	datad => \u1|relu.d3[9]~11_combout\,
	combout => \u1|u5|Mult0|mult_core|_~3_combout\);

-- Location: LCCOMB_X14_Y2_N10
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u1|relu.d3[12]~13_combout\ & ((\u1|u5|Mult0|mult_core|_~3_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ & VCC)) # (!\u1|u5|Mult0|mult_core|_~3_combout\ 
-- & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)))) # (!\u1|relu.d3[12]~13_combout\ & ((\u1|u5|Mult0|mult_core|_~3_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u1|u5|Mult0|mult_core|_~3_combout\ & 
-- ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((\u1|relu.d3[12]~13_combout\ & (!\u1|u5|Mult0|mult_core|_~3_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u1|relu.d3[12]~13_combout\ & 
-- ((!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u1|u5|Mult0|mult_core|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[12]~13_combout\,
	datab => \u1|u5|Mult0|mult_core|_~3_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X13_Y2_N14
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & 
-- (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X10_Y6_N30
\u1|u2|Mult0|mult_core|romout[3][13]~146\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][13]~146_combout\ = (!\u1|r1a|Q\(15) & ((\u1|r1a|Q\(12) & ((\u1|r1a|Q\(14)) # (!\u1|r1a|Q\(13)))) # (!\u1|r1a|Q\(12) & (!\u1|r1a|Q\(13) & \u1|r1a|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(13),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(14),
	combout => \u1|u2|Mult0|mult_core|romout[3][13]~146_combout\);

-- Location: LCCOMB_X13_Y8_N18
\u1|u2|Mult0|mult_core|romout[2][17]~147\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[2][17]~147_combout\ = (\u1|r1a|Q\(11) & (!\u1|r1a|Q\(15) & \u1|r1a|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(11),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(10),
	combout => \u1|u2|Mult0|mult_core|romout[2][17]~147_combout\);

-- Location: LCCOMB_X11_Y6_N24
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = ((\u1|u2|Mult0|mult_core|romout[3][13]~146_combout\ $ (\u1|u2|Mult0|mult_core|romout[2][17]~147_combout\ $ (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))) # 
-- (GND)
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u1|u2|Mult0|mult_core|romout[3][13]~146_combout\ & ((\u1|u2|Mult0|mult_core|romout[2][17]~147_combout\) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))) # 
-- (!\u1|u2|Mult0|mult_core|romout[3][13]~146_combout\ & (\u1|u2|Mult0|mult_core|romout[2][17]~147_combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[3][13]~146_combout\,
	datab => \u1|u2|Mult0|mult_core|romout[2][17]~147_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X12_Y5_N12
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X13_Y5_N24
\u1|u2|res[12]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[12]~37_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u1|u2|res[11]~36\)) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u1|u2|res[11]~36\) # 
-- (GND)))
-- \u1|u2|res[12]~38\ = CARRY((!\u1|u2|res[11]~36\) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u1|u2|res[11]~36\,
	combout => \u1|u2|res[12]~37_combout\,
	cout => \u1|u2|res[12]~38\);

-- Location: FF_X13_Y5_N25
\u1|u2|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[12]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(12));

-- Location: FF_X14_Y5_N25
\u1|r2|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(12));

-- Location: LCCOMB_X23_Y4_N4
\u1|u3|Mult0|mult_core|romout[3][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[3][13]~combout\ = (!\u1|r1b|Q\(15) & ((\u1|r1b|Q\(12) & ((\u1|r1b|Q\(14)) # (!\u1|r1b|Q\(13)))) # (!\u1|r1b|Q\(12) & ((\u1|r1b|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(14),
	datab => \u1|r1b|Q\(12),
	datac => \u1|r1b|Q\(13),
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[3][13]~combout\);

-- Location: LCCOMB_X22_Y4_N24
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u1|u3|Mult0|mult_core|romout[3][13]~combout\ & ((\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u1|u3|Mult0|mult_core|romout[3][13]~combout\ & ((\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u1|u3|Mult0|mult_core|romout[3][13]~combout\ & (!\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[3][13]~combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[3][13]~combout\,
	datab => \u1|u3|Mult0|mult_core|romout[2][16]~84_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y5_N12
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X18_Y5_N24
\u1|u3|res[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[12]~40_combout\ = ((\u1|r2|Q\(12) $ (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ $ (!\u1|u3|res[11]~39\)))) # (GND)
-- \u1|u3|res[12]~41\ = CARRY((\u1|r2|Q\(12) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u1|u3|res[11]~39\))) # (!\u1|r2|Q\(12) & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u1|u3|res[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(12),
	datab => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u3|res[11]~39\,
	combout => \u1|u3|res[12]~40_combout\,
	cout => \u1|u3|res[12]~41\);

-- Location: FF_X18_Y5_N25
\u1|u3|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(12));

-- Location: FF_X17_Y5_N13
\u1|r3|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(12));

-- Location: LCCOMB_X18_Y3_N24
\u1|u4|res[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[12]~40_combout\ = ((\u1|r3|Q\(12) $ (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ $ (!\u1|u4|res[11]~39\)))) # (GND)
-- \u1|u4|res[12]~41\ = CARRY((\u1|r3|Q\(12) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u1|u4|res[11]~39\))) # (!\u1|r3|Q\(12) & 
-- (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u4|res[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(12),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u4|res[11]~39\,
	combout => \u1|u4|res[12]~40_combout\,
	cout => \u1|u4|res[12]~41\);

-- Location: FF_X18_Y3_N25
\u1|u4|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(12));

-- Location: FF_X17_Y3_N29
\u1|r4|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(12));

-- Location: LCCOMB_X17_Y2_N24
\u1|u5|res[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[12]~40_combout\ = ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ $ (\u1|r4|Q\(12) $ (!\u1|u5|res[11]~39\)))) # (GND)
-- \u1|u5|res[12]~41\ = CARRY((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|r4|Q\(12)) # (!\u1|u5|res[11]~39\))) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u1|r4|Q\(12) & !\u1|u5|res[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u1|r4|Q\(12),
	datad => VCC,
	cin => \u1|u5|res[11]~39\,
	combout => \u1|u5|res[12]~40_combout\,
	cout => \u1|u5|res[12]~41\);

-- Location: FF_X17_Y2_N25
\u1|u5|res[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(12));

-- Location: FF_X16_Y2_N17
\u1|r5|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(12),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(12));

-- Location: LCCOMB_X14_Y2_N12
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = (\u1|relu.d3[13]~8_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (GND))) # (!\u1|relu.d3[13]~8_combout\ & 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ & VCC))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\ = CARRY((\u1|relu.d3[13]~8_combout\ & !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[13]~8_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\);

-- Location: LCCOMB_X13_Y2_N16
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = ((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ $ (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ $ 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)))) # (GND)
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\))) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & (\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\);

-- Location: LCCOMB_X22_Y4_N26
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = ((\u1|u3|Mult0|mult_core|romout[3][7]~73_combout\ $ (\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ $ (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u1|u3|Mult0|mult_core|romout[3][7]~73_combout\ & ((\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))) # 
-- (!\u1|u3|Mult0|mult_core|romout[3][7]~73_combout\ & (\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[3][7]~73_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[2][16]~84_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X22_Y5_N14
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ $ 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))) # (GND)
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X10_Y6_N0
\u1|u2|Mult0|mult_core|_~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|_~0_combout\ = (!\u1|r1a|Q\(15) & (\u1|r1a|Q\(13) & (!\u1|r1a|Q\(12) & !\u1|r1a|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(15),
	datab => \u1|r1a|Q\(13),
	datac => \u1|r1a|Q\(12),
	datad => \u1|r1a|Q\(14),
	combout => \u1|u2|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X10_Y6_N28
\u1|u2|Mult0|mult_core|_~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|_~1_combout\ = (!\u1|r1a|Q\(15) & (\u1|r1a|Q\(12) & (\u1|r1a|Q\(14) & !\u1|r1a|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(15),
	datab => \u1|r1a|Q\(12),
	datac => \u1|r1a|Q\(14),
	datad => \u1|r1a|Q\(13),
	combout => \u1|u2|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X11_Y6_N26
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u1|u2|Mult0|mult_core|_~0_combout\ & (((!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)))) # (!\u1|u2|Mult0|mult_core|_~0_combout\ & 
-- ((\u1|u2|Mult0|mult_core|_~1_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u1|u2|Mult0|mult_core|_~1_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY(((!\u1|u2|Mult0|mult_core|_~0_combout\ & !\u1|u2|Mult0|mult_core|_~1_combout\)) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|_~0_combout\,
	datab => \u1|u2|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X12_Y5_N14
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ & VCC)) # (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)))) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))))
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # 
-- (!\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X13_Y5_N26
\u1|u2|res[13]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[13]~39_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((GND) # (!\u1|u2|res[12]~38\))) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u1|u2|res[12]~38\ $ (GND)))
-- \u1|u2|res[13]~40\ = CARRY((\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u1|u2|res[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u2|res[12]~38\,
	combout => \u1|u2|res[13]~39_combout\,
	cout => \u1|u2|res[13]~40\);

-- Location: FF_X13_Y5_N27
\u1|u2|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[13]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(13));

-- Location: FF_X14_Y5_N27
\u1|r2|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(13));

-- Location: LCCOMB_X18_Y5_N26
\u1|u3|res[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[13]~42_combout\ = (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u1|r2|Q\(13) & (\u1|u3|res[12]~41\ & VCC)) # (!\u1|r2|Q\(13) & (!\u1|u3|res[12]~41\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u1|r2|Q\(13) & (!\u1|u3|res[12]~41\)) # (!\u1|r2|Q\(13) & ((\u1|u3|res[12]~41\) # (GND)))))
-- \u1|u3|res[13]~43\ = CARRY((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u1|r2|Q\(13) & !\u1|u3|res[12]~41\)) # (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((!\u1|u3|res[12]~41\) # (!\u1|r2|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u1|r2|Q\(13),
	datad => VCC,
	cin => \u1|u3|res[12]~41\,
	combout => \u1|u3|res[13]~42_combout\,
	cout => \u1|u3|res[13]~43\);

-- Location: FF_X18_Y5_N27
\u1|u3|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(13));

-- Location: FF_X17_Y5_N19
\u1|r3|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(13));

-- Location: LCCOMB_X18_Y3_N26
\u1|u4|res[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[13]~42_combout\ = (\u1|r3|Q\(13) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u4|res[12]~41\ & VCC)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u1|u4|res[12]~41\)))) # (!\u1|r3|Q\(13) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u4|res[12]~41\)) # (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- ((\u1|u4|res[12]~41\) # (GND)))))
-- \u1|u4|res[13]~43\ = CARRY((\u1|r3|Q\(13) & (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u4|res[12]~41\)) # (!\u1|r3|Q\(13) & ((!\u1|u4|res[12]~41\) # 
-- (!\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(13),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u4|res[12]~41\,
	combout => \u1|u4|res[13]~42_combout\,
	cout => \u1|u4|res[13]~43\);

-- Location: FF_X18_Y3_N27
\u1|u4|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(13));

-- Location: FF_X17_Y3_N3
\u1|r4|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(13));

-- Location: LCCOMB_X17_Y2_N26
\u1|u5|res[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[13]~42_combout\ = (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|r4|Q\(13) & (\u1|u5|res[12]~41\ & VCC)) # (!\u1|r4|Q\(13) & (!\u1|u5|res[12]~41\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|r4|Q\(13) & (!\u1|u5|res[12]~41\)) # (!\u1|r4|Q\(13) & ((\u1|u5|res[12]~41\) # (GND)))))
-- \u1|u5|res[13]~43\ = CARRY((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (!\u1|r4|Q\(13) & !\u1|u5|res[12]~41\)) # (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((!\u1|u5|res[12]~41\) # (!\u1|r4|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u1|r4|Q\(13),
	datad => VCC,
	cin => \u1|u5|res[12]~41\,
	combout => \u1|u5|res[13]~42_combout\,
	cout => \u1|u5|res[13]~43\);

-- Location: FF_X17_Y2_N27
\u1|u5|res[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(13));

-- Location: FF_X16_Y2_N3
\u1|r5|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(13),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(13));

-- Location: LCCOMB_X10_Y6_N2
\u1|u2|Mult0|mult_core|romout[3][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|romout[3][15]~combout\ = (!\u1|r1a|Q\(15) & ((\u1|r1a|Q\(14) & (!\u1|r1a|Q\(13))) # (!\u1|r1a|Q\(14) & (\u1|r1a|Q\(13) & \u1|r1a|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(15),
	datab => \u1|r1a|Q\(14),
	datac => \u1|r1a|Q\(13),
	datad => \u1|r1a|Q\(12),
	combout => \u1|u2|Mult0|mult_core|romout[3][15]~combout\);

-- Location: LCCOMB_X11_Y6_N28
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = (\u1|u2|Mult0|mult_core|romout[3][15]~combout\ & (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (GND))) # (!\u1|u2|Mult0|mult_core|romout[3][15]~combout\ & 
-- (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ & VCC))
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\ = CARRY((\u1|u2|Mult0|mult_core|romout[3][15]~combout\ & !\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|romout[3][15]~combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\);

-- Location: LCCOMB_X12_Y5_N16
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = ((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ $ (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)))) # (GND)
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\ = CARRY((\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ & ((\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\) # 
-- (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\))) # (!\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ & (\u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & 
-- !\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\);

-- Location: LCCOMB_X13_Y5_N28
\u1|u2|res[14]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[14]~41_combout\ = (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (!\u1|u2|res[13]~40\)) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u2|res[13]~40\) # 
-- (GND)))
-- \u1|u2|res[14]~42\ = CARRY((!\u1|u2|res[13]~40\) # (!\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u1|u2|res[13]~40\,
	combout => \u1|u2|res[14]~41_combout\,
	cout => \u1|u2|res[14]~42\);

-- Location: FF_X13_Y5_N29
\u1|u2|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(14));

-- Location: FF_X14_Y5_N17
\u1|r2|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(14));

-- Location: LCCOMB_X23_Y4_N26
\u1|u3|Mult0|mult_core|romout[3][15]~85\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|romout[3][15]~85_combout\ = (!\u1|r1b|Q\(15) & ((\u1|r1b|Q\(13)) # ((\u1|r1b|Q\(12)) # (\u1|r1b|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1b|Q\(13),
	datab => \u1|r1b|Q\(12),
	datac => \u1|r1b|Q\(14),
	datad => \u1|r1b|Q\(15),
	combout => \u1|u3|Mult0|mult_core|romout[3][15]~85_combout\);

-- Location: LCCOMB_X22_Y4_N28
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & ((\u1|u3|Mult0|mult_core|romout[3][15]~85_combout\ & (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ & VCC)) # 
-- (!\u1|u3|Mult0|mult_core|romout[3][15]~85_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)))) # (!\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & ((\u1|u3|Mult0|mult_core|romout[3][15]~85_combout\ & 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u1|u3|Mult0|mult_core|romout[3][15]~85_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & (!\u1|u3|Mult0|mult_core|romout[3][15]~85_combout\ & !\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # 
-- (!\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\ & ((!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u1|u3|Mult0|mult_core|romout[3][15]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|romout[2][16]~84_combout\,
	datab => \u1|u3|Mult0|mult_core|romout[3][15]~85_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y5_N16
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ & VCC)) # (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)))) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))))
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # (!\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((!\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datab => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X18_Y5_N28
\u1|u3|res[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[14]~44_combout\ = ((\u1|r2|Q\(14) $ (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ $ (!\u1|u3|res[13]~43\)))) # (GND)
-- \u1|u3|res[14]~45\ = CARRY((\u1|r2|Q\(14) & ((\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u1|u3|res[13]~43\))) # (!\u1|r2|Q\(14) & 
-- (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & !\u1|u3|res[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(14),
	datab => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u1|u3|res[13]~43\,
	combout => \u1|u3|res[14]~44_combout\,
	cout => \u1|u3|res[14]~45\);

-- Location: FF_X18_Y5_N29
\u1|u3|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(14));

-- Location: FF_X17_Y5_N9
\u1|r3|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(14));

-- Location: LCCOMB_X18_Y3_N28
\u1|u4|res[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[14]~44_combout\ = ((\u1|r3|Q\(14) $ (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ $ (!\u1|u4|res[13]~43\)))) # (GND)
-- \u1|u4|res[14]~45\ = CARRY((\u1|r3|Q\(14) & ((\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u1|u4|res[13]~43\))) # (!\u1|r3|Q\(14) & 
-- (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u4|res[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r3|Q\(14),
	datab => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u4|res[13]~43\,
	combout => \u1|u4|res[14]~44_combout\,
	cout => \u1|u4|res[14]~45\);

-- Location: FF_X18_Y3_N29
\u1|u4|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(14));

-- Location: FF_X17_Y3_N13
\u1|r4|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(14));

-- Location: LCCOMB_X14_Y2_N14
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ = (\u1|relu.d3[14]~14_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\)) # (!\u1|relu.d3[14]~14_combout\ & 
-- ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\) # (GND)))
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~31\ = CARRY((!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\) # (!\u1|relu.d3[14]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|relu.d3[14]~14_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~31\);

-- Location: LCCOMB_X13_Y2_N18
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\ = (\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ & 
-- (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\ & VCC)) # (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\)))) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ & (!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\)) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\) # (GND)))))
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39\ = CARRY((\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ & 
-- !\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\)) # (!\u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ & ((!\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\) # 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\,
	cout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39\);

-- Location: LCCOMB_X17_Y2_N28
\u1|u5|res[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[14]~44_combout\ = ((\u1|r4|Q\(14) $ (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\ $ (!\u1|u5|res[13]~43\)))) # (GND)
-- \u1|u5|res[14]~45\ = CARRY((\u1|r4|Q\(14) & ((\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\) # (!\u1|u5|res[13]~43\))) # (!\u1|r4|Q\(14) & 
-- (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\ & !\u1|u5|res[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r4|Q\(14),
	datab => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\,
	datad => VCC,
	cin => \u1|u5|res[13]~43\,
	combout => \u1|u5|res[14]~44_combout\,
	cout => \u1|u5|res[14]~45\);

-- Location: FF_X17_Y2_N29
\u1|u5|res[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(14));

-- Location: FF_X16_Y2_N13
\u1|r5|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(14),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(14));

-- Location: LCCOMB_X10_Y6_N12
\u1|u2|Mult0|mult_core|_~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|_~2_combout\ = (!\u1|r1a|Q\(12) & (\u1|r1a|Q\(13) & (!\u1|r1a|Q\(15) & \u1|r1a|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(13),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(14),
	combout => \u1|u2|Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X10_Y6_N6
\u1|u2|Mult0|mult_core|_~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|_~3_combout\ = (\u1|r1a|Q\(12) & (\u1|r1a|Q\(13) & (!\u1|r1a|Q\(15) & \u1|r1a|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1a|Q\(12),
	datab => \u1|r1a|Q\(13),
	datac => \u1|r1a|Q\(15),
	datad => \u1|r1a|Q\(14),
	combout => \u1|u2|Mult0|mult_core|_~3_combout\);

-- Location: LCCOMB_X11_Y6_N30
\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ = \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\ $ (((\u1|u2|Mult0|mult_core|_~2_combout\) # (\u1|u2|Mult0|mult_core|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Mult0|mult_core|_~2_combout\,
	datab => \u1|u2|Mult0|mult_core|_~3_combout\,
	cin => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\,
	combout => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X12_Y5_N18
\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\ = \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ $ (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\ $ 
-- (\u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datad => \u1|u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\,
	cin => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\,
	combout => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\);

-- Location: LCCOMB_X13_Y5_N30
\u1|u2|res[15]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|res[15]~43_combout\ = \u1|u2|res[14]~42\ $ (\u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout\,
	cin => \u1|u2|res[14]~42\,
	combout => \u1|u2|res[15]~43_combout\);

-- Location: FF_X13_Y5_N31
\u1|u2|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|res[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|res\(15));

-- Location: FF_X14_Y5_N3
\u1|r2|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u2|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r2|Q[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r2|Q\(15));

-- Location: LCCOMB_X22_Y4_N30
\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u1|u3|Mult0|mult_core|romout[3][15]~85_combout\ $ (\u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u1|u3|Mult0|mult_core|romout[2][16]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u3|Mult0|mult_core|romout[3][15]~85_combout\,
	datad => \u1|u3|Mult0|mult_core|romout[2][16]~84_combout\,
	cin => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X22_Y5_N18
\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ $ (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ 
-- (!\u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	datad => \u1|u3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cin => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X18_Y5_N30
\u1|u3|res[15]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u3|res[15]~46_combout\ = \u1|r2|Q\(15) $ (\u1|u3|res[14]~45\ $ (\u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r2|Q\(15),
	datad => \u1|u3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u1|u3|res[14]~45\,
	combout => \u1|u3|res[15]~46_combout\);

-- Location: FF_X18_Y5_N31
\u1|u3|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u3|res[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u3|res\(15));

-- Location: FF_X17_Y5_N3
\u1|r3|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u3|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r3|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r3|Q\(15));

-- Location: LCCOMB_X18_Y3_N30
\u1|u4|res[15]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u4|res[15]~46_combout\ = \u1|r3|Q\(15) $ (\u1|u4|res[14]~45\ $ (\u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|r3|Q\(15),
	datad => \u1|u4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cin => \u1|u4|res[14]~45\,
	combout => \u1|u4|res[15]~46_combout\);

-- Location: FF_X18_Y3_N31
\u1|u4|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u4|res[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u4|res\(15));

-- Location: FF_X17_Y3_N19
\u1|r4|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u4|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r4|Q[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r4|Q\(15));

-- Location: LCCOMB_X14_Y2_N16
\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~32_combout\ = !\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~31\,
	combout => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~32_combout\);

-- Location: LCCOMB_X13_Y2_N20
\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout\ = \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\ $ (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39\ $ 
-- (!\u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout\,
	datad => \u1|u5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~32_combout\,
	cin => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39\,
	combout => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout\);

-- Location: LCCOMB_X17_Y2_N30
\u1|u5|res[15]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u5|res[15]~46_combout\ = \u1|r4|Q\(15) $ (\u1|u5|res[14]~45\ $ (\u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|r4|Q\(15),
	datad => \u1|u5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout\,
	cin => \u1|u5|res[14]~45\,
	combout => \u1|u5|res[15]~46_combout\);

-- Location: FF_X17_Y2_N31
\u1|u5|res[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u5|res[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u5|res\(15));

-- Location: FF_X16_Y2_N15
\u1|r5|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u5|res\(15),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \clear~input_o\,
	sload => VCC,
	ena => \u1|r5|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r5|Q\(15));

-- Location: LCCOMB_X1_Y7_N16
\u1|ff0|gen_ff:9:ff|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|ff0|gen_ff:9:ff|q~feeder_combout\ = \u1|ff0|gen_ff:8:ff|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ff0|gen_ff:8:ff|q~q\,
	combout => \u1|ff0|gen_ff:9:ff|q~feeder_combout\);

-- Location: FF_X1_Y7_N17
\u1|ff0|gen_ff:9:ff|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|ff0|gen_ff:9:ff|q~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ff0|gen_ff:9:ff|q~q\);

ww_w_ad(0) <= \w_ad[0]~output_o\;

ww_w_ad(1) <= \w_ad[1]~output_o\;

ww_w_ad(2) <= \w_ad[2]~output_o\;

ww_w_ad(3) <= \w_ad[3]~output_o\;

ww_w_ad(4) <= \w_ad[4]~output_o\;

ww_output(0) <= \output[0]~output_o\;

ww_output(1) <= \output[1]~output_o\;

ww_output(2) <= \output[2]~output_o\;

ww_output(3) <= \output[3]~output_o\;

ww_output(4) <= \output[4]~output_o\;

ww_output(5) <= \output[5]~output_o\;

ww_output(6) <= \output[6]~output_o\;

ww_output(7) <= \output[7]~output_o\;

ww_output(8) <= \output[8]~output_o\;

ww_output(9) <= \output[9]~output_o\;

ww_output(10) <= \output[10]~output_o\;

ww_output(11) <= \output[11]~output_o\;

ww_output(12) <= \output[12]~output_o\;

ww_output(13) <= \output[13]~output_o\;

ww_output(14) <= \output[14]~output_o\;

ww_output(15) <= \output[15]~output_o\;

ww_ready <= \ready~output_o\;

ww_done <= \done~output_o\;
END structure;


