<profile>

<section name = "Vitis HLS Report for 'interleave_manual_seq_Pipeline_WRITE'" level="0">
<item name = "Date">Sun Jun  9 03:22:26 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">morgb</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.525 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">409602, 409602, 4.096 ms, 4.096 ms, 409602, 409602, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WRITE">409600, 409600, 2, 1, 1, 409600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 80, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 41, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln70_fu_134_p2">+, 0, 0, 19, 8, 8</column>
<column name="i_fu_116_p2">+, 0, 0, 26, 19, 1</column>
<column name="y_Din_A">+, 0, 0, 19, 8, 8</column>
<column name="icmp_ln25_fu_110_p2">icmp, 0, 0, 14, 19, 18</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_V">9, 2, 19, 38</column>
<column name="i_V_1_fu_46">9, 2, 19, 38</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_V_1_fu_46">19, 0, 19, 0</column>
<column name="zext_ln25_reg_157">19, 0, 64, 45</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, interleave_manual_seq_Pipeline_WRITE, return value</column>
<column name="y_Addr_A">out, 32, bram, y, array</column>
<column name="y_EN_A">out, 1, bram, y, array</column>
<column name="y_WEN_A">out, 1, bram, y, array</column>
<column name="y_Din_A">out, 8, bram, y, array</column>
<column name="y_Dout_A">in, 8, bram, y, array</column>
<column name="x_x0_V_address0">out, 19, ap_memory, x_x0_V, array</column>
<column name="x_x0_V_ce0">out, 1, ap_memory, x_x0_V, array</column>
<column name="x_x0_V_q0">in, 8, ap_memory, x_x0_V, array</column>
<column name="x_x1_V_address0">out, 19, ap_memory, x_x1_V, array</column>
<column name="x_x1_V_ce0">out, 1, ap_memory, x_x1_V, array</column>
<column name="x_x1_V_q0">in, 8, ap_memory, x_x1_V, array</column>
<column name="x_x2_V_address0">out, 19, ap_memory, x_x2_V, array</column>
<column name="x_x2_V_ce0">out, 1, ap_memory, x_x2_V, array</column>
<column name="x_x2_V_q0">in, 8, ap_memory, x_x2_V, array</column>
</table>
</item>
</section>
</profile>
