{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622928763971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622928763971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 18:32:43 2021 " "Processing started: Sat Jun 05 18:32:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622928763971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622928763971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_01 -c Projeto_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_01 -c Projeto_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622928763971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622928765079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622928765079 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"xor\";  expecting \".\", or \"(\" Projeto_01.v(4) " "Verilog HDL syntax error at Projeto_01.v(4) near text: \"xor\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622928787564 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "a Projeto_01.v(4) " "Verilog HDL error at Projeto_01.v(4): object a declared in a list of port declarations cannot be redeclared within the module body" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 4 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1622928787565 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "b Projeto_01.v(4) " "Verilog HDL error at Projeto_01.v(4): object b declared in a list of port declarations cannot be redeclared within the module body" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 4 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1622928787565 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" Projeto_01.v(4) " "Verilog HDL syntax error at Projeto_01.v(4) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622928787565 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "cin Projeto_01.v(5) " "Verilog HDL error at Projeto_01.v(5): object cin declared in a list of port declarations cannot be redeclared within the module body" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 5 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1622928787566 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "x Projeto_01.v(5) " "Verilog HDL Declaration error at Projeto_01.v(5): identifier \"x\" is already declared in the present scope" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 5 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1622928787566 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" Projeto_01.v(5) " "Verilog HDL syntax error at Projeto_01.v(5) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622928787566 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "cin Projeto_01.v(6) " "Verilog HDL error at Projeto_01.v(6): object cin declared in a list of port declarations cannot be redeclared within the module body" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 6 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1622928787566 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "x Projeto_01.v(6) " "Verilog HDL Declaration error at Projeto_01.v(6): identifier \"x\" is already declared in the present scope" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1622928787566 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" Projeto_01.v(6) " "Verilog HDL syntax error at Projeto_01.v(6) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622928787566 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "a Projeto_01.v(7) " "Verilog HDL error at Projeto_01.v(7): object a declared in a list of port declarations cannot be redeclared within the module body" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 7 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1622928787567 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "b Projeto_01.v(7) " "Verilog HDL error at Projeto_01.v(7): object b declared in a list of port declarations cannot be redeclared within the module body" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 7 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1622928787567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" Projeto_01.v(7) " "Verilog HDL syntax error at Projeto_01.v(7) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622928787567 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "x Projeto_01.v(8) " "Verilog HDL Declaration error at Projeto_01.v(8): identifier \"x\" is already declared in the present scope" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1622928787567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" Projeto_01.v(8) " "Verilog HDL syntax error at Projeto_01.v(8) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622928787567 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Projeto_01 Projeto_01.v(1) " "Ignored design unit \"Projeto_01\" at Projeto_01.v(1) due to previous errors" {  } { { "Projeto_01.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Estrutural/Projeto_01/Projeto_01.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1622928787567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_01.v 0 0 " "Found 0 design units, including 0 entities, in source file projeto_01.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622928787569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622928787785 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 05 18:33:07 2021 " "Processing ended: Sat Jun 05 18:33:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622928787785 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622928787785 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622928787785 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622928787785 ""}
