# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ha4.gen/sources_1/bd/ha4/ipshared/1a7d/src/fa1.v" \
"../../../../ha4.gen/sources_1/bd/ha4/ip/ha4_fa1_0_0/sim/ha4_fa1_0_0.v" \
"../../../../ha4.gen/sources_1/bd/ha4/ipshared/b046/src/ha1.v" \
"../../../../ha4.gen/sources_1/bd/ha4/ip/ha4_ha1_0_0/sim/ha4_ha1_0_0.v" \
"../../../../ha4.gen/sources_1/bd/ha4/ip/ha4_fa1_0_1/sim/ha4_fa1_0_1.v" \
"../../../../ha4.gen/sources_1/bd/ha4/ip/ha4_fa1_0_2/sim/ha4_fa1_0_2.v" \
"../../../../ha4.gen/sources_1/bd/ha4/sim/ha4.v" \
"../../../../ha4.gen/sources_1/bd/ha4/hdl/ha4_wrapper.v" \
"../../../../ha4.srcs/sim_1/new/ha4_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
