##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BluetoothUART_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for CyMASTER_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. BluetoothUART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.3::Critical Path Report for (BluetoothUART_IntClock:R vs. BluetoothUART_IntClock:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: BluetoothUART_IntClock                      | Frequency: 51.43 MHz  | Target: 0.15 MHz   | 
Clock: ClockVehicleBattVoltageADC                  | N/A                   | Target: 1.29 MHz   | 
Clock: ClockVehicleBattVoltageADC(fixed-function)  | N/A                   | Target: 1.29 MHz   | 
Clock: Clock_1                                     | Frequency: 48.30 MHz  | Target: 4.93 MHz   | 
Clock: Clock_2                                     | Frequency: 46.60 MHz  | Target: 13.14 MHz  | 
Clock: CyBUS_CLK                                   | Frequency: 51.93 MHz  | Target: 78.86 MHz  | 
Clock: CyBUS_CLK(fixed-function)                   | N/A                   | Target: 78.86 MHz  | 
Clock: CyILO                                       | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                                | Frequency: 48.30 MHz  | Target: 78.86 MHz  | 
Clock: CyPLL_OUT                                   | N/A                   | Target: 78.86 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BluetoothUART_IntClock  BluetoothUART_IntClock  6.50543e+006     6485993     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                 Clock_1                 202899           185059      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                 Clock_2                 12681.2          -8022       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                 Clock_2                 76087            54629       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               BluetoothUART_IntClock  12681.2          -2335       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Clock_2                 12681.2          -6576       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase          
-------------  ------------  ------------------------  
UartRx(0)_PAD  28661         BluetoothUART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BluetoothUART_IntClock
****************************************************
Clock: BluetoothUART_IntClock
Frequency: 51.43 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BluetoothUART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6485993p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -5360
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6500075

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14082
-------------------------------------   ----- 
End-of-path arrival time (ps)           14082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q     macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_counter_load\/main_0  macrocell6    6584   7834  6485993  RISE       1
\BluetoothUART:BUART:rx_counter_load\/q       macrocell6    3350  11184  6485993  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/load   count7cell    2898  14082  6485993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 48.30 MHz | Target: 4.93 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16474
-------------------------------------   ----- 
End-of-path arrival time (ps)           16474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     4122   5372  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8722  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2622  11344  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  16474  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  16474  -8022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 46.60 MHz | Target: 13.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 54629p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 71857

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17228
-------------------------------------   ----- 
End-of-path arrival time (ps)           17228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  54629  RISE       1
\Counter_1:CounterUDB:reload\/main_0                macrocell10     2636   6136  54629  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   9486  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2612  12098  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  17228  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  17228  54629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 51.93 MHz | Target: 78.86 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -6576p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                    8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15027
-------------------------------------   ----- 
End-of-path arrival time (ps)           15027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                                  synccell        1020   1020  -6576  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell10     2915   3935  -6576  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   7285  -6576  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2612   9897  -6576  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  15027  -6576  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  15027  -6576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 48.30 MHz | Target: 78.86 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16474
-------------------------------------   ----- 
End-of-path arrival time (ps)           16474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     4122   5372  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8722  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2622  11344  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  16474  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  16474  -8022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. BluetoothUART_IntClock:R)
************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -2335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9211

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                               synccell        1020   1020  -2335  RISE       1
\BluetoothUART:BUART:rx_postpoll\/main_2         macrocell7      4851   5871  -2335  RISE       1
\BluetoothUART:BUART:rx_postpoll\/q              macrocell7      3350   9221  -2335  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2325  11546  -2335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -6576p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                    8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15027
-------------------------------------   ----- 
End-of-path arrival time (ps)           15027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                                  synccell        1020   1020  -6576  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell10     2915   3935  -6576  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   7285  -6576  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2612   9897  -6576  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  15027  -6576  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  15027  -6576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (BluetoothUART_IntClock:R vs. BluetoothUART_IntClock:R)
*************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BluetoothUART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6485993p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -5360
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6500075

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14082
-------------------------------------   ----- 
End-of-path arrival time (ps)           14082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q     macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_counter_load\/main_0  macrocell6    6584   7834  6485993  RISE       1
\BluetoothUART:BUART:rx_counter_load\/q       macrocell6    3350  11184  6485993  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/load   count7cell    2898  14082  6485993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 54629p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 71857

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17228
-------------------------------------   ----- 
End-of-path arrival time (ps)           17228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  54629  RISE       1
\Counter_1:CounterUDB:reload\/main_0                macrocell10     2636   6136  54629  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   9486  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2612  12098  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  17228  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  17228  54629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16474
-------------------------------------   ----- 
End-of-path arrival time (ps)           16474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     4122   5372  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8722  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2622  11344  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  16474  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  16474  -8022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 185059p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q                                 macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell14   6058   7308  185059  RISE       1
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell14   3350  10658  185059  RISE       1
\FreqDiv_1:count_8\/main_10                           macrocell38   3671  14329  185059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16474
-------------------------------------   ----- 
End-of-path arrival time (ps)           16474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     4122   5372  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8722  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2622  11344  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  16474  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  16474  -8022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -4722p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6621

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11344
-------------------------------------   ----- 
End-of-path arrival time (ps)           11344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     4122   5372  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8722  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2622  11344  -4722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -4721p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6621

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11342
-------------------------------------   ----- 
End-of-path arrival time (ps)           11342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     4122   5372  -8022  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8722  -8022  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell5   2620  11342  -4721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3276p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                    6621

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9897
-------------------------------------   ---- 
End-of-path arrival time (ps)           9897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                                  synccell        1020   1020  -6576  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell10     2915   3935  -6576  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   7285  -6576  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2612   9897  -3276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                    6621

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9896
-------------------------------------   ---- 
End-of-path arrival time (ps)           9896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                                  synccell        1020   1020  -6576  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell10     2915   3935  -6576  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   7285  -6576  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell5   2611   9896  -3275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -2335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9211

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                               synccell        1020   1020  -2335  RISE       1
\BluetoothUART:BUART:rx_postpoll\/main_2         macrocell7      4851   5871  -2335  RISE       1
\BluetoothUART:BUART:rx_postpoll\/q              macrocell7      3350   9221  -2335  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2325  11546  -2335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:pollcount_1\/main_6
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : -414p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                              synccell      1020   1020  -2335  RISE       1
\BluetoothUART:BUART:pollcount_1_split\/main_7  macrocell1    2914   3934   -414  RISE       1
\BluetoothUART:BUART:pollcount_1_split\/q       macrocell1    3350   7284   -414  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_6        macrocell29   2300   9585   -414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:rx_state_2\/main_9
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 2369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                       synccell      1020   1020  -2335  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_9  macrocell25   5782   6802   2369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:rx_last\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_last\/clock_0
Path slack     : 2369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                    synccell      1020   1020  -2335  RISE       1
\BluetoothUART:BUART:rx_last\/main_0  macrocell32   5782   6802   2369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_last\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : 3799p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_236/q                                     macrocell36   1250   1250  -8022  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_0  macrocell35   4122   5372   3799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0              macrocell35         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:rx_state_0\/main_10
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 4215p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                        synccell      1020   1020  -2335  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_10  macrocell22   3936   4956   4215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:rx_status_3\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 4215p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                        synccell      1020   1020  -2335  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_7  macrocell31   3936   4956   4215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:pollcount_0\/main_6
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 5248p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3923
-------------------------------------   ---- 
End-of-path arrival time (ps)           3923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                        synccell      1020   1020  -2335  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_6  macrocell30   2903   3923   5248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 7695p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   12681

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                           synccell       1020   1020  -6576  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3966   4986   7695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 60422p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 75587

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15165
-------------------------------------   ----- 
End-of-path arrival time (ps)           15165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  54629  RISE       1
\Counter_1:CounterUDB:status_3\/main_0            macrocell12     5422   8922  60422  RISE       1
\Counter_1:CounterUDB:status_3\/q                 macrocell12     3350  12272  60422  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2893  15165  60422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 63134p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 75587

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12453
-------------------------------------   ----- 
End-of-path arrival time (ps)           12453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell4   1600   1600  63134  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell5      0   1600  63134  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell5   2270   3870  63134  RISE       1
\Counter_1:CounterUDB:status_0\/main_0             macrocell11     2308   6178  63134  RISE       1
\Counter_1:CounterUDB:status_0\/q                  macrocell11     3350   9528  63134  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2925  12453  63134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 75587

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9399
-------------------------------------   ---- 
End-of-path arrival time (ps)           9399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  54629  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5899   9399  66188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 66399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 72577

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell4   1600   1600  63134  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell5      0   1600  63134  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell5   2270   3870  63134  RISE       1
\Counter_1:CounterUDB:prevCompare\/main_0          macrocell34     2308   6178  66399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCompare\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 66441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 72577

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  54629  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  54629  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/main_0     macrocell33     2636   6136  66441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/clock_0             macrocell33         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 185059p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q                                 macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell14   6058   7308  185059  RISE       1
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell14   3350  10658  185059  RISE       1
\FreqDiv_1:count_8\/main_10                           macrocell38   3671  14329  185059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_7\/main_1
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 188781p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10608
-------------------------------------   ----- 
End-of-path arrival time (ps)           10608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  188781  RISE       1
\FreqDiv_1:count_7\/main_1  macrocell39   9358  10608  188781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_6\/main_1
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 188781p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10608
-------------------------------------   ----- 
End-of-path arrival time (ps)           10608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  188781  RISE       1
\FreqDiv_1:count_6\/main_1  macrocell40   9358  10608  188781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 188781p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10608
-------------------------------------   ----- 
End-of-path arrival time (ps)           10608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  188781  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell44   9358  10608  188781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 189351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  188781  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell41   8788  10038  189351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 189351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  188781  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell42   8788  10038  189351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 190956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell41   7182   8432  190956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 190956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell42   7182   8432  190956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 190956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell45   7182   8432  190956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_7\/main_0
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 191540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7849
-------------------------------------   ---- 
End-of-path arrival time (ps)           7849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
\FreqDiv_1:count_7\/main_0    macrocell39   6599   7849  191540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_6\/main_0
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 191540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7849
-------------------------------------   ---- 
End-of-path arrival time (ps)           7849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
\FreqDiv_1:count_6\/main_0    macrocell40   6599   7849  191540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 191540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7849
-------------------------------------   ---- 
End-of-path arrival time (ps)           7849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell43   6599   7849  191540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 191540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7849
-------------------------------------   ---- 
End-of-path arrival time (ps)           7849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell44   6599   7849  191540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : Net_236/main_2
Capture Clock  : Net_236/clock_0
Path slack     : 191775p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q  macrocell38   1250   1250  188781  RISE       1
Net_236/main_2         macrocell36   6364   7614  191775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_8\/main_1
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 191775p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  188781  RISE       1
\FreqDiv_1:count_8\/main_1  macrocell38   6364   7614  191775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_236/main_1
Capture Clock  : Net_236/clock_0
Path slack     : 191895p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
Net_236/main_1                macrocell36   6243   7493  191895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_8\/main_0
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 191895p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
\FreqDiv_1:count_8\/main_0    macrocell38   6243   7493  191895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 191895p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  190956  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell46   6243   7493  191895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_7\/main_9
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 192062p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:count_7\/main_9  macrocell39   6076   7326  192062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_6\/main_9
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 192062p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:count_6\/main_9  macrocell40   6076   7326  192062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 192062p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell43   6076   7326  192062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_9
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 192062p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:count_2\/main_9  macrocell44   6076   7326  192062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_9
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 192080p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:count_5\/main_9  macrocell41   6058   7308  192080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_9
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 192080p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:count_4\/main_9  macrocell42   6058   7308  192080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 192080p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell45   6058   7308  192080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : Net_236/main_4
Capture Clock  : Net_236/clock_0
Path slack     : 192206p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q  macrocell40   1250   1250  187618  RISE       1
Net_236/main_4         macrocell36   5932   7182  192206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_8\/main_3
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 192206p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  187618  RISE       1
\FreqDiv_1:count_8\/main_3  macrocell38   5932   7182  192206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_236/main_9
Capture Clock  : Net_236/clock_0
Path slack     : 192384p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q  macrocell45   1250   1250  187444  RISE       1
Net_236/main_9         macrocell36   5754   7004  192384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_8\/main_8
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 192384p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187444  RISE       1
\FreqDiv_1:count_8\/main_8  macrocell38   5754   7004  192384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_236/main_10
Capture Clock  : Net_236/clock_0
Path slack     : 192455p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q  macrocell46   1250   1250  185059  RISE       1
Net_236/main_10        macrocell36   5684   6934  192455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_9
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 192455p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  185059  RISE       1
\FreqDiv_1:count_8\/main_9  macrocell38   5684   6934  192455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_236/main_7
Capture Clock  : Net_236/clock_0
Path slack     : 193242p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q  macrocell43   1250   1250  187470  RISE       1
Net_236/main_7         macrocell36   4896   6146  193242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_8\/main_6
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 193242p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  187470  RISE       1
\FreqDiv_1:count_8\/main_6  macrocell38   4896   6146  193242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_236/main_5
Capture Clock  : Net_236/clock_0
Path slack     : 193502p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q  macrocell41   1250   1250  188005  RISE       1
Net_236/main_5         macrocell36   4636   5886  193502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_4
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 193502p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  188005  RISE       1
\FreqDiv_1:count_8\/main_4  macrocell38   4636   5886  193502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : Net_236/main_3
Capture Clock  : Net_236/clock_0
Path slack     : 193859p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q  macrocell39   1250   1250  188510  RISE       1
Net_236/main_3         macrocell36   4280   5530  193859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_2
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 193859p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  188510  RISE       1
\FreqDiv_1:count_8\/main_2  macrocell38   4280   5530  193859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_236/main_8
Capture Clock  : Net_236/clock_0
Path slack     : 193865p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q  macrocell44   1250   1250  188515  RISE       1
Net_236/main_8         macrocell36   4274   5524  193865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_7
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 193865p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  188515  RISE       1
\FreqDiv_1:count_8\/main_7  macrocell38   4274   5524  193865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_236/main_6
Capture Clock  : Net_236/clock_0
Path slack     : 193867p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q  macrocell42   1250   1250  188520  RISE       1
Net_236/main_6         macrocell36   4272   5522  193867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_5
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 193867p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  188520  RISE       1
\FreqDiv_1:count_8\/main_5  macrocell38   4272   5522  193867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_7\/main_6
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 193934p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  187470  RISE       1
\FreqDiv_1:count_7\/main_6  macrocell39   4205   5455  193934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_6\/main_6
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 193934p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  187470  RISE       1
\FreqDiv_1:count_6\/main_6  macrocell40   4205   5455  193934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_2\/main_6
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 193934p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  187470  RISE       1
\FreqDiv_1:count_2\/main_6  macrocell44   4205   5455  193934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : Net_236/main_0
Capture Clock  : Net_236/clock_0
Path slack     : 193941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_236/q       macrocell36   1250   1250  193941  RISE       1
Net_236/main_0  macrocell36   4198   5448  193941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_8
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 194466p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187444  RISE       1
\FreqDiv_1:count_5\/main_8  macrocell41   3673   4923  194466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_8
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 194466p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187444  RISE       1
\FreqDiv_1:count_4\/main_8  macrocell42   3673   4923  194466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 194491p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  187470  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell41   3648   4898  194491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_6
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 194491p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  187470  RISE       1
\FreqDiv_1:count_4\/main_6  macrocell42   3648   4898  194491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_7\/main_3
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 194629p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  187618  RISE       1
\FreqDiv_1:count_7\/main_3  macrocell39   3510   4760  194629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_6\/main_3
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 194629p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  187618  RISE       1
\FreqDiv_1:count_6\/main_3  macrocell40   3510   4760  194629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_2\/main_3
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 194629p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  187618  RISE       1
\FreqDiv_1:count_2\/main_3  macrocell44   3510   4760  194629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 194639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  187618  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell41   3500   4750  194639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 194639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  187618  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell42   3500   4750  194639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 195026p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  188005  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell41   3113   4363  195026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 195026p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  188005  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell42   3113   4363  195026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_7\/main_4
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  188005  RISE       1
\FreqDiv_1:count_7\/main_4  macrocell39   3102   4352  195037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_6\/main_4
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  188005  RISE       1
\FreqDiv_1:count_6\/main_4  macrocell40   3102   4352  195037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_2\/main_4
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  188005  RISE       1
\FreqDiv_1:count_2\/main_4  macrocell44   3102   4352  195037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_7\/main_8
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187444  RISE       1
\FreqDiv_1:count_7\/main_8  macrocell39   3094   4344  195045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_6\/main_8
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187444  RISE       1
\FreqDiv_1:count_6\/main_8  macrocell40   3094   4344  195045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 195045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187444  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell43   3094   4344  195045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_8
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187444  RISE       1
\FreqDiv_1:count_2\/main_8  macrocell44   3094   4344  195045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_7\/main_2
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195529p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  188510  RISE       1
\FreqDiv_1:count_7\/main_2  macrocell39   2610   3860  195529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_6\/main_2
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195529p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  188510  RISE       1
\FreqDiv_1:count_6\/main_2  macrocell40   2610   3860  195529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195529p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  188510  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell44   2610   3860  195529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 195531p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  188510  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell41   2608   3858  195531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 195531p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  188510  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell42   2608   3858  195531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_7\/main_7
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195534p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  188515  RISE       1
\FreqDiv_1:count_7\/main_7  macrocell39   2604   3854  195534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_6\/main_7
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195534p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  188515  RISE       1
\FreqDiv_1:count_6\/main_7  macrocell40   2604   3854  195534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 195534p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  188515  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell43   2604   3854  195534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_2\/main_7
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195534p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  188515  RISE       1
\FreqDiv_1:count_2\/main_7  macrocell44   2604   3854  195534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_7
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 195536p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  188515  RISE       1
\FreqDiv_1:count_5\/main_7  macrocell41   2602   3852  195536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_7
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 195536p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  188515  RISE       1
\FreqDiv_1:count_4\/main_7  macrocell42   2602   3852  195536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 195541p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  188520  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell41   2598   3848  195541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_4\/main_5
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 195541p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  188520  RISE       1
\FreqDiv_1:count_4\/main_5  macrocell42   2598   3848  195541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_7\/main_5
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195543p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  188520  RISE       1
\FreqDiv_1:count_7\/main_5  macrocell39   2596   3846  195543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_6\/main_5
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195543p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  188520  RISE       1
\FreqDiv_1:count_6\/main_5  macrocell40   2596   3846  195543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_2\/main_5
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195543p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  188520  RISE       1
\FreqDiv_1:count_2\/main_5  macrocell44   2596   3846  195543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BluetoothUART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6485993p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -5360
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6500075

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14082
-------------------------------------   ----- 
End-of-path arrival time (ps)           14082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q     macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_counter_load\/main_0  macrocell6    6584   7834  6485993  RISE       1
\BluetoothUART:BUART:rx_counter_load\/q       macrocell6    3350  11184  6485993  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/load   count7cell    2898  14082  6485993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6486585p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499245

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12660
-------------------------------------   ----- 
End-of-path arrival time (ps)           12660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q                      macrocell17     1250   1250  6486585  RISE       1
\BluetoothUART:BUART:counter_load_not\/main_0           macrocell3      5146   6396  6486585  RISE       1
\BluetoothUART:BUART:counter_load_not\/q                macrocell3      3350   9746  6486585  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  12660  6486585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \BluetoothUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6491060p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q                macrocell17     1250   1250  6486585  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7114   8364  6491060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6491301p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10624
-------------------------------------   ----- 
End-of-path arrival time (ps)           10624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_0    macrocell22   9374  10624  6491301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6491301p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10624
-------------------------------------   ----- 
End-of-path arrival time (ps)           10624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_0    macrocell24   9374  10624  6491301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491301p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10624
-------------------------------------   ----- 
End-of-path arrival time (ps)           10624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q        macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/main_0  macrocell28   9374  10624  6491301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/clock_0           macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6491301p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10624
-------------------------------------   ----- 
End-of-path arrival time (ps)           10624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_0   macrocell31   9374  10624  6491301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:sTX:TxSts\/status_0
Capture Clock  : \BluetoothUART:BUART:sTX:TxSts\/clock
Path slack     : 6491452p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6504935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13483
-------------------------------------   ----- 
End-of-path arrival time (ps)           13483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q        macrocell17    1250   1250  6486585  RISE       1
\BluetoothUART:BUART:tx_status_0\/main_0  macrocell4     6558   7808  6491452  RISE       1
\BluetoothUART:BUART:tx_status_0\/q       macrocell4     3350  11158  6491452  RISE       1
\BluetoothUART:BUART:sTX:TxSts\/status_0  statusicell1   2324  13483  6491452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxSts\/clock                      statusicell1        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6492160p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q                macrocell22     1250   1250  6489984  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6015   7265  6492160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \BluetoothUART:BUART:sRX:RxSts\/status_4
Capture Clock  : \BluetoothUART:BUART:sRX:RxSts\/clock
Path slack     : 6492796p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6504935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12139
-------------------------------------   ----- 
End-of-path arrival time (ps)           12139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  6492796  RISE       1
\BluetoothUART:BUART:rx_status_4\/main_1                 macrocell8      2302   5882  6492796  RISE       1
\BluetoothUART:BUART:rx_status_4\/q                      macrocell8      3350   9232  6492796  RISE       1
\BluetoothUART:BUART:sRX:RxSts\/status_4                 statusicell2    2907  12139  6492796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6493647p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8278
-------------------------------------   ---- 
End-of-path arrival time (ps)           8278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q         macrocell22   1250   1250  6489984  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_1  macrocell23   7028   8278  6493647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6493647p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8278
-------------------------------------   ---- 
End-of-path arrival time (ps)           8278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q       macrocell22   1250   1250  6489984  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_1  macrocell25   7028   8278  6493647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6494090p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q         macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_0  macrocell26   6584   7834  6494090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:tx_state_0\/main_0
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6494116p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q       macrocell17   1250   1250  6486585  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_0  macrocell18   6558   7808  6494116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \BluetoothUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6494695p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6488814  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4540   4730  6494695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \BluetoothUART:BUART:tx_state_0\/main_3
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6494746p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6492081  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_3                  macrocell18     3599   7179  6494746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6494780p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  6494780  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3394   4644  6494780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_0
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6494855p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7069
-------------------------------------   ---- 
End-of-path arrival time (ps)           7069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6490658  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_3   macrocell27   5129   7069  6494855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6494999p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q       macrocell25   1250   1250  6487478  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_4  macrocell22   5676   6926  6494999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6494999p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q       macrocell25   1250   1250  6487478  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_4  macrocell24   5676   6926  6494999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6494999p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q               macrocell25   1250   1250  6487478  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/main_3  macrocell28   5676   6926  6494999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/clock_0           macrocell28         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6494999p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q        macrocell25   1250   1250  6487478  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_4  macrocell31   5676   6926  6494999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:pollcount_1\/main_3
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6495206p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490148  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_3     macrocell29   5468   6718  6495206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:pollcount_0\/main_4
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6495206p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490148  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_4     macrocell30   5468   6718  6495206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6495218p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q         macrocell21     1250   1250  6485993  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2957   4207  6495218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \BluetoothUART:BUART:txn\/main_3
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6495239p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  6495239  RISE       1
\BluetoothUART:BUART:txn\/main_3                macrocell16     2316   6686  6495239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \BluetoothUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6495294p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q                macrocell18     1250   1250  6488860  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2881   4131  6495294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6495413p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6495413  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_5       macrocell23   4572   6512  6495413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BluetoothUART:BUART:rx_state_2\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6495413p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6495413  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_5         macrocell25   4572   6512  6495413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6495419p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6495419  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_6       macrocell23   4566   6506  6495419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BluetoothUART:BUART:rx_state_2\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6495419p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6495419  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_6         macrocell25   4566   6506  6495419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:txn\/main_1
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6495528p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q  macrocell17   1250   1250  6486585  RISE       1
\BluetoothUART:BUART:txn\/main_1    macrocell16   5146   6396  6495528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6495576p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q                macrocell25   1250   1250  6487478  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_3  macrocell26   5099   6349  6495576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_0
Path End       : \BluetoothUART:BUART:pollcount_0\/main_3
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6495753p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6490658  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_3        macrocell30   4231   6171  6495753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6495901p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490148  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_7    macrocell23   4774   6024  6495901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6495901p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490148  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_7      macrocell25   4774   6024  6495901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6496149p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6491178  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_1   macrocell27   3835   5775  6496149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6496374p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  6494780  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_2  macrocell23   4300   5550  6496374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6496374p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6494780  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_2   macrocell25   4300   5550  6496374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6496375p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q         macrocell24   1250   1250  6489664  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_3  macrocell23   4300   5550  6496375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6496375p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q       macrocell24   1250   1250  6489664  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_3  macrocell25   4300   5550  6496375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6496483p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6491689  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_2   macrocell27   3502   5442  6496483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_3
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6496487p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6491689  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_0   macrocell27   3497   5437  6496487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_load_fifo\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6496580p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3130
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6502305

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_load_fifo\/q            macrocell23     1250   1250  6493526  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4474   5724  6496580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BluetoothUART:BUART:pollcount_1\/main_1
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6496840p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6491178  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_1        macrocell29   3145   5085  6496840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BluetoothUART:BUART:pollcount_0\/main_1
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6496840p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6491178  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_1        macrocell30   3145   5085  6496840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:tx_state_1\/main_1
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6496894p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q       macrocell18   1250   1250  6488860  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_1  macrocell17   3781   5031  6496894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:tx_state_2\/main_1
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6496894p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q       macrocell18   1250   1250  6488860  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_1  macrocell19   3781   5031  6496894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:tx_bitclk\/main_1
Capture Clock  : \BluetoothUART:BUART:tx_bitclk\/clock_0
Path slack     : 6496894p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q      macrocell18   1250   1250  6488860  RISE       1
\BluetoothUART:BUART:tx_bitclk\/main_1  macrocell20   3781   5031  6496894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6496954p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_0  macrocell23   3721   4971  6496954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6496954p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6485993  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_0    macrocell25   3721   4971  6496954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_1\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_8
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6496958p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_1\/q      macrocell29   1250   1250  6490626  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_8  macrocell22   3717   4967  6496958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_1\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6496958p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_1\/q       macrocell29   1250   1250  6490626  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_5  macrocell31   3717   4967  6496958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_9
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6496970p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q      macrocell30   1250   1250  6490436  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_9  macrocell22   3704   4954  6496970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6496970p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q       macrocell30   1250   1250  6490436  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_6  macrocell31   3704   4954  6496970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/tc
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6496996p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  6496996  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_4  macrocell26   2878   4928  6496996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BluetoothUART:BUART:rx_state_0\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6497078p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6495413  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_5         macrocell22   2906   4846  6497078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BluetoothUART:BUART:rx_state_3\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6497078p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6495413  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_5         macrocell24   2906   4846  6497078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BluetoothUART:BUART:rx_state_0\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6497081p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6495419  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_6         macrocell22   2904   4844  6497081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BluetoothUART:BUART:rx_state_3\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6497081p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6495419  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_6         macrocell24   2904   4844  6497081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:txn\/main_4
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6497115p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q  macrocell19   1250   1250  6488171  RISE       1
\BluetoothUART:BUART:txn\/main_4    macrocell16   3560   4810  6497115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:tx_state_1\/main_2
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6497258p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6488814  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_2               macrocell17     4477   4667  6497258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:tx_state_2\/main_2
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6497258p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6488814  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_2               macrocell19     4477   4667  6497258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:tx_bitclk\/main_2
Capture Clock  : \BluetoothUART:BUART:tx_bitclk\/clock_0
Path slack     : 6497258p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6488814  RISE       1
\BluetoothUART:BUART:tx_bitclk\/main_2                macrocell20     4477   4667  6497258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:tx_state_0\/main_4
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6497274p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q       macrocell19   1250   1250  6488171  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_4  macrocell18   3401   4651  6497274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_bitclk\/q
Path End       : \BluetoothUART:BUART:txn\/main_6
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6497278p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_bitclk\/q  macrocell20   1250   1250  6497278  RISE       1
\BluetoothUART:BUART:txn\/main_6   macrocell16   3396   4646  6497278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_bitclk\/q
Path End       : \BluetoothUART:BUART:tx_state_0\/main_5
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6497287p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_bitclk\/q        macrocell20   1250   1250  6497278  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_5  macrocell18   3388   4638  6497287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BluetoothUART:BUART:pollcount_1\/main_2
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6497348p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6491689  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_2        macrocell29   2637   4577  6497348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BluetoothUART:BUART:pollcount_0\/main_2
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6497348p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6491689  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_2        macrocell30   2637   4577  6497348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_3
Path End       : \BluetoothUART:BUART:pollcount_1\/main_0
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6497348p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6491689  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_0        macrocell29   2636   4576  6497348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_3
Path End       : \BluetoothUART:BUART:pollcount_0\/main_0
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6497348p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6491689  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_0        macrocell30   2636   4576  6497348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6497548p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490148  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_7      macrocell22   3126   4376  6497548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6497548p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490148  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_7      macrocell24   3126   4376  6497548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6497561p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q       macrocell26   1250   1250  6490148  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_5  macrocell26   3113   4363  6497561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6497561p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q    macrocell26   1250   1250  6490148  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_4  macrocell27   3113   4363  6497561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6497758p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q       macrocell24   1250   1250  6489664  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_3  macrocell22   2917   4167  6497758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6497758p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q       macrocell24   1250   1250  6489664  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_3  macrocell24   2917   4167  6497758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6497758p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q               macrocell24   1250   1250  6489664  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/main_2  macrocell28   2917   4167  6497758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/clock_0           macrocell28         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6497758p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q        macrocell24   1250   1250  6489664  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_3  macrocell31   2917   4167  6497758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6497761p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q                macrocell24   1250   1250  6489664  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_2  macrocell26   2914   4164  6497761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:tx_state_0\/main_1
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6497800p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q       macrocell18   1250   1250  6488860  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_1  macrocell18   2875   4125  6497800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:txn\/main_2
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6497803p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q  macrocell18   1250   1250  6488860  RISE       1
\BluetoothUART:BUART:txn\/main_2    macrocell16   2872   4122  6497803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_1\/q
Path End       : \BluetoothUART:BUART:pollcount_1\/main_4
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6497874p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_1\/q       macrocell29   1250   1250  6490626  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_4  macrocell29   2801   4051  6497874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:pollcount_1\/main_5
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6497889p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q       macrocell30   1250   1250  6490436  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_5  macrocell29   2785   4035  6497889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:pollcount_0\/main_5
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6497889p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q       macrocell30   1250   1250  6490436  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_5  macrocell30   2785   4035  6497889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BluetoothUART:BUART:tx_state_1\/main_4
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6497942p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3983
-------------------------------------   ---- 
End-of-path arrival time (ps)           3983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6497942  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_4               macrocell17     3793   3983  6497942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BluetoothUART:BUART:tx_state_2\/main_4
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6497942p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3983
-------------------------------------   ---- 
End-of-path arrival time (ps)           3983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6497942  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_4               macrocell19     3793   3983  6497942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:tx_state_1\/main_3
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6498042p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q       macrocell19   1250   1250  6488171  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_3  macrocell17   2633   3883  6498042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:tx_state_2\/main_3
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6498042p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q       macrocell19   1250   1250  6488171  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_3  macrocell19   2633   3883  6498042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:tx_bitclk\/main_3
Capture Clock  : \BluetoothUART:BUART:tx_bitclk\/clock_0
Path slack     : 6498042p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q      macrocell19   1250   1250  6488171  RISE       1
\BluetoothUART:BUART:tx_bitclk\/main_3  macrocell20   2633   3883  6498042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6498045p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q         macrocell25   1250   1250  6487478  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_4  macrocell23   2630   3880  6498045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6498045p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q       macrocell25   1250   1250  6487478  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_4  macrocell25   2630   3880  6498045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6498067p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6494780  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_2   macrocell22   2608   3858  6498067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6498067p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6494780  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_2   macrocell24   2608   3858  6498067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6498067p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6494780  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_2  macrocell31   2608   3858  6498067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6498077p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q       macrocell22   1250   1250  6489984  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_1  macrocell22   2598   3848  6498077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6498077p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q       macrocell22   1250   1250  6489984  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_1  macrocell24   2598   3848  6498077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6498077p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q               macrocell22   1250   1250  6489984  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/main_1  macrocell28   2598   3848  6498077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/clock_0           macrocell28         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6498077p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q        macrocell22   1250   1250  6489984  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_1  macrocell31   2598   3848  6498077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6498082p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q                macrocell22   1250   1250  6489984  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_1  macrocell26   2593   3843  6498082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:tx_state_0\/main_2
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6498158p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6488814  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_2               macrocell18     3576   3766  6498158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_last\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_8
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6498362p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_last\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_last\/q          macrocell32   1250   1250  6498362  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_8  macrocell25   2313   3563  6498362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:txn\/q
Path End       : \BluetoothUART:BUART:txn\/main_0
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6498365p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:txn\/q       macrocell16   1250   1250  6498365  RISE       1
\BluetoothUART:BUART:txn\/main_0  macrocell16   2310   3560  6498365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:tx_state_1\/main_0
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6498371p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q       macrocell17   1250   1250  6486585  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_0  macrocell17   2304   3554  6498371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:tx_state_2\/main_0
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6498371p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q       macrocell17   1250   1250  6486585  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_0  macrocell19   2304   3554  6498371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:tx_bitclk\/main_0
Capture Clock  : \BluetoothUART:BUART:tx_bitclk\/clock_0
Path slack     : 6498371p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q      macrocell17   1250   1250  6486585  RISE       1
\BluetoothUART:BUART:tx_bitclk\/main_0  macrocell20   2304   3554  6498371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_bitclk\/q
Path End       : \BluetoothUART:BUART:tx_state_1\/main_5
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6498379p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_bitclk\/q        macrocell20   1250   1250  6497278  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_5  macrocell17   2295   3545  6498379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_bitclk\/q
Path End       : \BluetoothUART:BUART:tx_state_2\/main_5
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6498379p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_bitclk\/q        macrocell20   1250   1250  6497278  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_5  macrocell19   2295   3545  6498379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BluetoothUART:BUART:txn\/main_5
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6498851p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3074
-------------------------------------   ---- 
End-of-path arrival time (ps)           3074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6497942  RISE       1
\BluetoothUART:BUART:txn\/main_5                      macrocell16     2884   3074  6498851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_status_3\/q
Path End       : \BluetoothUART:BUART:sRX:RxSts\/status_3
Capture Clock  : \BluetoothUART:BUART:sRX:RxSts\/clock
Path slack     : 6501369p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6504935

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_status_3\/q       macrocell31    1250   1250  6501369  RISE       1
\BluetoothUART:BUART:sRX:RxSts\/status_3  statusicell2   2316   3566  6501369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

