

================================================================
== Vitis HLS Report for 'reset'
================================================================
* Date:           Fri May 30 21:17:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.407 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.408 us|  0.408 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reset_label4  |        6|        6|         1|          -|          -|     6|        no|
        |- reset_label5  |        6|        6|         1|          -|          -|     6|        no|
        |- reset_label6  |       24|       24|         1|          -|          -|    24|        no|
        |- reset_label7  |       11|       11|         1|          -|          -|    11|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 4 5 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%store_ln419 = store i15 32, i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:419]   --->   Operation 7 'store' 'store_ln419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%store_ln419 = store i15 32, i15 %detl" [data/benchmarks/adpcm/adpcm.c:419]   --->   Operation 8 'store' 'store_ln419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%store_ln420 = store i15 8, i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:420]   --->   Operation 9 'store' 'store_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%store_ln420 = store i15 8, i15 %deth" [data/benchmarks/adpcm/adpcm.c:420]   --->   Operation 10 'store' 'store_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln421 = store i31 0, i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 11 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%store_ln421 = store i31 0, i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 12 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln421 = store i32 0, i32 %plt2" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 13 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln421 = store i32 0, i32 %plt1" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 14 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln421 = store i15 0, i15 %al2" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 15 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln421 = store i16 0, i16 %al1" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 16 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln421 = store i15 0, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 17 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln422 = store i31 0, i31 %rh2" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 18 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln422 = store i31 0, i31 %rh1" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 19 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln422 = store i32 0, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 20 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln422 = store i32 0, i32 %ph1" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 21 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln422 = store i15 0, i15 %ah2" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 22 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln422 = store i16 0, i16 %ah1" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 23 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln422 = store i15 0, i15 %nbh" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 24 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln423 = store i31 0, i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 25 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln423 = store i31 0, i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 26 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln423 = store i32 0, i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 27 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln423 = store i32 0, i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 28 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln423 = store i15 0, i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 29 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln423 = store i16 0, i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 30 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln423 = store i15 0, i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 31 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln424 = store i31 0, i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 32 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln424 = store i31 0, i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 33 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln424 = store i32 0, i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 34 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln424 = store i32 0, i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 35 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln424 = store i15 0, i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 36 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln424 = store i16 0, i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 37 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln424 = store i15 0, i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 38 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 0, i3 %i" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 39 'store' 'store_ln417' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln427 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 40 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 41 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.57ns)   --->   "%icmp_ln427 = icmp_eq  i3 %i_5, i3 6" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 42 'icmp' 'icmp_ln427' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.57ns)   --->   "%add_ln427 = add i3 %i_5, i3 1" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 43 'add' 'add_ln427' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %icmp_ln427, void %for.inc.split, void %for.inc18.preheader" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 44 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i3 %i_5" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 45 'zext' 'zext_ln427' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln428 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:428]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln428' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/adpcm/adpcm.c:433]   --->   Operation 47 'specloopname' 'specloopname_ln433' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%delay_dltx_addr = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:429]   --->   Operation 48 'getelementptr' 'delay_dltx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.68ns)   --->   "%store_ln429 = store i16 0, i3 %delay_dltx_addr" [data/benchmarks/adpcm/adpcm.c:429]   --->   Operation 49 'store' 'store_ln429' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%delay_dhx_addr = getelementptr i16 %delay_dhx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:430]   --->   Operation 50 'getelementptr' 'delay_dhx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.68ns)   --->   "%store_ln430 = store i16 0, i3 %delay_dhx_addr" [data/benchmarks/adpcm/adpcm.c:430]   --->   Operation 51 'store' 'store_ln430' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%dec_del_dltx_addr = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:431]   --->   Operation 52 'getelementptr' 'dec_del_dltx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.68ns)   --->   "%store_ln431 = store i16 0, i3 %dec_del_dltx_addr" [data/benchmarks/adpcm/adpcm.c:431]   --->   Operation 53 'store' 'store_ln431' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%dec_del_dhx_addr = getelementptr i16 %dec_del_dhx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:432]   --->   Operation 54 'getelementptr' 'dec_del_dhx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.68ns)   --->   "%store_ln432 = store i16 0, i3 %dec_del_dhx_addr" [data/benchmarks/adpcm/adpcm.c:432]   --->   Operation 55 'store' 'store_ln432' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 %add_ln427, i3 %i" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 56 'store' 'store_ln417' <Predicate = (!icmp_ln427)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln427 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 57 'br' 'br_ln427' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 58 'alloca' 'i_2' <Predicate = (icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 0, i3 %i_2" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 59 'store' 'store_ln417' <Predicate = (icmp_ln427)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 60 'br' 'br_ln436' <Predicate = (icmp_ln427)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.27>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%i_6 = load i3 %i_2" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 61 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.57ns)   --->   "%icmp_ln436 = icmp_eq  i3 %i_6, i3 6" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 62 'icmp' 'icmp_ln436' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.57ns)   --->   "%add_ln436 = add i3 %i_6, i3 1" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 63 'add' 'add_ln436' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %for.inc18.split, void %for.inc26.preheader" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 64 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i3 %i_6" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 65 'zext' 'zext_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln437 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:437]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln437' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln442 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/adpcm/adpcm.c:442]   --->   Operation 67 'specloopname' 'specloopname_ln442' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%delay_bpl_addr = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:438]   --->   Operation 68 'getelementptr' 'delay_bpl_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln438 = store i32 0, i3 %delay_bpl_addr" [data/benchmarks/adpcm/adpcm.c:438]   --->   Operation 69 'store' 'store_ln438' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%delay_bph_addr = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:439]   --->   Operation 70 'getelementptr' 'delay_bph_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln439 = store i32 0, i3 %delay_bph_addr" [data/benchmarks/adpcm/adpcm.c:439]   --->   Operation 71 'store' 'store_ln439' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%dec_del_bpl_addr = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:440]   --->   Operation 72 'getelementptr' 'dec_del_bpl_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln440 = store i32 0, i3 %dec_del_bpl_addr" [data/benchmarks/adpcm/adpcm.c:440]   --->   Operation 73 'store' 'store_ln440' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%dec_del_bph_addr = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:441]   --->   Operation 74 'getelementptr' 'dec_del_bph_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.69ns)   --->   "%store_ln441 = store i32 0, i3 %dec_del_bph_addr" [data/benchmarks/adpcm/adpcm.c:441]   --->   Operation 75 'store' 'store_ln441' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 %add_ln436, i3 %i_2" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 76 'store' 'store_ln417' <Predicate = (!icmp_ln436)> <Delay = 0.38>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 77 'br' 'br_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 78 'alloca' 'i_3' <Predicate = (icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln417 = store i5 0, i5 %i_3" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 79 'store' 'store_ln417' <Predicate = (icmp_ln436)> <Delay = 0.38>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.inc26" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 80 'br' 'br_ln445' <Predicate = (icmp_ln436)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%i_7 = load i5 %i_3" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 81 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.70ns)   --->   "%icmp_ln445 = icmp_eq  i5 %i_7, i5 24" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 82 'icmp' 'icmp_ln445' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln445 = add i5 %i_7, i5 1" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 83 'add' 'add_ln445' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln445 = br i1 %icmp_ln445, void %for.inc26.split, void %for.inc36.preheader" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 84 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i5 %i_7" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 85 'zext' 'zext_ln445' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln446 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [data/benchmarks/adpcm/adpcm.c:446]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln446' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/adpcm/adpcm.c:448]   --->   Operation 87 'specloopname' 'specloopname_ln448' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tqmf_addr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln445" [data/benchmarks/adpcm/adpcm.c:447]   --->   Operation 88 'getelementptr' 'tqmf_addr' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.69ns)   --->   "%store_ln447 = store i32 0, i5 %tqmf_addr" [data/benchmarks/adpcm/adpcm.c:447]   --->   Operation 89 'store' 'store_ln447' <Predicate = (!icmp_ln445)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln417 = store i5 %add_ln445, i5 %i_3" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 90 'store' 'store_ln417' <Predicate = (!icmp_ln445)> <Delay = 0.38>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.inc26" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 91 'br' 'br_ln445' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 92 'alloca' 'i_4' <Predicate = (icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln417 = store i4 0, i4 %i_4" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 93 'store' 'store_ln417' <Predicate = (icmp_ln445)> <Delay = 0.38>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln451 = br void %for.inc36" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 94 'br' 'br_ln451' <Predicate = (icmp_ln445)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%i_8 = load i4 %i_4" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 95 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.70ns)   --->   "%icmp_ln451 = icmp_eq  i4 %i_8, i4 11" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 96 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln451 = add i4 %i_8, i4 1" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 97 'add' 'add_ln451' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln451 = br i1 %icmp_ln451, void %for.inc36.split, void %for.end38" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 98 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln451 = zext i4 %i_8" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 99 'zext' 'zext_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln452 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11" [data/benchmarks/adpcm/adpcm.c:452]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln452' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln455 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/adpcm/adpcm.c:455]   --->   Operation 101 'specloopname' 'specloopname_ln455' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%accumc_addr = getelementptr i32 %accumc, i64 0, i64 %zext_ln451" [data/benchmarks/adpcm/adpcm.c:453]   --->   Operation 102 'getelementptr' 'accumc_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.69ns)   --->   "%store_ln453 = store i32 0, i4 %accumc_addr" [data/benchmarks/adpcm/adpcm.c:453]   --->   Operation 103 'store' 'store_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%accumd_addr = getelementptr i32 %accumd, i64 0, i64 %zext_ln451" [data/benchmarks/adpcm/adpcm.c:454]   --->   Operation 104 'getelementptr' 'accumd_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.69ns)   --->   "%store_ln454 = store i32 0, i4 %accumd_addr" [data/benchmarks/adpcm/adpcm.c:454]   --->   Operation 105 'store' 'store_ln454' <Predicate = (!icmp_ln451)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 106 [1/1] (0.38ns)   --->   "%store_ln417 = store i4 %add_ln451, i4 %i_4" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 106 'store' 'store_ln417' <Predicate = (!icmp_ln451)> <Delay = 0.38>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln451 = br void %for.inc36" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 107 'br' 'br_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln456 = ret" [data/benchmarks/adpcm/adpcm.c:456]   --->   Operation 108 'ret' 'ret_ln456' <Predicate = (icmp_ln451)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 3 bit ('i', data/benchmarks/adpcm/adpcm.c:417) [44]  (0.000 ns)
	'store' operation 0 bit ('store_ln417', data/benchmarks/adpcm/adpcm.c:417) of constant 0 on local variable 'i', data/benchmarks/adpcm/adpcm.c:417 [77]  (0.387 ns)

 <State 2>: 1.255ns
The critical path consists of the following:
	'load' operation 3 bit ('i', data/benchmarks/adpcm/adpcm.c:427) on local variable 'i', data/benchmarks/adpcm/adpcm.c:417 [80]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln427', data/benchmarks/adpcm/adpcm.c:427) [81]  (0.572 ns)
	'store' operation 0 bit ('store_ln429', data/benchmarks/adpcm/adpcm.c:429) of constant 0 on array 'delay_dltx' [89]  (0.683 ns)

 <State 3>: 1.271ns
The critical path consists of the following:
	'load' operation 3 bit ('i', data/benchmarks/adpcm/adpcm.c:436) on local variable 'i', data/benchmarks/adpcm/adpcm.c:417 [103]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln436', data/benchmarks/adpcm/adpcm.c:436) [104]  (0.572 ns)
	'store' operation 0 bit ('store_ln438', data/benchmarks/adpcm/adpcm.c:438) of constant 0 on array 'delay_bpl' [112]  (0.699 ns)

 <State 4>: 1.406ns
The critical path consists of the following:
	'load' operation 5 bit ('i', data/benchmarks/adpcm/adpcm.c:445) on local variable 'i', data/benchmarks/adpcm/adpcm.c:417 [126]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln445', data/benchmarks/adpcm/adpcm.c:445) [127]  (0.707 ns)
	'store' operation 0 bit ('store_ln447', data/benchmarks/adpcm/adpcm.c:447) of constant 0 on array 'tqmf' [135]  (0.699 ns)

 <State 5>: 1.407ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/adpcm/adpcm.c:451) on local variable 'i', data/benchmarks/adpcm/adpcm.c:417 [143]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln451', data/benchmarks/adpcm/adpcm.c:451) [144]  (0.708 ns)
	'store' operation 0 bit ('store_ln453', data/benchmarks/adpcm/adpcm.c:453) of constant 0 on array 'accumc' [152]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
