.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000001000010000000000000
000000000000001101000010110000001111000000000000000000
000000000000000101000000001000000000000010000000000000
000000000000000000100000000011000000000000000000000000
000000000000000000000000000000011010000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000010000000000000000000000000000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000000000001000010000000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000010000001110000010000000000000
000000000000000000000011110000010000000000000000000000
000000000000000000000010000000001000000010000000000000
000000000000000000000100000000010000000000000000000000

.logic_tile 2 1
000000000000000101100000010101100000000000001000000000
000010000000000000000010100000000000000000000000001000
000000000000000101100110100011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000001000000011110001000000000000001000000000
000000000000000101000010100000101010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000001110000000000000000101100001000000001000000000
000000000000000000000010110000101011000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000001000000000010000000000000000001000000000
000000000000001111000011110000001000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000001111000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111000001000001000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000001000011110000000000000000001000000000
000000000000001111000011110000001111000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 5 1
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000011100000000101101000001100111000000000
000000000000000000100000000000001110110011000000000100
000000000000000000000000000011101001001100111000000000
000000000000000101000010010000101010110011000000000000
000000000000000011100010110011101000001100111000000001
000000000000000101100011000000001000110011000000000000
000000000000000000000000010011101001001100111000000100
000000000000000111000011000000001010110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001111110011000000000001

.logic_tile 6 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000111000000000101100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001101110011000000000101
000000000000000111000000000101101000001100111000000000
000000000000000000000000000000001101110011000000000100
000000000000000000000010101000001001001100110000000110
000000000000000000000010100101001100110011000000000000
000000000000000000000110101111100000000000000000000000
000000000000000101000000001011000000000011000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000000000000110000101111011010000110000000000
000000000000000000000000001101011010110000110000000000
010000000000000000000010100101100000000000000000000000
010000000000000000000110111101000000000010000000000000
000000000000000101000110000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000010000011100000100000000000100
000000000000000000000010000111000000000000000000000000
000000000000000001100000001101011010111001110000000000
000000000000000000000000000101111011010111100000000000
000000000000000001100000000101011000001110000000000100
000000000000000000000000001011111110001111000000000000
000000000000000000000000000000011010000010000100000000
000000000000000000000000000000010000000000000010000010

.logic_tile 8 1
000000000000000000000000001111011101001001000000000000
000000000000000000000000000011101011000100100000000000
000000000000000000000000000111111100000100000000000000
000000000000000000000000000000101110001001000000000100
000000000000000000000000011101001111100001010000000000
000000000000000000000010100111111011000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000111011011011001000000000000
000000000000001101100000001111111100000001010000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000110110000000000000000000000000000
000000000000000101000110000111011011110011000000000000
000000000000000000100000001111111100101011110000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001101111011110110100000000000
000000000000000000100000001111011000110110010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000111011101110000010100000000
000000000000000000000000001011001111010000100000100000
111000000000000000000000000000000000000010000000000000
000000000000001101000000000011000000000000000000000000
010000000000001000000010101111011100100000010100000001
100000000000000001000100000001001101010100100000000100
000000000000000000000010100011100000000010000000000000
000000000000000000000100000000100000000000000000000000
000000000000000111000000000011101110100001010100000000
000000000000000000000010101101001101010000100010000001
000000000000000011100000001011011010101000000100000000
000000000000000000100010010011111110101100000010000000
000000000000000101000000000000000000000010000000000000
000000000000000101000000000111000000000000000000000000
000000000000001000000110000000000001001100110000000000
000000000000000111000000000101001110110011000000000000

.logic_tile 2 2
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001100000000000000010000
000000001010000000000010100000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000101100110100000000000000000001000000000
000010000000100000000000000000001011000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000101000000000000001100000000000001000000000
000000000000001001000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000010000000000000000000001000000000
000000000010000001000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000111100000000001000000000000001000000000
000000000000001001100000000000000000000000000000010000
000000000000000000000010100011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001000000000000000000000
000000000000001000000000000011101001011100000000000001
000000000000000111000000001101001001111100000000000100
000000000000001000000000000000000000000010000000000000
000000000000000111000000000000001000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100001011010000010000000000000
000000000000000000000100000001001100000000000000000010
000000000000000000000000000111000000000010000010000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 2
000010100000000101000010100111101000001100111000000000
000000000000000000100110110000101010110011000000010000
111000000000000000000000000001001000001100111000000000
000000000010000000000000000000101010110011000000000000
110000000000001111100000010101001001001100111000000000
010000000100000011000010000000001101110011000000000000
000000000000000000000010100101001001001100111000000000
000000000000001101000100000000001101110011000000000100
000000000000000000000000010001001000001100111000000000
000000000000000000000011010000101010110011000000000000
000000000000000000000010010101101000001100110000000000
000000000000000000000110000000101010110011000000000000
000000000000000000000000000101011010000000000100000000
000010001100000000000000000000100000001000000000000000
000000000000000000000000011011111010000010000000000000
000000000000000000000010101111111000000000000000000000

.logic_tile 6 2
000000000000000000000010110111011110001110000100000000
000000000000001101000011100001100000001001000000000000
111000000000000101000000000101111110010000100000000000
000000000000000000100010111101011001010100010000000000
110000000000101000000010101101111000000010000000000000
110000000000000101000010101001001100000000000000000000
000000000000101101000000010001011000001100110000000000
000000000001000001000011010000110000110011000000000000
000000000001001000000000000111111010000000000100000000
000000000000100001000000000000010000001000000000000000
000000000000001001100000000101101010000100000000000000
000000000000001001000000001101010000000000000000000000
000000000010000000000111010111101010000000000100000000
000000000000000000000110010000000000001000000000000000
000000000000000111000110101111111101111001010100000000
000000000000001101000000000011001110110000000000000000

.logic_tile 7 2
000000000000001000000000000011100000000000001000000000
000000000000001111000000000000000000000000000000001000
111000000000000000000010100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
110001000000000000000000010101001000001100111100000000
110000000000001101000010000000100000110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000000000000110001000001000001100110110000000
000000000000000000000000000011000000110011000010000000
000000000000001001100000000001000001001100110100000000
000000000000000001000000000000001100110011000010000000
000000000000000000000110100101011100000000000000000100
000000000000000000000100000000000000001000000000000000
000000000000000000000000000001000001001100110000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 8 2
000000000000101000000110111001011000100000010000000000
000000000001000001000010101111101001100000000000000000
111000000000001101100110001011011100011101000100000000
000000000000000101000000001101011101010110000000000000
110000000000000001100000001101101000010010000000000000
010000000000000000000010100111011001000010000000000000
000000000000001000000000010101001111000010100000000000
000000000000000101000011101101001110000001000000000000
000000000000001000000110010000011001000000100000000000
000000000000000101000011000000011100000000000000000000
000000000000001000000000010000001001010000000000000000
000000000000001001000011001001011001010000100000000000
000000000000000101100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001101100110000001011000000010000000000101
000000000000000001000100000000000000000000000000000000

.logic_tile 9 2
000010000000000101000000000111111000010100100000000000
000011000000001111100010111101001001101001010000000000
000000000000000011100111111111111010010100000000000000
000000000000001111100011011111011110011000000000000000
000000000010000111100110011101011011100100110000000000
000000000000000000000011101111111101010111010000000000
000000000000000000000110011001111101100000010000000000
000000000000000000000011111101111101000001000000000000
000000000000000000000000010001001111000100000000000000
000000000000000000000011100101011000000110000000000000
000000000000000000000111010000001101010000000000000000
000000000000001111000111010000011001000000000000000000
000001000010001000000000011101011100000011000000000000
000000000000000111000010001011111000000010000000000000
000000000000001001100111000011011100000010000000000000
000000000000000001000111110000100000001000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000101000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000100000000000000111001000001100111000000000
000000000001010101000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 2 3
000000000000100000000000000101001001000011100000000010
000000000001011101000010011001001001000011110000010100
111000000000000001100111110001101110101001010110000000
000000000000000011000110001111001110001000000000000000
010000000010001111100000001011111000000000010000000100
100000000000001111000010110111111010000000000000000100
000000000000001101000010100000000000000010000000100000
000000000000000001100110111101000000000000000000000000
000000000000001001100000000101101100000000000000000000
000000000000001001000000000011101000000000010000000000
000000000000000001100010001101111010000010000000000000
000000000000000000100100000011101011000000000000000000
000000000000001111000011110001111010000000000000000000
000010000000000001000010000000000000001000000010000000
000000000000000001000000000111000000000010000000000000
000000000000000000100000000000100000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000010000010000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100011011110100000000000000000
000000000000000000000000000101011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000011100000001111000000000000000000100000
000000000000000000100011111011100000000011000000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000011110000000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011110000001011000000000010000000
000000000000000000000000001011011101000000000000000000
000000000000001111000010001101101110000010000000000000

.logic_tile 5 3
000000000000001000000000001101100000000001000100000000
000000001100000001000010000011100000000000000000100000
111000000000000101000010100111111100000000000100100000
000000000000000101000000000000100000001000000000000000
110000000100000101000110010000001101010100000100000000
110000000100001101000010010101001100010100100000000000
000000000000000001100110010001111100001001000100000000
000000000000010000000111010011000000001110000000000000
000000100000000101000010100011011111101001010000000001
000000000000000000000100000001111011100001010000000000
000000000000001000000000000001001010000010000000000000
000000000000000001000000001111111010000000000000000000
000000001110000000000111110101011001000000000000000000
000000000000000000000110000000111010100000000000000000
000000000100000000000010011011100000000001110100000000
000000000000000000000010000001001100000000110000000000

.logic_tile 6 3
000000000000000000000000001011011110001110000000000000
000000000000000000000011101011000000001111000000000000
111000000000000000000110011111000001000011010000000000
000000000000000000000111010011101001000000010000000000
010000000000000101000010111101111110000111000000000000
010000000000000000000011000111010000001110000000000000
000000000000001000000000001000000000000010000000000000
000000000000000101000000001001001011000000000000000000
000000000000000001100110010011001111010100000000000000
000000000000000000000010000000111001100000000000000000
000001000001010001000000000111101100001011000100000000
000000100000100000000010111111110000000011000000100000
000000000000000000000010000111111010101001000100000000
000000000000000000000010111101001010011101000010000000
000000000000001001100110011001101111010110100000000000
000000000000000001000010001001111100001100100000000000

.logic_tile 7 3
000000000000000000000000011000000001000000000000000100
000000000000000000000010001001001000000010000000000100
111000000000001001100110001001111001101100000000000000
000000000000001001000011101011011010001100000000000000
110000000000000001100110001111011100100001010000000000
010000000000001101100010011101101010111010100000000000
000000000000000000000011111001111001101100000000000000
000000000000000111000111111001011011001100000000000000
000000000010000001000000010101001101101000000000000000
000000000000000000000011101111101110010100100000000000
000000000000000011100110111011111000110100010100000000
000000000000000000100010100111111010010100100000000000
000000000000000000000010010011111001111101010000000100
000000000000010000000010101001001111010000100000000000
000000000000001001000110000101001111000100000100000000
000000000000000001100010100000111111101001010000000000

.logic_tile 8 3
000000000000000001100110000011001000000100000000000000
000000000000000000000010100000010000000000000000000000
111000000000000101000000011001101000101000010000000000
000000000000000101000011110101111111101000000000000000
110000000000000101100011110001001110101001010100000000
010000000000000001000011011101001100111101110000000000
000000000000000101100000000111100000000000000000000000
000000000000000101000000000101001101000000100000000000
000000000000000011100011101011101011100001010000000000
000000000000000101000010001001011000000010100000000000
000000000000000001100000000111001011111000110110000000
000000000000000000000000000111111110111100110000000000
000010100000001000000010111001100001000010100000000000
000000000000000001000010000001001010000010000000000000
000000000000001101000000010101001011111101010100000000
000000000000000001000010101001101111111101000000000010

.logic_tile 9 3
000010000000001000000000001111001100011000000000000000
000000000000000001000010111111001111000000000000000000
000000000000000101000110001011001101101001000000000000
000000000000000000100010100011101000010110100000000000
000000100000000000000000000001101110000000000000000000
000001000000010000000000000001110000001000000000000000
000000000000000111000000001011101101101001010000000000
000000000000000000100000000011111110100001010000000000
000000000000000001000110000111011101001001000000000000
000000000000000111100011101111011100001100000000000000
000000000000000001100010101111011100101100000000000000
000000000000000111000111101011101110101000000000000000
000000000000000000000111001011011111101011110000000000
000000001110000111000010110101111001011111110000000000
000000000000001000000010100001001101010100100000000000
000000000000000001000110010000111110101001010000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000011101000001100111000000000
001000000000000000000000000000000000110011000000010000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000010100011101000001100111000000000
001000000000000000100110110000100000110011000000000000
000000000000000000000000000011101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000000101100000000000001000001100111000000000
001000000000000000000000000000001010110011000000000000
000000000000001101100110100000001000001100111000000000
001000000000000101000000000000001100110011000000000000
000000000000000000000110100101001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100110000000000
001000000000000000000000000000100000110011000000000000

.logic_tile 2 4
010000000000001000000000011101001010101001010100100001
001000000000000101000010101011101100000000100000000000
111000000000000000000000000101101100101001010100000000
000000000000000000000000001101001010001000000001000001
010000000000000000000110100101001010110000000100000000
101000000000000101000010100011011101110000100000000000
000000000000000101100110100101101100101001010110000000
001000000000000000000000001101101010001000000000000000
000000000000000000000000010101001010110000000110000001
001000000000001101000010010011011011110000100000000000
000000000000000000000000010001001100101001010110000000
001000000000000000000010011101001010001000000000100000
000000000000000000000000000101001011100000010100000000
001000000000000000000000000011101110100000110000100010
000000000000000001100000000001001100100000010100000000
001000000000000000100000000101101011101000010000100010

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000111101101100000000000010000000000
001000000000000000000010111101101111000000000010000000
000010100000000000000000000000011011010000000010000000
001001000000000000000000000000011011000000000010000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000011100110110001011010000000000100100000
001000000000000000100011100000000000001000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001011101010000000000000000001
011000000000000000000011100101111110100000000000000000
000000000000000001000000010000000000000000000000000000
001000000000000101000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010110011100000000001000000000000
001000000000000000000110001001100000000011000011100011
000000000000010001000000000101000001000000010000000000
001000000000100000000000000111101111000000000000000000
000000000000000000000010101000000001000000000100000000
001000000000000000000100000101001011000000100000000010

.logic_tile 6 4
010000000000000111000010101011111101101000000000000000
001000000000000000000000001001101011010000100000000000
111000000000001111100110001111001010100000000000000000
000000000000000001000010111101101001000000000000000000
010001000000000011100011110101011101001001000000000000
111010000000000000000111111011111001001010000000000000
000000000000000001000110010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000011100000000101000000011001111001010000110000000000
001001101100000000100010100101101110100000010000000000
000000000000001111000010000000000000000000000000000001
001000000000000101000100000011001000000010000000000011
000000000000000000000110100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000001100000001001111101111001110100000000
001000000000000101000011110111001111111001010000000000

.logic_tile 7 4
010000000000000000000110001101111011010001010000000000
001000000000000000000010111101011111100010000000000000
111000000000000011100000011101101101101001010000000000
000000000000000000000010001111011000100000000000000000
010000000000000001100111101000001100010100100100000000
111000000000000000000100001001011010010000100000000000
000000000000000101100010101111111110011111110000000000
001000000000001001000110011101011100110111110000000000
000000000000000101000111110011101111111100000000000000
001000000000000000000110001111001100101100000000000000
000000000000001001100110001000001111000000000000000000
001000000000000101000000000111001010000000100000000000
000000000000001101000110100001011100001001010000000000
001000000000001011000000001111111001001001000000000000
000000000000000111000110101111101111000000110000000000
001000000000000101100010000101101110110000000000000000

.logic_tile 8 4
010000000001010101000000000111111001000001010000000000
001000000000101101100000000001101110000010000000000000
111000000000000001100000000011100000000000000000000000
000000000000000000100010110011100000000001000000000000
010000000000001001100010100111000001000000010000000000
111000000000000001000100000101101001000001010000000000
000000000000000101000000000011001011010110100000000000
001000000000000000100000001111001100001001010000000000
000010000000000001000000001011000000000001000000000000
001001000000000011100000000111000000000011000000000000
000000000000001101100110110011111111110011010000000000
001000000000001011000011000001111110100100010000000000
000000000000000000000000011011101011010100100000000000
001000000000000000000011010101101100101001010000000000
000000000000001001100110010000011110000010000100000100
001000000000000011000011000000010000000000000000000011

.logic_tile 9 4
010000000000000000000000000011011001101001010000000000
001000000000000000000010110101111000010110000000000000
000000000000001000000010111101011000000110000000000000
000010000000000101000110000011110000000001000000000000
000000000000000001100010111000001101000000100000000000
001000000000000000000110101101001110010000100000000000
000000000000100000000110101111011101001100000000000000
001000000001001101000010111101101100001101000000000000
000000000000000101000111001111101110100000000000000000
001000000000001101100100001001011100010000100000000000
000000000010001011100000000101100000000000100000000000
001000000000000001100000000000101100000000000000000000
000000000000000000000111011101101101111110110000000000
001000000000000000000110001101001110111111100000000000
000000000000000011100000000000001000000000000000000000
001000000000001101000000001101010000000010000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000101000000000111111100000000000000100001
001000000000000000000000001011110000001000000000000000
111000000000000000000000001011011100101000000100100001
000000000000000000000000000101001110010100100000000001
010000000000000000000000000101101111100000010110100001
101000000000000000000000000011101100101000010000000000
000000000000000000000000000011101100101001010100000001
001000000000000101000010100001001110000000100010000010
000000001110000000000000010000000000000000000000000000
001000000000000001000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 2 5
010000000000000111000010100000000000000000000000000000
001000000000001101100110110000000000000000000000000000
111000000000001111000011110001011111000000100000000000
000000001110000011100011010000101000000000000000000000
110000000000001101100110010111011010111111110100000001
111000000000000101000011111101011110111111010010000000
000000000000001101000111100011011100000110100000000000
001000000000001111100110000000101010000000000000000000
000000000000000000000000001101011000000001000000000000
001000000000000000000010000001111010000000000000000010
000010101000000000000000001001011001000000000000000000
001001000000000011000000001111011010001000000000000000
000000000000001001100111100001001111111111010101000000
001000000000001101000000001001001011111111110010000110
000000000000000001100000010101111001000010000000000000
001000000000000000000011011001011010000000000010000010

.ramb_tile 3 5
010000000000100000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000100000000000001000001110000100000010000000
001000000001010000000011111011001010000000000010000000
111000000000000111000111100111111110100000010000000000
000000000000000000000010110101101011111110100000000000
010000000000000101000111010101011111100111010000000000
011000000000000011100011111111011100000110100000000010
000000000000000001100000001111001010101111000000000000
001000000000000000100000001111011010001111000000000000
000000000000000101100110001000000001000010100010000000
001000000000000000000000001001001010000000100010100000
000000000000000001100000011000011010000000000000000000
001000000000001111000010000111001100000010000000000000
000010000000000001100110100011011101110111110100000000
001001000000000001000000000111101100000011110001000000
000000000000101101100110011011101011000100000000000000
001000000000010101000011100001101001000000000000000000

.logic_tile 5 5
010000000000001001100000000101100000000001000000000000
001000000000000101000000000001100000000011000000000000
111000000000000000000000000111001010000000000000000000
000000001000000000000010110000100000000001000000000000
110000000000001111100000000001001010010100000000000000
011000000000000001000000000000001110101000010000000000
000000000000000000000110100111011011000010100000000000
001000000000000000000010100011111100010110110000000000
000010000000000111100000011111001111000110100000000000
001001001110000000100010001111011001001111110001000000
000000000000000101100000000000000000000000000100000000
001000000000000000000000000101000000000010000001000000
000000000000000111100010110000000000000000000000000000
001010100000001101100110100000000000000000000000000000
000000000010000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 6 5
010000000000001000000000000000011010000010000000000000
001000000000000001000010100000010000000000000000000000
111000000100000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000001101111010000010000000000000
111000001100000101000000001101010000000000000000000000
000000000000000000000010110001011001000000010000000000
001000000000001101000110000101101111000000110000000000
000000001110000000000000000000011110000100000001000000
001000000000001111000000000011010000000110000000000000
000000000000000000000000001000011011000000000000000000
001000000000000000000000001101011010010000000000000000
000000000000000000000010100000000000000000100100000000
001000000000000000000000000000001000000000000000000010
000000000000000000000000001000000001000000000000000000
001000000000000000000010111111001010000000100000000000

.logic_tile 7 5
010000000000000000000110100000000001000000100000000000
001000000000000000000010110111001011000000000000000010
111000000010000000000110100001011100000000000000000000
000000000000000111000000000000110000001000000000000000
010000000000000000000110110111011101000011000000000000
111000000000000000000111111011101101000111000000000000
000000000000000001100110000111111001111001010100000000
001000000000000000000100001001001001111111110000000100
000000000000000001100000011000001110010110100000000000
001000000000000000000010101011001001000010000000000000
000000000000000101000000001111011100000000000000000000
001000000000000101000010100011001111000001000000000000
000000000000001101100000001011001010000100000010000000
001000000000000001000010100101010000001100000000100000
000000000000000111100000000000011101000010000000000000
001000000000000000000000000000011100000000000000000000

.logic_tile 8 5
010000000000000001100010100001111001010000100000000000
001000000000000000000110111101011000010100100000000000
111000000000000101000110010111100000001100110100100000
000000000000001101100010100001100000110011000000000010
110000000000000101100010100111100001000000000000000000
011000000000000000000100000111001011000001000000000000
000000000000000000000010100001100000000001000000000000
001000000000000000000000000001100000000000000000000000
000000000000000000000000001001000000000000000000000000
001000000000000000000010000001100000000010000000000000
000000000000000000000000000111001010000000000000000000
001000000000000000000000000000000000001000000000000000
000000000000000001100000000001000001000010100000000000
001000000000000000000000001001001011000000100000000000
000000000000001000000010000001011010000000000000000000
001000000000000101000000000000111000001001010000000000

.logic_tile 9 5
010000000000000101100000000011011100101000010000000000
001000000000000000000000000101111101100001010000000000
000000000000001001100000000101111001001111000000000000
000000000000000101000000001111001000000111000000000000
000000000000001101100000000011011100010101000000000000
001000000000000001000000000101111101000110000000000000
000000000000001101000110000111101111101001000000000000
001000000000000001000000000001011101101001010000000000
000000000000000000000010100011000001000000000000000000
001000000000000000000110110000101100000000010000000010
000000000000000000000110000011011100000000100000000000
001000000000001101000100001011101000000000000000000000
000000000000000001100010100111101011001001000000000000
001000001110000000000110110111001011000010000000000000
000000000000000101000110000111101101010000000000000000
001000000000001101100100000001111010000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000001010010110100100000000
000000000000000101000000001101001000010000000010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000110010101101011010000100000000000
010000000000000001000110010000111011000000010000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000010101011011010000100010000000
000000000000000000000010000000111011100000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000110001101101000000010000010000000
000000000000000000000010100101111001000000000000000001
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000100000000000000000000111100001000000000000000000
110000000000000000000000001001001000000000100000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000010100000001100000000000010000001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100111000000
000000000000000000000000000000001100000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.ramt_tile 3 6
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000001000000111100000001001000000000000000000
000000000000000001000100001101011011010000000000000000
111000000000000000000010101001011111101011110100100000
000000000000000000000010101011011110011011110001000000
110000000000000001100110000001011000000100000000000000
110000000000000101000000000000110000000000000001000000
000000000000000111100111111001101011000000000000000000
000000000000000000100010111111101011000001000000000000
000000000001010000000110010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000110000101101100000110000000000000
000000000000000000000000000000111010000001000000000000
000000000000000000000110100011011101000010000000000000
000000000000000000000000001011111010000000000000000000
000000000000000000000110101000011010000000000000000000
000000000000000001000011111001011001000000100000000000

.logic_tile 5 6
000000000000000000000110110111111100010100000000000000
000000000000000000000011100000111101100000000000000000
111000000000001101100000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
010000000000011000000000010000000000000010000000100000
010000000000100101000010010000000000000000000010000010
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000001101011001100011110100000000
000000000000000001000011110001001001000011110000000001
000000000000001000000110010000000001000010000000000000
000000000000001011000110000101001000000010100010000000
000000000000000000000000000001000001000000000010000000
000000000000000000000000001011101100000000010000000000
000000000000001000000000000011101100000011000000000000
000000000000001001000011111101100000000010000000000000

.logic_tile 6 6
000000000000000000000110010000000001000000001000000000
000000000000000101000010100000001010000000000000001000
111000000000001000000000000001000000000000001000000000
000000000000000001000000000000001011000000000000000000
110000000000000000000000010101101000001100110000000000
010000000000000000000010100000101001110011000000000000
000000000000000001100000010001011010001100110000000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000001000000000010000100000000
000000000000000000000010000000100000000000000000000000
000000000000000000000110000001100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000010000000000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000001111000000000000000000000010

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001110111100110000000000
000000000000000000000000000111011111101000110000000000
000000000000000001100000000000011110010000000000000000
000000000000000000100000000000011111000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000001110000000000000000111111101000011000000000000
000000000000000000000000000111101101001011000000100000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100110110000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000101000110000000000000000000000000000000

.logic_tile 8 6
000000000000000000000110010000000000000000001000000000
000000000000000000000011110000001010000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
010000000000000101000000000111001000001100111100100100
010000000000000000000000000000100000110011000000000010
000000000000000001100000000000001000001100111100100000
000000000000000000000011100000001001110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000100010
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000000000110011000000100010
000000000000000000000000010000001001001100110100000001
000000000000000000000010000000001101110011000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000000001001010010100100000000000
000000000000000101000000001101011100010110100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101111111101011010000000000
000000000000000000000000001001011010111011110000000010
000000000000000001100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000110001101001110100010000000000000
000000000000000000000000001001101011001100110000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001011000000000000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000100000000001000010100000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000011010000000000
000011111000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000001010000000010
000011011000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 4 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 39 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[8]
.sym 40 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[6]
.sym 41 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[3]
.sym 43 $auto$alumacc.cc:474:replace_alu$704.C[1]
.sym 44 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[7]
.sym 45 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[5]
.sym 46 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[4]
.sym 47 delay[0]
.sym 48 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[14]
.sym 49 delay[4]
.sym 50 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[10]
.sym 51 delay[3]
.sym 52 delay[7]
.sym 53 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[1]
.sym 54 $abc$4194$add$demo.v:207$129_Y[0]
.sym 104 delay[5]
.sym 179 $abc$4194$add$demo.v:207$129_Y[2]
.sym 180 $abc$4194$add$demo.v:207$129_Y[3]
.sym 181 $abc$4194$add$demo.v:207$129_Y[4]
.sym 182 $abc$4194$add$demo.v:207$129_Y[5]
.sym 183 $abc$4194$add$demo.v:207$129_Y[6]
.sym 184 $abc$4194$add$demo.v:207$129_Y[7]
.sym 227 $PACKER_VCC_NET
.sym 291 $abc$4194$add$demo.v:207$129_Y[8]
.sym 292 $abc$4194$add$demo.v:207$129_Y[9]
.sym 293 $abc$4194$add$demo.v:207$129_Y[10]
.sym 294 $abc$4194$add$demo.v:207$129_Y[11]
.sym 295 $abc$4194$add$demo.v:207$129_Y[12]
.sym 296 $abc$4194$add$demo.v:207$129_Y[13]
.sym 297 $abc$4194$add$demo.v:207$129_Y[14]
.sym 298 $abc$4194$add$demo.v:207$129_Y[15]
.sym 321 $abc$4194$add$demo.v:207$129_Y[1]_new_
.sym 405 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 406 delay[12]
.sym 407 delay[14]
.sym 408 delay[9]
.sym 437 delay[11]
.sym 439 delay[13]
.sym 449 delay[8]
.sym 519 RST$SB_IO_OUT
.sym 521 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3427
.sym 523 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487
.sym 527 state[1]
.sym 554 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 576 DC$SB_IO_OUT
.sym 598 delay[14]
.sym 600 DC$SB_IO_OUT
.sym 670 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487
.sym 677 state[5]
.sym 715 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 856 CLK$SB_IO_IN
.sym 857 DC$SB_IO_OUT
.sym 931 CLK$SB_IO_IN
.sym 944 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487
.sym 972 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487
.sym 1125 SCL$SB_IO_OUT
.sym 1158 RST$SB_IO_OUT
.sym 1170 SCL$SB_IO_OUT
.sym 1171 RST$SB_IO_OUT
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1428 SCL$SB_IO_OUT
.sym 1429 RST$SB_IO_OUT
.sym 1937 delay[0]
.sym 1969 delay[0]
.sym 1971 delay[4]
.sym 1974 delay[7]
.sym 1981 delay[3]
.sym 1990 delay[6]
.sym 1995 delay[5]
.sym 2000 delay[8]
.sym 2004 delay[8]
.sym 2008 delay[6]
.sym 2017 delay[3]
.sym 2028 delay[0]
.sym 2034 delay[7]
.sym 2041 delay[5]
.sym 2047 delay[4]
.sym 2084 delay[12]
.sym 2095 $PACKER_VCC_NET
.sym 2103 $PACKER_VCC_NET
.sym 2111 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[2]
.sym 2113 delay[4]
.sym 2118 delay[6]
.sym 2129 delay[8]
.sym 2135 delay[4]
.sym 2136 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2138 delay[12]
.sym 2140 delay[14]
.sym 2156 $abc$4194$add$demo.v:207$129_Y[4]
.sym 2160 delay[0]
.sym 2163 $abc$4194$add$demo.v:207$129_Y[3]
.sym 2167 $abc$4194$add$demo.v:207$129_Y[7]
.sym 2169 delay[14]
.sym 2170 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2173 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2174 delay[10]
.sym 2176 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2177 delay[1]
.sym 2180 $PACKER_VCC_NET
.sym 2183 $abc$4194$add$demo.v:207$129_Y[0]
.sym 2185 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2186 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2187 $abc$4194$add$demo.v:207$129_Y[0]
.sym 2188 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2191 delay[14]
.sym 2197 $abc$4194$add$demo.v:207$129_Y[4]
.sym 2198 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2199 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2200 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2204 delay[10]
.sym 2209 $abc$4194$add$demo.v:207$129_Y[3]
.sym 2210 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2211 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2212 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2215 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2216 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2217 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2218 $abc$4194$add$demo.v:207$129_Y[7]
.sym 2221 delay[1]
.sym 2227 delay[0]
.sym 2229 $PACKER_VCC_NET
.sym 2231 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487_$glb_ce
.sym 2232 CLK$SB_IO_IN_$glb_clk
.sym 2234 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2235 delay[1]
.sym 2236 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2237 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[2]
.sym 2238 $abc$4194$new_n328_
.sym 2239 $abc$4194$new_n327_
.sym 2240 $abc$4194$new_n326_
.sym 2241 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[12]
.sym 2248 delay[7]
.sym 2253 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[15]
.sym 2256 delay[3]
.sym 2258 delay[5]
.sym 2260 delay[10]
.sym 2263 delay[3]
.sym 2264 delay[9]
.sym 2267 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2289 delay[4]
.sym 2291 delay[3]
.sym 2292 delay[7]
.sym 2295 delay[0]
.sym 2304 delay[1]
.sym 2305 delay[2]
.sym 2309 delay[5]
.sym 2311 delay[6]
.sym 2319 $nextpnr_ICESTORM_LC_4$O
.sym 2321 delay[0]
.sym 2325 $auto$alumacc.cc:474:replace_alu$717.C[2]
.sym 2328 delay[1]
.sym 2331 $auto$alumacc.cc:474:replace_alu$717.C[3]
.sym 2334 delay[2]
.sym 2335 $auto$alumacc.cc:474:replace_alu$717.C[2]
.sym 2337 $auto$alumacc.cc:474:replace_alu$717.C[4]
.sym 2339 delay[3]
.sym 2341 $auto$alumacc.cc:474:replace_alu$717.C[3]
.sym 2343 $auto$alumacc.cc:474:replace_alu$717.C[5]
.sym 2346 delay[4]
.sym 2347 $auto$alumacc.cc:474:replace_alu$717.C[4]
.sym 2349 $auto$alumacc.cc:474:replace_alu$717.C[6]
.sym 2351 delay[5]
.sym 2353 $auto$alumacc.cc:474:replace_alu$717.C[5]
.sym 2355 $auto$alumacc.cc:474:replace_alu$717.C[7]
.sym 2357 delay[6]
.sym 2359 $auto$alumacc.cc:474:replace_alu$717.C[6]
.sym 2361 $auto$alumacc.cc:474:replace_alu$717.C[8]
.sym 2364 delay[7]
.sym 2365 $auto$alumacc.cc:474:replace_alu$717.C[7]
.sym 2369 delay[6]
.sym 2370 delay[13]
.sym 2371 delay[2]
.sym 2372 delay[15]
.sym 2373 delay[11]
.sym 2374 delay[8]
.sym 2375 delay[5]
.sym 2376 delay[10]
.sym 2382 $abc$4194$new_n326_
.sym 2383 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 2384 delay[0]
.sym 2388 $abc$4194$new_n333_
.sym 2390 delay[1]
.sym 2393 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2395 state[3]
.sym 2398 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2400 delay[12]
.sym 2402 delay[14]
.sym 2404 delay[9]
.sym 2417 $auto$alumacc.cc:474:replace_alu$717.C[8]
.sym 2431 delay[12]
.sym 2432 delay[14]
.sym 2433 delay[9]
.sym 2439 delay[13]
.sym 2442 delay[11]
.sym 2443 delay[8]
.sym 2445 delay[10]
.sym 2449 delay[15]
.sym 2454 $auto$alumacc.cc:474:replace_alu$717.C[9]
.sym 2456 delay[8]
.sym 2458 $auto$alumacc.cc:474:replace_alu$717.C[8]
.sym 2460 $auto$alumacc.cc:474:replace_alu$717.C[10]
.sym 2462 delay[9]
.sym 2464 $auto$alumacc.cc:474:replace_alu$717.C[9]
.sym 2466 $auto$alumacc.cc:474:replace_alu$717.C[11]
.sym 2468 delay[10]
.sym 2470 $auto$alumacc.cc:474:replace_alu$717.C[10]
.sym 2472 $auto$alumacc.cc:474:replace_alu$717.C[12]
.sym 2474 delay[11]
.sym 2476 $auto$alumacc.cc:474:replace_alu$717.C[11]
.sym 2478 $auto$alumacc.cc:474:replace_alu$717.C[13]
.sym 2481 delay[12]
.sym 2482 $auto$alumacc.cc:474:replace_alu$717.C[12]
.sym 2484 $auto$alumacc.cc:474:replace_alu$717.C[14]
.sym 2487 delay[13]
.sym 2488 $auto$alumacc.cc:474:replace_alu$717.C[13]
.sym 2490 $auto$alumacc.cc:474:replace_alu$717.C[15]
.sym 2492 delay[14]
.sym 2494 $auto$alumacc.cc:474:replace_alu$717.C[14]
.sym 2498 delay[15]
.sym 2500 $auto$alumacc.cc:474:replace_alu$717.C[15]
.sym 2505 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2971[0]_new_inv_
.sym 2506 state[0]
.sym 2507 $abc$4194$new_n378_
.sym 2508 $abc$4194$new_n334_
.sym 2509 $abc$4194$procmux$586.B_AND_S[18]_new_
.sym 2510 state[1]
.sym 2511 $abc$4194$new_n331_
.sym 2519 delay[15]
.sym 2533 state[1]
.sym 2538 delay[12]
.sym 2558 $abc$4194$add$demo.v:207$129_Y[9]
.sym 2569 $abc$4194$add$demo.v:207$129_Y[12]
.sym 2571 $abc$4194$add$demo.v:207$129_Y[14]
.sym 2573 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2575 state[0]
.sym 2577 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2580 $abc$4194$new_n331_
.sym 2581 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2587 state[1]
.sym 2590 state[0]
.sym 2591 state[1]
.sym 2593 $abc$4194$new_n331_
.sym 2596 $abc$4194$add$demo.v:207$129_Y[12]
.sym 2597 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2598 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2599 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2602 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2603 $abc$4194$add$demo.v:207$129_Y[14]
.sym 2604 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2605 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2608 $abc$4194$add$demo.v:207$129_Y[9]
.sym 2609 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 2610 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2611 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 2636 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487_$glb_ce
.sym 2637 CLK$SB_IO_IN_$glb_clk
.sym 2639 $abc$4194$new_n189_
.sym 2640 $PACKER_GND_NET
.sym 2641 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[1]_new_
.sym 2642 state[4]
.sym 2644 state[5]
.sym 2652 state[1]
.sym 2653 $abc$4194$new_n450_
.sym 2656 $abc$4194$new_n331_
.sym 2659 delay[9]
.sym 2660 delay[4]
.sym 2662 state[2]
.sym 2665 $0\scl[0:0]
.sym 2692 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2700 RST$SB_IO_OUT
.sym 2702 state[0]
.sym 2703 $abc$4194$new_n378_
.sym 2706 state[1]
.sym 2707 $abc$4194$new_n331_
.sym 2710 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3427
.sym 2725 $abc$4194$new_n378_
.sym 2727 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 2728 RST$SB_IO_OUT
.sym 2738 state[1]
.sym 2739 $abc$4194$new_n331_
.sym 2740 state[0]
.sym 2750 state[0]
.sym 2751 $abc$4194$new_n331_
.sym 2752 state[1]
.sym 2771 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3427
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2776 SCL$SB_IO_OUT
.sym 2781 $0\scl[0:0]
.sym 2783 state[5]
.sym 2786 RST$SB_IO_OUT
.sym 2787 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 2793 $abc$4194$new_n189_
.sym 2798 DC$SB_IO_OUT
.sym 2805 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 2817 RST$SB_IO_OUT
.sym 2926 $0\scl[0:0]
.sym 4258 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4267 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4280 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[6]
.sym 4281 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[3]
.sym 4284 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[7]
.sym 4286 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[4]
.sym 4287 $PACKER_VCC_NET
.sym 4291 $auto$alumacc.cc:474:replace_alu$704.C[1]
.sym 4293 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[5]
.sym 4294 $PACKER_VCC_NET
.sym 4301 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[1]
.sym 4309 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[2]
.sym 4311 $nextpnr_ICESTORM_LC_0$O
.sym 4313 $auto$alumacc.cc:474:replace_alu$704.C[1]
.sym 4317 $auto$alumacc.cc:474:replace_alu$704.C[2]
.sym 4319 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[1]
.sym 4323 $auto$alumacc.cc:474:replace_alu$704.C[3]
.sym 4325 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$704.C[4]
.sym 4331 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[3]
.sym 4332 $PACKER_VCC_NET
.sym 4335 $auto$alumacc.cc:474:replace_alu$704.C[5]
.sym 4337 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[4]
.sym 4338 $PACKER_VCC_NET
.sym 4341 $auto$alumacc.cc:474:replace_alu$704.C[6]
.sym 4343 $PACKER_VCC_NET
.sym 4344 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[5]
.sym 4347 $auto$alumacc.cc:474:replace_alu$704.C[7]
.sym 4349 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[6]
.sym 4350 $PACKER_VCC_NET
.sym 4353 $auto$alumacc.cc:474:replace_alu$704.C[8]
.sym 4356 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[7]
.sym 4377 delay[9]
.sym 4411 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[13]
.sym 4413 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[11]
.sym 4437 $auto$alumacc.cc:474:replace_alu$704.C[8]
.sym 4442 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[15]
.sym 4449 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[12]
.sym 4451 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[14]
.sym 4453 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[10]
.sym 4456 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[9]
.sym 4458 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[8]
.sym 4466 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[13]
.sym 4469 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[11]
.sym 4474 $auto$alumacc.cc:474:replace_alu$704.C[9]
.sym 4477 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[8]
.sym 4480 $auto$alumacc.cc:474:replace_alu$704.C[10]
.sym 4483 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[9]
.sym 4486 $auto$alumacc.cc:474:replace_alu$704.C[11]
.sym 4489 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[10]
.sym 4492 $auto$alumacc.cc:474:replace_alu$704.C[12]
.sym 4494 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[11]
.sym 4498 $auto$alumacc.cc:474:replace_alu$704.C[13]
.sym 4500 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[12]
.sym 4504 $auto$alumacc.cc:474:replace_alu$704.C[14]
.sym 4507 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[13]
.sym 4510 $auto$alumacc.cc:474:replace_alu$704.C[15]
.sym 4513 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[14]
.sym 4516 $abc$4194$auto$alumacc.cc:491:replace_alu$706[15]
.sym 4518 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[15]
.sym 4541 delay[9]
.sym 4543 $PACKER_VCC_NET
.sym 4544 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[9]
.sym 4546 delay[14]
.sym 4549 delay[5]
.sym 4551 delay[10]
.sym 4553 delay[6]
.sym 4555 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 4556 $abc$4194$new_n334_
.sym 4559 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 4560 $abc$4194$auto$alumacc.cc:491:replace_alu$706[15]
.sym 4565 delay[6]
.sym 4567 $abc$4194$new_n334_
.sym 4569 $abc$4194$add$demo.v:207$129_Y[1]_new_
.sym 4570 $abc$4194$new_n327_
.sym 4571 $abc$4194$new_n326_
.sym 4572 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 4573 $abc$4194$new_n333_
.sym 4574 state[1]
.sym 4575 delay[2]
.sym 4577 $abc$4194$new_n328_
.sym 4578 delay[8]
.sym 4579 delay[5]
.sym 4580 delay[10]
.sym 4581 delay[0]
.sym 4582 delay[1]
.sym 4586 delay[7]
.sym 4588 $abc$4194$new_n331_
.sym 4589 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4590 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4591 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4592 delay[12]
.sym 4594 state[0]
.sym 4598 $abc$4194$new_n334_
.sym 4599 $abc$4194$new_n333_
.sym 4600 $abc$4194$new_n326_
.sym 4601 $abc$4194$auto$alumacc.cc:491:replace_alu$706[15]
.sym 4604 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4605 $abc$4194$add$demo.v:207$129_Y[1]_new_
.sym 4606 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4607 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4610 state[0]
.sym 4611 $abc$4194$new_n331_
.sym 4612 state[1]
.sym 4613 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 4616 delay[2]
.sym 4622 delay[0]
.sym 4623 delay[5]
.sym 4624 delay[6]
.sym 4625 delay[1]
.sym 4628 delay[7]
.sym 4629 delay[10]
.sym 4630 delay[2]
.sym 4631 delay[8]
.sym 4635 $abc$4194$new_n327_
.sym 4637 $abc$4194$new_n328_
.sym 4641 delay[12]
.sym 4644 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487_$glb_ce
.sym 4645 CLK$SB_IO_IN_$glb_clk
.sym 4663 delay[4]
.sym 4665 delay[12]
.sym 4667 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 4670 state[1]
.sym 4671 delay[11]
.sym 4672 state[1]
.sym 4674 $abc$4194$new_n331_
.sym 4680 state[0]
.sym 4681 delay[13]
.sym 4688 $abc$4194$add$demo.v:207$129_Y[8]
.sym 4690 $abc$4194$add$demo.v:207$129_Y[10]
.sym 4696 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4698 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4699 $abc$4194$add$demo.v:207$129_Y[11]
.sym 4701 $abc$4194$add$demo.v:207$129_Y[13]
.sym 4703 $abc$4194$add$demo.v:207$129_Y[15]
.sym 4704 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4706 $abc$4194$add$demo.v:207$129_Y[2]
.sym 4710 $abc$4194$add$demo.v:207$129_Y[6]
.sym 4717 $abc$4194$add$demo.v:207$129_Y[5]
.sym 4721 $abc$4194$add$demo.v:207$129_Y[6]
.sym 4722 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4723 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4724 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4727 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4728 $abc$4194$add$demo.v:207$129_Y[13]
.sym 4729 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4730 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4733 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4734 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4735 $abc$4194$add$demo.v:207$129_Y[2]
.sym 4736 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4739 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4740 $abc$4194$add$demo.v:207$129_Y[15]
.sym 4741 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4742 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4745 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4746 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4747 $abc$4194$add$demo.v:207$129_Y[11]
.sym 4748 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4751 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4752 $abc$4194$add$demo.v:207$129_Y[8]
.sym 4753 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4754 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4757 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4758 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4759 $abc$4194$add$demo.v:207$129_Y[5]
.sym 4760 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4763 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4764 $abc$4194$add$demo.v:207$129_Y[10]
.sym 4765 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4766 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4767 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487_$glb_ce
.sym 4768 CLK$SB_IO_IN_$glb_clk
.sym 4782 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 4791 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 4811 $abc$4194$new_n189_
.sym 4812 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 4813 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[1]_new_
.sym 4814 state[4]
.sym 4815 delay[3]
.sym 4816 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_
.sym 4817 state[3]
.sym 4818 delay[9]
.sym 4819 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4820 delay[12]
.sym 4821 delay[4]
.sym 4822 $abc$4194$new_n378_
.sym 4823 state[2]
.sym 4824 state[5]
.sym 4825 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 4826 $abc$4194$new_n450_
.sym 4829 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 4831 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4835 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4836 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2971[0]_new_inv_
.sym 4838 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 4840 $abc$4194$procmux$586.B_AND_S[18]_new_
.sym 4841 $0\scl[0:0]
.sym 4851 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[1]_new_
.sym 4852 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_
.sym 4853 $abc$4194$procmux$586.B_AND_S[18]_new_
.sym 4856 $abc$4194$new_n378_
.sym 4857 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4858 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2971[0]_new_inv_
.sym 4859 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 4863 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 4864 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 4865 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 4868 delay[3]
.sym 4869 delay[4]
.sym 4870 delay[12]
.sym 4871 delay[9]
.sym 4874 $0\scl[0:0]
.sym 4875 $abc$4194$new_n189_
.sym 4876 state[2]
.sym 4877 state[3]
.sym 4880 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[1]_new_
.sym 4881 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 4882 $abc$4194$new_n450_
.sym 4883 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 4886 state[4]
.sym 4887 state[5]
.sym 4888 state[2]
.sym 4889 state[3]
.sym 4890 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 4891 CLK$SB_IO_IN_$glb_clk
.sym 4905 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 4906 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 4911 state[0]
.sym 4912 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_
.sym 4914 DC$SB_IO_OUT
.sym 4925 $abc$4194$new_n189_
.sym 4936 state[0]
.sym 4937 state[4]
.sym 4938 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 4947 state[5]
.sym 4948 state[1]
.sym 4951 $PACKER_GND_NET
.sym 4961 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 4962 DC$SB_IO_OUT
.sym 4967 state[5]
.sym 4968 state[1]
.sym 4969 state[0]
.sym 4970 state[4]
.sym 4979 state[0]
.sym 4980 DC$SB_IO_OUT
.sym 4981 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 4987 $PACKER_GND_NET
.sym 4999 $PACKER_GND_NET
.sym 5013 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5030 state[3]
.sym 5036 state[4]
.sym 5043 state[4]
.sym 5046 $0\scl[0:0]
.sym 5059 SCL$SB_IO_OUT
.sym 5072 $0\scl[0:0]
.sym 5104 $0\scl[0:0]
.sym 5133 SCL$SB_IO_OUT
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5164 SCL$SB_IO_OUT
.sym 6425 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 6426 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[15]
.sym 6428 $abc$4194$new_n333_
.sym 6429 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[9]
.sym 6471 delay[5]
.sym 6473 delay[10]
.sym 6475 delay[6]
.sym 6509 delay[8]
.sym 6512 delay[13]
.sym 6514 delay[11]
.sym 6560 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[13]
.sym 6562 $abc$4194$new_n329_
.sym 6564 $abc$4194$add$demo.v:207$129_Y[1]_new_
.sym 6566 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[11]
.sym 6567 $abc$4194$new_n330_
.sym 6603 delay[11]
.sym 6608 delay[13]
.sym 6616 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 6622 delay[14]
.sym 6623 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 6665 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 6666 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 6705 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[11]
.sym 6711 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[13]
.sym 6719 state[3]
.sym 6725 state[5]
.sym 6764 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 6765 $abc$4194$new_n445_
.sym 6766 $abc$4194$new_n450_
.sym 6767 $abc$4194$new_n446_
.sym 6768 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 6769 $abc$4194$new_n447_
.sym 6770 state[2]
.sym 6771 $abc$4194$new_n191_
.sym 6810 $abc$4194$new_n189_
.sym 6866 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 6867 state[3]
.sym 6868 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 6869 $abc$4194$new_n222_
.sym 6871 $abc$4194$auto$opt_reduce.cc:132:opt_mux$680_new_inv_
.sym 6872 $abc$4194$new_n452_
.sym 6873 $abc$4194$procmux$586.B_AND_S[25]_new_
.sym 6909 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 6912 state[4]
.sym 6915 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 6917 $0\scl[0:0]
.sym 7014 state[0]
.sym 7016 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 7018 state[1]
.sym 7020 $abc$4194$new_n331_
.sym 8120 $abc$4194$sub$demo.v:317$148_Y[2]
.sym 8121 $abc$4194$sub$demo.v:317$148_Y[3]
.sym 8122 $abc$4194$sub$demo.v:317$148_Y[4]
.sym 8123 $abc$4194$sub$demo.v:317$148_Y[5]
.sym 8124 $abc$4194$sub$demo.v:317$148_Y[6]
.sym 8125 $abc$4194$sub$demo.v:317$148_Y[7]
.sym 8160 delay[5]
.sym 8162 delay[10]
.sym 8172 delay[6]
.sym 8181 $PACKER_VCC_NET
.sym 8183 delay[8]
.sym 8184 delay[9]
.sym 8185 $PACKER_VCC_NET
.sym 8186 delay[12]
.sym 8187 delay[11]
.sym 8191 delay[7]
.sym 8192 $nextpnr_ICESTORM_LC_1$O
.sym 8195 delay[5]
.sym 8198 $auto$alumacc.cc:474:replace_alu$695.C[7]
.sym 8201 delay[6]
.sym 8204 $auto$alumacc.cc:474:replace_alu$695.C[8]
.sym 8206 $PACKER_VCC_NET
.sym 8207 delay[7]
.sym 8210 $auto$alumacc.cc:474:replace_alu$695.C[9]
.sym 8212 $PACKER_VCC_NET
.sym 8213 delay[8]
.sym 8216 $auto$alumacc.cc:474:replace_alu$695.C[10]
.sym 8218 delay[9]
.sym 8222 $auto$alumacc.cc:474:replace_alu$695.C[11]
.sym 8224 delay[10]
.sym 8225 $PACKER_VCC_NET
.sym 8228 $auto$alumacc.cc:474:replace_alu$695.C[12]
.sym 8231 delay[11]
.sym 8234 $auto$alumacc.cc:474:replace_alu$695.C[13]
.sym 8236 $PACKER_VCC_NET
.sym 8237 delay[12]
.sym 8246 $abc$4194$sub$demo.v:317$148_Y[8]
.sym 8247 $abc$4194$sub$demo.v:317$148_Y[9]
.sym 8248 $abc$4194$sub$demo.v:317$148_Y[10]
.sym 8249 $abc$4194$sub$demo.v:317$148_Y[11]
.sym 8250 $abc$4194$sub$demo.v:317$148_Y[12]
.sym 8251 $abc$4194$sub$demo.v:317$148_Y[13]
.sym 8252 params_left[10]
.sym 8253 $abc$4194$new_n198_
.sym 8275 $PACKER_VCC_NET
.sym 8279 $PACKER_VCC_NET
.sym 8286 delay[7]
.sym 8287 $abc$4194$new_n333_
.sym 8288 $abc$4194$new_n326_
.sym 8289 params_left[7]
.sym 8291 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 8294 params_left[0]
.sym 8298 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 8301 params_left[6]
.sym 8302 $abc$4194$sub$demo.v:317$148_Y[3]
.sym 8305 params_left[3]
.sym 8309 $abc$4194$sub$demo.v:317$148_Y[6]
.sym 8311 delay[15]
.sym 8312 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 8318 $auto$alumacc.cc:474:replace_alu$695.C[13]
.sym 8323 delay[15]
.sym 8324 delay[13]
.sym 8330 $abc$4194$new_n330_
.sym 8333 $abc$4194$new_n329_
.sym 8335 delay[11]
.sym 8339 delay[14]
.sym 8343 $abc$4194$new_n326_
.sym 8350 delay[9]
.sym 8355 $auto$alumacc.cc:474:replace_alu$695.C[14]
.sym 8357 delay[13]
.sym 8361 $auto$alumacc.cc:474:replace_alu$695.C[15]
.sym 8363 delay[14]
.sym 8367 $abc$4194$auto$alumacc.cc:491:replace_alu$697[15]
.sym 8370 delay[15]
.sym 8374 $abc$4194$new_n329_
.sym 8375 $abc$4194$new_n326_
.sym 8376 $abc$4194$new_n330_
.sym 8377 $abc$4194$auto$alumacc.cc:491:replace_alu$697[15]
.sym 8382 delay[15]
.sym 8392 delay[15]
.sym 8393 delay[13]
.sym 8394 delay[14]
.sym 8395 delay[11]
.sym 8399 delay[9]
.sym 8405 params_left[3]
.sym 8406 params_left[7]
.sym 8407 params_left[9]
.sym 8408 params_left[12]
.sym 8409 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 8410 $abc$4194$new_n196_
.sym 8411 $abc$4194$new_n195_
.sym 8412 params_left[13]
.sym 8431 $abc$4194$sub$demo.v:317$148_Y[11]
.sym 8433 $abc$4194$new_n450_
.sym 8435 state[1]
.sym 8436 delay[9]
.sym 8455 delay[13]
.sym 8457 delay[11]
.sym 8460 delay[9]
.sym 8463 delay[14]
.sym 8464 delay[4]
.sym 8466 delay[3]
.sym 8468 delay[0]
.sym 8472 delay[1]
.sym 8474 delay[12]
.sym 8476 delay[15]
.sym 8481 delay[13]
.sym 8491 delay[13]
.sym 8492 delay[14]
.sym 8493 delay[11]
.sym 8494 delay[15]
.sym 8503 delay[0]
.sym 8504 delay[1]
.sym 8517 delay[11]
.sym 8521 delay[9]
.sym 8522 delay[4]
.sym 8523 delay[12]
.sym 8524 delay[3]
.sym 8528 params_left[6]
.sym 8530 $abc$4194$new_n203_
.sym 8533 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 8534 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 8535 params_left[11]
.sym 8552 delay[3]
.sym 8556 $abc$4194$new_n189_
.sym 8557 $PACKER_VCC_NET
.sym 8583 state[2]
.sym 8584 $abc$4194$new_n189_
.sym 8595 state[3]
.sym 8620 state[2]
.sym 8621 $abc$4194$new_n189_
.sym 8622 state[3]
.sym 8628 $abc$4194$new_n189_
.sym 8629 state[2]
.sym 8651 $0\dc[0:0]
.sym 8652 $abc$4194$new_n221_
.sym 8653 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3433
.sym 8654 $abc$4194$new_n449_
.sym 8655 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_
.sym 8656 DC$SB_IO_OUT
.sym 8671 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 8673 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 8677 $0\scl[0:0]
.sym 8680 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 8683 $0\scl[0:0]
.sym 8694 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 8697 state[5]
.sym 8698 $abc$4194$new_n452_
.sym 8699 state[4]
.sym 8700 state[1]
.sym 8701 state[3]
.sym 8702 $0\scl[0:0]
.sym 8703 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 8705 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 8709 $abc$4194$new_n221_
.sym 8711 $abc$4194$new_n446_
.sym 8712 state[0]
.sym 8713 $abc$4194$new_n447_
.sym 8714 state[2]
.sym 8716 $abc$4194$new_n189_
.sym 8717 $abc$4194$new_n445_
.sym 8719 $abc$4194$new_n449_
.sym 8720 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_
.sym 8721 DC$SB_IO_OUT
.sym 8722 $abc$4194$new_n331_
.sym 8723 $abc$4194$new_n191_
.sym 8725 state[2]
.sym 8727 state[3]
.sym 8728 $abc$4194$new_n189_
.sym 8731 state[1]
.sym 8732 $abc$4194$new_n191_
.sym 8733 $0\scl[0:0]
.sym 8734 DC$SB_IO_OUT
.sym 8737 $abc$4194$new_n449_
.sym 8738 state[1]
.sym 8739 state[0]
.sym 8740 $abc$4194$new_n331_
.sym 8743 $abc$4194$new_n331_
.sym 8744 $abc$4194$new_n445_
.sym 8745 state[1]
.sym 8746 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 8749 $abc$4194$new_n452_
.sym 8751 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 8755 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_
.sym 8757 $abc$4194$new_n221_
.sym 8758 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 8761 $abc$4194$new_n445_
.sym 8762 $abc$4194$new_n446_
.sym 8763 state[0]
.sym 8764 $abc$4194$new_n447_
.sym 8767 state[5]
.sym 8768 state[2]
.sym 8769 state[4]
.sym 8770 state[3]
.sym 8771 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 8772 CLK$SB_IO_IN_$glb_clk
.sym 8774 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2919[0]_new_
.sym 8776 $PACKER_VCC_NET
.sym 8777 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 8778 CS$SB_IO_OUT
.sym 8779 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3445
.sym 8780 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 8781 $abc$4194$new_n354_
.sym 8786 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 8790 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 8796 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 8815 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 8818 state[1]
.sym 8821 state[2]
.sym 8822 $abc$4194$new_n191_
.sym 8823 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 8824 state[3]
.sym 8826 $abc$4194$new_n222_
.sym 8828 $abc$4194$new_n331_
.sym 8829 state[5]
.sym 8830 state[0]
.sym 8833 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 8834 $abc$4194$new_n222_
.sym 8838 $abc$4194$procmux$586.B_AND_S[25]_new_
.sym 8842 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 8843 $0\scl[0:0]
.sym 8845 state[4]
.sym 8846 $abc$4194$new_n354_
.sym 8848 $abc$4194$new_n222_
.sym 8850 state[0]
.sym 8851 state[1]
.sym 8854 $abc$4194$procmux$586.B_AND_S[25]_new_
.sym 8855 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 8856 $0\scl[0:0]
.sym 8857 $abc$4194$new_n354_
.sym 8861 state[1]
.sym 8863 $abc$4194$new_n191_
.sym 8866 state[4]
.sym 8867 state[2]
.sym 8868 state[5]
.sym 8869 state[3]
.sym 8879 state[0]
.sym 8880 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 8881 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 8884 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 8885 $abc$4194$new_n222_
.sym 8886 $abc$4194$new_n331_
.sym 8887 $abc$4194$procmux$586.B_AND_S[25]_new_
.sym 8890 $abc$4194$new_n191_
.sym 8892 state[1]
.sym 8893 state[0]
.sym 8894 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 8895 CLK$SB_IO_IN_$glb_clk
.sym 8921 state[1]
.sym 10228 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 10229 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 10230 $abc$4194$sub$demo.v:306$145_Y[4]
.sym 10231 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 10269 $PACKER_VCC_NET
.sym 10281 $PACKER_VCC_NET
.sym 10284 params_left[2]
.sym 10286 params_left[1]
.sym 10288 params_left[5]
.sym 10289 params_left[6]
.sym 10290 params_left[0]
.sym 10291 params_left[4]
.sym 10292 params_left[3]
.sym 10294 params_left[7]
.sym 10300 $nextpnr_ICESTORM_LC_2$O
.sym 10303 params_left[0]
.sym 10306 $auto$alumacc.cc:474:replace_alu$732.C[2]
.sym 10308 params_left[1]
.sym 10309 $PACKER_VCC_NET
.sym 10312 $auto$alumacc.cc:474:replace_alu$732.C[3]
.sym 10314 $PACKER_VCC_NET
.sym 10315 params_left[2]
.sym 10316 $auto$alumacc.cc:474:replace_alu$732.C[2]
.sym 10318 $auto$alumacc.cc:474:replace_alu$732.C[4]
.sym 10320 $PACKER_VCC_NET
.sym 10321 params_left[3]
.sym 10322 $auto$alumacc.cc:474:replace_alu$732.C[3]
.sym 10324 $auto$alumacc.cc:474:replace_alu$732.C[5]
.sym 10326 params_left[4]
.sym 10327 $PACKER_VCC_NET
.sym 10328 $auto$alumacc.cc:474:replace_alu$732.C[4]
.sym 10330 $auto$alumacc.cc:474:replace_alu$732.C[6]
.sym 10332 params_left[5]
.sym 10333 $PACKER_VCC_NET
.sym 10334 $auto$alumacc.cc:474:replace_alu$732.C[5]
.sym 10336 $auto$alumacc.cc:474:replace_alu$732.C[7]
.sym 10338 params_left[6]
.sym 10339 $PACKER_VCC_NET
.sym 10340 $auto$alumacc.cc:474:replace_alu$732.C[6]
.sym 10342 $auto$alumacc.cc:474:replace_alu$732.C[8]
.sym 10344 $PACKER_VCC_NET
.sym 10345 params_left[7]
.sym 10346 $auto$alumacc.cc:474:replace_alu$732.C[7]
.sym 10354 params_left[2]
.sym 10355 $abc$4194$new_n209_
.sym 10356 $abc$4194$new_n197_
.sym 10357 $abc$4194$sub$demo.v:317$148_Y[0]
.sym 10358 params_left[5]
.sym 10359 $abc$4194$memory\num_params$rdmux[0][0][0]$a$931[4]_new_
.sym 10360 params_left[8]
.sym 10361 params_left[4]
.sym 10392 $PACKER_VCC_NET
.sym 10397 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 10398 $abc$4194$sub$demo.v:317$148_Y[5]
.sym 10406 params_left[1]
.sym 10408 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 10410 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 10413 $abc$4194$sub$demo.v:306$145_Y[4]
.sym 10415 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10416 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 10419 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10420 $abc$4194$sub$demo.v:317$148_Y[7]
.sym 10426 $auto$alumacc.cc:474:replace_alu$732.C[8]
.sym 10432 params_left[7]
.sym 10433 params_left[9]
.sym 10434 params_left[12]
.sym 10439 $PACKER_VCC_NET
.sym 10440 $PACKER_VCC_NET
.sym 10441 $abc$4194$sub$demo.v:317$148_Y[10]
.sym 10443 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10446 params_left[13]
.sym 10449 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10453 params_left[10]
.sym 10454 params_left[11]
.sym 10461 params_left[8]
.sym 10463 $auto$alumacc.cc:474:replace_alu$732.C[9]
.sym 10465 params_left[8]
.sym 10466 $PACKER_VCC_NET
.sym 10467 $auto$alumacc.cc:474:replace_alu$732.C[8]
.sym 10469 $auto$alumacc.cc:474:replace_alu$732.C[10]
.sym 10471 params_left[9]
.sym 10472 $PACKER_VCC_NET
.sym 10473 $auto$alumacc.cc:474:replace_alu$732.C[9]
.sym 10475 $auto$alumacc.cc:474:replace_alu$732.C[11]
.sym 10477 $PACKER_VCC_NET
.sym 10478 params_left[10]
.sym 10479 $auto$alumacc.cc:474:replace_alu$732.C[10]
.sym 10481 $auto$alumacc.cc:474:replace_alu$732.C[12]
.sym 10483 $PACKER_VCC_NET
.sym 10484 params_left[11]
.sym 10485 $auto$alumacc.cc:474:replace_alu$732.C[11]
.sym 10487 $auto$alumacc.cc:474:replace_alu$732.C[13]
.sym 10489 params_left[12]
.sym 10490 $PACKER_VCC_NET
.sym 10491 $auto$alumacc.cc:474:replace_alu$732.C[12]
.sym 10495 params_left[13]
.sym 10496 $PACKER_VCC_NET
.sym 10497 $auto$alumacc.cc:474:replace_alu$732.C[13]
.sym 10501 $abc$4194$sub$demo.v:317$148_Y[10]
.sym 10503 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10506 params_left[8]
.sym 10507 params_left[10]
.sym 10508 params_left[7]
.sym 10509 params_left[13]
.sym 10510 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10511 CLK$SB_IO_IN_$glb_clk
.sym 10513 $abc$4194$procmux$527.B_AND_S[16]_new_inv_
.sym 10514 $abc$4194$memory\num_params$rdmux[0][0][0]$b$932[2]_new_
.sym 10515 $abc$4194$procmux$527.B_AND_S[1]_new_inv_
.sym 10516 $abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_
.sym 10517 $abc$4194$new_n207_
.sym 10518 params_left[1]
.sym 10519 params_left[0]
.sym 10520 $abc$4194$memory\num_params$rdmux[0][0][0]$a$931[1]_new_
.sym 10525 cmd_counter[4]
.sym 10536 $PACKER_VCC_NET
.sym 10537 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10540 params_left[11]
.sym 10542 state[0]
.sym 10546 $abc$4194$new_n203_
.sym 10554 params_left[3]
.sym 10556 params_left[11]
.sym 10558 $abc$4194$sub$demo.v:317$148_Y[12]
.sym 10559 $abc$4194$sub$demo.v:317$148_Y[13]
.sym 10561 $abc$4194$new_n198_
.sym 10562 params_left[6]
.sym 10563 $abc$4194$sub$demo.v:317$148_Y[9]
.sym 10564 $abc$4194$new_n197_
.sym 10565 params_left[12]
.sym 10567 $abc$4194$new_n196_
.sym 10568 $abc$4194$sub$demo.v:317$148_Y[3]
.sym 10569 params_left[4]
.sym 10571 $abc$4194$procmux$527.B_AND_S[27]_new_
.sym 10573 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 10574 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10580 params_left[9]
.sym 10581 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10584 $abc$4194$new_n195_
.sym 10585 $abc$4194$sub$demo.v:317$148_Y[7]
.sym 10587 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10588 $abc$4194$sub$demo.v:317$148_Y[3]
.sym 10594 $abc$4194$sub$demo.v:317$148_Y[7]
.sym 10596 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10599 $abc$4194$sub$demo.v:317$148_Y[9]
.sym 10601 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10602 $abc$4194$procmux$527.B_AND_S[27]_new_
.sym 10605 $abc$4194$procmux$527.B_AND_S[27]_new_
.sym 10606 $abc$4194$sub$demo.v:317$148_Y[12]
.sym 10608 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10611 params_left[3]
.sym 10612 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 10613 params_left[4]
.sym 10614 $abc$4194$new_n195_
.sym 10617 params_left[9]
.sym 10618 params_left[11]
.sym 10619 params_left[6]
.sym 10620 params_left[12]
.sym 10624 $abc$4194$new_n197_
.sym 10625 $abc$4194$new_n196_
.sym 10626 $abc$4194$new_n198_
.sym 10629 $abc$4194$sub$demo.v:317$148_Y[13]
.sym 10630 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10631 $abc$4194$procmux$527.B_AND_S[27]_new_
.sym 10633 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10636 $abc$4194$new_n391_
.sym 10637 $abc$4194$procmux$527.B_AND_S[27]_new_
.sym 10638 $abc$4194$new_n392_
.sym 10640 $abc$4194$procmux$558.B_AND_S[13]_new_
.sym 10641 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 10643 data[5]
.sym 10649 params_left[0]
.sym 10650 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 10654 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 10664 $PACKER_VCC_NET
.sym 10678 $abc$4194$sub$demo.v:317$148_Y[6]
.sym 10679 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10680 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 10687 state[1]
.sym 10689 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10690 $abc$4194$sub$demo.v:306$145_Y[4]
.sym 10691 $abc$4194$sub$demo.v:317$148_Y[11]
.sym 10699 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 10700 $abc$4194$new_n191_
.sym 10702 state[0]
.sym 10708 $abc$4194$new_n191_
.sym 10711 $abc$4194$sub$demo.v:317$148_Y[6]
.sym 10713 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10722 $abc$4194$sub$demo.v:306$145_Y[4]
.sym 10723 $abc$4194$new_n191_
.sym 10724 state[0]
.sym 10725 state[1]
.sym 10740 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 10741 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 10746 state[0]
.sym 10747 state[1]
.sym 10748 $abc$4194$new_n191_
.sym 10752 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 10754 $abc$4194$sub$demo.v:317$148_Y[11]
.sym 10756 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10757 CLK$SB_IO_IN_$glb_clk
.sym 10759 bit_counter[1]
.sym 10761 $abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_
.sym 10762 $abc$4194$new_n390_
.sym 10763 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3439
.sym 10764 $abc$4194$auto$wreduce.cc:455:run$689[1]_new_inv_
.sym 10765 $0\bit_counter[2:0][1]
.sym 10766 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 10771 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 10773 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10778 param_counter[6]
.sym 10780 data[3]
.sym 10790 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 10792 data[1]
.sym 10800 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 10801 $abc$4194$new_n221_
.sym 10806 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 10808 $0\dc[0:0]
.sym 10809 state[1]
.sym 10814 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 10815 $abc$4194$new_n191_
.sym 10817 state[0]
.sym 10818 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3433
.sym 10821 $abc$4194$auto$wreduce.cc:455:run$689[1]_new_inv_
.sym 10824 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 10825 state[0]
.sym 10826 $abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_
.sym 10827 $abc$4194$new_n222_
.sym 10831 $0\scl[0:0]
.sym 10833 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 10834 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 10840 $abc$4194$new_n222_
.sym 10842 state[1]
.sym 10846 $abc$4194$new_n221_
.sym 10847 state[0]
.sym 10848 $0\dc[0:0]
.sym 10851 state[0]
.sym 10852 $abc$4194$new_n222_
.sym 10853 $abc$4194$auto$wreduce.cc:455:run$689[1]_new_inv_
.sym 10854 $abc$4194$new_n191_
.sym 10857 $0\scl[0:0]
.sym 10858 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 10859 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 10860 $abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_
.sym 10863 $0\dc[0:0]
.sym 10879 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3433
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10884 $0\bit_counter[2:0][2]
.sym 10885 $0\bit_counter[2:0][0]
.sym 10886 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 10887 bit_counter[0]
.sym 10888 bit_counter[2]
.sym 10889 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 10900 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 10905 state[1]
.sym 10925 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3445
.sym 10926 $abc$4194$new_n222_
.sym 10927 CS$SB_IO_OUT
.sym 10928 $abc$4194$auto$opt_reduce.cc:132:opt_mux$680_new_inv_
.sym 10929 $0\scl[0:0]
.sym 10931 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 10933 $abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_
.sym 10939 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2919[0]_new_
.sym 10941 state[0]
.sym 10943 state[1]
.sym 10945 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 10946 $abc$4194$new_n191_
.sym 10951 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 10953 state[1]
.sym 10957 state[1]
.sym 10958 state[0]
.sym 10959 $abc$4194$new_n191_
.sym 10974 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 10980 CS$SB_IO_OUT
.sym 10981 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 10982 $0\scl[0:0]
.sym 10983 $abc$4194$auto$opt_reduce.cc:132:opt_mux$680_new_inv_
.sym 10986 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 10988 $abc$4194$auto$opt_reduce.cc:132:opt_mux$680_new_inv_
.sym 10992 state[0]
.sym 10993 $abc$4194$new_n222_
.sym 10994 state[1]
.sym 10998 $abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_
.sym 10999 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 11001 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2919[0]_new_
.sym 11002 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3445
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11019 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3445
.sym 11023 $PACKER_VCC_NET
.sym 11034 CS$SB_IO_OUT
.sym 12336 $abc$4194$new_n226_
.sym 12337 $abc$4194$new_n272_
.sym 12339 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 12340 $abc$4194$new_n227_
.sym 12341 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.sym 12342 cmd_counter[1]
.sym 12365 $abc$4194$sub$demo.v:306$145_Y[4]
.sym 12382 $PACKER_VCC_NET
.sym 12390 $PACKER_VCC_NET
.sym 12395 cmd_counter[2]
.sym 12396 cmd_counter[3]
.sym 12397 cmd_counter[4]
.sym 12400 cmd_counter[1]
.sym 12406 cmd_counter[0]
.sym 12409 $nextpnr_ICESTORM_LC_3$O
.sym 12412 cmd_counter[0]
.sym 12415 $auto$alumacc.cc:474:replace_alu$729.C[2]
.sym 12417 $PACKER_VCC_NET
.sym 12418 cmd_counter[1]
.sym 12421 $auto$alumacc.cc:474:replace_alu$729.C[3]
.sym 12423 $PACKER_VCC_NET
.sym 12424 cmd_counter[2]
.sym 12425 $auto$alumacc.cc:474:replace_alu$729.C[2]
.sym 12427 $auto$alumacc.cc:474:replace_alu$729.C[4]
.sym 12429 $PACKER_VCC_NET
.sym 12430 cmd_counter[3]
.sym 12431 $auto$alumacc.cc:474:replace_alu$729.C[3]
.sym 12434 $PACKER_VCC_NET
.sym 12436 cmd_counter[4]
.sym 12437 $auto$alumacc.cc:474:replace_alu$729.C[4]
.sym 12440 cmd_counter[1]
.sym 12441 cmd_counter[0]
.sym 12465 cmd_counter[2]
.sym 12466 cmd_counter[3]
.sym 12467 cmd_counter[4]
.sym 12468 cmd_counter[0]
.sym 12469 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3708
.sym 12470 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 12480 cmd_counter[1]
.sym 12518 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 12522 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 12525 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 12526 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.sym 12528 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 12540 $abc$4194$procmux$527.B_AND_S[16]_new_inv_
.sym 12542 $PACKER_VCC_NET
.sym 12543 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 12545 params_left[1]
.sym 12546 params_left[0]
.sym 12548 $abc$4194$sub$demo.v:317$148_Y[8]
.sym 12550 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 12551 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 12552 params_left[5]
.sym 12553 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 12554 $abc$4194$sub$demo.v:317$148_Y[5]
.sym 12556 params_left[2]
.sym 12560 $abc$4194$sub$demo.v:317$148_Y[4]
.sym 12561 $abc$4194$memory\num_params$rdmux[0][0][0]$a$931[4]_new_
.sym 12566 $abc$4194$sub$demo.v:317$148_Y[2]
.sym 12567 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 12568 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 12569 $abc$4194$new_n203_
.sym 12571 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 12573 $abc$4194$procmux$527.B_AND_S[16]_new_inv_
.sym 12574 $abc$4194$sub$demo.v:317$148_Y[2]
.sym 12576 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 12579 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 12580 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 12581 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 12582 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 12585 params_left[0]
.sym 12586 params_left[5]
.sym 12587 params_left[2]
.sym 12588 params_left[1]
.sym 12592 $PACKER_VCC_NET
.sym 12594 params_left[0]
.sym 12598 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 12600 $abc$4194$sub$demo.v:317$148_Y[5]
.sym 12603 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 12604 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 12606 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 12610 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 12612 $abc$4194$sub$demo.v:317$148_Y[8]
.sym 12615 $abc$4194$memory\num_params$rdmux[0][0][0]$a$931[4]_new_
.sym 12616 $abc$4194$new_n203_
.sym 12617 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 12618 $abc$4194$sub$demo.v:317$148_Y[4]
.sym 12619 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 12620 CLK$SB_IO_IN_$glb_clk
.sym 12622 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 12623 $abc$4194$procmux$558.B_AND_S[11]_new_
.sym 12624 $abc$4194$new_n454_
.sym 12625 $abc$4194$procmux$558.B_AND_S[10]_new_
.sym 12626 $abc$4194$new_n439_
.sym 12627 data[6]
.sym 12628 $abc$4194$techmap$shiftx$demo.v:258$138.$4\buffer[7:0][0]_new_
.sym 12629 data[2]
.sym 12636 $PACKER_VCC_NET
.sym 12641 $PACKER_VCC_NET
.sym 12654 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3708
.sym 12655 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 12665 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 12669 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 12670 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 12672 $abc$4194$new_n209_
.sym 12673 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 12674 $abc$4194$sub$demo.v:317$148_Y[0]
.sym 12675 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 12680 $abc$4194$memory\num_params$rdmux[0][0][0]$b$932[2]_new_
.sym 12681 $abc$4194$procmux$527.B_AND_S[1]_new_inv_
.sym 12682 $abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_
.sym 12684 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 12685 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 12689 $abc$4194$new_n203_
.sym 12690 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 12691 $abc$4194$new_n207_
.sym 12692 params_left[1]
.sym 12693 params_left[0]
.sym 12694 $abc$4194$memory\num_params$rdmux[0][0][0]$a$931[1]_new_
.sym 12696 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 12697 $abc$4194$memory\num_params$rdmux[0][0][0]$b$932[2]_new_
.sym 12699 $abc$4194$new_n207_
.sym 12702 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 12703 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 12704 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 12708 params_left[1]
.sym 12709 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 12711 params_left[0]
.sym 12714 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 12716 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 12721 $abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_
.sym 12722 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 12723 $abc$4194$new_n203_
.sym 12726 $abc$4194$new_n203_
.sym 12727 $abc$4194$memory\num_params$rdmux[0][0][0]$a$931[1]_new_
.sym 12729 $abc$4194$procmux$527.B_AND_S[1]_new_inv_
.sym 12732 $abc$4194$sub$demo.v:317$148_Y[0]
.sym 12733 $abc$4194$new_n207_
.sym 12734 $abc$4194$new_n209_
.sym 12735 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 12738 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 12739 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 12740 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 12741 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 12742 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 12743 CLK$SB_IO_IN_$glb_clk
.sym 12745 $abc$4194$new_n438_
.sym 12746 $abc$4194$procmux$558.B_AND_S[15]_new_
.sym 12747 data[7]
.sym 12748 $abc$4194$new_n237_
.sym 12749 $abc$4194$new_n251_
.sym 12750 $abc$4194$new_n254_
.sym 12751 $abc$4194$memrd$\params$demo.v:310$146_DATA[7]_new_inv_
.sym 12752 $abc$4194$new_n232_
.sym 12760 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 12761 data[1]
.sym 12769 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 12770 $0\bit_counter[2:0][1]
.sym 12771 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 12777 $abc$4194$techmap$shiftx$demo.v:258$138.$4\buffer[7:0][0]_new_
.sym 12778 $abc$4194$new_n255_
.sym 12780 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 12787 state[0]
.sym 12789 $abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_
.sym 12790 $abc$4194$procmux$558.B_AND_S[13]_new_
.sym 12791 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 12792 $0\bit_counter[2:0][1]
.sym 12793 data[5]
.sym 12795 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 12796 data[3]
.sym 12797 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 12799 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 12800 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 12801 data[5]
.sym 12803 $abc$4194$new_n221_
.sym 12804 data[7]
.sym 12806 $abc$4194$new_n251_
.sym 12807 data[1]
.sym 12809 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 12813 $abc$4194$sub$demo.v:306$145_Y[4]
.sym 12814 $abc$4194$new_n257_
.sym 12815 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 12816 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 12819 $0\bit_counter[2:0][1]
.sym 12820 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 12821 data[5]
.sym 12822 data[1]
.sym 12825 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 12826 $abc$4194$sub$demo.v:306$145_Y[4]
.sym 12827 $abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_
.sym 12828 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 12831 data[7]
.sym 12832 data[3]
.sym 12833 $0\bit_counter[2:0][1]
.sym 12834 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 12843 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 12844 data[5]
.sym 12845 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 12846 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 12849 $abc$4194$new_n221_
.sym 12851 state[0]
.sym 12861 $abc$4194$new_n257_
.sym 12862 $abc$4194$procmux$558.B_AND_S[13]_new_
.sym 12863 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 12864 $abc$4194$new_n251_
.sym 12865 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12868 $abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_
.sym 12869 $abc$4194$new_n243_
.sym 12870 $abc$4194$new_n229_
.sym 12871 MOSI$SB_IO_OUT
.sym 12872 $abc$4194$new_n257_
.sym 12873 $abc$4194$new_n400_
.sym 12874 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 12875 $abc$4194$new_n437_
.sym 12885 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 12888 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 12895 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 12899 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 12909 bit_counter[1]
.sym 12911 $abc$4194$new_n392_
.sym 12913 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 12917 $abc$4194$new_n391_
.sym 12921 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 12923 $0\bit_counter[2:0][1]
.sym 12924 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 12925 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 12936 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 12939 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 12945 $0\bit_counter[2:0][1]
.sym 12954 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 12955 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 12957 $0\bit_counter[2:0][1]
.sym 12960 $abc$4194$new_n391_
.sym 12961 $abc$4194$new_n392_
.sym 12962 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 12963 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 12966 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 12969 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 12972 $0\bit_counter[2:0][1]
.sym 12974 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 12975 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 12980 bit_counter[1]
.sym 12984 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 12986 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 12988 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12992 $abc$4194$new_n256_
.sym 12993 $abc$4194$memory\params$rdmux[0][0][0]$b$1177[6]_new_
.sym 12994 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 12995 $abc$4194$new_n255_
.sym 12999 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3439
.sym 13012 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 13017 MOSI$SB_IO_OUT
.sym 13032 bit_counter[1]
.sym 13034 $PACKER_VCC_NET
.sym 13035 $0\bit_counter[2:0][0]
.sym 13036 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 13042 $PACKER_VCC_NET
.sym 13045 bit_counter[0]
.sym 13046 bit_counter[2]
.sym 13050 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 13055 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 13058 $0\bit_counter[2:0][2]
.sym 13064 $nextpnr_ICESTORM_LC_7$O
.sym 13067 bit_counter[0]
.sym 13070 $auto$alumacc.cc:474:replace_alu$726.C[2]
.sym 13072 bit_counter[1]
.sym 13073 $PACKER_VCC_NET
.sym 13078 bit_counter[2]
.sym 13079 $PACKER_VCC_NET
.sym 13080 $auto$alumacc.cc:474:replace_alu$726.C[2]
.sym 13084 $PACKER_VCC_NET
.sym 13086 bit_counter[0]
.sym 13090 $0\bit_counter[2:0][0]
.sym 13096 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 13104 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 13107 $0\bit_counter[2:0][2]
.sym 13111 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13501 CS$SB_IO_OUT
.sym 14444 $abc$4194$new_n307_
.sym 14445 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 14446 $abc$4194$new_n311_
.sym 14449 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[2]_new_
.sym 14451 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[1]_new_inv_
.sym 14470 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 14488 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3708
.sym 14493 cmd_counter[1]
.sym 14496 cmd_counter[2]
.sym 14497 cmd_counter[3]
.sym 14498 cmd_counter[4]
.sym 14499 cmd_counter[0]
.sym 14501 cmd_counter[1]
.sym 14504 $abc$4194$new_n272_
.sym 14507 $abc$4194$new_n227_
.sym 14511 $abc$4194$new_n226_
.sym 14525 cmd_counter[2]
.sym 14526 cmd_counter[0]
.sym 14527 cmd_counter[4]
.sym 14528 cmd_counter[1]
.sym 14531 cmd_counter[3]
.sym 14532 cmd_counter[4]
.sym 14543 $abc$4194$new_n226_
.sym 14546 $abc$4194$new_n227_
.sym 14549 cmd_counter[4]
.sym 14550 cmd_counter[3]
.sym 14551 cmd_counter[2]
.sym 14552 cmd_counter[1]
.sym 14555 $abc$4194$new_n272_
.sym 14556 cmd_counter[2]
.sym 14557 $abc$4194$new_n226_
.sym 14558 cmd_counter[1]
.sym 14564 cmd_counter[1]
.sym 14565 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3708
.sym 14566 CLK$SB_IO_IN_$glb_clk
.sym 14572 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[7]_new_inv_
.sym 14573 data[0]
.sym 14574 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 14575 $abc$4194$procmux$561_Y[0]_new_inv_
.sym 14576 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 14577 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.sym 14579 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 14588 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3708
.sym 14603 cmd_counter[1]
.sym 14623 param_counter[6]
.sym 14624 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 14629 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 14634 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 14649 $PACKER_VCC_NET
.sym 14656 cmd_counter[1]
.sym 14657 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 14659 cmd_counter[2]
.sym 14668 cmd_counter[3]
.sym 14669 cmd_counter[4]
.sym 14670 cmd_counter[0]
.sym 14676 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 14681 $nextpnr_ICESTORM_LC_5$O
.sym 14683 cmd_counter[0]
.sym 14687 $auto$alumacc.cc:474:replace_alu$720.C[2]
.sym 14690 cmd_counter[1]
.sym 14693 $auto$alumacc.cc:474:replace_alu$720.C[3]
.sym 14695 cmd_counter[2]
.sym 14697 $auto$alumacc.cc:474:replace_alu$720.C[2]
.sym 14699 $auto$alumacc.cc:474:replace_alu$720.C[4]
.sym 14702 cmd_counter[3]
.sym 14703 $auto$alumacc.cc:474:replace_alu$720.C[3]
.sym 14706 cmd_counter[4]
.sym 14709 $auto$alumacc.cc:474:replace_alu$720.C[4]
.sym 14713 $PACKER_VCC_NET
.sym 14714 cmd_counter[0]
.sym 14719 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 14721 cmd_counter[0]
.sym 14725 $PACKER_VCC_NET
.sym 14726 cmd_counter[0]
.sym 14728 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14731 $abc$4194$new_n267_
.sym 14732 $abc$4194$procmux$558.B_AND_S[12]_new_
.sym 14733 data[4]
.sym 14734 $abc$4194$new_n268_
.sym 14735 $abc$4194$procmux$558.B_AND_S[9]_new_
.sym 14736 data[1]
.sym 14737 $abc$4194$procmux$561_Y[6]_new_inv_
.sym 14738 data[3]
.sym 14745 cmd_counter[0]
.sym 14748 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 14749 cmd_counter[2]
.sym 14751 cmd_counter[3]
.sym 14753 cmd_counter[4]
.sym 14755 $abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_
.sym 14758 param_counter[0]
.sym 14765 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 14774 $abc$4194$new_n454_
.sym 14776 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 14777 data[6]
.sym 14778 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 14779 data[2]
.sym 14780 $abc$4194$new_n438_
.sym 14781 data[0]
.sym 14782 param_counter[0]
.sym 14783 $abc$4194$procmux$558.B_AND_S[10]_new_
.sym 14784 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.sym 14786 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 14787 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 14789 param_counter[6]
.sym 14790 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 14793 $0\bit_counter[2:0][1]
.sym 14794 $abc$4194$procmux$561_Y[6]_new_inv_
.sym 14795 data[3]
.sym 14798 data[4]
.sym 14799 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 14800 $abc$4194$new_n439_
.sym 14801 param_counter[4]
.sym 14802 $abc$4194$memrd$\params$demo.v:310$146_DATA[2]_new_inv_
.sym 14803 data[2]
.sym 14805 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 14807 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 14811 data[3]
.sym 14812 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 14813 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.sym 14814 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 14817 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 14818 data[4]
.sym 14819 data[0]
.sym 14820 $0\bit_counter[2:0][1]
.sym 14823 data[2]
.sym 14824 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 14825 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 14826 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 14829 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 14830 param_counter[0]
.sym 14831 param_counter[4]
.sym 14832 param_counter[6]
.sym 14835 $abc$4194$new_n439_
.sym 14836 $abc$4194$procmux$561_Y[6]_new_inv_
.sym 14837 $abc$4194$new_n438_
.sym 14838 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 14841 $abc$4194$new_n454_
.sym 14842 $0\bit_counter[2:0][1]
.sym 14843 data[2]
.sym 14844 data[6]
.sym 14848 $abc$4194$procmux$558.B_AND_S[10]_new_
.sym 14849 $abc$4194$memrd$\params$demo.v:310$146_DATA[2]_new_inv_
.sym 14850 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 14851 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14854 $abc$4194$new_n290_
.sym 14855 $abc$4194$new_n236_
.sym 14856 $abc$4194$new_n295_
.sym 14857 $abc$4194$new_n234_
.sym 14858 $abc$4194$new_n252_
.sym 14859 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[4]_new_inv_
.sym 14860 $abc$4194$memrd$\params$demo.v:310$146_DATA[2]_new_inv_
.sym 14861 param_counter[1]
.sym 14869 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 14875 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 14883 param_counter[2]
.sym 14885 param_counter[3]
.sym 14887 param_counter[4]
.sym 14889 param_counter[5]
.sym 14897 $abc$4194$new_n229_
.sym 14898 $abc$4194$new_n237_
.sym 14900 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 14901 $abc$4194$memrd$\params$demo.v:310$146_DATA[7]_new_inv_
.sym 14904 $abc$4194$procmux$558.B_AND_S[15]_new_
.sym 14906 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 14907 param_counter[2]
.sym 14908 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 14909 param_counter[3]
.sym 14910 $abc$4194$new_n437_
.sym 14912 param_counter[0]
.sym 14913 data[7]
.sym 14914 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 14915 $abc$4194$new_n252_
.sym 14916 $abc$4194$new_n254_
.sym 14918 $abc$4194$new_n232_
.sym 14919 $abc$4194$new_n255_
.sym 14920 param_counter[0]
.sym 14922 $abc$4194$new_n234_
.sym 14923 $abc$4194$new_n233_
.sym 14924 param_counter[6]
.sym 14925 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 14926 param_counter[1]
.sym 14928 $abc$4194$new_n437_
.sym 14929 param_counter[2]
.sym 14930 param_counter[1]
.sym 14931 param_counter[3]
.sym 14934 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 14935 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 14936 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 14937 data[7]
.sym 14940 $abc$4194$memrd$\params$demo.v:310$146_DATA[7]_new_inv_
.sym 14942 $abc$4194$procmux$558.B_AND_S[15]_new_
.sym 14943 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 14946 param_counter[3]
.sym 14947 param_counter[6]
.sym 14948 param_counter[0]
.sym 14949 param_counter[1]
.sym 14952 $abc$4194$new_n234_
.sym 14953 $abc$4194$new_n254_
.sym 14954 $abc$4194$new_n252_
.sym 14955 $abc$4194$new_n255_
.sym 14958 $abc$4194$new_n233_
.sym 14960 param_counter[2]
.sym 14961 param_counter[0]
.sym 14964 $abc$4194$new_n234_
.sym 14965 $abc$4194$new_n237_
.sym 14966 $abc$4194$new_n229_
.sym 14967 $abc$4194$new_n232_
.sym 14970 param_counter[2]
.sym 14971 param_counter[1]
.sym 14972 $abc$4194$new_n233_
.sym 14973 param_counter[0]
.sym 14974 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14977 $abc$4194$new_n292_
.sym 14978 param_counter[0]
.sym 14979 $abc$4194$new_n230_
.sym 14980 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3845
.sym 14981 $abc$4194$new_n233_
.sym 14982 $abc$4194$new_n289_
.sym 14983 $abc$4194$memory\params$rdmux[0][3][2]$b$1204[2]_new_inv_
.sym 14984 $abc$4194$memory\params$rdmux[0][3][0]$b$1198[2]_new_inv_
.sym 15001 param_counter[6]
.sym 15011 param_counter[1]
.sym 15020 $abc$4194$memory\params$rdmux[0][0][0]$b$1177[6]_new_
.sym 15021 $abc$4194$new_n390_
.sym 15022 $abc$4194$techmap$shiftx$demo.v:258$138.$4\buffer[7:0][0]_new_
.sym 15025 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 15028 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 15029 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3439
.sym 15031 $abc$4194$new_n400_
.sym 15033 param_counter[1]
.sym 15035 $abc$4194$new_n243_
.sym 15036 $abc$4194$new_n230_
.sym 15038 param_counter[4]
.sym 15039 param_counter[5]
.sym 15040 param_counter[6]
.sym 15042 $abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_
.sym 15043 param_counter[0]
.sym 15044 param_counter[2]
.sym 15047 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 15051 param_counter[0]
.sym 15053 param_counter[1]
.sym 15058 $abc$4194$memory\params$rdmux[0][0][0]$b$1177[6]_new_
.sym 15060 param_counter[6]
.sym 15063 $abc$4194$new_n230_
.sym 15064 param_counter[2]
.sym 15065 param_counter[6]
.sym 15066 param_counter[5]
.sym 15069 $abc$4194$new_n390_
.sym 15070 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 15071 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 15072 $abc$4194$techmap$shiftx$demo.v:258$138.$4\buffer[7:0][0]_new_
.sym 15075 param_counter[6]
.sym 15077 $abc$4194$memory\params$rdmux[0][0][0]$b$1177[6]_new_
.sym 15078 $abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_
.sym 15081 param_counter[5]
.sym 15082 param_counter[0]
.sym 15083 param_counter[2]
.sym 15084 param_counter[4]
.sym 15087 $abc$4194$new_n400_
.sym 15088 $abc$4194$new_n243_
.sym 15090 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 15095 param_counter[5]
.sym 15096 param_counter[6]
.sym 15097 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3439
.sym 15098 CLK$SB_IO_IN_$glb_clk
.sym 15102 param_counter[2]
.sym 15103 param_counter[3]
.sym 15104 param_counter[4]
.sym 15105 param_counter[5]
.sym 15106 param_counter[6]
.sym 15150 param_counter[0]
.sym 15162 param_counter[5]
.sym 15163 param_counter[6]
.sym 15166 $abc$4194$new_n256_
.sym 15167 param_counter[2]
.sym 15168 param_counter[3]
.sym 15169 param_counter[4]
.sym 15171 param_counter[1]
.sym 15172 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 15180 param_counter[4]
.sym 15181 param_counter[0]
.sym 15182 param_counter[2]
.sym 15183 param_counter[3]
.sym 15188 param_counter[3]
.sym 15189 param_counter[1]
.sym 15193 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 15198 $abc$4194$new_n256_
.sym 15199 param_counter[1]
.sym 15200 param_counter[6]
.sym 15201 param_counter[5]
.sym 15244 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 15486 MOSI$SB_IO_OUT
.sym 16554 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 16568 param_counter[2]
.sym 16605 $abc$4194$new_n272_
.sym 16610 cmd_counter[1]
.sym 16615 cmd_counter[4]
.sym 16616 cmd_counter[0]
.sym 16619 $abc$4194$new_n307_
.sym 16621 cmd_counter[2]
.sym 16622 cmd_counter[3]
.sym 16624 cmd_counter[0]
.sym 16626 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[1]_new_inv_
.sym 16628 cmd_counter[4]
.sym 16629 cmd_counter[2]
.sym 16630 cmd_counter[1]
.sym 16631 cmd_counter[0]
.sym 16635 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[1]_new_inv_
.sym 16636 $abc$4194$new_n307_
.sym 16637 cmd_counter[4]
.sym 16640 cmd_counter[0]
.sym 16641 $abc$4194$new_n272_
.sym 16642 cmd_counter[1]
.sym 16643 cmd_counter[2]
.sym 16658 cmd_counter[2]
.sym 16659 cmd_counter[3]
.sym 16660 cmd_counter[0]
.sym 16661 cmd_counter[1]
.sym 16670 cmd_counter[2]
.sym 16671 cmd_counter[3]
.sym 16672 cmd_counter[0]
.sym 16673 cmd_counter[1]
.sym 16681 $abc$4194$memrd$\params$demo.v:310$146_DATA[0]_new_inv_
.sym 16682 $abc$4194$new_n312_
.sym 16683 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[0]_new_inv_
.sym 16684 $abc$4194$new_n321_
.sym 16685 $abc$4194$new_n314_
.sym 16686 $abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_
.sym 16687 $abc$4194$new_n282_
.sym 16688 $abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_
.sym 16710 cmd_counter[4]
.sym 16722 param_counter[6]
.sym 16725 param_counter[6]
.sym 16733 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 16738 data[3]
.sym 16742 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 16758 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[7]_new_inv_
.sym 16760 cmd_counter[2]
.sym 16761 cmd_counter[3]
.sym 16762 cmd_counter[4]
.sym 16763 cmd_counter[0]
.sym 16765 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 16767 data[0]
.sym 16768 $abc$4194$new_n311_
.sym 16770 cmd_counter[4]
.sym 16772 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 16774 $abc$4194$memrd$\params$demo.v:310$146_DATA[0]_new_inv_
.sym 16776 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 16777 $abc$4194$procmux$561_Y[0]_new_inv_
.sym 16778 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 16780 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 16783 $abc$4194$new_n312_
.sym 16786 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 16787 $abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_
.sym 16789 cmd_counter[1]
.sym 16791 cmd_counter[1]
.sym 16792 cmd_counter[3]
.sym 16793 cmd_counter[2]
.sym 16794 cmd_counter[0]
.sym 16797 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 16798 $abc$4194$memrd$\params$demo.v:310$146_DATA[0]_new_inv_
.sym 16799 $abc$4194$procmux$561_Y[0]_new_inv_
.sym 16800 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 16803 $abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_
.sym 16804 cmd_counter[4]
.sym 16805 cmd_counter[2]
.sym 16806 cmd_counter[3]
.sym 16809 $abc$4194$new_n311_
.sym 16810 data[0]
.sym 16811 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 16812 $abc$4194$new_n312_
.sym 16817 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 16818 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 16821 cmd_counter[3]
.sym 16823 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 16824 cmd_counter[2]
.sym 16834 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[7]_new_inv_
.sym 16836 cmd_counter[4]
.sym 16837 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16840 $abc$4194$new_n320_
.sym 16841 $abc$4194$new_n315_
.sym 16842 $abc$4194$new_n317_
.sym 16843 $abc$4194$new_n279_
.sym 16844 $abc$4194$new_n280_
.sym 16845 $abc$4194$new_n281_
.sym 16846 $abc$4194$new_n443_
.sym 16847 $abc$4194$new_n318_
.sym 16855 param_counter[3]
.sym 16856 cmd_counter[1]
.sym 16866 param_counter[0]
.sym 16867 param_counter[1]
.sym 16875 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 16882 $abc$4194$procmux$558.B_AND_S[12]_new_
.sym 16883 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 16884 $abc$4194$new_n268_
.sym 16885 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 16886 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.sym 16887 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 16889 param_counter[6]
.sym 16890 $abc$4194$procmux$558.B_AND_S[11]_new_
.sym 16891 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 16892 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 16893 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 16894 data[6]
.sym 16897 $abc$4194$new_n262_
.sym 16898 $abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_
.sym 16899 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 16900 param_counter[3]
.sym 16902 data[1]
.sym 16905 $abc$4194$new_n267_
.sym 16907 data[4]
.sym 16908 $abc$4194$new_n299_
.sym 16909 $abc$4194$procmux$558.B_AND_S[9]_new_
.sym 16910 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 16911 $abc$4194$new_n443_
.sym 16915 $abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_
.sym 16917 $abc$4194$new_n268_
.sym 16920 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 16921 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 16922 data[4]
.sym 16923 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 16926 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 16927 $abc$4194$procmux$558.B_AND_S[12]_new_
.sym 16928 $abc$4194$new_n262_
.sym 16929 $abc$4194$new_n267_
.sym 16932 param_counter[6]
.sym 16933 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 16934 param_counter[3]
.sym 16938 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 16939 data[1]
.sym 16940 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 16941 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 16944 $abc$4194$new_n267_
.sym 16945 $abc$4194$new_n299_
.sym 16946 $abc$4194$procmux$558.B_AND_S[9]_new_
.sym 16947 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 16950 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 16951 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.sym 16952 data[6]
.sym 16956 $abc$4194$new_n268_
.sym 16957 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 16958 $abc$4194$new_n443_
.sym 16959 $abc$4194$procmux$558.B_AND_S[11]_new_
.sym 16960 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16963 $abc$4194$new_n262_
.sym 16964 $abc$4194$new_n263_
.sym 16965 $abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_
.sym 16966 $abc$4194$new_n299_
.sym 16967 $abc$4194$new_n300_
.sym 16968 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 16969 $abc$4194$new_n264_
.sym 16970 $abc$4194$new_n294_
.sym 16991 param_counter[2]
.sym 16993 param_counter[3]
.sym 16995 param_counter[4]
.sym 16997 param_counter[5]
.sym 16998 $PACKER_VCC_NET
.sym 17004 $abc$4194$new_n292_
.sym 17005 param_counter[0]
.sym 17009 $abc$4194$new_n281_
.sym 17010 $abc$4194$memory\params$rdmux[0][3][2]$b$1204[2]_new_inv_
.sym 17012 $abc$4194$new_n290_
.sym 17013 $abc$4194$new_n236_
.sym 17015 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3845
.sym 17017 $abc$4194$new_n289_
.sym 17020 param_counter[2]
.sym 17021 param_counter[4]
.sym 17024 param_counter[6]
.sym 17025 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 17026 param_counter[3]
.sym 17027 $abc$4194$new_n294_
.sym 17030 param_counter[5]
.sym 17032 param_counter[2]
.sym 17033 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[4]_new_inv_
.sym 17034 param_counter[3]
.sym 17035 param_counter[1]
.sym 17037 $abc$4194$new_n292_
.sym 17038 param_counter[3]
.sym 17039 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[4]_new_inv_
.sym 17040 $abc$4194$new_n281_
.sym 17043 param_counter[4]
.sym 17044 param_counter[3]
.sym 17049 $abc$4194$new_n236_
.sym 17050 param_counter[5]
.sym 17051 $abc$4194$memory\params$rdmux[0][3][2]$b$1204[2]_new_inv_
.sym 17055 param_counter[5]
.sym 17056 param_counter[2]
.sym 17057 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 17058 $abc$4194$new_n236_
.sym 17061 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[4]_new_inv_
.sym 17062 param_counter[4]
.sym 17067 param_counter[0]
.sym 17068 param_counter[3]
.sym 17069 param_counter[2]
.sym 17070 param_counter[1]
.sym 17073 $abc$4194$new_n289_
.sym 17074 $abc$4194$new_n294_
.sym 17075 param_counter[6]
.sym 17076 $abc$4194$new_n290_
.sym 17082 param_counter[1]
.sym 17083 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3845
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17086 $abc$4194$new_n276_
.sym 17087 $abc$4194$new_n303_
.sym 17088 $abc$4194$memory\params$rdmux[0][2][1]$b$1189[2]_new_
.sym 17089 $abc$4194$new_n265_
.sym 17090 $abc$4194$new_n231_
.sym 17091 $abc$4194$new_n304_
.sym 17092 $abc$4194$memory\params$rdmux[0][1][0]$b$1180[1]_new_inv_
.sym 17093 $abc$4194$new_n266_
.sym 17111 param_counter[6]
.sym 17121 param_counter[1]
.sym 17128 param_counter[0]
.sym 17129 param_counter[2]
.sym 17130 param_counter[3]
.sym 17131 param_counter[4]
.sym 17132 param_counter[5]
.sym 17133 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 17134 $abc$4194$memory\params$rdmux[0][3][0]$b$1198[2]_new_inv_
.sym 17136 $abc$4194$new_n243_
.sym 17138 param_counter[3]
.sym 17142 param_counter[1]
.sym 17145 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 17152 param_counter[0]
.sym 17155 $abc$4194$new_n231_
.sym 17158 $PACKER_VCC_NET
.sym 17160 param_counter[3]
.sym 17161 param_counter[5]
.sym 17162 param_counter[4]
.sym 17163 $abc$4194$memory\params$rdmux[0][3][0]$b$1198[2]_new_inv_
.sym 17166 param_counter[0]
.sym 17167 $PACKER_VCC_NET
.sym 17172 param_counter[0]
.sym 17173 $abc$4194$new_n231_
.sym 17174 param_counter[1]
.sym 17178 param_counter[0]
.sym 17179 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 17184 param_counter[4]
.sym 17185 param_counter[3]
.sym 17191 param_counter[0]
.sym 17193 $abc$4194$new_n243_
.sym 17196 param_counter[2]
.sym 17197 param_counter[0]
.sym 17198 param_counter[1]
.sym 17203 param_counter[2]
.sym 17204 param_counter[0]
.sym 17205 param_counter[1]
.sym 17206 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17212 $abc$4194$memory\params$rdmux[0][2][0]$b$1186[3]_new_
.sym 17214 $abc$4194$new_n442_
.sym 17216 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[3]_new_inv_
.sym 17237 param_counter[6]
.sym 17252 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 17253 param_counter[3]
.sym 17259 param_counter[0]
.sym 17263 param_counter[5]
.sym 17264 param_counter[1]
.sym 17270 param_counter[4]
.sym 17272 param_counter[6]
.sym 17276 param_counter[2]
.sym 17282 $nextpnr_ICESTORM_LC_6$O
.sym 17285 param_counter[0]
.sym 17288 $auto$alumacc.cc:474:replace_alu$723.C[2]
.sym 17291 param_counter[1]
.sym 17294 $auto$alumacc.cc:474:replace_alu$723.C[3]
.sym 17296 param_counter[2]
.sym 17298 $auto$alumacc.cc:474:replace_alu$723.C[2]
.sym 17300 $auto$alumacc.cc:474:replace_alu$723.C[4]
.sym 17303 param_counter[3]
.sym 17304 $auto$alumacc.cc:474:replace_alu$723.C[3]
.sym 17306 $auto$alumacc.cc:474:replace_alu$723.C[5]
.sym 17309 param_counter[4]
.sym 17310 $auto$alumacc.cc:474:replace_alu$723.C[4]
.sym 17312 $auto$alumacc.cc:474:replace_alu$723.C[6]
.sym 17314 param_counter[5]
.sym 17316 $auto$alumacc.cc:474:replace_alu$723.C[5]
.sym 17321 param_counter[6]
.sym 17322 $auto$alumacc.cc:474:replace_alu$723.C[6]
.sym 17329 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 18708 cmd_counter[4]
.sym 18716 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[2]_new_
.sym 18718 $abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_
.sym 18733 cmd_counter[1]
.sym 18742 cmd_counter[1]
.sym 18743 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[2]_new_
.sym 18744 cmd_counter[4]
.sym 18745 $abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_
.sym 18842 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 18866 param_counter[3]
.sym 18867 $abc$4194$new_n315_
.sym 18868 $abc$4194$new_n317_
.sym 18870 param_counter[5]
.sym 18871 param_counter[6]
.sym 18872 param_counter[6]
.sym 18873 cmd_counter[1]
.sym 18875 param_counter[4]
.sym 18876 param_counter[2]
.sym 18877 $abc$4194$new_n321_
.sym 18880 param_counter[3]
.sym 18881 $abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_
.sym 18884 cmd_counter[0]
.sym 18886 cmd_counter[2]
.sym 18888 param_counter[0]
.sym 18889 param_counter[1]
.sym 18890 cmd_counter[4]
.sym 18892 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[0]_new_inv_
.sym 18894 $abc$4194$new_n314_
.sym 18895 $abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_
.sym 18896 cmd_counter[3]
.sym 18897 param_counter[1]
.sym 18899 $abc$4194$new_n321_
.sym 18900 $abc$4194$new_n314_
.sym 18901 $abc$4194$new_n317_
.sym 18902 param_counter[6]
.sym 18905 cmd_counter[3]
.sym 18906 $abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_
.sym 18907 cmd_counter[4]
.sym 18908 $abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_
.sym 18911 param_counter[1]
.sym 18912 param_counter[2]
.sym 18913 param_counter[0]
.sym 18914 param_counter[3]
.sym 18917 param_counter[3]
.sym 18918 param_counter[6]
.sym 18919 param_counter[1]
.sym 18920 param_counter[0]
.sym 18923 param_counter[4]
.sym 18924 $abc$4194$new_n315_
.sym 18925 param_counter[5]
.sym 18926 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[0]_new_inv_
.sym 18931 cmd_counter[1]
.sym 18932 cmd_counter[0]
.sym 18935 param_counter[0]
.sym 18936 param_counter[2]
.sym 18937 param_counter[3]
.sym 18938 param_counter[1]
.sym 18942 cmd_counter[0]
.sym 18944 cmd_counter[2]
.sym 18960 param_counter[3]
.sym 18962 param_counter[2]
.sym 18966 param_counter[5]
.sym 18971 param_counter[4]
.sym 18980 $abc$4194$new_n231_
.sym 18989 $abc$4194$new_n320_
.sym 18991 $abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_
.sym 18994 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 18995 $abc$4194$new_n282_
.sym 18996 $abc$4194$new_n318_
.sym 19002 param_counter[6]
.sym 19005 param_counter[2]
.sym 19006 $abc$4194$new_n231_
.sym 19007 param_counter[3]
.sym 19008 $abc$4194$new_n279_
.sym 19009 param_counter[4]
.sym 19010 $abc$4194$new_n281_
.sym 19011 param_counter[5]
.sym 19012 param_counter[1]
.sym 19013 param_counter[2]
.sym 19015 $abc$4194$new_n295_
.sym 19016 param_counter[0]
.sym 19017 $abc$4194$new_n280_
.sym 19019 $abc$4194$new_n442_
.sym 19020 param_counter[1]
.sym 19022 param_counter[1]
.sym 19023 param_counter[2]
.sym 19024 param_counter[0]
.sym 19025 $abc$4194$new_n231_
.sym 19028 $abc$4194$new_n281_
.sym 19029 param_counter[3]
.sym 19030 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 19031 param_counter[2]
.sym 19034 $abc$4194$new_n320_
.sym 19035 $abc$4194$new_n318_
.sym 19037 $abc$4194$new_n295_
.sym 19040 $abc$4194$new_n281_
.sym 19041 param_counter[5]
.sym 19042 $abc$4194$new_n280_
.sym 19043 param_counter[3]
.sym 19046 param_counter[0]
.sym 19047 param_counter[2]
.sym 19048 param_counter[4]
.sym 19049 param_counter[1]
.sym 19052 param_counter[1]
.sym 19053 param_counter[0]
.sym 19054 param_counter[2]
.sym 19055 param_counter[4]
.sym 19058 param_counter[6]
.sym 19059 $abc$4194$new_n279_
.sym 19060 $abc$4194$new_n282_
.sym 19061 $abc$4194$new_n442_
.sym 19065 $abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_
.sym 19066 $abc$4194$new_n280_
.sym 19067 param_counter[3]
.sym 19090 param_counter[6]
.sym 19105 $abc$4194$new_n442_
.sym 19114 $abc$4194$memory\params$rdmux[0][2][1]$b$1189[2]_new_
.sym 19116 $abc$4194$new_n252_
.sym 19118 $abc$4194$new_n264_
.sym 19119 $abc$4194$new_n266_
.sym 19121 $abc$4194$new_n263_
.sym 19122 $abc$4194$new_n295_
.sym 19123 $abc$4194$new_n265_
.sym 19124 $abc$4194$new_n231_
.sym 19126 $abc$4194$memory\params$rdmux[0][1][0]$b$1180[1]_new_inv_
.sym 19127 param_counter[1]
.sym 19128 $abc$4194$new_n292_
.sym 19129 param_counter[0]
.sym 19131 param_counter[5]
.sym 19132 $abc$4194$new_n300_
.sym 19133 param_counter[6]
.sym 19138 $abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_
.sym 19139 param_counter[5]
.sym 19140 $abc$4194$new_n233_
.sym 19141 param_counter[2]
.sym 19145 $abc$4194$new_n263_
.sym 19146 param_counter[5]
.sym 19147 $abc$4194$new_n252_
.sym 19148 $abc$4194$new_n266_
.sym 19151 param_counter[6]
.sym 19152 $abc$4194$new_n265_
.sym 19154 $abc$4194$new_n264_
.sym 19157 param_counter[1]
.sym 19159 param_counter[2]
.sym 19160 param_counter[0]
.sym 19163 $abc$4194$memory\params$rdmux[0][1][0]$b$1180[1]_new_inv_
.sym 19164 param_counter[5]
.sym 19165 param_counter[6]
.sym 19166 $abc$4194$new_n300_
.sym 19169 $abc$4194$new_n264_
.sym 19170 $abc$4194$new_n233_
.sym 19171 $abc$4194$new_n292_
.sym 19172 $abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_
.sym 19176 param_counter[1]
.sym 19177 param_counter[0]
.sym 19181 param_counter[1]
.sym 19182 $abc$4194$new_n231_
.sym 19183 param_counter[2]
.sym 19184 param_counter[0]
.sym 19187 $abc$4194$new_n295_
.sym 19190 $abc$4194$memory\params$rdmux[0][2][1]$b$1189[2]_new_
.sym 19236 param_counter[0]
.sym 19239 $abc$4194$new_n233_
.sym 19240 $abc$4194$new_n304_
.sym 19243 $abc$4194$new_n276_
.sym 19244 param_counter[0]
.sym 19247 $abc$4194$new_n231_
.sym 19248 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 19250 $abc$4194$new_n266_
.sym 19253 param_counter[2]
.sym 19254 param_counter[3]
.sym 19255 param_counter[4]
.sym 19258 param_counter[1]
.sym 19260 $abc$4194$new_n303_
.sym 19261 param_counter[2]
.sym 19262 param_counter[3]
.sym 19263 param_counter[4]
.sym 19264 param_counter[5]
.sym 19266 param_counter[1]
.sym 19268 param_counter[0]
.sym 19269 param_counter[3]
.sym 19270 param_counter[2]
.sym 19271 param_counter[1]
.sym 19274 param_counter[2]
.sym 19275 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 19276 $abc$4194$new_n304_
.sym 19277 $abc$4194$new_n233_
.sym 19280 param_counter[0]
.sym 19281 param_counter[3]
.sym 19282 param_counter[2]
.sym 19283 param_counter[1]
.sym 19286 param_counter[0]
.sym 19287 param_counter[5]
.sym 19288 param_counter[1]
.sym 19289 param_counter[3]
.sym 19293 param_counter[3]
.sym 19294 param_counter[4]
.sym 19298 param_counter[3]
.sym 19299 param_counter[2]
.sym 19300 param_counter[0]
.sym 19301 param_counter[4]
.sym 19304 $abc$4194$new_n303_
.sym 19305 param_counter[4]
.sym 19306 $abc$4194$new_n266_
.sym 19307 $abc$4194$new_n276_
.sym 19310 param_counter[0]
.sym 19311 param_counter[1]
.sym 19312 $abc$4194$new_n231_
.sym 19313 param_counter[2]
.sym 19358 $abc$4194$new_n276_
.sym 19361 $abc$4194$memory\params$rdmux[0][2][0]$b$1186[3]_new_
.sym 19365 param_counter[1]
.sym 19368 param_counter[2]
.sym 19369 param_counter[3]
.sym 19370 param_counter[4]
.sym 19371 param_counter[5]
.sym 19375 param_counter[0]
.sym 19383 param_counter[0]
.sym 19389 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[3]_new_inv_
.sym 19409 param_counter[2]
.sym 19410 $abc$4194$new_n276_
.sym 19411 param_counter[0]
.sym 19412 param_counter[3]
.sym 19421 $abc$4194$memory\params$rdmux[0][2][0]$b$1186[3]_new_
.sym 19422 param_counter[5]
.sym 19423 param_counter[4]
.sym 19424 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[3]_new_inv_
.sym 19433 param_counter[1]
.sym 19434 param_counter[3]
.sym 19435 param_counter[2]
.sym 19436 param_counter[0]
.sym 21740 CS$SB_IO_OUT
.sym 23587 MOSI$SB_IO_OUT
.sym 27458 MOSI$SB_IO_OUT
.sym 27460 CS$SB_IO_OUT
.sym 27469 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27543 MOSI$SB_IO_OUT
.sym 27682 delay[8]
.sym 27686 delay[6]
.sym 27690 delay[3]
.sym 27698 delay[0]
.sym 27702 delay[7]
.sym 27706 delay[5]
.sym 27710 delay[4]
.sym 27714 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 27715 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 27716 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 27717 $abc$4194$add$demo.v:207$129_Y[0]
.sym 27718 delay[14]
.sym 27722 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 27723 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 27724 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 27725 $abc$4194$add$demo.v:207$129_Y[4]
.sym 27726 delay[10]
.sym 27730 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 27731 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 27732 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 27733 $abc$4194$add$demo.v:207$129_Y[3]
.sym 27734 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 27735 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 27736 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 27737 $abc$4194$add$demo.v:207$129_Y[7]
.sym 27738 delay[1]
.sym 27743 $PACKER_VCC_NET
.sym 27744 delay[0]
.sym 27747 delay[0]
.sym 27752 delay[1]
.sym 27756 delay[2]
.sym 27757 $auto$alumacc.cc:474:replace_alu$717.C[2]
.sym 27760 delay[3]
.sym 27761 $auto$alumacc.cc:474:replace_alu$717.C[3]
.sym 27764 delay[4]
.sym 27765 $auto$alumacc.cc:474:replace_alu$717.C[4]
.sym 27768 delay[5]
.sym 27769 $auto$alumacc.cc:474:replace_alu$717.C[5]
.sym 27772 delay[6]
.sym 27773 $auto$alumacc.cc:474:replace_alu$717.C[6]
.sym 27776 delay[7]
.sym 27777 $auto$alumacc.cc:474:replace_alu$717.C[7]
.sym 27780 delay[8]
.sym 27781 $auto$alumacc.cc:474:replace_alu$717.C[8]
.sym 27784 delay[9]
.sym 27785 $auto$alumacc.cc:474:replace_alu$717.C[9]
.sym 27788 delay[10]
.sym 27789 $auto$alumacc.cc:474:replace_alu$717.C[10]
.sym 27792 delay[11]
.sym 27793 $auto$alumacc.cc:474:replace_alu$717.C[11]
.sym 27796 delay[12]
.sym 27797 $auto$alumacc.cc:474:replace_alu$717.C[12]
.sym 27800 delay[13]
.sym 27801 $auto$alumacc.cc:474:replace_alu$717.C[13]
.sym 27804 delay[14]
.sym 27805 $auto$alumacc.cc:474:replace_alu$717.C[14]
.sym 27808 delay[15]
.sym 27809 $auto$alumacc.cc:474:replace_alu$717.C[15]
.sym 27810 state[0]
.sym 27811 $abc$4194$new_n331_
.sym 27812 state[1]
.sym 27814 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 27815 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 27816 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 27817 $abc$4194$add$demo.v:207$129_Y[12]
.sym 27818 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 27819 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 27820 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 27821 $abc$4194$add$demo.v:207$129_Y[14]
.sym 27822 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 27823 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 27824 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 27825 $abc$4194$add$demo.v:207$129_Y[9]
.sym 27842 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 27843 RST$SB_IO_OUT
.sym 27844 $abc$4194$new_n378_
.sym 27850 state[1]
.sym 27851 state[0]
.sym 27852 $abc$4194$new_n331_
.sym 27858 state[1]
.sym 27859 state[0]
.sym 27860 $abc$4194$new_n331_
.sym 28195 $auto$alumacc.cc:474:replace_alu$704.C[1]
.sym 28200 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[1]
.sym 28204 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[2]
.sym 28207 $PACKER_VCC_NET
.sym 28208 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[3]
.sym 28211 $PACKER_VCC_NET
.sym 28212 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[4]
.sym 28215 $PACKER_VCC_NET
.sym 28216 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[5]
.sym 28219 $PACKER_VCC_NET
.sym 28220 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[6]
.sym 28224 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[7]
.sym 28228 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[8]
.sym 28232 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[9]
.sym 28236 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[10]
.sym 28240 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[11]
.sym 28244 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[12]
.sym 28248 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[13]
.sym 28252 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[14]
.sym 28256 $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[15]
.sym 28258 $abc$4194$new_n326_
.sym 28259 $abc$4194$new_n333_
.sym 28260 $abc$4194$new_n334_
.sym 28261 $abc$4194$auto$alumacc.cc:491:replace_alu$706[15]
.sym 28262 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28263 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28264 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28265 $abc$4194$add$demo.v:207$129_Y[1]_new_
.sym 28266 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 28267 $abc$4194$new_n331_
.sym 28268 state[0]
.sym 28269 state[1]
.sym 28270 delay[2]
.sym 28274 delay[1]
.sym 28275 delay[0]
.sym 28276 delay[6]
.sym 28277 delay[5]
.sym 28278 delay[2]
.sym 28279 delay[7]
.sym 28280 delay[8]
.sym 28281 delay[10]
.sym 28282 $abc$4194$new_n327_
.sym 28283 $abc$4194$new_n328_
.sym 28286 delay[12]
.sym 28290 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28291 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28292 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28293 $abc$4194$add$demo.v:207$129_Y[6]
.sym 28294 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28295 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28296 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28297 $abc$4194$add$demo.v:207$129_Y[13]
.sym 28298 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28299 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28300 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28301 $abc$4194$add$demo.v:207$129_Y[2]
.sym 28302 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28303 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28304 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28305 $abc$4194$add$demo.v:207$129_Y[15]
.sym 28306 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28307 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28308 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28309 $abc$4194$add$demo.v:207$129_Y[11]
.sym 28310 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28311 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28312 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28313 $abc$4194$add$demo.v:207$129_Y[8]
.sym 28314 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28315 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28316 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28317 $abc$4194$add$demo.v:207$129_Y[5]
.sym 28318 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28319 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28320 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28321 $abc$4194$add$demo.v:207$129_Y[10]
.sym 28326 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[1]_new_
.sym 28327 $abc$4194$procmux$586.B_AND_S[18]_new_
.sym 28328 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_
.sym 28330 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28331 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 28332 $abc$4194$new_n378_
.sym 28333 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2971[0]_new_inv_
.sym 28334 $abc$4194$procmux$586.B_AND_S[61]_new_
.sym 28335 $abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.sym 28336 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 28338 delay[9]
.sym 28339 delay[12]
.sym 28340 delay[4]
.sym 28341 delay[3]
.sym 28342 $0\scl[0:0]
.sym 28343 state[2]
.sym 28344 $abc$4194$new_n189_
.sym 28345 state[3]
.sym 28346 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 28347 $abc$4194$procmux$586.B_AND_S[54]_new_
.sym 28348 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[1]_new_
.sym 28349 $abc$4194$new_n450_
.sym 28350 state[2]
.sym 28351 state[3]
.sym 28352 state[4]
.sym 28353 state[5]
.sym 28354 state[0]
.sym 28355 state[1]
.sym 28356 state[4]
.sym 28357 state[5]
.sym 28362 DC$SB_IO_OUT
.sym 28363 state[0]
.sym 28364 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 28366 $PACKER_GND_NET
.sym 28374 $PACKER_GND_NET
.sym 28394 $0\scl[0:0]
.sym 28414 SCL$SB_IO_OUT
.sym 28707 delay[5]
.sym 28711 delay[6]
.sym 28715 delay[7]
.sym 28716 $PACKER_VCC_NET
.sym 28719 delay[8]
.sym 28720 $PACKER_VCC_NET
.sym 28723 delay[9]
.sym 28727 delay[10]
.sym 28728 $PACKER_VCC_NET
.sym 28731 delay[11]
.sym 28735 delay[12]
.sym 28736 $PACKER_VCC_NET
.sym 28739 delay[13]
.sym 28743 delay[14]
.sym 28747 delay[15]
.sym 28750 $abc$4194$new_n326_
.sym 28751 $abc$4194$new_n329_
.sym 28752 $abc$4194$new_n330_
.sym 28753 $abc$4194$auto$alumacc.cc:491:replace_alu$697[15]
.sym 28754 delay[15]
.sym 28762 delay[15]
.sym 28763 delay[14]
.sym 28764 delay[13]
.sym 28765 delay[11]
.sym 28766 delay[9]
.sym 28770 delay[13]
.sym 28778 delay[15]
.sym 28779 delay[14]
.sym 28780 delay[13]
.sym 28781 delay[11]
.sym 28786 delay[1]
.sym 28787 delay[0]
.sym 28794 delay[11]
.sym 28798 delay[4]
.sym 28799 delay[12]
.sym 28800 delay[3]
.sym 28801 delay[9]
.sym 28814 $abc$4194$new_n189_
.sym 28815 state[2]
.sym 28816 state[3]
.sym 28818 $abc$4194$new_n189_
.sym 28819 state[2]
.sym 28834 state[2]
.sym 28835 state[3]
.sym 28836 $abc$4194$new_n189_
.sym 28838 DC$SB_IO_OUT
.sym 28839 $0\scl[0:0]
.sym 28840 $abc$4194$new_n191_
.sym 28841 state[1]
.sym 28842 $abc$4194$new_n331_
.sym 28843 state[1]
.sym 28844 state[0]
.sym 28845 $abc$4194$new_n449_
.sym 28846 $abc$4194$new_n445_
.sym 28847 $abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.sym 28848 $abc$4194$new_n331_
.sym 28849 state[1]
.sym 28850 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 28851 $abc$4194$new_n452_
.sym 28854 $abc$4194$new_n221_
.sym 28855 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.sym 28856 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_
.sym 28858 state[0]
.sym 28859 $abc$4194$new_n447_
.sym 28860 $abc$4194$new_n446_
.sym 28861 $abc$4194$new_n445_
.sym 28862 state[2]
.sym 28863 state[4]
.sym 28864 state[5]
.sym 28865 state[3]
.sym 28866 $abc$4194$new_n222_
.sym 28867 state[0]
.sym 28868 state[1]
.sym 28870 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 28871 $abc$4194$procmux$586.B_AND_S[25]_new_
.sym 28872 $0\scl[0:0]
.sym 28873 $abc$4194$new_n354_
.sym 28874 state[1]
.sym 28875 $abc$4194$new_n191_
.sym 28878 state[3]
.sym 28879 state[4]
.sym 28880 state[5]
.sym 28881 state[2]
.sym 28886 state[0]
.sym 28887 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 28888 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 28890 $abc$4194$new_n222_
.sym 28891 $abc$4194$new_n331_
.sym 28892 $abc$4194$procmux$586.B_AND_S[25]_new_
.sym 28893 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.sym 28894 state[0]
.sym 28895 $abc$4194$new_n191_
.sym 28896 state[1]
.sym 29219 params_left[0]
.sym 29223 params_left[1]
.sym 29224 $PACKER_VCC_NET
.sym 29227 params_left[2]
.sym 29228 $PACKER_VCC_NET
.sym 29229 $auto$alumacc.cc:474:replace_alu$732.C[2]
.sym 29231 params_left[3]
.sym 29232 $PACKER_VCC_NET
.sym 29233 $auto$alumacc.cc:474:replace_alu$732.C[3]
.sym 29235 params_left[4]
.sym 29236 $PACKER_VCC_NET
.sym 29237 $auto$alumacc.cc:474:replace_alu$732.C[4]
.sym 29239 params_left[5]
.sym 29240 $PACKER_VCC_NET
.sym 29241 $auto$alumacc.cc:474:replace_alu$732.C[5]
.sym 29243 params_left[6]
.sym 29244 $PACKER_VCC_NET
.sym 29245 $auto$alumacc.cc:474:replace_alu$732.C[6]
.sym 29247 params_left[7]
.sym 29248 $PACKER_VCC_NET
.sym 29249 $auto$alumacc.cc:474:replace_alu$732.C[7]
.sym 29251 params_left[8]
.sym 29252 $PACKER_VCC_NET
.sym 29253 $auto$alumacc.cc:474:replace_alu$732.C[8]
.sym 29255 params_left[9]
.sym 29256 $PACKER_VCC_NET
.sym 29257 $auto$alumacc.cc:474:replace_alu$732.C[9]
.sym 29259 params_left[10]
.sym 29260 $PACKER_VCC_NET
.sym 29261 $auto$alumacc.cc:474:replace_alu$732.C[10]
.sym 29263 params_left[11]
.sym 29264 $PACKER_VCC_NET
.sym 29265 $auto$alumacc.cc:474:replace_alu$732.C[11]
.sym 29267 params_left[12]
.sym 29268 $PACKER_VCC_NET
.sym 29269 $auto$alumacc.cc:474:replace_alu$732.C[12]
.sym 29271 params_left[13]
.sym 29272 $PACKER_VCC_NET
.sym 29273 $auto$alumacc.cc:474:replace_alu$732.C[13]
.sym 29274 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29275 $abc$4194$sub$demo.v:317$148_Y[10]
.sym 29278 params_left[7]
.sym 29279 params_left[8]
.sym 29280 params_left[10]
.sym 29281 params_left[13]
.sym 29282 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29283 $abc$4194$sub$demo.v:317$148_Y[3]
.sym 29286 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29287 $abc$4194$sub$demo.v:317$148_Y[7]
.sym 29290 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29291 $abc$4194$sub$demo.v:317$148_Y[9]
.sym 29292 $abc$4194$procmux$527.B_AND_S[27]_new_
.sym 29294 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29295 $abc$4194$sub$demo.v:317$148_Y[12]
.sym 29296 $abc$4194$procmux$527.B_AND_S[27]_new_
.sym 29298 params_left[3]
.sym 29299 params_left[4]
.sym 29300 $abc$4194$new_n195_
.sym 29301 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 29302 params_left[6]
.sym 29303 params_left[9]
.sym 29304 params_left[11]
.sym 29305 params_left[12]
.sym 29306 $abc$4194$new_n196_
.sym 29307 $abc$4194$new_n197_
.sym 29308 $abc$4194$new_n198_
.sym 29310 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29311 $abc$4194$sub$demo.v:317$148_Y[13]
.sym 29312 $abc$4194$procmux$527.B_AND_S[27]_new_
.sym 29314 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29315 $abc$4194$sub$demo.v:317$148_Y[6]
.sym 29322 $abc$4194$sub$demo.v:306$145_Y[4]
.sym 29323 state[0]
.sym 29324 state[1]
.sym 29325 $abc$4194$new_n191_
.sym 29334 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 29335 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 29338 $abc$4194$new_n191_
.sym 29339 state[0]
.sym 29340 state[1]
.sym 29342 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29343 $abc$4194$sub$demo.v:317$148_Y[11]
.sym 29346 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 29347 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 29350 state[1]
.sym 29351 $abc$4194$new_n222_
.sym 29354 $abc$4194$new_n221_
.sym 29355 state[0]
.sym 29356 $0\dc[0:0]
.sym 29358 $abc$4194$auto$wreduce.cc:455:run$689[1]_new_inv_
.sym 29359 $abc$4194$new_n222_
.sym 29360 state[0]
.sym 29361 $abc$4194$new_n191_
.sym 29362 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 29363 $0\scl[0:0]
.sym 29364 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 29365 $abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_
.sym 29366 $0\dc[0:0]
.sym 29378 state[1]
.sym 29379 state[0]
.sym 29380 $abc$4194$new_n191_
.sym 29393 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 29394 CS$SB_IO_OUT
.sym 29395 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 29396 $0\scl[0:0]
.sym 29397 $abc$4194$auto$opt_reduce.cc:132:opt_mux$680_new_inv_
.sym 29398 $abc$4194$procmux$586.B_AND_S[31]_new_
.sym 29399 $abc$4194$auto$opt_reduce.cc:132:opt_mux$680_new_inv_
.sym 29402 state[0]
.sym 29403 $abc$4194$new_n222_
.sym 29404 state[1]
.sym 29406 $abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_
.sym 29407 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 29408 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2919[0]_new_
.sym 29731 cmd_counter[0]
.sym 29735 cmd_counter[1]
.sym 29736 $PACKER_VCC_NET
.sym 29739 cmd_counter[2]
.sym 29740 $PACKER_VCC_NET
.sym 29741 $auto$alumacc.cc:474:replace_alu$729.C[2]
.sym 29743 cmd_counter[3]
.sym 29744 $PACKER_VCC_NET
.sym 29745 $auto$alumacc.cc:474:replace_alu$729.C[3]
.sym 29747 cmd_counter[4]
.sym 29748 $PACKER_VCC_NET
.sym 29749 $auto$alumacc.cc:474:replace_alu$729.C[4]
.sym 29750 cmd_counter[0]
.sym 29751 cmd_counter[1]
.sym 29762 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29763 $abc$4194$sub$demo.v:317$148_Y[2]
.sym 29764 $abc$4194$procmux$527.B_AND_S[16]_new_inv_
.sym 29766 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 29767 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 29768 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 29769 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 29770 params_left[0]
.sym 29771 params_left[1]
.sym 29772 params_left[2]
.sym 29773 params_left[5]
.sym 29775 params_left[0]
.sym 29777 $PACKER_VCC_NET
.sym 29778 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29779 $abc$4194$sub$demo.v:317$148_Y[5]
.sym 29782 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 29783 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 29784 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 29786 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29787 $abc$4194$sub$demo.v:317$148_Y[8]
.sym 29790 $abc$4194$memory\num_params$rdmux[0][0][0]$a$931[4]_new_
.sym 29791 $abc$4194$new_n203_
.sym 29792 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29793 $abc$4194$sub$demo.v:317$148_Y[4]
.sym 29794 $abc$4194$new_n207_
.sym 29795 $abc$4194$memory\num_params$rdmux[0][0][0]$b$932[2]_new_
.sym 29796 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 29798 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 29799 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 29800 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 29802 params_left[0]
.sym 29803 params_left[1]
.sym 29804 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29806 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 29807 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 29810 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 29811 $abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_
.sym 29812 $abc$4194$new_n203_
.sym 29814 $abc$4194$memory\num_params$rdmux[0][0][0]$a$931[1]_new_
.sym 29815 $abc$4194$new_n203_
.sym 29816 $abc$4194$procmux$527.B_AND_S[1]_new_inv_
.sym 29818 $abc$4194$new_n209_
.sym 29819 $abc$4194$new_n207_
.sym 29820 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 29821 $abc$4194$sub$demo.v:317$148_Y[0]
.sym 29822 $abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.sym 29823 $abc$4194$sub$demo.v:306$145_Y[3]
.sym 29824 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 29825 $abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.sym 29826 data[5]
.sym 29827 data[1]
.sym 29828 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 29829 $0\bit_counter[2:0][1]
.sym 29830 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.sym 29831 $abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_
.sym 29832 $abc$4194$sub$demo.v:306$145_Y[2]
.sym 29833 $abc$4194$sub$demo.v:306$145_Y[4]
.sym 29834 data[7]
.sym 29835 data[3]
.sym 29836 $0\bit_counter[2:0][1]
.sym 29837 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 29842 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 29843 data[5]
.sym 29844 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 29845 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 29846 state[0]
.sym 29847 $abc$4194$new_n221_
.sym 29854 $abc$4194$new_n251_
.sym 29855 $abc$4194$new_n257_
.sym 29856 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 29857 $abc$4194$procmux$558.B_AND_S[13]_new_
.sym 29858 $0\bit_counter[2:0][1]
.sym 29866 $0\bit_counter[2:0][1]
.sym 29867 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 29868 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 29870 $abc$4194$new_n392_
.sym 29871 $abc$4194$new_n391_
.sym 29872 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 29873 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 29874 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 29875 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 29878 $0\bit_counter[2:0][1]
.sym 29879 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 29880 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 29882 bit_counter[1]
.sym 29886 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.sym 29887 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 29891 bit_counter[0]
.sym 29895 bit_counter[1]
.sym 29896 $PACKER_VCC_NET
.sym 29899 bit_counter[2]
.sym 29900 $PACKER_VCC_NET
.sym 29901 $auto$alumacc.cc:474:replace_alu$726.C[2]
.sym 29903 bit_counter[0]
.sym 29905 $PACKER_VCC_NET
.sym 29906 $0\bit_counter[2:0][0]
.sym 29910 $abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.sym 29914 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 29918 $0\bit_counter[2:0][2]
.sym 30246 cmd_counter[0]
.sym 30247 cmd_counter[1]
.sym 30248 cmd_counter[2]
.sym 30249 cmd_counter[4]
.sym 30250 cmd_counter[4]
.sym 30251 cmd_counter[3]
.sym 30258 $abc$4194$new_n226_
.sym 30259 $abc$4194$new_n227_
.sym 30262 cmd_counter[1]
.sym 30263 cmd_counter[4]
.sym 30264 cmd_counter[2]
.sym 30265 cmd_counter[3]
.sym 30266 cmd_counter[1]
.sym 30267 $abc$4194$new_n272_
.sym 30268 cmd_counter[2]
.sym 30269 $abc$4194$new_n226_
.sym 30270 cmd_counter[1]
.sym 30275 cmd_counter[0]
.sym 30280 cmd_counter[1]
.sym 30284 cmd_counter[2]
.sym 30285 $auto$alumacc.cc:474:replace_alu$720.C[2]
.sym 30288 cmd_counter[3]
.sym 30289 $auto$alumacc.cc:474:replace_alu$720.C[3]
.sym 30292 cmd_counter[4]
.sym 30293 $auto$alumacc.cc:474:replace_alu$720.C[4]
.sym 30295 $PACKER_VCC_NET
.sym 30296 cmd_counter[0]
.sym 30298 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.sym 30299 cmd_counter[0]
.sym 30303 cmd_counter[0]
.sym 30305 $PACKER_VCC_NET
.sym 30306 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 30307 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 30310 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 30311 data[3]
.sym 30312 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.sym 30313 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 30314 data[4]
.sym 30315 data[0]
.sym 30316 $0\bit_counter[2:0][1]
.sym 30317 $abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.sym 30318 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 30319 data[2]
.sym 30320 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 30321 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 30322 param_counter[0]
.sym 30323 param_counter[4]
.sym 30324 param_counter[6]
.sym 30325 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 30326 $abc$4194$procmux$561_Y[6]_new_inv_
.sym 30327 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 30328 $abc$4194$new_n438_
.sym 30329 $abc$4194$new_n439_
.sym 30330 data[6]
.sym 30331 data[2]
.sym 30332 $0\bit_counter[2:0][1]
.sym 30333 $abc$4194$new_n454_
.sym 30334 $abc$4194$memrd$\params$demo.v:310$146_DATA[2]_new_inv_
.sym 30335 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 30336 $abc$4194$procmux$558.B_AND_S[10]_new_
.sym 30338 param_counter[2]
.sym 30339 param_counter[1]
.sym 30340 $abc$4194$new_n437_
.sym 30341 param_counter[3]
.sym 30342 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 30343 data[7]
.sym 30344 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 30345 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 30346 $abc$4194$memrd$\params$demo.v:310$146_DATA[7]_new_inv_
.sym 30347 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 30348 $abc$4194$procmux$558.B_AND_S[15]_new_
.sym 30350 param_counter[0]
.sym 30351 param_counter[3]
.sym 30352 param_counter[1]
.sym 30353 param_counter[6]
.sym 30354 $abc$4194$new_n254_
.sym 30355 $abc$4194$new_n252_
.sym 30356 $abc$4194$new_n234_
.sym 30357 $abc$4194$new_n255_
.sym 30358 param_counter[0]
.sym 30359 param_counter[2]
.sym 30360 $abc$4194$new_n233_
.sym 30362 $abc$4194$new_n232_
.sym 30363 $abc$4194$new_n234_
.sym 30364 $abc$4194$new_n229_
.sym 30365 $abc$4194$new_n237_
.sym 30366 param_counter[2]
.sym 30367 param_counter[0]
.sym 30368 param_counter[1]
.sym 30369 $abc$4194$new_n233_
.sym 30370 param_counter[0]
.sym 30371 param_counter[1]
.sym 30374 $abc$4194$memory\params$rdmux[0][0][0]$b$1177[6]_new_
.sym 30375 param_counter[6]
.sym 30378 param_counter[2]
.sym 30379 $abc$4194$new_n230_
.sym 30380 param_counter[5]
.sym 30381 param_counter[6]
.sym 30382 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 30383 $abc$4194$techmap$shiftx$demo.v:258$138.$4\buffer[7:0][0]_new_
.sym 30384 $abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.sym 30385 $abc$4194$new_n390_
.sym 30386 $abc$4194$memory\params$rdmux[0][0][0]$b$1177[6]_new_
.sym 30387 $abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_
.sym 30388 param_counter[6]
.sym 30390 param_counter[2]
.sym 30391 param_counter[4]
.sym 30392 param_counter[5]
.sym 30393 param_counter[0]
.sym 30394 $abc$4194$new_n400_
.sym 30395 $abc$4194$new_n243_
.sym 30396 $abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.sym 30398 param_counter[5]
.sym 30399 param_counter[6]
.sym 30406 param_counter[0]
.sym 30407 param_counter[4]
.sym 30408 param_counter[2]
.sym 30409 param_counter[3]
.sym 30410 param_counter[1]
.sym 30411 param_counter[3]
.sym 30417 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.sym 30418 $abc$4194$new_n256_
.sym 30419 param_counter[1]
.sym 30420 param_counter[5]
.sym 30421 param_counter[6]
.sym 30754 cmd_counter[0]
.sym 30755 cmd_counter[2]
.sym 30756 cmd_counter[1]
.sym 30757 cmd_counter[4]
.sym 30758 cmd_counter[4]
.sym 30759 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[1]_new_inv_
.sym 30760 $abc$4194$new_n307_
.sym 30762 cmd_counter[2]
.sym 30763 cmd_counter[1]
.sym 30764 $abc$4194$new_n272_
.sym 30765 cmd_counter[0]
.sym 30774 cmd_counter[0]
.sym 30775 cmd_counter[1]
.sym 30776 cmd_counter[2]
.sym 30777 cmd_counter[3]
.sym 30782 cmd_counter[0]
.sym 30783 cmd_counter[3]
.sym 30784 cmd_counter[2]
.sym 30785 cmd_counter[1]
.sym 30786 cmd_counter[1]
.sym 30787 cmd_counter[0]
.sym 30788 cmd_counter[2]
.sym 30789 cmd_counter[3]
.sym 30790 $abc$4194$memrd$\params$demo.v:310$146_DATA[0]_new_inv_
.sym 30791 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 30792 $abc$4194$procmux$561_Y[0]_new_inv_
.sym 30793 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 30794 $abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_
.sym 30795 cmd_counter[4]
.sym 30796 cmd_counter[3]
.sym 30797 cmd_counter[2]
.sym 30798 data[0]
.sym 30799 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 30800 $abc$4194$new_n312_
.sym 30801 $abc$4194$new_n311_
.sym 30802 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 30803 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.sym 30806 cmd_counter[3]
.sym 30807 cmd_counter[2]
.sym 30808 $abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.sym 30814 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[7]_new_inv_
.sym 30815 cmd_counter[4]
.sym 30818 $abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_
.sym 30819 $abc$4194$new_n268_
.sym 30822 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 30823 data[4]
.sym 30824 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 30825 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 30826 $abc$4194$new_n262_
.sym 30827 $abc$4194$new_n267_
.sym 30828 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 30829 $abc$4194$procmux$558.B_AND_S[12]_new_
.sym 30830 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 30831 param_counter[3]
.sym 30832 param_counter[6]
.sym 30834 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 30835 data[1]
.sym 30836 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.sym 30837 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.sym 30838 $abc$4194$new_n267_
.sym 30839 $abc$4194$new_n299_
.sym 30840 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 30841 $abc$4194$procmux$558.B_AND_S[9]_new_
.sym 30842 data[6]
.sym 30843 $abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.sym 30844 $abc$4194$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.sym 30846 $abc$4194$new_n268_
.sym 30847 $abc$4194$new_n443_
.sym 30848 $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.sym 30849 $abc$4194$procmux$558.B_AND_S[11]_new_
.sym 30850 param_counter[3]
.sym 30851 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[4]_new_inv_
.sym 30852 $abc$4194$new_n281_
.sym 30853 $abc$4194$new_n292_
.sym 30854 param_counter[4]
.sym 30855 param_counter[3]
.sym 30858 $abc$4194$memory\params$rdmux[0][3][2]$b$1204[2]_new_inv_
.sym 30859 $abc$4194$new_n236_
.sym 30860 param_counter[5]
.sym 30862 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 30863 $abc$4194$new_n236_
.sym 30864 param_counter[2]
.sym 30865 param_counter[5]
.sym 30866 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[4]_new_inv_
.sym 30867 param_counter[4]
.sym 30870 param_counter[2]
.sym 30871 param_counter[3]
.sym 30872 param_counter[1]
.sym 30873 param_counter[0]
.sym 30874 param_counter[6]
.sym 30875 $abc$4194$new_n290_
.sym 30876 $abc$4194$new_n294_
.sym 30877 $abc$4194$new_n289_
.sym 30878 param_counter[1]
.sym 30882 $abc$4194$memory\params$rdmux[0][3][0]$b$1198[2]_new_inv_
.sym 30883 param_counter[3]
.sym 30884 param_counter[4]
.sym 30885 param_counter[5]
.sym 30887 $PACKER_VCC_NET
.sym 30888 param_counter[0]
.sym 30890 param_counter[0]
.sym 30891 param_counter[1]
.sym 30892 $abc$4194$new_n231_
.sym 30894 $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.sym 30895 param_counter[0]
.sym 30898 param_counter[3]
.sym 30899 param_counter[4]
.sym 30902 $abc$4194$new_n243_
.sym 30903 param_counter[0]
.sym 30906 param_counter[1]
.sym 30907 param_counter[2]
.sym 30908 param_counter[0]
.sym 30910 param_counter[1]
.sym 30911 param_counter[0]
.sym 30912 param_counter[2]
.sym 30915 param_counter[0]
.sym 30920 param_counter[1]
.sym 30924 param_counter[2]
.sym 30925 $auto$alumacc.cc:474:replace_alu$723.C[2]
.sym 30928 param_counter[3]
.sym 30929 $auto$alumacc.cc:474:replace_alu$723.C[3]
.sym 30932 param_counter[4]
.sym 30933 $auto$alumacc.cc:474:replace_alu$723.C[4]
.sym 30936 param_counter[5]
.sym 30937 $auto$alumacc.cc:474:replace_alu$723.C[5]
.sym 30940 param_counter[6]
.sym 30941 $auto$alumacc.cc:474:replace_alu$723.C[6]
.sym 31270 $abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_
.sym 31271 cmd_counter[1]
.sym 31272 $abc$4194$memory\cmd$rdmux[0][0][0]$a$790[2]_new_
.sym 31273 cmd_counter[4]
.sym 31298 param_counter[6]
.sym 31299 $abc$4194$new_n317_
.sym 31300 $abc$4194$new_n314_
.sym 31301 $abc$4194$new_n321_
.sym 31302 cmd_counter[3]
.sym 31303 $abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_
.sym 31304 cmd_counter[4]
.sym 31305 $abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_
.sym 31306 param_counter[2]
.sym 31307 param_counter[3]
.sym 31308 param_counter[0]
.sym 31309 param_counter[1]
.sym 31310 param_counter[0]
.sym 31311 param_counter[1]
.sym 31312 param_counter[3]
.sym 31313 param_counter[6]
.sym 31314 param_counter[4]
.sym 31315 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[0]_new_inv_
.sym 31316 $abc$4194$new_n315_
.sym 31317 param_counter[5]
.sym 31318 cmd_counter[0]
.sym 31319 cmd_counter[1]
.sym 31322 param_counter[0]
.sym 31323 param_counter[2]
.sym 31324 param_counter[1]
.sym 31325 param_counter[3]
.sym 31326 cmd_counter[0]
.sym 31327 cmd_counter[2]
.sym 31330 param_counter[2]
.sym 31331 param_counter[1]
.sym 31332 param_counter[0]
.sym 31333 $abc$4194$new_n231_
.sym 31334 param_counter[2]
.sym 31335 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 31336 param_counter[3]
.sym 31337 $abc$4194$new_n281_
.sym 31338 $abc$4194$new_n320_
.sym 31339 $abc$4194$new_n318_
.sym 31340 $abc$4194$new_n295_
.sym 31342 $abc$4194$new_n281_
.sym 31343 $abc$4194$new_n280_
.sym 31344 param_counter[3]
.sym 31345 param_counter[5]
.sym 31346 param_counter[2]
.sym 31347 param_counter[0]
.sym 31348 param_counter[1]
.sym 31349 param_counter[4]
.sym 31350 param_counter[2]
.sym 31351 param_counter[1]
.sym 31352 param_counter[0]
.sym 31353 param_counter[4]
.sym 31354 $abc$4194$new_n282_
.sym 31355 $abc$4194$new_n279_
.sym 31356 param_counter[6]
.sym 31357 $abc$4194$new_n442_
.sym 31358 $abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_
.sym 31359 param_counter[3]
.sym 31360 $abc$4194$new_n280_
.sym 31362 $abc$4194$new_n266_
.sym 31363 param_counter[5]
.sym 31364 $abc$4194$new_n252_
.sym 31365 $abc$4194$new_n263_
.sym 31366 $abc$4194$new_n265_
.sym 31367 $abc$4194$new_n264_
.sym 31368 param_counter[6]
.sym 31370 param_counter[1]
.sym 31371 param_counter[0]
.sym 31372 param_counter[2]
.sym 31374 $abc$4194$memory\params$rdmux[0][1][0]$b$1180[1]_new_inv_
.sym 31375 param_counter[5]
.sym 31376 $abc$4194$new_n300_
.sym 31377 param_counter[6]
.sym 31378 $abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_
.sym 31379 $abc$4194$new_n233_
.sym 31380 $abc$4194$new_n264_
.sym 31381 $abc$4194$new_n292_
.sym 31382 param_counter[1]
.sym 31383 param_counter[0]
.sym 31386 param_counter[0]
.sym 31387 param_counter[2]
.sym 31388 param_counter[1]
.sym 31389 $abc$4194$new_n231_
.sym 31390 $abc$4194$memory\params$rdmux[0][2][1]$b$1189[2]_new_
.sym 31391 $abc$4194$new_n295_
.sym 31394 param_counter[2]
.sym 31395 param_counter[0]
.sym 31396 param_counter[1]
.sym 31397 param_counter[3]
.sym 31398 param_counter[2]
.sym 31399 $abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.sym 31400 $abc$4194$new_n233_
.sym 31401 $abc$4194$new_n304_
.sym 31402 param_counter[2]
.sym 31403 param_counter[0]
.sym 31404 param_counter[3]
.sym 31405 param_counter[1]
.sym 31406 param_counter[3]
.sym 31407 param_counter[1]
.sym 31408 param_counter[0]
.sym 31409 param_counter[5]
.sym 31410 param_counter[4]
.sym 31411 param_counter[3]
.sym 31414 param_counter[2]
.sym 31415 param_counter[4]
.sym 31416 param_counter[3]
.sym 31417 param_counter[0]
.sym 31418 param_counter[4]
.sym 31419 $abc$4194$new_n276_
.sym 31420 $abc$4194$new_n266_
.sym 31421 $abc$4194$new_n303_
.sym 31422 param_counter[0]
.sym 31423 param_counter[1]
.sym 31424 $abc$4194$new_n231_
.sym 31425 param_counter[2]
.sym 31438 param_counter[0]
.sym 31439 param_counter[3]
.sym 31440 param_counter[2]
.sym 31441 $abc$4194$new_n276_
.sym 31446 $abc$4194$memory\params$rdmux[0][2][0]$a$1185[3]_new_inv_
.sym 31447 $abc$4194$memory\params$rdmux[0][2][0]$b$1186[3]_new_
.sym 31448 param_counter[5]
.sym 31449 param_counter[4]
.sym 31454 param_counter[2]
.sym 31455 param_counter[1]
.sym 31456 param_counter[3]
.sym 31457 param_counter[0]
