Riviera-PRO 2022.04.117.8517(Linux64) 2023-12-26 11:02:26

Elaboration top modules:
Verilog Module                tb


--------------------------------------------------------------------------------------------
Verilog Module               | Library | Info | Compiler Version      | Compilation Options
--------------------------------------------------------------------------------------------
tb                           | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
penc                         | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
SystemVerilog Class          | Library | Info | Compiler Version      | Compilation Options
--------------------------------------------------------------------------------------------
\tb cvr_penc \               | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
\tb.cvr_penc coverpoint::y \ | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
\tb.cvr_penc coverpoint::a \ | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                      | Comment
--------------------------------------------------------------------------------------------
work                         | None
--------------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
