vendor_name = ModelSim
source_file = 1, C:/DesComp/Projeto-1/bancoRegistradoresArqRegMem.vhd
source_file = 1, C:/DesComp/Projeto-1/ULASomaSub.vhd
source_file = 1, C:/DesComp/Projeto-1/somaConstante.vhd
source_file = 1, C:/DesComp/Projeto-1/registradorGenerico.vhd
source_file = 1, C:/DesComp/Projeto-1/processador.vhd
source_file = 1, C:/DesComp/Projeto-1/muxGenerico4x1.vhd
source_file = 1, C:/DesComp/Projeto-1/muxGenerico2x1.vhd
source_file = 1, C:/DesComp/Projeto-1/memoriaROM.vhd
source_file = 1, C:/DesComp/Projeto-1/memoriaRAM.vhd
source_file = 1, C:/DesComp/Projeto-1/logica_LED.vhd
source_file = 1, C:/DesComp/Projeto-1/logica_desvio.vhd
source_file = 1, C:/DesComp/Projeto-1/logica_7Seg.vhd
source_file = 1, C:/DesComp/Projeto-1/flipflopGenerico.vhd
source_file = 1, C:/DesComp/Projeto-1/edgeDetector.vhd
source_file = 1, C:/DesComp/Projeto-1/decoderInstru.vhd
source_file = 1, C:/DesComp/Projeto-1/decoder3x8.vhd
source_file = 1, C:/DesComp/Projeto-1/conversorHex7Seg.vhd
source_file = 1, C:/DesComp/Projeto-1/buffer_3_state_8portas.vhd
source_file = 1, C:/DesComp/Projeto-1/relogio.vhd
source_file = 1, C:/DesComp/Projeto-1/divisorGenerico.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/DesComp/Projeto-1/db/relogio.cbx.xml
design_name = relogio
instance = comp, \MEM_OUTT[0]~output\, MEM_OUTT[0]~output, relogio, 1
instance = comp, \MEM_OUTT[1]~output\, MEM_OUTT[1]~output, relogio, 1
instance = comp, \MEM_OUTT[2]~output\, MEM_OUTT[2]~output, relogio, 1
instance = comp, \MEM_OUTT[3]~output\, MEM_OUTT[3]~output, relogio, 1
instance = comp, \MEM_OUTT[4]~output\, MEM_OUTT[4]~output, relogio, 1
instance = comp, \MEM_OUTT[5]~output\, MEM_OUTT[5]~output, relogio, 1
instance = comp, \MEM_OUTT[6]~output\, MEM_OUTT[6]~output, relogio, 1
instance = comp, \MEM_OUTT[7]~output\, MEM_OUTT[7]~output, relogio, 1
instance = comp, \PC_OUT[0]~output\, PC_OUT[0]~output, relogio, 1
instance = comp, \PC_OUT[1]~output\, PC_OUT[1]~output, relogio, 1
instance = comp, \PC_OUT[2]~output\, PC_OUT[2]~output, relogio, 1
instance = comp, \PC_OUT[3]~output\, PC_OUT[3]~output, relogio, 1
instance = comp, \PC_OUT[4]~output\, PC_OUT[4]~output, relogio, 1
instance = comp, \PC_OUT[5]~output\, PC_OUT[5]~output, relogio, 1
instance = comp, \PC_OUT[6]~output\, PC_OUT[6]~output, relogio, 1
instance = comp, \PC_OUT[7]~output\, PC_OUT[7]~output, relogio, 1
instance = comp, \PC_OUT[8]~output\, PC_OUT[8]~output, relogio, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, relogio, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, relogio, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, relogio, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, relogio, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, relogio, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, relogio, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, relogio, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, relogio, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, relogio, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, relogio, 1
instance = comp, \REGA_OUT[0]~output\, REGA_OUT[0]~output, relogio, 1
instance = comp, \REGA_OUT[1]~output\, REGA_OUT[1]~output, relogio, 1
instance = comp, \REGA_OUT[2]~output\, REGA_OUT[2]~output, relogio, 1
instance = comp, \REGA_OUT[3]~output\, REGA_OUT[3]~output, relogio, 1
instance = comp, \REGA_OUT[4]~output\, REGA_OUT[4]~output, relogio, 1
instance = comp, \REGA_OUT[5]~output\, REGA_OUT[5]~output, relogio, 1
instance = comp, \REGA_OUT[6]~output\, REGA_OUT[6]~output, relogio, 1
instance = comp, \REGA_OUT[7]~output\, REGA_OUT[7]~output, relogio, 1
instance = comp, \HabilitaRAM~output\, HabilitaRAM~output, relogio, 1
instance = comp, \MEM_ADDRESS[0]~output\, MEM_ADDRESS[0]~output, relogio, 1
instance = comp, \MEM_ADDRESS[1]~output\, MEM_ADDRESS[1]~output, relogio, 1
instance = comp, \MEM_ADDRESS[2]~output\, MEM_ADDRESS[2]~output, relogio, 1
instance = comp, \MEM_ADDRESS[3]~output\, MEM_ADDRESS[3]~output, relogio, 1
instance = comp, \MEM_ADDRESS[4]~output\, MEM_ADDRESS[4]~output, relogio, 1
instance = comp, \MEM_ADDRESS[5]~output\, MEM_ADDRESS[5]~output, relogio, 1
instance = comp, \MEM_ADDRESS[6]~output\, MEM_ADDRESS[6]~output, relogio, 1
instance = comp, \MEM_ADDRESS[7]~output\, MEM_ADDRESS[7]~output, relogio, 1
instance = comp, \MEM_ADDRESS[8]~output\, MEM_ADDRESS[8]~output, relogio, 1
instance = comp, \enderecoR[0]~output\, enderecoR[0]~output, relogio, 1
instance = comp, \enderecoR[1]~output\, enderecoR[1]~output, relogio, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, relogio, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, relogio, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, relogio, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, relogio, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, relogio, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, relogio, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, relogio, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, relogio, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, relogio, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, relogio, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, relogio, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, relogio, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, relogio, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, relogio, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, relogio, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, relogio, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, relogio, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, relogio, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, relogio, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, relogio, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, relogio, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, relogio, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, relogio, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, relogio, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, relogio, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, relogio, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, relogio, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, relogio, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, relogio, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, relogio, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, relogio, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, relogio, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, relogio, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, relogio, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, relogio, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, relogio, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, relogio, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, relogio, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, relogio, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, relogio, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, relogio, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, relogio, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, relogio, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, relogio, 1
instance = comp, \processador|PC|DOUT[4]\, processador|PC|DOUT[4], relogio, 1
instance = comp, \processador|PC|DOUT[5]~DUPLICATE\, processador|PC|DOUT[5]~DUPLICATE, relogio, 1
instance = comp, \processador|incrementaPC|Add0~17\, processador|incrementaPC|Add0~17, relogio, 1
instance = comp, \processador|incrementaPC|Add0~21\, processador|incrementaPC|Add0~21, relogio, 1
instance = comp, \processador|incrementaPC|Add0~1\, processador|incrementaPC|Add0~1, relogio, 1
instance = comp, \processador|REG_RET|DOUT[0]\, processador|REG_RET|DOUT[0], relogio, 1
instance = comp, \processador|PC|DOUT[7]~DUPLICATE\, processador|PC|DOUT[7]~DUPLICATE, relogio, 1
instance = comp, \processador|PC|DOUT[2]~DUPLICATE\, processador|PC|DOUT[2]~DUPLICATE, relogio, 1
instance = comp, \processador|incrementaPC|Add0~5\, processador|incrementaPC|Add0~5, relogio, 1
instance = comp, \processador|incrementaPC|Add0~9\, processador|incrementaPC|Add0~9, relogio, 1
instance = comp, \processador|REG_RET|DOUT[2]\, processador|REG_RET|DOUT[2], relogio, 1
instance = comp, \processador|incrementaPC|Add0~25\, processador|incrementaPC|Add0~25, relogio, 1
instance = comp, \processador|REG_RET|DOUT[6]\, processador|REG_RET|DOUT[6], relogio, 1
instance = comp, \processador|PC|DOUT[0]~DUPLICATE\, processador|PC|DOUT[0]~DUPLICATE, relogio, 1
instance = comp, \processador|PC|DOUT[3]\, processador|PC|DOUT[3], relogio, 1
instance = comp, \ROM1|memROM~15\, ROM1|memROM~15, relogio, 1
instance = comp, \ROM1|memROM~17\, ROM1|memROM~17, relogio, 1
instance = comp, \ROM1|memROM~16\, ROM1|memROM~16, relogio, 1
instance = comp, \ROM1|memROM~18\, ROM1|memROM~18, relogio, 1
instance = comp, \ROM1|memROM~19\, ROM1|memROM~19, relogio, 1
instance = comp, \ROM1|memROM~62\, ROM1|memROM~62, relogio, 1
instance = comp, \processador|MUX2|MUX_OUT[6]~6\, processador|MUX2|MUX_OUT[6]~6, relogio, 1
instance = comp, \processador|PC|DOUT[6]\, processador|PC|DOUT[6], relogio, 1
instance = comp, \processador|PC|DOUT[1]\, processador|PC|DOUT[1], relogio, 1
instance = comp, \ROM1|memROM~37\, ROM1|memROM~37, relogio, 1
instance = comp, \ROM1|memROM~39\, ROM1|memROM~39, relogio, 1
instance = comp, \ROM1|memROM~38\, ROM1|memROM~38, relogio, 1
instance = comp, \ROM1|memROM~40\, ROM1|memROM~40, relogio, 1
instance = comp, \ROM1|memROM~41\, ROM1|memROM~41, relogio, 1
instance = comp, \ROM1|memROM~42\, ROM1|memROM~42, relogio, 1
instance = comp, \processador|MUX2|MUX_OUT[2]~2\, processador|MUX2|MUX_OUT[2]~2, relogio, 1
instance = comp, \processador|PC|DOUT[2]\, processador|PC|DOUT[2], relogio, 1
instance = comp, \processador|PC|DOUT[6]~DUPLICATE\, processador|PC|DOUT[6]~DUPLICATE, relogio, 1
instance = comp, \ROM1|memROM~28\, ROM1|memROM~28, relogio, 1
instance = comp, \ROM1|memROM~26\, ROM1|memROM~26, relogio, 1
instance = comp, \ROM1|memROM~25\, ROM1|memROM~25, relogio, 1
instance = comp, \ROM1|memROM~27\, ROM1|memROM~27, relogio, 1
instance = comp, \ROM1|memROM~29\, ROM1|memROM~29, relogio, 1
instance = comp, \ROM1|memROM~30\, ROM1|memROM~30, relogio, 1
instance = comp, \processador|MUX2|MUX_OUT[0]~0\, processador|MUX2|MUX_OUT[0]~0, relogio, 1
instance = comp, \processador|PC|DOUT[0]\, processador|PC|DOUT[0], relogio, 1
instance = comp, \ROM1|memROM~33\, ROM1|memROM~33, relogio, 1
instance = comp, \ROM1|memROM~34\, ROM1|memROM~34, relogio, 1
instance = comp, \ROM1|memROM~31\, ROM1|memROM~31, relogio, 1
instance = comp, \ROM1|memROM~32\, ROM1|memROM~32, relogio, 1
instance = comp, \ROM1|memROM~35\, ROM1|memROM~35, relogio, 1
instance = comp, \ROM1|memROM~36\, ROM1|memROM~36, relogio, 1
instance = comp, \processador|REG_RET|DOUT[1]\, processador|REG_RET|DOUT[1], relogio, 1
instance = comp, \processador|MUX2|MUX_OUT[1]~1\, processador|MUX2|MUX_OUT[1]~1, relogio, 1
instance = comp, \processador|PC|DOUT[1]~DUPLICATE\, processador|PC|DOUT[1]~DUPLICATE, relogio, 1
instance = comp, \ROM1|memROM~80\, ROM1|memROM~80, relogio, 1
instance = comp, \ROM1|memROM~82\, ROM1|memROM~82, relogio, 1
instance = comp, \ROM1|memROM~81\, ROM1|memROM~81, relogio, 1
instance = comp, \ROM1|memROM~83\, ROM1|memROM~83, relogio, 1
instance = comp, \ROM1|memROM~84\, ROM1|memROM~84, relogio, 1
instance = comp, \ROM1|memROM~76\, ROM1|memROM~76, relogio, 1
instance = comp, \ROM1|memROM~75\, ROM1|memROM~75, relogio, 1
instance = comp, \ROM1|memROM~78\, ROM1|memROM~78, relogio, 1
instance = comp, \ROM1|memROM~77\, ROM1|memROM~77, relogio, 1
instance = comp, \ROM1|memROM~79\, ROM1|memROM~79, relogio, 1
instance = comp, \processador|LOG_DESVIO|SelMuxPC~0\, processador|LOG_DESVIO|SelMuxPC~0, relogio, 1
instance = comp, \processador|REG_RET|DOUT[5]\, processador|REG_RET|DOUT[5], relogio, 1
instance = comp, \ROM1|memROM~59\, ROM1|memROM~59, relogio, 1
instance = comp, \ROM1|memROM~58\, ROM1|memROM~58, relogio, 1
instance = comp, \ROM1|memROM~60\, ROM1|memROM~60, relogio, 1
instance = comp, \ROM1|memROM~56\, ROM1|memROM~56, relogio, 1
instance = comp, \ROM1|memROM~55\, ROM1|memROM~55, relogio, 1
instance = comp, \ROM1|memROM~57\, ROM1|memROM~57, relogio, 1
instance = comp, \ROM1|memROM~61\, ROM1|memROM~61, relogio, 1
instance = comp, \processador|MUX2|MUX_OUT[5]~5\, processador|MUX2|MUX_OUT[5]~5, relogio, 1
instance = comp, \processador|PC|DOUT[5]\, processador|PC|DOUT[5], relogio, 1
instance = comp, \ROM1|memROM~71\, ROM1|memROM~71, relogio, 1
instance = comp, \ROM1|memROM~72\, ROM1|memROM~72, relogio, 1
instance = comp, \ROM1|memROM~70\, ROM1|memROM~70, relogio, 1
instance = comp, \ROM1|memROM~73\, ROM1|memROM~73, relogio, 1
instance = comp, \ROM1|memROM~74\, ROM1|memROM~74, relogio, 1
instance = comp, \processador|MUX2|Equal2~0\, processador|MUX2|Equal2~0, relogio, 1
instance = comp, \ROM1|memROM~43\, ROM1|memROM~43, relogio, 1
instance = comp, \ROM1|memROM~46\, ROM1|memROM~46, relogio, 1
instance = comp, \ROM1|memROM~45\, ROM1|memROM~45, relogio, 1
instance = comp, \ROM1|memROM~44\, ROM1|memROM~44, relogio, 1
instance = comp, \ROM1|memROM~47\, ROM1|memROM~47, relogio, 1
instance = comp, \ROM1|memROM~48\, ROM1|memROM~48, relogio, 1
instance = comp, \processador|incrementaPC|Add0~13\, processador|incrementaPC|Add0~13, relogio, 1
instance = comp, \processador|REG_RET|DOUT[3]\, processador|REG_RET|DOUT[3], relogio, 1
instance = comp, \processador|MUX2|MUX_OUT[3]~3\, processador|MUX2|MUX_OUT[3]~3, relogio, 1
instance = comp, \processador|PC|DOUT[3]~DUPLICATE\, processador|PC|DOUT[3]~DUPLICATE, relogio, 1
instance = comp, \processador|REG_RET|DOUT[4]\, processador|REG_RET|DOUT[4], relogio, 1
instance = comp, \ROM1|memROM~52\, ROM1|memROM~52, relogio, 1
instance = comp, \ROM1|memROM~49\, ROM1|memROM~49, relogio, 1
instance = comp, \ROM1|memROM~50\, ROM1|memROM~50, relogio, 1
instance = comp, \ROM1|memROM~51\, ROM1|memROM~51, relogio, 1
instance = comp, \ROM1|memROM~53\, ROM1|memROM~53, relogio, 1
instance = comp, \ROM1|memROM~54\, ROM1|memROM~54, relogio, 1
instance = comp, \processador|MUX2|MUX_OUT[4]~4\, processador|MUX2|MUX_OUT[4]~4, relogio, 1
instance = comp, \processador|PC|DOUT[4]~DUPLICATE\, processador|PC|DOUT[4]~DUPLICATE, relogio, 1
instance = comp, \ROM1|memROM~65\, ROM1|memROM~65, relogio, 1
instance = comp, \ROM1|memROM~67\, ROM1|memROM~67, relogio, 1
instance = comp, \ROM1|memROM~68\, ROM1|memROM~68, relogio, 1
instance = comp, \ROM1|memROM~66\, ROM1|memROM~66, relogio, 1
instance = comp, \ROM1|memROM~69\, ROM1|memROM~69, relogio, 1
instance = comp, \processador|PC|DOUT[8]\, processador|PC|DOUT[8], relogio, 1
instance = comp, \ROM1|memROM~87\, ROM1|memROM~87, relogio, 1
instance = comp, \ROM1|memROM~85\, ROM1|memROM~85, relogio, 1
instance = comp, \ROM1|memROM~86\, ROM1|memROM~86, relogio, 1
instance = comp, \ROM1|memROM~88\, ROM1|memROM~88, relogio, 1
instance = comp, \processador|FLAG|DOUT~1\, processador|FLAG|DOUT~1, relogio, 1
instance = comp, \processador|decoderInstru1|saida~1\, processador|decoderInstru1|saida~1, relogio, 1
instance = comp, \SW[5]~input\, SW[5]~input, relogio, 1
instance = comp, \processador|decoderInstru1|saida~4\, processador|decoderInstru1|saida~4, relogio, 1
instance = comp, \comb~1\, comb~1, relogio, 1
instance = comp, \ROM1|memROM~10\, ROM1|memROM~10, relogio, 1
instance = comp, \ROM1|memROM~12\, ROM1|memROM~12, relogio, 1
instance = comp, \ROM1|memROM~13\, ROM1|memROM~13, relogio, 1
instance = comp, \ROM1|memROM~11\, ROM1|memROM~11, relogio, 1
instance = comp, \ROM1|memROM~14\, ROM1|memROM~14, relogio, 1
instance = comp, \ROM1|memROM~20\, ROM1|memROM~20, relogio, 1
instance = comp, \ROM1|memROM~23\, ROM1|memROM~23, relogio, 1
instance = comp, \ROM1|memROM~22\, ROM1|memROM~22, relogio, 1
instance = comp, \ROM1|memROM~21\, ROM1|memROM~21, relogio, 1
instance = comp, \ROM1|memROM~24\, ROM1|memROM~24, relogio, 1
instance = comp, \SW_0_7|saida[0]~8\, SW_0_7|saida[0]~8, relogio, 1
instance = comp, \comb~2\, comb~2, relogio, 1
instance = comp, \processador|decoderInstru1|saida[4]~2\, processador|decoderInstru1|saida[4]~2, relogio, 1
instance = comp, \processador|MUX1|saida_MUX[5]~5\, processador|MUX1|saida_MUX[5]~5, relogio, 1
instance = comp, \processador|decoderInstru1|saida~0\, processador|decoderInstru1|saida~0, relogio, 1
instance = comp, \ROM1|memROM~89\, ROM1|memROM~89, relogio, 1
instance = comp, \SW[4]~input\, SW[4]~input, relogio, 1
instance = comp, \processador|MUX1|saida_MUX[4]~4\, processador|MUX1|saida_MUX[4]~4, relogio, 1
instance = comp, \SW[3]~input\, SW[3]~input, relogio, 1
instance = comp, \processador|MUX1|saida_MUX[3]~3\, processador|MUX1|saida_MUX[3]~3, relogio, 1
instance = comp, \SW[2]~input\, SW[2]~input, relogio, 1
instance = comp, \SW[1]~input\, SW[1]~input, relogio, 1
instance = comp, \processador|MUX1|saida_MUX[1]~1\, processador|MUX1|saida_MUX[1]~1, relogio, 1
instance = comp, \SW[9]~input\, SW[9]~input, relogio, 1
instance = comp, \comb~0\, comb~0, relogio, 1
instance = comp, \SW_9|saida[0]~0\, SW_9|saida[0]~0, relogio, 1
instance = comp, \SW_0_7|saida[0]~9\, SW_0_7|saida[0]~9, relogio, 1
instance = comp, \SW_0_7|saida[0]~10\, SW_0_7|saida[0]~10, relogio, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, relogio, 1
instance = comp, \gravar:detectorSub2|saidaQ~0\, \gravar:detectorSub2|saidaQ~0, relogio, 1
instance = comp, \gravar:detectorSub2|saidaQ\, \gravar:detectorSub2|saidaQ, relogio, 1
instance = comp, \gravar:detectorSub2|saida\, \gravar:detectorSub2|saida, relogio, 1
instance = comp, \FF_DEBOUNCER_2|DOUT~feeder\, FF_DEBOUNCER_2|DOUT~feeder, relogio, 1
instance = comp, \RESET_508~0\, RESET_508~0, relogio, 1
instance = comp, \processador|decoderInstru1|Equal11~0\, processador|decoderInstru1|Equal11~0, relogio, 1
instance = comp, \RESET_509~0\, RESET_509~0, relogio, 1
instance = comp, \FF_DEBOUNCER_2|DOUT\, FF_DEBOUNCER_2|DOUT, relogio, 1
instance = comp, \KEY_2|saida[0]~0\, KEY_2|saida[0]~0, relogio, 1
instance = comp, \logica_Seven_Seg|comb~1\, logica_Seven_Seg|comb~1, relogio, 1
instance = comp, \logica_LED|comb~1\, logica_LED|comb~1, relogio, 1
instance = comp, \FPGA_RESET_N~input\, FPGA_RESET_N~input, relogio, 1
instance = comp, \SW[8]~input\, SW[8]~input, relogio, 1
instance = comp, \SW_0_7|saida[0]~11\, SW_0_7|saida[0]~11, relogio, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, relogio, 1
instance = comp, \gravar:detectorSub3|saidaQ~0\, \gravar:detectorSub3|saidaQ~0, relogio, 1
instance = comp, \gravar:detectorSub3|saidaQ\, \gravar:detectorSub3|saidaQ, relogio, 1
instance = comp, \gravar:detectorSub3|saida\, \gravar:detectorSub3|saida, relogio, 1
instance = comp, \FF_DEBOUNCER_3|DOUT~feeder\, FF_DEBOUNCER_3|DOUT~feeder, relogio, 1
instance = comp, \RESET_508~1\, RESET_508~1, relogio, 1
instance = comp, \FF_DEBOUNCER_3|DOUT\, FF_DEBOUNCER_3|DOUT, relogio, 1
instance = comp, \logica_Seven_Seg|comb~2\, logica_Seven_Seg|comb~2, relogio, 1
instance = comp, \KEY_3|saida[0]~0\, KEY_3|saida[0]~0, relogio, 1
instance = comp, \SW[0]~input\, SW[0]~input, relogio, 1
instance = comp, \TIM4|Add0~37\, TIM4|Add0~37, relogio, 1
instance = comp, \TIM4|contador[0]\, TIM4|contador[0], relogio, 1
instance = comp, \TIM4|Add0~1\, TIM4|Add0~1, relogio, 1
instance = comp, \TIM4|contador[1]\, TIM4|contador[1], relogio, 1
instance = comp, \TIM4|Add0~41\, TIM4|Add0~41, relogio, 1
instance = comp, \TIM4|contador[2]\, TIM4|contador[2], relogio, 1
instance = comp, \TIM4|Add0~45\, TIM4|Add0~45, relogio, 1
instance = comp, \TIM4|contador[3]\, TIM4|contador[3], relogio, 1
instance = comp, \TIM4|Add0~29\, TIM4|Add0~29, relogio, 1
instance = comp, \TIM4|contador[4]\, TIM4|contador[4], relogio, 1
instance = comp, \TIM4|Add0~25\, TIM4|Add0~25, relogio, 1
instance = comp, \TIM4|contador[5]\, TIM4|contador[5], relogio, 1
instance = comp, \TIM4|Add0~21\, TIM4|Add0~21, relogio, 1
instance = comp, \TIM4|contador[6]\, TIM4|contador[6], relogio, 1
instance = comp, \TIM4|Add0~17\, TIM4|Add0~17, relogio, 1
instance = comp, \TIM4|contador[7]\, TIM4|contador[7], relogio, 1
instance = comp, \TIM4|Add0~13\, TIM4|Add0~13, relogio, 1
instance = comp, \TIM4|contador[8]~DUPLICATE\, TIM4|contador[8]~DUPLICATE, relogio, 1
instance = comp, \TIM4|Add0~9\, TIM4|Add0~9, relogio, 1
instance = comp, \TIM4|contador[9]\, TIM4|contador[9], relogio, 1
instance = comp, \TIM4|Add0~33\, TIM4|Add0~33, relogio, 1
instance = comp, \TIM4|contador[10]\, TIM4|contador[10], relogio, 1
instance = comp, \TIM4|Add0~5\, TIM4|Add0~5, relogio, 1
instance = comp, \TIM4|contador[11]\, TIM4|contador[11], relogio, 1
instance = comp, \TIM4|contador[8]\, TIM4|contador[8], relogio, 1
instance = comp, \TIM4|Equal0~0\, TIM4|Equal0~0, relogio, 1
instance = comp, \TIM4|Add0~53\, TIM4|Add0~53, relogio, 1
instance = comp, \TIM4|contador[12]\, TIM4|contador[12], relogio, 1
instance = comp, \TIM4|Add0~49\, TIM4|Add0~49, relogio, 1
instance = comp, \TIM4|contador[13]\, TIM4|contador[13], relogio, 1
instance = comp, \TIM4|Equal0~1\, TIM4|Equal0~1, relogio, 1
instance = comp, \TIM4|Equal0~2\, TIM4|Equal0~2, relogio, 1
instance = comp, \TIM4|tick~0\, TIM4|tick~0, relogio, 1
instance = comp, \TIM4|tick\, TIM4|tick, relogio, 1
instance = comp, \TIM3|Add0~33\, TIM3|Add0~33, relogio, 1
instance = comp, \TIM3|contador[0]\, TIM3|contador[0], relogio, 1
instance = comp, \TIM3|Add0~37\, TIM3|Add0~37, relogio, 1
instance = comp, \TIM3|contador[1]~DUPLICATE\, TIM3|contador[1]~DUPLICATE, relogio, 1
instance = comp, \TIM3|Add0~41\, TIM3|Add0~41, relogio, 1
instance = comp, \TIM3|contador[2]\, TIM3|contador[2], relogio, 1
instance = comp, \TIM3|Add0~69\, TIM3|Add0~69, relogio, 1
instance = comp, \TIM3|contador[3]\, TIM3|contador[3], relogio, 1
instance = comp, \TIM3|Add0~73\, TIM3|Add0~73, relogio, 1
instance = comp, \TIM3|contador[4]~DUPLICATE\, TIM3|contador[4]~DUPLICATE, relogio, 1
instance = comp, \TIM3|Add0~77\, TIM3|Add0~77, relogio, 1
instance = comp, \TIM3|contador[5]\, TIM3|contador[5], relogio, 1
instance = comp, \TIM3|Add0~81\, TIM3|Add0~81, relogio, 1
instance = comp, \TIM3|contador[6]\, TIM3|contador[6], relogio, 1
instance = comp, \TIM3|Add0~65\, TIM3|Add0~65, relogio, 1
instance = comp, \TIM3|contador[7]~DUPLICATE\, TIM3|contador[7]~DUPLICATE, relogio, 1
instance = comp, \TIM3|Add0~57\, TIM3|Add0~57, relogio, 1
instance = comp, \TIM3|contador[8]\, TIM3|contador[8], relogio, 1
instance = comp, \TIM3|Add0~61\, TIM3|Add0~61, relogio, 1
instance = comp, \TIM3|contador[9]\, TIM3|contador[9], relogio, 1
instance = comp, \TIM3|Add0~97\, TIM3|Add0~97, relogio, 1
instance = comp, \TIM3|contador[10]\, TIM3|contador[10], relogio, 1
instance = comp, \TIM3|Add0~93\, TIM3|Add0~93, relogio, 1
instance = comp, \TIM3|contador[11]\, TIM3|contador[11], relogio, 1
instance = comp, \TIM3|Add0~89\, TIM3|Add0~89, relogio, 1
instance = comp, \TIM3|contador[12]\, TIM3|contador[12], relogio, 1
instance = comp, \TIM3|Add0~85\, TIM3|Add0~85, relogio, 1
instance = comp, \TIM3|contador[13]\, TIM3|contador[13], relogio, 1
instance = comp, \TIM3|Add0~53\, TIM3|Add0~53, relogio, 1
instance = comp, \TIM3|contador[14]\, TIM3|contador[14], relogio, 1
instance = comp, \TIM3|Add0~17\, TIM3|Add0~17, relogio, 1
instance = comp, \TIM3|contador[15]\, TIM3|contador[15], relogio, 1
instance = comp, \TIM3|Add0~45\, TIM3|Add0~45, relogio, 1
instance = comp, \TIM3|contador[16]\, TIM3|contador[16], relogio, 1
instance = comp, \TIM3|Add0~49\, TIM3|Add0~49, relogio, 1
instance = comp, \TIM3|contador[17]\, TIM3|contador[17], relogio, 1
instance = comp, \TIM3|Add0~1\, TIM3|Add0~1, relogio, 1
instance = comp, \TIM3|contador[18]\, TIM3|contador[18], relogio, 1
instance = comp, \TIM3|Add0~13\, TIM3|Add0~13, relogio, 1
instance = comp, \TIM3|contador[19]\, TIM3|contador[19], relogio, 1
instance = comp, \TIM3|Add0~21\, TIM3|Add0~21, relogio, 1
instance = comp, \TIM3|contador[20]\, TIM3|contador[20], relogio, 1
instance = comp, \TIM3|Add0~25\, TIM3|Add0~25, relogio, 1
instance = comp, \TIM3|contador[21]\, TIM3|contador[21], relogio, 1
instance = comp, \TIM3|Add0~29\, TIM3|Add0~29, relogio, 1
instance = comp, \TIM3|contador[22]\, TIM3|contador[22], relogio, 1
instance = comp, \TIM3|Equal0~0\, TIM3|Equal0~0, relogio, 1
instance = comp, \TIM3|Add0~5\, TIM3|Add0~5, relogio, 1
instance = comp, \TIM3|contador[23]\, TIM3|contador[23], relogio, 1
instance = comp, \TIM3|Add0~9\, TIM3|Add0~9, relogio, 1
instance = comp, \TIM3|contador[24]\, TIM3|contador[24], relogio, 1
instance = comp, \TIM3|contador[0]~DUPLICATE\, TIM3|contador[0]~DUPLICATE, relogio, 1
instance = comp, \TIM3|contador[1]\, TIM3|contador[1], relogio, 1
instance = comp, \TIM3|contador[16]~DUPLICATE\, TIM3|contador[16]~DUPLICATE, relogio, 1
instance = comp, \TIM3|Equal0~1\, TIM3|Equal0~1, relogio, 1
instance = comp, \TIM3|contador[14]~DUPLICATE\, TIM3|contador[14]~DUPLICATE, relogio, 1
instance = comp, \TIM3|contador[7]\, TIM3|contador[7], relogio, 1
instance = comp, \TIM3|contador[4]\, TIM3|contador[4], relogio, 1
instance = comp, \TIM3|Equal0~2\, TIM3|Equal0~2, relogio, 1
instance = comp, \TIM3|Equal0~3\, TIM3|Equal0~3, relogio, 1
instance = comp, \TIM3|Equal0~4\, TIM3|Equal0~4, relogio, 1
instance = comp, \TIM3|Equal0~5\, TIM3|Equal0~5, relogio, 1
instance = comp, \TIM3|tick~0\, TIM3|tick~0, relogio, 1
instance = comp, \TIM3|tick\, TIM3|tick, relogio, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, relogio, 1
instance = comp, \MUX1|saida_MUX[0]\, MUX1|saida_MUX[0], relogio, 1
instance = comp, \FF_DEBOUNCER_0|DOUT~feeder\, FF_DEBOUNCER_0|DOUT~feeder, relogio, 1
instance = comp, \RESET_511~0\, RESET_511~0, relogio, 1
instance = comp, \FF_DEBOUNCER_0|DOUT~DUPLICATE\, FF_DEBOUNCER_0|DOUT~DUPLICATE, relogio, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, relogio, 1
instance = comp, \gravar:detectorSub1|saidaQ~0\, \gravar:detectorSub1|saidaQ~0, relogio, 1
instance = comp, \gravar:detectorSub1|saidaQ\, \gravar:detectorSub1|saidaQ, relogio, 1
instance = comp, \gravar:detectorSub1|saida\, \gravar:detectorSub1|saida, relogio, 1
instance = comp, \FF_DEBOUNCER_1|DOUT~feeder\, FF_DEBOUNCER_1|DOUT~feeder, relogio, 1
instance = comp, \RESET_510~0\, RESET_510~0, relogio, 1
instance = comp, \FF_DEBOUNCER_1|DOUT\, FF_DEBOUNCER_1|DOUT, relogio, 1
instance = comp, \logica_Seven_Seg|comb~3\, logica_Seven_Seg|comb~3, relogio, 1
instance = comp, \KEY_1|saida[0]~0\, KEY_1|saida[0]~0, relogio, 1
instance = comp, \SW_0_7|saida[0]~12\, SW_0_7|saida[0]~12, relogio, 1
instance = comp, \SW_0_7|saida[0]~13\, SW_0_7|saida[0]~13, relogio, 1
instance = comp, \processador|MUX1|saida_MUX[0]~0\, processador|MUX1|saida_MUX[0]~0, relogio, 1
instance = comp, \processador|ULA1|Add0~1\, processador|ULA1|Add0~1, relogio, 1
instance = comp, \processador|ULA1|Add1~34\, processador|ULA1|Add1~34, relogio, 1
instance = comp, \processador|ULA1|Add1~1\, processador|ULA1|Add1~1, relogio, 1
instance = comp, \processador|ULA1|saida[0]~0\, processador|ULA1|saida[0]~0, relogio, 1
instance = comp, \ROM1|memROM~90\, ROM1|memROM~90, relogio, 1
instance = comp, \ROM1|memROM~91\, ROM1|memROM~91, relogio, 1
instance = comp, \ROM1|memROM~7\, ROM1|memROM~7, relogio, 1
instance = comp, \ROM1|memROM~6\, ROM1|memROM~6, relogio, 1
instance = comp, \ROM1|memROM~8\, ROM1|memROM~8, relogio, 1
instance = comp, \ROM1|memROM~1\, ROM1|memROM~1, relogio, 1
instance = comp, \ROM1|memROM~2\, ROM1|memROM~2, relogio, 1
instance = comp, \ROM1|memROM~0\, ROM1|memROM~0, relogio, 1
instance = comp, \ROM1|memROM~3\, ROM1|memROM~3, relogio, 1
instance = comp, \ROM1|memROM~4\, ROM1|memROM~4, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~51\, processador|BANCO_REGISTRADORES|registrador~51, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~11\, processador|BANCO_REGISTRADORES|registrador~11, relogio, 1
instance = comp, \ROM1|memROM~5\, ROM1|memROM~5, relogio, 1
instance = comp, \ROM1|memROM~9\, ROM1|memROM~9, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~54\, processador|BANCO_REGISTRADORES|registrador~54, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~35\, processador|BANCO_REGISTRADORES|registrador~35, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~52\, processador|BANCO_REGISTRADORES|registrador~52, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~19\, processador|BANCO_REGISTRADORES|registrador~19, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~53\, processador|BANCO_REGISTRADORES|registrador~53, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~27\, processador|BANCO_REGISTRADORES|registrador~27, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~43\, processador|BANCO_REGISTRADORES|registrador~43, relogio, 1
instance = comp, \RAM1|ram~819\, RAM1|ram~819, relogio, 1
instance = comp, \decoderBloco|Equal7~0\, decoderBloco|Equal7~0, relogio, 1
instance = comp, \RAM1|process_0~0\, RAM1|process_0~0, relogio, 1
instance = comp, \RAM1|ram~820\, RAM1|ram~820, relogio, 1
instance = comp, \RAM1|ram~511\, RAM1|ram~511, relogio, 1
instance = comp, \RAM1|ram~821\, RAM1|ram~821, relogio, 1
instance = comp, \RAM1|ram~822\, RAM1|ram~822, relogio, 1
instance = comp, \RAM1|ram~519\, RAM1|ram~519, relogio, 1
instance = comp, \RAM1|ram~391feeder\, RAM1|ram~391feeder, relogio, 1
instance = comp, \RAM1|ram~817\, RAM1|ram~817, relogio, 1
instance = comp, \RAM1|ram~818\, RAM1|ram~818, relogio, 1
instance = comp, \RAM1|ram~391\, RAM1|ram~391, relogio, 1
instance = comp, \RAM1|ram~383feeder\, RAM1|ram~383feeder, relogio, 1
instance = comp, \RAM1|ram~815\, RAM1|ram~815, relogio, 1
instance = comp, \RAM1|ram~816\, RAM1|ram~816, relogio, 1
instance = comp, \RAM1|ram~383\, RAM1|ram~383, relogio, 1
instance = comp, \RAM1|ram~545\, RAM1|ram~545, relogio, 1
instance = comp, \RAM1|ram~809\, RAM1|ram~809, relogio, 1
instance = comp, \RAM1|ram~810\, RAM1|ram~810, relogio, 1
instance = comp, \RAM1|ram~359\, RAM1|ram~359, relogio, 1
instance = comp, \RAM1|ram~351feeder\, RAM1|ram~351feeder, relogio, 1
instance = comp, \RAM1|ram~807\, RAM1|ram~807, relogio, 1
instance = comp, \RAM1|ram~808\, RAM1|ram~808, relogio, 1
instance = comp, \RAM1|ram~351\, RAM1|ram~351, relogio, 1
instance = comp, \RAM1|ram~811\, RAM1|ram~811, relogio, 1
instance = comp, \RAM1|ram~812\, RAM1|ram~812, relogio, 1
instance = comp, \RAM1|ram~479\, RAM1|ram~479, relogio, 1
instance = comp, \RAM1|ram~813\, RAM1|ram~813, relogio, 1
instance = comp, \RAM1|ram~814\, RAM1|ram~814, relogio, 1
instance = comp, \RAM1|ram~487\, RAM1|ram~487, relogio, 1
instance = comp, \RAM1|ram~544\, RAM1|ram~544, relogio, 1
instance = comp, \RAM1|ram~801\, RAM1|ram~801, relogio, 1
instance = comp, \RAM1|ram~802\, RAM1|ram~802, relogio, 1
instance = comp, \RAM1|ram~327\, RAM1|ram~327, relogio, 1
instance = comp, \RAM1|ram~799\, RAM1|ram~799, relogio, 1
instance = comp, \RAM1|ram~800\, RAM1|ram~800, relogio, 1
instance = comp, \RAM1|ram~319\, RAM1|ram~319, relogio, 1
instance = comp, \RAM1|ram~447feeder\, RAM1|ram~447feeder, relogio, 1
instance = comp, \RAM1|ram~803\, RAM1|ram~803, relogio, 1
instance = comp, \RAM1|ram~804\, RAM1|ram~804, relogio, 1
instance = comp, \RAM1|ram~447\, RAM1|ram~447, relogio, 1
instance = comp, \RAM1|ram~455feeder\, RAM1|ram~455feeder, relogio, 1
instance = comp, \RAM1|ram~805\, RAM1|ram~805, relogio, 1
instance = comp, \RAM1|ram~806\, RAM1|ram~806, relogio, 1
instance = comp, \RAM1|ram~455\, RAM1|ram~455, relogio, 1
instance = comp, \RAM1|ram~543\, RAM1|ram~543, relogio, 1
instance = comp, \RAM1|ram~791\, RAM1|ram~791, relogio, 1
instance = comp, \RAM1|ram~792\, RAM1|ram~792, relogio, 1
instance = comp, \RAM1|ram~287\, RAM1|ram~287, relogio, 1
instance = comp, \RAM1|ram~795\, RAM1|ram~795, relogio, 1
instance = comp, \RAM1|ram~796\, RAM1|ram~796, relogio, 1
instance = comp, \RAM1|ram~415\, RAM1|ram~415, relogio, 1
instance = comp, \RAM1|ram~295feeder\, RAM1|ram~295feeder, relogio, 1
instance = comp, \RAM1|ram~793\, RAM1|ram~793, relogio, 1
instance = comp, \RAM1|ram~794\, RAM1|ram~794, relogio, 1
instance = comp, \RAM1|ram~295\, RAM1|ram~295, relogio, 1
instance = comp, \RAM1|ram~797\, RAM1|ram~797, relogio, 1
instance = comp, \RAM1|ram~798\, RAM1|ram~798, relogio, 1
instance = comp, \RAM1|ram~423\, RAM1|ram~423, relogio, 1
instance = comp, \RAM1|ram~542\, RAM1|ram~542, relogio, 1
instance = comp, \RAM1|ram~546\, RAM1|ram~546, relogio, 1
instance = comp, \RAM1|ram~749\, RAM1|ram~749, relogio, 1
instance = comp, \RAM1|ram~750\, RAM1|ram~750, relogio, 1
instance = comp, \RAM1|ram~231\, RAM1|ram~231, relogio, 1
instance = comp, \RAM1|ram~743\, RAM1|ram~743, relogio, 1
instance = comp, \RAM1|ram~744\, RAM1|ram~744, relogio, 1
instance = comp, \RAM1|ram~95\, RAM1|ram~95, relogio, 1
instance = comp, \RAM1|ram~747\, RAM1|ram~747, relogio, 1
instance = comp, \RAM1|ram~748\, RAM1|ram~748, relogio, 1
instance = comp, \RAM1|ram~223\, RAM1|ram~223, relogio, 1
instance = comp, \RAM1|ram~745\, RAM1|ram~745, relogio, 1
instance = comp, \RAM1|ram~746\, RAM1|ram~746, relogio, 1
instance = comp, \RAM1|ram~103\, RAM1|ram~103, relogio, 1
instance = comp, \RAM1|ram~534\, RAM1|ram~534, relogio, 1
instance = comp, \RAM1|ram~753\, RAM1|ram~753, relogio, 1
instance = comp, \RAM1|ram~754\, RAM1|ram~754, relogio, 1
instance = comp, \RAM1|ram~135\, RAM1|ram~135, relogio, 1
instance = comp, \RAM1|ram~755\, RAM1|ram~755, relogio, 1
instance = comp, \RAM1|ram~756\, RAM1|ram~756, relogio, 1
instance = comp, \RAM1|ram~255\, RAM1|ram~255, relogio, 1
instance = comp, \RAM1|ram~757\, RAM1|ram~757, relogio, 1
instance = comp, \RAM1|ram~758\, RAM1|ram~758, relogio, 1
instance = comp, \RAM1|ram~263\, RAM1|ram~263, relogio, 1
instance = comp, \RAM1|ram~751\, RAM1|ram~751, relogio, 1
instance = comp, \RAM1|ram~752\, RAM1|ram~752, relogio, 1
instance = comp, \RAM1|ram~127\, RAM1|ram~127, relogio, 1
instance = comp, \RAM1|ram~535\, RAM1|ram~535, relogio, 1
instance = comp, \RAM1|ram~741\, RAM1|ram~741, relogio, 1
instance = comp, \RAM1|ram~742\, RAM1|ram~742, relogio, 1
instance = comp, \RAM1|ram~199\, RAM1|ram~199, relogio, 1
instance = comp, \RAM1|ram~735\, RAM1|ram~735, relogio, 1
instance = comp, \RAM1|ram~736\, RAM1|ram~736, relogio, 1
instance = comp, \RAM1|ram~63\, RAM1|ram~63, relogio, 1
instance = comp, \RAM1|ram~737\, RAM1|ram~737, relogio, 1
instance = comp, \RAM1|ram~738\, RAM1|ram~738, relogio, 1
instance = comp, \RAM1|ram~71\, RAM1|ram~71, relogio, 1
instance = comp, \RAM1|ram~739\, RAM1|ram~739, relogio, 1
instance = comp, \RAM1|ram~740\, RAM1|ram~740, relogio, 1
instance = comp, \RAM1|ram~191\, RAM1|ram~191, relogio, 1
instance = comp, \RAM1|ram~533\, RAM1|ram~533, relogio, 1
instance = comp, \RAM1|ram~31feeder\, RAM1|ram~31feeder, relogio, 1
instance = comp, \RAM1|ram~727\, RAM1|ram~727, relogio, 1
instance = comp, \RAM1|ram~728\, RAM1|ram~728, relogio, 1
instance = comp, \RAM1|ram~31\, RAM1|ram~31, relogio, 1
instance = comp, \RAM1|ram~731\, RAM1|ram~731, relogio, 1
instance = comp, \RAM1|ram~732\, RAM1|ram~732, relogio, 1
instance = comp, \RAM1|ram~159\, RAM1|ram~159, relogio, 1
instance = comp, \RAM1|ram~733\, RAM1|ram~733, relogio, 1
instance = comp, \RAM1|ram~734\, RAM1|ram~734, relogio, 1
instance = comp, \RAM1|ram~167\, RAM1|ram~167, relogio, 1
instance = comp, \RAM1|ram~729\, RAM1|ram~729, relogio, 1
instance = comp, \RAM1|ram~730\, RAM1|ram~730, relogio, 1
instance = comp, \RAM1|ram~39\, RAM1|ram~39, relogio, 1
instance = comp, \RAM1|ram~532\, RAM1|ram~532, relogio, 1
instance = comp, \RAM1|ram~536\, RAM1|ram~536, relogio, 1
instance = comp, \RAM1|ram~709\, RAM1|ram~709, relogio, 1
instance = comp, \RAM1|ram~710\, RAM1|ram~710, relogio, 1
instance = comp, \RAM1|ram~183\, RAM1|ram~183, relogio, 1
instance = comp, \RAM1|ram~707\, RAM1|ram~707, relogio, 1
instance = comp, \RAM1|ram~708\, RAM1|ram~708, relogio, 1
instance = comp, \RAM1|ram~151\, RAM1|ram~151, relogio, 1
instance = comp, \RAM1|ram~703\, RAM1|ram~703, relogio, 1
instance = comp, \RAM1|ram~704\, RAM1|ram~704, relogio, 1
instance = comp, \RAM1|ram~23\, RAM1|ram~23, relogio, 1
instance = comp, \RAM1|ram~705\, RAM1|ram~705, relogio, 1
instance = comp, \RAM1|ram~706\, RAM1|ram~706, relogio, 1
instance = comp, \RAM1|ram~55\, RAM1|ram~55, relogio, 1
instance = comp, \RAM1|ram~528\, RAM1|ram~528, relogio, 1
instance = comp, \RAM1|ram~721\, RAM1|ram~721, relogio, 1
instance = comp, \RAM1|ram~722\, RAM1|ram~722, relogio, 1
instance = comp, \RAM1|ram~119\, RAM1|ram~119, relogio, 1
instance = comp, \RAM1|ram~87feeder\, RAM1|ram~87feeder, relogio, 1
instance = comp, \RAM1|ram~719\, RAM1|ram~719, relogio, 1
instance = comp, \RAM1|ram~720\, RAM1|ram~720, relogio, 1
instance = comp, \RAM1|ram~87\, RAM1|ram~87, relogio, 1
instance = comp, \RAM1|ram~215feeder\, RAM1|ram~215feeder, relogio, 1
instance = comp, \RAM1|ram~723\, RAM1|ram~723, relogio, 1
instance = comp, \RAM1|ram~724\, RAM1|ram~724, relogio, 1
instance = comp, \RAM1|ram~215\, RAM1|ram~215, relogio, 1
instance = comp, \RAM1|ram~247feeder\, RAM1|ram~247feeder, relogio, 1
instance = comp, \RAM1|ram~725\, RAM1|ram~725, relogio, 1
instance = comp, \RAM1|ram~726\, RAM1|ram~726, relogio, 1
instance = comp, \RAM1|ram~247\, RAM1|ram~247, relogio, 1
instance = comp, \RAM1|ram~530\, RAM1|ram~530, relogio, 1
instance = comp, \RAM1|ram~715\, RAM1|ram~715, relogio, 1
instance = comp, \RAM1|ram~716\, RAM1|ram~716, relogio, 1
instance = comp, \RAM1|ram~207\, RAM1|ram~207, relogio, 1
instance = comp, \RAM1|ram~111feeder\, RAM1|ram~111feeder, relogio, 1
instance = comp, \RAM1|ram~713\, RAM1|ram~713, relogio, 1
instance = comp, \RAM1|ram~714\, RAM1|ram~714, relogio, 1
instance = comp, \RAM1|ram~111\, RAM1|ram~111, relogio, 1
instance = comp, \RAM1|ram~79feeder\, RAM1|ram~79feeder, relogio, 1
instance = comp, \RAM1|ram~711\, RAM1|ram~711, relogio, 1
instance = comp, \RAM1|ram~712\, RAM1|ram~712, relogio, 1
instance = comp, \RAM1|ram~79\, RAM1|ram~79, relogio, 1
instance = comp, \RAM1|ram~717\, RAM1|ram~717, relogio, 1
instance = comp, \RAM1|ram~718\, RAM1|ram~718, relogio, 1
instance = comp, \RAM1|ram~239\, RAM1|ram~239, relogio, 1
instance = comp, \RAM1|ram~529\, RAM1|ram~529, relogio, 1
instance = comp, \RAM1|ram~175feeder\, RAM1|ram~175feeder, relogio, 1
instance = comp, \RAM1|ram~701\, RAM1|ram~701, relogio, 1
instance = comp, \RAM1|ram~702\, RAM1|ram~702, relogio, 1
instance = comp, \RAM1|ram~175\, RAM1|ram~175, relogio, 1
instance = comp, \RAM1|ram~697\, RAM1|ram~697, relogio, 1
instance = comp, \RAM1|ram~698\, RAM1|ram~698, relogio, 1
instance = comp, \RAM1|ram~47\, RAM1|ram~47, relogio, 1
instance = comp, \RAM1|ram~15feeder\, RAM1|ram~15feeder, relogio, 1
instance = comp, \RAM1|ram~695\, RAM1|ram~695, relogio, 1
instance = comp, \RAM1|ram~696\, RAM1|ram~696, relogio, 1
instance = comp, \RAM1|ram~15\, RAM1|ram~15, relogio, 1
instance = comp, \RAM1|ram~143feeder\, RAM1|ram~143feeder, relogio, 1
instance = comp, \RAM1|ram~699\, RAM1|ram~699, relogio, 1
instance = comp, \RAM1|ram~700\, RAM1|ram~700, relogio, 1
instance = comp, \RAM1|ram~143\, RAM1|ram~143, relogio, 1
instance = comp, \RAM1|ram~527\, RAM1|ram~527, relogio, 1
instance = comp, \RAM1|ram~531\, RAM1|ram~531, relogio, 1
instance = comp, \RAM1|ram~777\, RAM1|ram~777, relogio, 1
instance = comp, \RAM1|ram~778\, RAM1|ram~778, relogio, 1
instance = comp, \RAM1|ram~431\, RAM1|ram~431, relogio, 1
instance = comp, \RAM1|ram~779\, RAM1|ram~779, relogio, 1
instance = comp, \RAM1|ram~780\, RAM1|ram~780, relogio, 1
instance = comp, \RAM1|ram~463\, RAM1|ram~463, relogio, 1
instance = comp, \RAM1|ram~399feeder\, RAM1|ram~399feeder, relogio, 1
instance = comp, \RAM1|ram~775\, RAM1|ram~775, relogio, 1
instance = comp, \RAM1|ram~776\, RAM1|ram~776, relogio, 1
instance = comp, \RAM1|ram~399\, RAM1|ram~399, relogio, 1
instance = comp, \RAM1|ram~781\, RAM1|ram~781, relogio, 1
instance = comp, \RAM1|ram~782\, RAM1|ram~782, relogio, 1
instance = comp, \RAM1|ram~495\, RAM1|ram~495, relogio, 1
instance = comp, \RAM1|ram~539\, RAM1|ram~539, relogio, 1
instance = comp, \RAM1|ram~471feeder\, RAM1|ram~471feeder, relogio, 1
instance = comp, \RAM1|ram~787\, RAM1|ram~787, relogio, 1
instance = comp, \RAM1|ram~788\, RAM1|ram~788, relogio, 1
instance = comp, \RAM1|ram~471\, RAM1|ram~471, relogio, 1
instance = comp, \RAM1|ram~785\, RAM1|ram~785, relogio, 1
instance = comp, \RAM1|ram~786\, RAM1|ram~786, relogio, 1
instance = comp, \RAM1|ram~439\, RAM1|ram~439, relogio, 1
instance = comp, \RAM1|ram~407feeder\, RAM1|ram~407feeder, relogio, 1
instance = comp, \RAM1|ram~783\, RAM1|ram~783, relogio, 1
instance = comp, \RAM1|ram~784\, RAM1|ram~784, relogio, 1
instance = comp, \RAM1|ram~407\, RAM1|ram~407, relogio, 1
instance = comp, \RAM1|ram~789\, RAM1|ram~789, relogio, 1
instance = comp, \RAM1|ram~790\, RAM1|ram~790, relogio, 1
instance = comp, \RAM1|ram~503\, RAM1|ram~503, relogio, 1
instance = comp, \RAM1|ram~540\, RAM1|ram~540, relogio, 1
instance = comp, \RAM1|ram~773\, RAM1|ram~773, relogio, 1
instance = comp, \RAM1|ram~774\, RAM1|ram~774, relogio, 1
instance = comp, \RAM1|ram~375\, RAM1|ram~375, relogio, 1
instance = comp, \RAM1|ram~343feeder\, RAM1|ram~343feeder, relogio, 1
instance = comp, \RAM1|ram~771\, RAM1|ram~771, relogio, 1
instance = comp, \RAM1|ram~772\, RAM1|ram~772, relogio, 1
instance = comp, \RAM1|ram~343\, RAM1|ram~343, relogio, 1
instance = comp, \RAM1|ram~767\, RAM1|ram~767, relogio, 1
instance = comp, \RAM1|ram~768\, RAM1|ram~768, relogio, 1
instance = comp, \RAM1|ram~279\, RAM1|ram~279, relogio, 1
instance = comp, \RAM1|ram~769\, RAM1|ram~769, relogio, 1
instance = comp, \RAM1|ram~770\, RAM1|ram~770, relogio, 1
instance = comp, \RAM1|ram~311\, RAM1|ram~311, relogio, 1
instance = comp, \RAM1|ram~538\, RAM1|ram~538, relogio, 1
instance = comp, \RAM1|ram~763\, RAM1|ram~763, relogio, 1
instance = comp, \RAM1|ram~764\, RAM1|ram~764, relogio, 1
instance = comp, \RAM1|ram~335\, RAM1|ram~335, relogio, 1
instance = comp, \RAM1|ram~271feeder\, RAM1|ram~271feeder, relogio, 1
instance = comp, \RAM1|ram~759\, RAM1|ram~759, relogio, 1
instance = comp, \RAM1|ram~760\, RAM1|ram~760, relogio, 1
instance = comp, \RAM1|ram~271\, RAM1|ram~271, relogio, 1
instance = comp, \RAM1|ram~761\, RAM1|ram~761, relogio, 1
instance = comp, \RAM1|ram~762\, RAM1|ram~762, relogio, 1
instance = comp, \RAM1|ram~303\, RAM1|ram~303, relogio, 1
instance = comp, \RAM1|ram~765\, RAM1|ram~765, relogio, 1
instance = comp, \RAM1|ram~766\, RAM1|ram~766, relogio, 1
instance = comp, \RAM1|ram~367\, RAM1|ram~367, relogio, 1
instance = comp, \RAM1|ram~537\, RAM1|ram~537, relogio, 1
instance = comp, \RAM1|ram~541\, RAM1|ram~541, relogio, 1
instance = comp, \RAM1|ram~547\, RAM1|ram~547, relogio, 1
instance = comp, \SW_8|saida[0]~0\, SW_8|saida[0]~0, relogio, 1
instance = comp, \FPGA_RESET|saida[0]~0\, FPGA_RESET|saida[0]~0, relogio, 1
instance = comp, \FF_DEBOUNCER_0|DOUT\, FF_DEBOUNCER_0|DOUT, relogio, 1
instance = comp, \KEY_0|saida[0]~0\, KEY_0|saida[0]~0, relogio, 1
instance = comp, \SW_0_7|saida[0]~24\, SW_0_7|saida[0]~24, relogio, 1
instance = comp, \SW_0_7|saida[0]~25\, SW_0_7|saida[0]~25, relogio, 1
instance = comp, \SW_0_7|saida[0]~26\, SW_0_7|saida[0]~26, relogio, 1
instance = comp, \processador|ULA1|Add0~5\, processador|ULA1|Add0~5, relogio, 1
instance = comp, \processador|ULA1|Add1~5\, processador|ULA1|Add1~5, relogio, 1
instance = comp, \processador|ULA1|saida[1]~1\, processador|ULA1|saida[1]~1, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~20feeder\, processador|BANCO_REGISTRADORES|registrador~20feeder, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~20\, processador|BANCO_REGISTRADORES|registrador~20, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~28\, processador|BANCO_REGISTRADORES|registrador~28, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~12\, processador|BANCO_REGISTRADORES|registrador~12, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~36\, processador|BANCO_REGISTRADORES|registrador~36, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~44\, processador|BANCO_REGISTRADORES|registrador~44, relogio, 1
instance = comp, \RAM1|ram~520\, RAM1|ram~520, relogio, 1
instance = comp, \RAM1|ram~440feeder\, RAM1|ram~440feeder, relogio, 1
instance = comp, \RAM1|ram~440\, RAM1|ram~440, relogio, 1
instance = comp, \RAM1|ram~456feeder\, RAM1|ram~456feeder, relogio, 1
instance = comp, \RAM1|ram~456\, RAM1|ram~456, relogio, 1
instance = comp, \RAM1|ram~504\, RAM1|ram~504, relogio, 1
instance = comp, \RAM1|ram~566\, RAM1|ram~566, relogio, 1
instance = comp, \RAM1|ram~312\, RAM1|ram~312, relogio, 1
instance = comp, \RAM1|ram~376\, RAM1|ram~376, relogio, 1
instance = comp, \RAM1|ram~392\, RAM1|ram~392, relogio, 1
instance = comp, \RAM1|ram~328\, RAM1|ram~328, relogio, 1
instance = comp, \RAM1|ram~564\, RAM1|ram~564, relogio, 1
instance = comp, \RAM1|ram~368\, RAM1|ram~368, relogio, 1
instance = comp, \RAM1|ram~304feeder\, RAM1|ram~304feeder, relogio, 1
instance = comp, \RAM1|ram~304\, RAM1|ram~304, relogio, 1
instance = comp, \RAM1|ram~384\, RAM1|ram~384, relogio, 1
instance = comp, \RAM1|ram~320\, RAM1|ram~320, relogio, 1
instance = comp, \RAM1|ram~563\, RAM1|ram~563, relogio, 1
instance = comp, \RAM1|ram~432\, RAM1|ram~432, relogio, 1
instance = comp, \RAM1|ram~512\, RAM1|ram~512, relogio, 1
instance = comp, \RAM1|ram~448\, RAM1|ram~448, relogio, 1
instance = comp, \RAM1|ram~496\, RAM1|ram~496, relogio, 1
instance = comp, \RAM1|ram~565\, RAM1|ram~565, relogio, 1
instance = comp, \RAM1|ram~567\, RAM1|ram~567, relogio, 1
instance = comp, \RAM1|ram~128\, RAM1|ram~128, relogio, 1
instance = comp, \RAM1|ram~136\, RAM1|ram~136, relogio, 1
instance = comp, \RAM1|ram~112feeder\, RAM1|ram~112feeder, relogio, 1
instance = comp, \RAM1|ram~112\, RAM1|ram~112, relogio, 1
instance = comp, \RAM1|ram~120\, RAM1|ram~120, relogio, 1
instance = comp, \RAM1|ram~560\, RAM1|ram~560, relogio, 1
instance = comp, \RAM1|ram~48feeder\, RAM1|ram~48feeder, relogio, 1
instance = comp, \RAM1|ram~48\, RAM1|ram~48, relogio, 1
instance = comp, \RAM1|ram~72\, RAM1|ram~72, relogio, 1
instance = comp, \RAM1|ram~64\, RAM1|ram~64, relogio, 1
instance = comp, \RAM1|ram~56\, RAM1|ram~56, relogio, 1
instance = comp, \RAM1|ram~558\, RAM1|ram~558, relogio, 1
instance = comp, \RAM1|ram~184feeder\, RAM1|ram~184feeder, relogio, 1
instance = comp, \RAM1|ram~184\, RAM1|ram~184, relogio, 1
instance = comp, \RAM1|ram~176\, RAM1|ram~176, relogio, 1
instance = comp, \RAM1|ram~192\, RAM1|ram~192, relogio, 1
instance = comp, \RAM1|ram~200\, RAM1|ram~200, relogio, 1
instance = comp, \RAM1|ram~559\, RAM1|ram~559, relogio, 1
instance = comp, \RAM1|ram~264\, RAM1|ram~264, relogio, 1
instance = comp, \RAM1|ram~248\, RAM1|ram~248, relogio, 1
instance = comp, \RAM1|ram~256feeder\, RAM1|ram~256feeder, relogio, 1
instance = comp, \RAM1|ram~256\, RAM1|ram~256, relogio, 1
instance = comp, \RAM1|ram~240\, RAM1|ram~240, relogio, 1
instance = comp, \RAM1|ram~561\, RAM1|ram~561, relogio, 1
instance = comp, \RAM1|ram~562\, RAM1|ram~562, relogio, 1
instance = comp, \RAM1|ram~288\, RAM1|ram~288, relogio, 1
instance = comp, \RAM1|ram~400\, RAM1|ram~400, relogio, 1
instance = comp, \RAM1|ram~272feeder\, RAM1|ram~272feeder, relogio, 1
instance = comp, \RAM1|ram~272\, RAM1|ram~272, relogio, 1
instance = comp, \RAM1|ram~416\, RAM1|ram~416, relogio, 1
instance = comp, \RAM1|ram~553\, RAM1|ram~553, relogio, 1
instance = comp, \RAM1|ram~296\, RAM1|ram~296, relogio, 1
instance = comp, \RAM1|ram~408\, RAM1|ram~408, relogio, 1
instance = comp, \RAM1|ram~280feeder\, RAM1|ram~280feeder, relogio, 1
instance = comp, \RAM1|ram~280\, RAM1|ram~280, relogio, 1
instance = comp, \RAM1|ram~424\, RAM1|ram~424, relogio, 1
instance = comp, \RAM1|ram~554\, RAM1|ram~554, relogio, 1
instance = comp, \RAM1|ram~352\, RAM1|ram~352, relogio, 1
instance = comp, \RAM1|ram~336feeder\, RAM1|ram~336feeder, relogio, 1
instance = comp, \RAM1|ram~336\, RAM1|ram~336, relogio, 1
instance = comp, \RAM1|ram~464feeder\, RAM1|ram~464feeder, relogio, 1
instance = comp, \RAM1|ram~464\, RAM1|ram~464, relogio, 1
instance = comp, \RAM1|ram~480\, RAM1|ram~480, relogio, 1
instance = comp, \RAM1|ram~555\, RAM1|ram~555, relogio, 1
instance = comp, \RAM1|ram~488\, RAM1|ram~488, relogio, 1
instance = comp, \RAM1|ram~472\, RAM1|ram~472, relogio, 1
instance = comp, \RAM1|ram~360\, RAM1|ram~360, relogio, 1
instance = comp, \RAM1|ram~344\, RAM1|ram~344, relogio, 1
instance = comp, \RAM1|ram~556\, RAM1|ram~556, relogio, 1
instance = comp, \RAM1|ram~557\, RAM1|ram~557, relogio, 1
instance = comp, \RAM1|ram~16\, RAM1|ram~16, relogio, 1
instance = comp, \RAM1|ram~80\, RAM1|ram~80, relogio, 1
instance = comp, \RAM1|ram~32\, RAM1|ram~32, relogio, 1
instance = comp, \RAM1|ram~96\, RAM1|ram~96, relogio, 1
instance = comp, \RAM1|ram~548\, RAM1|ram~548, relogio, 1
instance = comp, \RAM1|ram~152feeder\, RAM1|ram~152feeder, relogio, 1
instance = comp, \RAM1|ram~152\, RAM1|ram~152, relogio, 1
instance = comp, \RAM1|ram~168\, RAM1|ram~168, relogio, 1
instance = comp, \RAM1|ram~216feeder\, RAM1|ram~216feeder, relogio, 1
instance = comp, \RAM1|ram~216\, RAM1|ram~216, relogio, 1
instance = comp, \RAM1|ram~232\, RAM1|ram~232, relogio, 1
instance = comp, \RAM1|ram~551\, RAM1|ram~551, relogio, 1
instance = comp, \RAM1|ram~24\, RAM1|ram~24, relogio, 1
instance = comp, \RAM1|ram~40\, RAM1|ram~40, relogio, 1
instance = comp, \RAM1|ram~88feeder\, RAM1|ram~88feeder, relogio, 1
instance = comp, \RAM1|ram~88\, RAM1|ram~88, relogio, 1
instance = comp, \RAM1|ram~104\, RAM1|ram~104, relogio, 1
instance = comp, \RAM1|ram~549\, RAM1|ram~549, relogio, 1
instance = comp, \RAM1|ram~160\, RAM1|ram~160, relogio, 1
instance = comp, \RAM1|ram~144feeder\, RAM1|ram~144feeder, relogio, 1
instance = comp, \RAM1|ram~144\, RAM1|ram~144, relogio, 1
instance = comp, \RAM1|ram~208feeder\, RAM1|ram~208feeder, relogio, 1
instance = comp, \RAM1|ram~208\, RAM1|ram~208, relogio, 1
instance = comp, \RAM1|ram~224\, RAM1|ram~224, relogio, 1
instance = comp, \RAM1|ram~550\, RAM1|ram~550, relogio, 1
instance = comp, \RAM1|ram~552\, RAM1|ram~552, relogio, 1
instance = comp, \RAM1|ram~568\, RAM1|ram~568, relogio, 1
instance = comp, \SW_0_7|saida[1]~16\, SW_0_7|saida[1]~16, relogio, 1
instance = comp, \processador|ULA1|Add0~9\, processador|ULA1|Add0~9, relogio, 1
instance = comp, \processador|MUX1|saida_MUX[2]~2\, processador|MUX1|saida_MUX[2]~2, relogio, 1
instance = comp, \processador|ULA1|Add1~9\, processador|ULA1|Add1~9, relogio, 1
instance = comp, \processador|ULA1|saida[2]~2\, processador|ULA1|saida[2]~2, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~21\, processador|BANCO_REGISTRADORES|registrador~21, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~29\, processador|BANCO_REGISTRADORES|registrador~29, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~37\, processador|BANCO_REGISTRADORES|registrador~37, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~13\, processador|BANCO_REGISTRADORES|registrador~13, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~45\, processador|BANCO_REGISTRADORES|registrador~45, relogio, 1
instance = comp, \RAM1|ram~409\, RAM1|ram~409, relogio, 1
instance = comp, \RAM1|ram~473\, RAM1|ram~473, relogio, 1
instance = comp, \RAM1|ram~441\, RAM1|ram~441, relogio, 1
instance = comp, \RAM1|ram~505\, RAM1|ram~505, relogio, 1
instance = comp, \RAM1|ram~585\, RAM1|ram~585, relogio, 1
instance = comp, \RAM1|ram~329\, RAM1|ram~329, relogio, 1
instance = comp, \RAM1|ram~361feeder\, RAM1|ram~361feeder, relogio, 1
instance = comp, \RAM1|ram~361\, RAM1|ram~361, relogio, 1
instance = comp, \RAM1|ram~297\, RAM1|ram~297, relogio, 1
instance = comp, \RAM1|ram~393\, RAM1|ram~393, relogio, 1
instance = comp, \RAM1|ram~586\, RAM1|ram~586, relogio, 1
instance = comp, \RAM1|ram~377\, RAM1|ram~377, relogio, 1
instance = comp, \RAM1|ram~345\, RAM1|ram~345, relogio, 1
instance = comp, \RAM1|ram~313feeder\, RAM1|ram~313feeder, relogio, 1
instance = comp, \RAM1|ram~313\, RAM1|ram~313, relogio, 1
instance = comp, \RAM1|ram~281feeder\, RAM1|ram~281feeder, relogio, 1
instance = comp, \RAM1|ram~281\, RAM1|ram~281, relogio, 1
instance = comp, \RAM1|ram~584\, RAM1|ram~584, relogio, 1
instance = comp, \RAM1|ram~425\, RAM1|ram~425, relogio, 1
instance = comp, \RAM1|ram~457feeder\, RAM1|ram~457feeder, relogio, 1
instance = comp, \RAM1|ram~457\, RAM1|ram~457, relogio, 1
instance = comp, \RAM1|ram~521\, RAM1|ram~521, relogio, 1
instance = comp, \RAM1|ram~489\, RAM1|ram~489, relogio, 1
instance = comp, \RAM1|ram~587\, RAM1|ram~587, relogio, 1
instance = comp, \RAM1|ram~588\, RAM1|ram~588, relogio, 1
instance = comp, \RAM1|ram~137\, RAM1|ram~137, relogio, 1
instance = comp, \RAM1|ram~89feeder\, RAM1|ram~89feeder, relogio, 1
instance = comp, \RAM1|ram~89\, RAM1|ram~89, relogio, 1
instance = comp, \RAM1|ram~121\, RAM1|ram~121, relogio, 1
instance = comp, \RAM1|ram~105\, RAM1|ram~105, relogio, 1
instance = comp, \RAM1|ram~581\, RAM1|ram~581, relogio, 1
instance = comp, \RAM1|ram~185\, RAM1|ram~185, relogio, 1
instance = comp, \RAM1|ram~153\, RAM1|ram~153, relogio, 1
instance = comp, \RAM1|ram~169\, RAM1|ram~169, relogio, 1
instance = comp, \RAM1|ram~201\, RAM1|ram~201, relogio, 1
instance = comp, \RAM1|ram~580\, RAM1|ram~580, relogio, 1
instance = comp, \RAM1|ram~41feeder\, RAM1|ram~41feeder, relogio, 1
instance = comp, \RAM1|ram~41\, RAM1|ram~41, relogio, 1
instance = comp, \RAM1|ram~25\, RAM1|ram~25, relogio, 1
instance = comp, \RAM1|ram~57\, RAM1|ram~57, relogio, 1
instance = comp, \RAM1|ram~73\, RAM1|ram~73, relogio, 1
instance = comp, \RAM1|ram~579\, RAM1|ram~579, relogio, 1
instance = comp, \RAM1|ram~217feeder\, RAM1|ram~217feeder, relogio, 1
instance = comp, \RAM1|ram~217\, RAM1|ram~217, relogio, 1
instance = comp, \RAM1|ram~265\, RAM1|ram~265, relogio, 1
instance = comp, \RAM1|ram~233\, RAM1|ram~233, relogio, 1
instance = comp, \RAM1|ram~249\, RAM1|ram~249, relogio, 1
instance = comp, \RAM1|ram~582\, RAM1|ram~582, relogio, 1
instance = comp, \RAM1|ram~583\, RAM1|ram~583, relogio, 1
instance = comp, \RAM1|ram~401feeder\, RAM1|ram~401feeder, relogio, 1
instance = comp, \RAM1|ram~401\, RAM1|ram~401, relogio, 1
instance = comp, \RAM1|ram~273feeder\, RAM1|ram~273feeder, relogio, 1
instance = comp, \RAM1|ram~273\, RAM1|ram~273, relogio, 1
instance = comp, \RAM1|ram~305feeder\, RAM1|ram~305feeder, relogio, 1
instance = comp, \RAM1|ram~305\, RAM1|ram~305, relogio, 1
instance = comp, \RAM1|ram~433\, RAM1|ram~433, relogio, 1
instance = comp, \RAM1|ram~574\, RAM1|ram~574, relogio, 1
instance = comp, \RAM1|ram~369\, RAM1|ram~369, relogio, 1
instance = comp, \RAM1|ram~465feeder\, RAM1|ram~465feeder, relogio, 1
instance = comp, \RAM1|ram~465\, RAM1|ram~465, relogio, 1
instance = comp, \RAM1|ram~337\, RAM1|ram~337, relogio, 1
instance = comp, \RAM1|ram~497\, RAM1|ram~497, relogio, 1
instance = comp, \RAM1|ram~576\, RAM1|ram~576, relogio, 1
instance = comp, \RAM1|ram~353\, RAM1|ram~353, relogio, 1
instance = comp, \RAM1|ram~385\, RAM1|ram~385, relogio, 1
instance = comp, \RAM1|ram~481feeder\, RAM1|ram~481feeder, relogio, 1
instance = comp, \RAM1|ram~481\, RAM1|ram~481, relogio, 1
instance = comp, \RAM1|ram~513\, RAM1|ram~513, relogio, 1
instance = comp, \RAM1|ram~577\, RAM1|ram~577, relogio, 1
instance = comp, \RAM1|ram~321feeder\, RAM1|ram~321feeder, relogio, 1
instance = comp, \RAM1|ram~321\, RAM1|ram~321, relogio, 1
instance = comp, \RAM1|ram~289\, RAM1|ram~289, relogio, 1
instance = comp, \RAM1|ram~417\, RAM1|ram~417, relogio, 1
instance = comp, \RAM1|ram~449\, RAM1|ram~449, relogio, 1
instance = comp, \RAM1|ram~575\, RAM1|ram~575, relogio, 1
instance = comp, \RAM1|ram~578\, RAM1|ram~578, relogio, 1
instance = comp, \RAM1|ram~33\, RAM1|ram~33, relogio, 1
instance = comp, \RAM1|ram~17feeder\, RAM1|ram~17feeder, relogio, 1
instance = comp, \RAM1|ram~17\, RAM1|ram~17, relogio, 1
instance = comp, \RAM1|ram~49feeder\, RAM1|ram~49feeder, relogio, 1
instance = comp, \RAM1|ram~49\, RAM1|ram~49, relogio, 1
instance = comp, \RAM1|ram~65\, RAM1|ram~65, relogio, 1
instance = comp, \RAM1|ram~569\, RAM1|ram~569, relogio, 1
instance = comp, \RAM1|ram~97\, RAM1|ram~97, relogio, 1
instance = comp, \RAM1|ram~113feeder\, RAM1|ram~113feeder, relogio, 1
instance = comp, \RAM1|ram~113\, RAM1|ram~113, relogio, 1
instance = comp, \RAM1|ram~81feeder\, RAM1|ram~81feeder, relogio, 1
instance = comp, \RAM1|ram~81\, RAM1|ram~81, relogio, 1
instance = comp, \RAM1|ram~129\, RAM1|ram~129, relogio, 1
instance = comp, \RAM1|ram~571\, RAM1|ram~571, relogio, 1
instance = comp, \RAM1|ram~145feeder\, RAM1|ram~145feeder, relogio, 1
instance = comp, \RAM1|ram~145\, RAM1|ram~145, relogio, 1
instance = comp, \RAM1|ram~177feeder\, RAM1|ram~177feeder, relogio, 1
instance = comp, \RAM1|ram~177\, RAM1|ram~177, relogio, 1
instance = comp, \RAM1|ram~161\, RAM1|ram~161, relogio, 1
instance = comp, \RAM1|ram~193\, RAM1|ram~193, relogio, 1
instance = comp, \RAM1|ram~570\, RAM1|ram~570, relogio, 1
instance = comp, \RAM1|ram~225feeder\, RAM1|ram~225feeder, relogio, 1
instance = comp, \RAM1|ram~225\, RAM1|ram~225, relogio, 1
instance = comp, \RAM1|ram~209feeder\, RAM1|ram~209feeder, relogio, 1
instance = comp, \RAM1|ram~209\, RAM1|ram~209, relogio, 1
instance = comp, \RAM1|ram~241\, RAM1|ram~241, relogio, 1
instance = comp, \RAM1|ram~257\, RAM1|ram~257, relogio, 1
instance = comp, \RAM1|ram~572\, RAM1|ram~572, relogio, 1
instance = comp, \RAM1|ram~573\, RAM1|ram~573, relogio, 1
instance = comp, \RAM1|ram~589\, RAM1|ram~589, relogio, 1
instance = comp, \SW_0_7|saida[2]~18\, SW_0_7|saida[2]~18, relogio, 1
instance = comp, \processador|ULA1|Add1~13\, processador|ULA1|Add1~13, relogio, 1
instance = comp, \processador|ULA1|Add0~13\, processador|ULA1|Add0~13, relogio, 1
instance = comp, \processador|ULA1|saida[3]~3\, processador|ULA1|saida[3]~3, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~14\, processador|BANCO_REGISTRADORES|registrador~14, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~38\, processador|BANCO_REGISTRADORES|registrador~38, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~22\, processador|BANCO_REGISTRADORES|registrador~22, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~30\, processador|BANCO_REGISTRADORES|registrador~30, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~46\, processador|BANCO_REGISTRADORES|registrador~46, relogio, 1
instance = comp, \RAM1|ram~98\, RAM1|ram~98, relogio, 1
instance = comp, \RAM1|ram~226\, RAM1|ram~226, relogio, 1
instance = comp, \RAM1|ram~106\, RAM1|ram~106, relogio, 1
instance = comp, \RAM1|ram~234\, RAM1|ram~234, relogio, 1
instance = comp, \RAM1|ram~602\, RAM1|ram~602, relogio, 1
instance = comp, \RAM1|ram~138feeder\, RAM1|ram~138feeder, relogio, 1
instance = comp, \RAM1|ram~138\, RAM1|ram~138, relogio, 1
instance = comp, \RAM1|ram~258\, RAM1|ram~258, relogio, 1
instance = comp, \RAM1|ram~130\, RAM1|ram~130, relogio, 1
instance = comp, \RAM1|ram~266\, RAM1|ram~266, relogio, 1
instance = comp, \RAM1|ram~603\, RAM1|ram~603, relogio, 1
instance = comp, \RAM1|ram~66\, RAM1|ram~66, relogio, 1
instance = comp, \RAM1|ram~194\, RAM1|ram~194, relogio, 1
instance = comp, \RAM1|ram~74\, RAM1|ram~74, relogio, 1
instance = comp, \RAM1|ram~202\, RAM1|ram~202, relogio, 1
instance = comp, \RAM1|ram~601\, RAM1|ram~601, relogio, 1
instance = comp, \RAM1|ram~34\, RAM1|ram~34, relogio, 1
instance = comp, \RAM1|ram~162\, RAM1|ram~162, relogio, 1
instance = comp, \RAM1|ram~42\, RAM1|ram~42, relogio, 1
instance = comp, \RAM1|ram~170\, RAM1|ram~170, relogio, 1
instance = comp, \RAM1|ram~600\, RAM1|ram~600, relogio, 1
instance = comp, \RAM1|ram~604\, RAM1|ram~604, relogio, 1
instance = comp, \RAM1|ram~338\, RAM1|ram~338, relogio, 1
instance = comp, \RAM1|ram~274\, RAM1|ram~274, relogio, 1
instance = comp, \RAM1|ram~282\, RAM1|ram~282, relogio, 1
instance = comp, \RAM1|ram~346\, RAM1|ram~346, relogio, 1
instance = comp, \RAM1|ram~595\, RAM1|ram~595, relogio, 1
instance = comp, \RAM1|ram~466feeder\, RAM1|ram~466feeder, relogio, 1
instance = comp, \RAM1|ram~466\, RAM1|ram~466, relogio, 1
instance = comp, \RAM1|ram~402feeder\, RAM1|ram~402feeder, relogio, 1
instance = comp, \RAM1|ram~402\, RAM1|ram~402, relogio, 1
instance = comp, \RAM1|ram~410\, RAM1|ram~410, relogio, 1
instance = comp, \RAM1|ram~474\, RAM1|ram~474, relogio, 1
instance = comp, \RAM1|ram~597\, RAM1|ram~597, relogio, 1
instance = comp, \RAM1|ram~370\, RAM1|ram~370, relogio, 1
instance = comp, \RAM1|ram~314feeder\, RAM1|ram~314feeder, relogio, 1
instance = comp, \RAM1|ram~314\, RAM1|ram~314, relogio, 1
instance = comp, \RAM1|ram~306\, RAM1|ram~306, relogio, 1
instance = comp, \RAM1|ram~378\, RAM1|ram~378, relogio, 1
instance = comp, \RAM1|ram~596\, RAM1|ram~596, relogio, 1
instance = comp, \RAM1|ram~498\, RAM1|ram~498, relogio, 1
instance = comp, \RAM1|ram~442\, RAM1|ram~442, relogio, 1
instance = comp, \RAM1|ram~434\, RAM1|ram~434, relogio, 1
instance = comp, \RAM1|ram~506\, RAM1|ram~506, relogio, 1
instance = comp, \RAM1|ram~598\, RAM1|ram~598, relogio, 1
instance = comp, \RAM1|ram~599\, RAM1|ram~599, relogio, 1
instance = comp, \RAM1|ram~122feeder\, RAM1|ram~122feeder, relogio, 1
instance = comp, \RAM1|ram~122\, RAM1|ram~122, relogio, 1
instance = comp, \RAM1|ram~82\, RAM1|ram~82, relogio, 1
instance = comp, \RAM1|ram~90\, RAM1|ram~90, relogio, 1
instance = comp, \RAM1|ram~114feeder\, RAM1|ram~114feeder, relogio, 1
instance = comp, \RAM1|ram~114\, RAM1|ram~114, relogio, 1
instance = comp, \RAM1|ram~592\, RAM1|ram~592, relogio, 1
instance = comp, \RAM1|ram~146\, RAM1|ram~146, relogio, 1
instance = comp, \RAM1|ram~178feeder\, RAM1|ram~178feeder, relogio, 1
instance = comp, \RAM1|ram~178\, RAM1|ram~178, relogio, 1
instance = comp, \RAM1|ram~154\, RAM1|ram~154, relogio, 1
instance = comp, \RAM1|ram~186\, RAM1|ram~186, relogio, 1
instance = comp, \RAM1|ram~591\, RAM1|ram~591, relogio, 1
instance = comp, \RAM1|ram~50\, RAM1|ram~50, relogio, 1
instance = comp, \RAM1|ram~18\, RAM1|ram~18, relogio, 1
instance = comp, \RAM1|ram~58\, RAM1|ram~58, relogio, 1
instance = comp, \RAM1|ram~26\, RAM1|ram~26, relogio, 1
instance = comp, \RAM1|ram~590\, RAM1|ram~590, relogio, 1
instance = comp, \RAM1|ram~210\, RAM1|ram~210, relogio, 1
instance = comp, \RAM1|ram~242\, RAM1|ram~242, relogio, 1
instance = comp, \RAM1|ram~218\, RAM1|ram~218, relogio, 1
instance = comp, \RAM1|ram~250\, RAM1|ram~250, relogio, 1
instance = comp, \RAM1|ram~593\, RAM1|ram~593, relogio, 1
instance = comp, \RAM1|ram~594\, RAM1|ram~594, relogio, 1
instance = comp, \RAM1|ram~450\, RAM1|ram~450, relogio, 1
instance = comp, \RAM1|ram~418feeder\, RAM1|ram~418feeder, relogio, 1
instance = comp, \RAM1|ram~418\, RAM1|ram~418, relogio, 1
instance = comp, \RAM1|ram~426\, RAM1|ram~426, relogio, 1
instance = comp, \RAM1|ram~458\, RAM1|ram~458, relogio, 1
instance = comp, \RAM1|ram~606\, RAM1|ram~606, relogio, 1
instance = comp, \RAM1|ram~290\, RAM1|ram~290, relogio, 1
instance = comp, \RAM1|ram~322\, RAM1|ram~322, relogio, 1
instance = comp, \RAM1|ram~298feeder\, RAM1|ram~298feeder, relogio, 1
instance = comp, \RAM1|ram~298\, RAM1|ram~298, relogio, 1
instance = comp, \RAM1|ram~330\, RAM1|ram~330, relogio, 1
instance = comp, \RAM1|ram~605\, RAM1|ram~605, relogio, 1
instance = comp, \RAM1|ram~482\, RAM1|ram~482, relogio, 1
instance = comp, \RAM1|ram~490feeder\, RAM1|ram~490feeder, relogio, 1
instance = comp, \RAM1|ram~490\, RAM1|ram~490, relogio, 1
instance = comp, \RAM1|ram~522\, RAM1|ram~522, relogio, 1
instance = comp, \RAM1|ram~514\, RAM1|ram~514, relogio, 1
instance = comp, \RAM1|ram~608\, RAM1|ram~608, relogio, 1
instance = comp, \RAM1|ram~362feeder\, RAM1|ram~362feeder, relogio, 1
instance = comp, \RAM1|ram~362\, RAM1|ram~362, relogio, 1
instance = comp, \RAM1|ram~354\, RAM1|ram~354, relogio, 1
instance = comp, \RAM1|ram~386\, RAM1|ram~386, relogio, 1
instance = comp, \RAM1|ram~394\, RAM1|ram~394, relogio, 1
instance = comp, \RAM1|ram~607\, RAM1|ram~607, relogio, 1
instance = comp, \RAM1|ram~609\, RAM1|ram~609, relogio, 1
instance = comp, \RAM1|ram~610\, RAM1|ram~610, relogio, 1
instance = comp, \SW_0_7|saida[3]~19\, SW_0_7|saida[3]~19, relogio, 1
instance = comp, \processador|ULA1|Add1~17\, processador|ULA1|Add1~17, relogio, 1
instance = comp, \processador|ULA1|Add0~17\, processador|ULA1|Add0~17, relogio, 1
instance = comp, \processador|ULA1|saida[4]~4\, processador|ULA1|saida[4]~4, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~15\, processador|BANCO_REGISTRADORES|registrador~15, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~23\, processador|BANCO_REGISTRADORES|registrador~23, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~39\, processador|BANCO_REGISTRADORES|registrador~39, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~31\, processador|BANCO_REGISTRADORES|registrador~31, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~47\, processador|BANCO_REGISTRADORES|registrador~47, relogio, 1
instance = comp, \RAM1|ram~307\, RAM1|ram~307, relogio, 1
instance = comp, \RAM1|ram~315\, RAM1|ram~315, relogio, 1
instance = comp, \RAM1|ram~323\, RAM1|ram~323, relogio, 1
instance = comp, \RAM1|ram~331\, RAM1|ram~331, relogio, 1
instance = comp, \RAM1|ram~626\, RAM1|ram~626, relogio, 1
instance = comp, \RAM1|ram~451\, RAM1|ram~451, relogio, 1
instance = comp, \RAM1|ram~435\, RAM1|ram~435, relogio, 1
instance = comp, \RAM1|ram~443\, RAM1|ram~443, relogio, 1
instance = comp, \RAM1|ram~459\, RAM1|ram~459, relogio, 1
instance = comp, \RAM1|ram~627\, RAM1|ram~627, relogio, 1
instance = comp, \RAM1|ram~507\, RAM1|ram~507, relogio, 1
instance = comp, \RAM1|ram~499\, RAM1|ram~499, relogio, 1
instance = comp, \RAM1|ram~523\, RAM1|ram~523, relogio, 1
instance = comp, \RAM1|ram~515\, RAM1|ram~515, relogio, 1
instance = comp, \RAM1|ram~629\, RAM1|ram~629, relogio, 1
instance = comp, \RAM1|ram~371feeder\, RAM1|ram~371feeder, relogio, 1
instance = comp, \RAM1|ram~371\, RAM1|ram~371, relogio, 1
instance = comp, \RAM1|ram~387\, RAM1|ram~387, relogio, 1
instance = comp, \RAM1|ram~379\, RAM1|ram~379, relogio, 1
instance = comp, \RAM1|ram~395\, RAM1|ram~395, relogio, 1
instance = comp, \RAM1|ram~628\, RAM1|ram~628, relogio, 1
instance = comp, \RAM1|ram~630\, RAM1|ram~630, relogio, 1
instance = comp, \RAM1|ram~83\, RAM1|ram~83, relogio, 1
instance = comp, \RAM1|ram~99\, RAM1|ram~99, relogio, 1
instance = comp, \RAM1|ram~91\, RAM1|ram~91, relogio, 1
instance = comp, \RAM1|ram~107\, RAM1|ram~107, relogio, 1
instance = comp, \RAM1|ram~613\, RAM1|ram~613, relogio, 1
instance = comp, \RAM1|ram~227\, RAM1|ram~227, relogio, 1
instance = comp, \RAM1|ram~235\, RAM1|ram~235, relogio, 1
instance = comp, \RAM1|ram~219\, RAM1|ram~219, relogio, 1
instance = comp, \RAM1|ram~211\, RAM1|ram~211, relogio, 1
instance = comp, \RAM1|ram~614\, RAM1|ram~614, relogio, 1
instance = comp, \RAM1|ram~35feeder\, RAM1|ram~35feeder, relogio, 1
instance = comp, \RAM1|ram~35\, RAM1|ram~35, relogio, 1
instance = comp, \RAM1|ram~19\, RAM1|ram~19, relogio, 1
instance = comp, \RAM1|ram~43feeder\, RAM1|ram~43feeder, relogio, 1
instance = comp, \RAM1|ram~43\, RAM1|ram~43, relogio, 1
instance = comp, \RAM1|ram~27\, RAM1|ram~27, relogio, 1
instance = comp, \RAM1|ram~611\, RAM1|ram~611, relogio, 1
instance = comp, \RAM1|ram~163\, RAM1|ram~163, relogio, 1
instance = comp, \RAM1|ram~147feeder\, RAM1|ram~147feeder, relogio, 1
instance = comp, \RAM1|ram~147\, RAM1|ram~147, relogio, 1
instance = comp, \RAM1|ram~155feeder\, RAM1|ram~155feeder, relogio, 1
instance = comp, \RAM1|ram~155\, RAM1|ram~155, relogio, 1
instance = comp, \RAM1|ram~171\, RAM1|ram~171, relogio, 1
instance = comp, \RAM1|ram~612\, RAM1|ram~612, relogio, 1
instance = comp, \RAM1|ram~615\, RAM1|ram~615, relogio, 1
instance = comp, \RAM1|ram~467feeder\, RAM1|ram~467feeder, relogio, 1
instance = comp, \RAM1|ram~467\, RAM1|ram~467, relogio, 1
instance = comp, \RAM1|ram~339feeder\, RAM1|ram~339feeder, relogio, 1
instance = comp, \RAM1|ram~339\, RAM1|ram~339, relogio, 1
instance = comp, \RAM1|ram~483\, RAM1|ram~483, relogio, 1
instance = comp, \RAM1|ram~355\, RAM1|ram~355, relogio, 1
instance = comp, \RAM1|ram~618\, RAM1|ram~618, relogio, 1
instance = comp, \RAM1|ram~299\, RAM1|ram~299, relogio, 1
instance = comp, \RAM1|ram~427feeder\, RAM1|ram~427feeder, relogio, 1
instance = comp, \RAM1|ram~427\, RAM1|ram~427, relogio, 1
instance = comp, \RAM1|ram~283\, RAM1|ram~283, relogio, 1
instance = comp, \RAM1|ram~411feeder\, RAM1|ram~411feeder, relogio, 1
instance = comp, \RAM1|ram~411\, RAM1|ram~411, relogio, 1
instance = comp, \RAM1|ram~617\, RAM1|ram~617, relogio, 1
instance = comp, \RAM1|ram~419feeder\, RAM1|ram~419feeder, relogio, 1
instance = comp, \RAM1|ram~419\, RAM1|ram~419, relogio, 1
instance = comp, \RAM1|ram~291\, RAM1|ram~291, relogio, 1
instance = comp, \RAM1|ram~275feeder\, RAM1|ram~275feeder, relogio, 1
instance = comp, \RAM1|ram~275\, RAM1|ram~275, relogio, 1
instance = comp, \RAM1|ram~403\, RAM1|ram~403, relogio, 1
instance = comp, \RAM1|ram~616\, RAM1|ram~616, relogio, 1
instance = comp, \RAM1|ram~347\, RAM1|ram~347, relogio, 1
instance = comp, \RAM1|ram~475\, RAM1|ram~475, relogio, 1
instance = comp, \RAM1|ram~363feeder\, RAM1|ram~363feeder, relogio, 1
instance = comp, \RAM1|ram~363\, RAM1|ram~363, relogio, 1
instance = comp, \RAM1|ram~491\, RAM1|ram~491, relogio, 1
instance = comp, \RAM1|ram~619\, RAM1|ram~619, relogio, 1
instance = comp, \RAM1|ram~620\, RAM1|ram~620, relogio, 1
instance = comp, \RAM1|ram~75\, RAM1|ram~75, relogio, 1
instance = comp, \RAM1|ram~123\, RAM1|ram~123, relogio, 1
instance = comp, \RAM1|ram~59\, RAM1|ram~59, relogio, 1
instance = comp, \RAM1|ram~139\, RAM1|ram~139, relogio, 1
instance = comp, \RAM1|ram~622\, RAM1|ram~622, relogio, 1
instance = comp, \RAM1|ram~203\, RAM1|ram~203, relogio, 1
instance = comp, \RAM1|ram~187feeder\, RAM1|ram~187feeder, relogio, 1
instance = comp, \RAM1|ram~187\, RAM1|ram~187, relogio, 1
instance = comp, \RAM1|ram~251\, RAM1|ram~251, relogio, 1
instance = comp, \RAM1|ram~267\, RAM1|ram~267, relogio, 1
instance = comp, \RAM1|ram~624\, RAM1|ram~624, relogio, 1
instance = comp, \RAM1|ram~115\, RAM1|ram~115, relogio, 1
instance = comp, \RAM1|ram~67\, RAM1|ram~67, relogio, 1
instance = comp, \RAM1|ram~131\, RAM1|ram~131, relogio, 1
instance = comp, \RAM1|ram~51feeder\, RAM1|ram~51feeder, relogio, 1
instance = comp, \RAM1|ram~51\, RAM1|ram~51, relogio, 1
instance = comp, \RAM1|ram~621\, RAM1|ram~621, relogio, 1
instance = comp, \RAM1|ram~243\, RAM1|ram~243, relogio, 1
instance = comp, \RAM1|ram~195\, RAM1|ram~195, relogio, 1
instance = comp, \RAM1|ram~179\, RAM1|ram~179, relogio, 1
instance = comp, \RAM1|ram~259\, RAM1|ram~259, relogio, 1
instance = comp, \RAM1|ram~623\, RAM1|ram~623, relogio, 1
instance = comp, \RAM1|ram~625\, RAM1|ram~625, relogio, 1
instance = comp, \RAM1|ram~631\, RAM1|ram~631, relogio, 1
instance = comp, \SW_0_7|saida[4]~20\, SW_0_7|saida[4]~20, relogio, 1
instance = comp, \processador|ULA1|Add0~21\, processador|ULA1|Add0~21, relogio, 1
instance = comp, \processador|ULA1|saida[5]~5\, processador|ULA1|saida[5]~5, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~32\, processador|BANCO_REGISTRADORES|registrador~32, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~16\, processador|BANCO_REGISTRADORES|registrador~16, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~40\, processador|BANCO_REGISTRADORES|registrador~40, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~24feeder\, processador|BANCO_REGISTRADORES|registrador~24feeder, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~24\, processador|BANCO_REGISTRADORES|registrador~24, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~48\, processador|BANCO_REGISTRADORES|registrador~48, relogio, 1
instance = comp, \RAM1|ram~420\, RAM1|ram~420, relogio, 1
instance = comp, \RAM1|ram~324feeder\, RAM1|ram~324feeder, relogio, 1
instance = comp, \RAM1|ram~324\, RAM1|ram~324, relogio, 1
instance = comp, \RAM1|ram~292\, RAM1|ram~292, relogio, 1
instance = comp, \RAM1|ram~452\, RAM1|ram~452, relogio, 1
instance = comp, \RAM1|ram~638\, RAM1|ram~638, relogio, 1
instance = comp, \RAM1|ram~388feeder\, RAM1|ram~388feeder, relogio, 1
instance = comp, \RAM1|ram~388\, RAM1|ram~388, relogio, 1
instance = comp, \RAM1|ram~484\, RAM1|ram~484, relogio, 1
instance = comp, \RAM1|ram~356feeder\, RAM1|ram~356feeder, relogio, 1
instance = comp, \RAM1|ram~356\, RAM1|ram~356, relogio, 1
instance = comp, \RAM1|ram~516\, RAM1|ram~516, relogio, 1
instance = comp, \RAM1|ram~640\, RAM1|ram~640, relogio, 1
instance = comp, \RAM1|ram~372\, RAM1|ram~372, relogio, 1
instance = comp, \RAM1|ram~340\, RAM1|ram~340, relogio, 1
instance = comp, \RAM1|ram~500\, RAM1|ram~500, relogio, 1
instance = comp, \RAM1|ram~468\, RAM1|ram~468, relogio, 1
instance = comp, \RAM1|ram~639\, RAM1|ram~639, relogio, 1
instance = comp, \RAM1|ram~276feeder\, RAM1|ram~276feeder, relogio, 1
instance = comp, \RAM1|ram~276\, RAM1|ram~276, relogio, 1
instance = comp, \RAM1|ram~308\, RAM1|ram~308, relogio, 1
instance = comp, \RAM1|ram~404feeder\, RAM1|ram~404feeder, relogio, 1
instance = comp, \RAM1|ram~404\, RAM1|ram~404, relogio, 1
instance = comp, \RAM1|ram~436\, RAM1|ram~436, relogio, 1
instance = comp, \RAM1|ram~637\, RAM1|ram~637, relogio, 1
instance = comp, \RAM1|ram~641\, RAM1|ram~641, relogio, 1
instance = comp, \RAM1|ram~284feeder\, RAM1|ram~284feeder, relogio, 1
instance = comp, \RAM1|ram~284\, RAM1|ram~284, relogio, 1
instance = comp, \RAM1|ram~412\, RAM1|ram~412, relogio, 1
instance = comp, \RAM1|ram~348\, RAM1|ram~348, relogio, 1
instance = comp, \RAM1|ram~476\, RAM1|ram~476, relogio, 1
instance = comp, \RAM1|ram~647\, RAM1|ram~647, relogio, 1
instance = comp, \RAM1|ram~460\, RAM1|ram~460, relogio, 1
instance = comp, \RAM1|ram~332\, RAM1|ram~332, relogio, 1
instance = comp, \RAM1|ram~524feeder\, RAM1|ram~524feeder, relogio, 1
instance = comp, \RAM1|ram~524\, RAM1|ram~524, relogio, 1
instance = comp, \RAM1|ram~396\, RAM1|ram~396, relogio, 1
instance = comp, \RAM1|ram~650\, RAM1|ram~650, relogio, 1
instance = comp, \RAM1|ram~300\, RAM1|ram~300, relogio, 1
instance = comp, \RAM1|ram~428\, RAM1|ram~428, relogio, 1
instance = comp, \RAM1|ram~364\, RAM1|ram~364, relogio, 1
instance = comp, \RAM1|ram~492feeder\, RAM1|ram~492feeder, relogio, 1
instance = comp, \RAM1|ram~492\, RAM1|ram~492, relogio, 1
instance = comp, \RAM1|ram~649\, RAM1|ram~649, relogio, 1
instance = comp, \RAM1|ram~380\, RAM1|ram~380, relogio, 1
instance = comp, \RAM1|ram~316feeder\, RAM1|ram~316feeder, relogio, 1
instance = comp, \RAM1|ram~316\, RAM1|ram~316, relogio, 1
instance = comp, \RAM1|ram~444\, RAM1|ram~444, relogio, 1
instance = comp, \RAM1|ram~508\, RAM1|ram~508, relogio, 1
instance = comp, \RAM1|ram~648\, RAM1|ram~648, relogio, 1
instance = comp, \RAM1|ram~651\, RAM1|ram~651, relogio, 1
instance = comp, \RAM1|ram~124\, RAM1|ram~124, relogio, 1
instance = comp, \RAM1|ram~108\, RAM1|ram~108, relogio, 1
instance = comp, \RAM1|ram~92\, RAM1|ram~92, relogio, 1
instance = comp, \RAM1|ram~140\, RAM1|ram~140, relogio, 1
instance = comp, \RAM1|ram~644\, RAM1|ram~644, relogio, 1
instance = comp, \RAM1|ram~220feeder\, RAM1|ram~220feeder, relogio, 1
instance = comp, \RAM1|ram~220\, RAM1|ram~220, relogio, 1
instance = comp, \RAM1|ram~236\, RAM1|ram~236, relogio, 1
instance = comp, \RAM1|ram~252feeder\, RAM1|ram~252feeder, relogio, 1
instance = comp, \RAM1|ram~252\, RAM1|ram~252, relogio, 1
instance = comp, \RAM1|ram~268\, RAM1|ram~268, relogio, 1
instance = comp, \RAM1|ram~645\, RAM1|ram~645, relogio, 1
instance = comp, \RAM1|ram~76\, RAM1|ram~76, relogio, 1
instance = comp, \RAM1|ram~44\, RAM1|ram~44, relogio, 1
instance = comp, \RAM1|ram~28\, RAM1|ram~28, relogio, 1
instance = comp, \RAM1|ram~60\, RAM1|ram~60, relogio, 1
instance = comp, \RAM1|ram~642\, RAM1|ram~642, relogio, 1
instance = comp, \RAM1|ram~172\, RAM1|ram~172, relogio, 1
instance = comp, \RAM1|ram~188feeder\, RAM1|ram~188feeder, relogio, 1
instance = comp, \RAM1|ram~188\, RAM1|ram~188, relogio, 1
instance = comp, \RAM1|ram~156feeder\, RAM1|ram~156feeder, relogio, 1
instance = comp, \RAM1|ram~156\, RAM1|ram~156, relogio, 1
instance = comp, \RAM1|ram~204feeder\, RAM1|ram~204feeder, relogio, 1
instance = comp, \RAM1|ram~204\, RAM1|ram~204, relogio, 1
instance = comp, \RAM1|ram~643\, RAM1|ram~643, relogio, 1
instance = comp, \RAM1|ram~646\, RAM1|ram~646, relogio, 1
instance = comp, \RAM1|ram~196\, RAM1|ram~196, relogio, 1
instance = comp, \RAM1|ram~164\, RAM1|ram~164, relogio, 1
instance = comp, \RAM1|ram~228\, RAM1|ram~228, relogio, 1
instance = comp, \RAM1|ram~260\, RAM1|ram~260, relogio, 1
instance = comp, \RAM1|ram~635\, RAM1|ram~635, relogio, 1
instance = comp, \RAM1|ram~36\, RAM1|ram~36, relogio, 1
instance = comp, \RAM1|ram~68\, RAM1|ram~68, relogio, 1
instance = comp, \RAM1|ram~100\, RAM1|ram~100, relogio, 1
instance = comp, \RAM1|ram~132\, RAM1|ram~132, relogio, 1
instance = comp, \RAM1|ram~634\, RAM1|ram~634, relogio, 1
instance = comp, \RAM1|ram~148\, RAM1|ram~148, relogio, 1
instance = comp, \RAM1|ram~244\, RAM1|ram~244, relogio, 1
instance = comp, \RAM1|ram~212feeder\, RAM1|ram~212feeder, relogio, 1
instance = comp, \RAM1|ram~212\, RAM1|ram~212, relogio, 1
instance = comp, \RAM1|ram~180\, RAM1|ram~180, relogio, 1
instance = comp, \RAM1|ram~633\, RAM1|ram~633, relogio, 1
instance = comp, \RAM1|ram~20\, RAM1|ram~20, relogio, 1
instance = comp, \RAM1|ram~84\, RAM1|ram~84, relogio, 1
instance = comp, \RAM1|ram~52\, RAM1|ram~52, relogio, 1
instance = comp, \RAM1|ram~116\, RAM1|ram~116, relogio, 1
instance = comp, \RAM1|ram~632\, RAM1|ram~632, relogio, 1
instance = comp, \RAM1|ram~636\, RAM1|ram~636, relogio, 1
instance = comp, \RAM1|ram~652\, RAM1|ram~652, relogio, 1
instance = comp, \SW_0_7|saida[5]~21\, SW_0_7|saida[5]~21, relogio, 1
instance = comp, \processador|ULA1|Add1~21\, processador|ULA1|Add1~21, relogio, 1
instance = comp, \SW[6]~input\, SW[6]~input, relogio, 1
instance = comp, \processador|ULA1|Add0~25\, processador|ULA1|Add0~25, relogio, 1
instance = comp, \processador|MUX1|saida_MUX[6]~6\, processador|MUX1|saida_MUX[6]~6, relogio, 1
instance = comp, \processador|ULA1|saida[6]~6\, processador|ULA1|saida[6]~6, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~25\, processador|BANCO_REGISTRADORES|registrador~25, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~17\, processador|BANCO_REGISTRADORES|registrador~17, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~41\, processador|BANCO_REGISTRADORES|registrador~41, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~33\, processador|BANCO_REGISTRADORES|registrador~33, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~49\, processador|BANCO_REGISTRADORES|registrador~49, relogio, 1
instance = comp, \RAM1|ram~309\, RAM1|ram~309, relogio, 1
instance = comp, \RAM1|ram~69\, RAM1|ram~69, relogio, 1
instance = comp, \RAM1|ram~53\, RAM1|ram~53, relogio, 1
instance = comp, \RAM1|ram~325\, RAM1|ram~325, relogio, 1
instance = comp, \RAM1|ram~654\, RAM1|ram~654, relogio, 1
instance = comp, \RAM1|ram~341feeder\, RAM1|ram~341feeder, relogio, 1
instance = comp, \RAM1|ram~341\, RAM1|ram~341, relogio, 1
instance = comp, \RAM1|ram~85\, RAM1|ram~85, relogio, 1
instance = comp, \RAM1|ram~101\, RAM1|ram~101, relogio, 1
instance = comp, \RAM1|ram~357\, RAM1|ram~357, relogio, 1
instance = comp, \RAM1|ram~655\, RAM1|ram~655, relogio, 1
instance = comp, \RAM1|ram~117\, RAM1|ram~117, relogio, 1
instance = comp, \RAM1|ram~133\, RAM1|ram~133, relogio, 1
instance = comp, \RAM1|ram~373feeder\, RAM1|ram~373feeder, relogio, 1
instance = comp, \RAM1|ram~373\, RAM1|ram~373, relogio, 1
instance = comp, \RAM1|ram~389\, RAM1|ram~389, relogio, 1
instance = comp, \RAM1|ram~656\, RAM1|ram~656, relogio, 1
instance = comp, \RAM1|ram~277feeder\, RAM1|ram~277feeder, relogio, 1
instance = comp, \RAM1|ram~277\, RAM1|ram~277, relogio, 1
instance = comp, \RAM1|ram~37feeder\, RAM1|ram~37feeder, relogio, 1
instance = comp, \RAM1|ram~37\, RAM1|ram~37, relogio, 1
instance = comp, \RAM1|ram~21feeder\, RAM1|ram~21feeder, relogio, 1
instance = comp, \RAM1|ram~21\, RAM1|ram~21, relogio, 1
instance = comp, \RAM1|ram~293\, RAM1|ram~293, relogio, 1
instance = comp, \RAM1|ram~653\, RAM1|ram~653, relogio, 1
instance = comp, \RAM1|ram~657\, RAM1|ram~657, relogio, 1
instance = comp, \RAM1|ram~477feeder\, RAM1|ram~477feeder, relogio, 1
instance = comp, \RAM1|ram~477\, RAM1|ram~477, relogio, 1
instance = comp, \RAM1|ram~237\, RAM1|ram~237, relogio, 1
instance = comp, \RAM1|ram~221feeder\, RAM1|ram~221feeder, relogio, 1
instance = comp, \RAM1|ram~221\, RAM1|ram~221, relogio, 1
instance = comp, \RAM1|ram~493\, RAM1|ram~493, relogio, 1
instance = comp, \RAM1|ram~670\, RAM1|ram~670, relogio, 1
instance = comp, \RAM1|ram~445\, RAM1|ram~445, relogio, 1
instance = comp, \RAM1|ram~461feeder\, RAM1|ram~461feeder, relogio, 1
instance = comp, \RAM1|ram~461\, RAM1|ram~461, relogio, 1
instance = comp, \RAM1|ram~189\, RAM1|ram~189, relogio, 1
instance = comp, \RAM1|ram~205\, RAM1|ram~205, relogio, 1
instance = comp, \RAM1|ram~669\, RAM1|ram~669, relogio, 1
instance = comp, \RAM1|ram~525\, RAM1|ram~525, relogio, 1
instance = comp, \RAM1|ram~253\, RAM1|ram~253, relogio, 1
instance = comp, \RAM1|ram~509\, RAM1|ram~509, relogio, 1
instance = comp, \RAM1|ram~269\, RAM1|ram~269, relogio, 1
instance = comp, \RAM1|ram~671\, RAM1|ram~671, relogio, 1
instance = comp, \RAM1|ram~173\, RAM1|ram~173, relogio, 1
instance = comp, \RAM1|ram~157\, RAM1|ram~157, relogio, 1
instance = comp, \RAM1|ram~413\, RAM1|ram~413, relogio, 1
instance = comp, \RAM1|ram~429\, RAM1|ram~429, relogio, 1
instance = comp, \RAM1|ram~668\, RAM1|ram~668, relogio, 1
instance = comp, \RAM1|ram~672\, RAM1|ram~672, relogio, 1
instance = comp, \RAM1|ram~333feeder\, RAM1|ram~333feeder, relogio, 1
instance = comp, \RAM1|ram~333\, RAM1|ram~333, relogio, 1
instance = comp, \RAM1|ram~77\, RAM1|ram~77, relogio, 1
instance = comp, \RAM1|ram~397\, RAM1|ram~397, relogio, 1
instance = comp, \RAM1|ram~141\, RAM1|ram~141, relogio, 1
instance = comp, \RAM1|ram~661\, RAM1|ram~661, relogio, 1
instance = comp, \RAM1|ram~125\, RAM1|ram~125, relogio, 1
instance = comp, \RAM1|ram~317\, RAM1|ram~317, relogio, 1
instance = comp, \RAM1|ram~61\, RAM1|ram~61, relogio, 1
instance = comp, \RAM1|ram~381\, RAM1|ram~381, relogio, 1
instance = comp, \RAM1|ram~659\, RAM1|ram~659, relogio, 1
instance = comp, \RAM1|ram~45\, RAM1|ram~45, relogio, 1
instance = comp, \RAM1|ram~301\, RAM1|ram~301, relogio, 1
instance = comp, \RAM1|ram~109feeder\, RAM1|ram~109feeder, relogio, 1
instance = comp, \RAM1|ram~109\, RAM1|ram~109, relogio, 1
instance = comp, \RAM1|ram~365\, RAM1|ram~365, relogio, 1
instance = comp, \RAM1|ram~660\, RAM1|ram~660, relogio, 1
instance = comp, \RAM1|ram~285feeder\, RAM1|ram~285feeder, relogio, 1
instance = comp, \RAM1|ram~285\, RAM1|ram~285, relogio, 1
instance = comp, \RAM1|ram~93feeder\, RAM1|ram~93feeder, relogio, 1
instance = comp, \RAM1|ram~93\, RAM1|ram~93, relogio, 1
instance = comp, \RAM1|ram~349\, RAM1|ram~349, relogio, 1
instance = comp, \RAM1|ram~29feeder\, RAM1|ram~29feeder, relogio, 1
instance = comp, \RAM1|ram~29\, RAM1|ram~29, relogio, 1
instance = comp, \RAM1|ram~658\, RAM1|ram~658, relogio, 1
instance = comp, \RAM1|ram~662\, RAM1|ram~662, relogio, 1
instance = comp, \RAM1|ram~149\, RAM1|ram~149, relogio, 1
instance = comp, \RAM1|ram~405\, RAM1|ram~405, relogio, 1
instance = comp, \RAM1|ram~181\, RAM1|ram~181, relogio, 1
instance = comp, \RAM1|ram~437\, RAM1|ram~437, relogio, 1
instance = comp, \RAM1|ram~663\, RAM1|ram~663, relogio, 1
instance = comp, \RAM1|ram~421\, RAM1|ram~421, relogio, 1
instance = comp, \RAM1|ram~453\, RAM1|ram~453, relogio, 1
instance = comp, \RAM1|ram~165\, RAM1|ram~165, relogio, 1
instance = comp, \RAM1|ram~197\, RAM1|ram~197, relogio, 1
instance = comp, \RAM1|ram~664\, RAM1|ram~664, relogio, 1
instance = comp, \RAM1|ram~485\, RAM1|ram~485, relogio, 1
instance = comp, \RAM1|ram~261feeder\, RAM1|ram~261feeder, relogio, 1
instance = comp, \RAM1|ram~261\, RAM1|ram~261, relogio, 1
instance = comp, \RAM1|ram~229\, RAM1|ram~229, relogio, 1
instance = comp, \RAM1|ram~517\, RAM1|ram~517, relogio, 1
instance = comp, \RAM1|ram~666\, RAM1|ram~666, relogio, 1
instance = comp, \RAM1|ram~245\, RAM1|ram~245, relogio, 1
instance = comp, \RAM1|ram~469\, RAM1|ram~469, relogio, 1
instance = comp, \RAM1|ram~501\, RAM1|ram~501, relogio, 1
instance = comp, \RAM1|ram~213\, RAM1|ram~213, relogio, 1
instance = comp, \RAM1|ram~665\, RAM1|ram~665, relogio, 1
instance = comp, \RAM1|ram~667\, RAM1|ram~667, relogio, 1
instance = comp, \RAM1|ram~673\, RAM1|ram~673, relogio, 1
instance = comp, \SW_0_7|saida[6]~22\, SW_0_7|saida[6]~22, relogio, 1
instance = comp, \processador|ULA1|Add1~25\, processador|ULA1|Add1~25, relogio, 1
instance = comp, \SW[7]~input\, SW[7]~input, relogio, 1
instance = comp, \ROM1|memROM~63\, ROM1|memROM~63, relogio, 1
instance = comp, \processador|MUX1|saida_MUX[7]~7\, processador|MUX1|saida_MUX[7]~7, relogio, 1
instance = comp, \processador|ULA1|Add0~29\, processador|ULA1|Add0~29, relogio, 1
instance = comp, \processador|ULA1|saida[7]~7\, processador|ULA1|saida[7]~7, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~26feeder\, processador|BANCO_REGISTRADORES|registrador~26feeder, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~26\, processador|BANCO_REGISTRADORES|registrador~26, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~18\, processador|BANCO_REGISTRADORES|registrador~18, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~34\, processador|BANCO_REGISTRADORES|registrador~34, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~42\, processador|BANCO_REGISTRADORES|registrador~42, relogio, 1
instance = comp, \processador|BANCO_REGISTRADORES|registrador~50\, processador|BANCO_REGISTRADORES|registrador~50, relogio, 1
instance = comp, \RAM1|ram~190feeder\, RAM1|ram~190feeder, relogio, 1
instance = comp, \RAM1|ram~190\, RAM1|ram~190, relogio, 1
instance = comp, \RAM1|ram~438\, RAM1|ram~438, relogio, 1
instance = comp, \RAM1|ram~182\, RAM1|ram~182, relogio, 1
instance = comp, \RAM1|ram~446\, RAM1|ram~446, relogio, 1
instance = comp, \RAM1|ram~680\, RAM1|ram~680, relogio, 1
instance = comp, \RAM1|ram~310\, RAM1|ram~310, relogio, 1
instance = comp, \RAM1|ram~54\, RAM1|ram~54, relogio, 1
instance = comp, \RAM1|ram~62\, RAM1|ram~62, relogio, 1
instance = comp, \RAM1|ram~318\, RAM1|ram~318, relogio, 1
instance = comp, \RAM1|ram~679\, RAM1|ram~679, relogio, 1
instance = comp, \RAM1|ram~118\, RAM1|ram~118, relogio, 1
instance = comp, \RAM1|ram~126\, RAM1|ram~126, relogio, 1
instance = comp, \RAM1|ram~374\, RAM1|ram~374, relogio, 1
instance = comp, \RAM1|ram~382\, RAM1|ram~382, relogio, 1
instance = comp, \RAM1|ram~681\, RAM1|ram~681, relogio, 1
instance = comp, \RAM1|ram~246\, RAM1|ram~246, relogio, 1
instance = comp, \RAM1|ram~254\, RAM1|ram~254, relogio, 1
instance = comp, \RAM1|ram~502\, RAM1|ram~502, relogio, 1
instance = comp, \RAM1|ram~510\, RAM1|ram~510, relogio, 1
instance = comp, \RAM1|ram~682\, RAM1|ram~682, relogio, 1
instance = comp, \RAM1|ram~683\, RAM1|ram~683, relogio, 1
instance = comp, \RAM1|ram~470\, RAM1|ram~470, relogio, 1
instance = comp, \RAM1|ram~214feeder\, RAM1|ram~214feeder, relogio, 1
instance = comp, \RAM1|ram~214\, RAM1|ram~214, relogio, 1
instance = comp, \RAM1|ram~222\, RAM1|ram~222, relogio, 1
instance = comp, \RAM1|ram~478\, RAM1|ram~478, relogio, 1
instance = comp, \RAM1|ram~677\, RAM1|ram~677, relogio, 1
instance = comp, \RAM1|ram~406feeder\, RAM1|ram~406feeder, relogio, 1
instance = comp, \RAM1|ram~406\, RAM1|ram~406, relogio, 1
instance = comp, \RAM1|ram~158feeder\, RAM1|ram~158feeder, relogio, 1
instance = comp, \RAM1|ram~158\, RAM1|ram~158, relogio, 1
instance = comp, \RAM1|ram~150\, RAM1|ram~150, relogio, 1
instance = comp, \RAM1|ram~414\, RAM1|ram~414, relogio, 1
instance = comp, \RAM1|ram~675\, RAM1|ram~675, relogio, 1
instance = comp, \RAM1|ram~342feeder\, RAM1|ram~342feeder, relogio, 1
instance = comp, \RAM1|ram~342\, RAM1|ram~342, relogio, 1
instance = comp, \RAM1|ram~94\, RAM1|ram~94, relogio, 1
instance = comp, \RAM1|ram~86\, RAM1|ram~86, relogio, 1
instance = comp, \RAM1|ram~350\, RAM1|ram~350, relogio, 1
instance = comp, \RAM1|ram~676\, RAM1|ram~676, relogio, 1
instance = comp, \RAM1|ram~22\, RAM1|ram~22, relogio, 1
instance = comp, \RAM1|ram~30\, RAM1|ram~30, relogio, 1
instance = comp, \RAM1|ram~286\, RAM1|ram~286, relogio, 1
instance = comp, \RAM1|ram~278\, RAM1|ram~278, relogio, 1
instance = comp, \RAM1|ram~674\, RAM1|ram~674, relogio, 1
instance = comp, \RAM1|ram~678\, RAM1|ram~678, relogio, 1
instance = comp, \RAM1|ram~38feeder\, RAM1|ram~38feeder, relogio, 1
instance = comp, \RAM1|ram~38\, RAM1|ram~38, relogio, 1
instance = comp, \RAM1|ram~294\, RAM1|ram~294, relogio, 1
instance = comp, \RAM1|ram~46feeder\, RAM1|ram~46feeder, relogio, 1
instance = comp, \RAM1|ram~46\, RAM1|ram~46, relogio, 1
instance = comp, \RAM1|ram~302\, RAM1|ram~302, relogio, 1
instance = comp, \RAM1|ram~684\, RAM1|ram~684, relogio, 1
instance = comp, \RAM1|ram~358feeder\, RAM1|ram~358feeder, relogio, 1
instance = comp, \RAM1|ram~358\, RAM1|ram~358, relogio, 1
instance = comp, \RAM1|ram~110\, RAM1|ram~110, relogio, 1
instance = comp, \RAM1|ram~102\, RAM1|ram~102, relogio, 1
instance = comp, \RAM1|ram~366\, RAM1|ram~366, relogio, 1
instance = comp, \RAM1|ram~686\, RAM1|ram~686, relogio, 1
instance = comp, \RAM1|ram~166\, RAM1|ram~166, relogio, 1
instance = comp, \RAM1|ram~174\, RAM1|ram~174, relogio, 1
instance = comp, \RAM1|ram~422\, RAM1|ram~422, relogio, 1
instance = comp, \RAM1|ram~430\, RAM1|ram~430, relogio, 1
instance = comp, \RAM1|ram~685\, RAM1|ram~685, relogio, 1
instance = comp, \RAM1|ram~486\, RAM1|ram~486, relogio, 1
instance = comp, \RAM1|ram~230\, RAM1|ram~230, relogio, 1
instance = comp, \RAM1|ram~238\, RAM1|ram~238, relogio, 1
instance = comp, \RAM1|ram~494\, RAM1|ram~494, relogio, 1
instance = comp, \RAM1|ram~687\, RAM1|ram~687, relogio, 1
instance = comp, \RAM1|ram~688\, RAM1|ram~688, relogio, 1
instance = comp, \RAM1|ram~206\, RAM1|ram~206, relogio, 1
instance = comp, \RAM1|ram~334\, RAM1|ram~334, relogio, 1
instance = comp, \RAM1|ram~462\, RAM1|ram~462, relogio, 1
instance = comp, \RAM1|ram~78\, RAM1|ram~78, relogio, 1
instance = comp, \RAM1|ram~690\, RAM1|ram~690, relogio, 1
instance = comp, \RAM1|ram~526\, RAM1|ram~526, relogio, 1
instance = comp, \RAM1|ram~398\, RAM1|ram~398, relogio, 1
instance = comp, \RAM1|ram~270\, RAM1|ram~270, relogio, 1
instance = comp, \RAM1|ram~142\, RAM1|ram~142, relogio, 1
instance = comp, \RAM1|ram~692\, RAM1|ram~692, relogio, 1
instance = comp, \RAM1|ram~326feeder\, RAM1|ram~326feeder, relogio, 1
instance = comp, \RAM1|ram~326\, RAM1|ram~326, relogio, 1
instance = comp, \RAM1|ram~70\, RAM1|ram~70, relogio, 1
instance = comp, \RAM1|ram~454\, RAM1|ram~454, relogio, 1
instance = comp, \RAM1|ram~198\, RAM1|ram~198, relogio, 1
instance = comp, \RAM1|ram~689\, RAM1|ram~689, relogio, 1
instance = comp, \RAM1|ram~134\, RAM1|ram~134, relogio, 1
instance = comp, \RAM1|ram~262feeder\, RAM1|ram~262feeder, relogio, 1
instance = comp, \RAM1|ram~262\, RAM1|ram~262, relogio, 1
instance = comp, \RAM1|ram~390feeder\, RAM1|ram~390feeder, relogio, 1
instance = comp, \RAM1|ram~390\, RAM1|ram~390, relogio, 1
instance = comp, \RAM1|ram~518\, RAM1|ram~518, relogio, 1
instance = comp, \RAM1|ram~691\, RAM1|ram~691, relogio, 1
instance = comp, \RAM1|ram~693\, RAM1|ram~693, relogio, 1
instance = comp, \RAM1|ram~694\, RAM1|ram~694, relogio, 1
instance = comp, \SW_0_7|saida[7]~23\, SW_0_7|saida[7]~23, relogio, 1
instance = comp, \processador|ULA1|Add1~29\, processador|ULA1|Add1~29, relogio, 1
instance = comp, \processador|FLAG|DOUT~2\, processador|FLAG|DOUT~2, relogio, 1
instance = comp, \processador|FLAG|DOUT~0\, processador|FLAG|DOUT~0, relogio, 1
instance = comp, \processador|FLAG|DOUT\, processador|FLAG|DOUT, relogio, 1
instance = comp, \processador|MUX2|Equal1~0\, processador|MUX2|Equal1~0, relogio, 1
instance = comp, \processador|incrementaPC|Add0~29\, processador|incrementaPC|Add0~29, relogio, 1
instance = comp, \processador|REG_RET|DOUT[7]\, processador|REG_RET|DOUT[7], relogio, 1
instance = comp, \processador|MUX2|MUX_OUT[7]~7\, processador|MUX2|MUX_OUT[7]~7, relogio, 1
instance = comp, \processador|PC|DOUT[7]\, processador|PC|DOUT[7], relogio, 1
instance = comp, \processador|incrementaPC|Add0~33\, processador|incrementaPC|Add0~33, relogio, 1
instance = comp, \processador|REG_RET|DOUT[8]\, processador|REG_RET|DOUT[8], relogio, 1
instance = comp, \ROM1|memROM~64\, ROM1|memROM~64, relogio, 1
instance = comp, \processador|MUX2|MUX_OUT[8]~8\, processador|MUX2|MUX_OUT[8]~8, relogio, 1
instance = comp, \processador|PC|DOUT[8]~DUPLICATE\, processador|PC|DOUT[8]~DUPLICATE, relogio, 1
instance = comp, \processador|decoderInstru1|saida~3\, processador|decoderInstru1|saida~3, relogio, 1
instance = comp, \RAM1|dado_out~0\, RAM1|dado_out~0, relogio, 1
instance = comp, \SW_0_7|saida[0]~14\, SW_0_7|saida[0]~14, relogio, 1
instance = comp, \SW_0_7|saida[0]~15\, SW_0_7|saida[0]~15, relogio, 1
instance = comp, \SW_0_7|saida[1]~17\, SW_0_7|saida[1]~17, relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[0]~feeder\, logica_LED|REG_LEDS|DOUT[0]~feeder, relogio, 1
instance = comp, \logica_Seven_Seg|comb~0\, logica_Seven_Seg|comb~0, relogio, 1
instance = comp, \logica_LED|comb~0\, logica_LED|comb~0, relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[0]\, logica_LED|REG_LEDS|DOUT[0], relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[1]\, logica_LED|REG_LEDS|DOUT[1], relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[2]\, logica_LED|REG_LEDS|DOUT[2], relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[3]\, logica_LED|REG_LEDS|DOUT[3], relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[4]\, logica_LED|REG_LEDS|DOUT[4], relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[5]~feeder\, logica_LED|REG_LEDS|DOUT[5]~feeder, relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[5]\, logica_LED|REG_LEDS|DOUT[5], relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[6]~feeder\, logica_LED|REG_LEDS|DOUT[6]~feeder, relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[6]\, logica_LED|REG_LEDS|DOUT[6], relogio, 1
instance = comp, \logica_LED|REG_LEDS|DOUT[7]\, logica_LED|REG_LEDS|DOUT[7], relogio, 1
instance = comp, \logica_LED|FlipFlop1|DOUT~0\, logica_LED|FlipFlop1|DOUT~0, relogio, 1
instance = comp, \logica_LED|FlipFlop1|DOUT\, logica_LED|FlipFlop1|DOUT, relogio, 1
instance = comp, \logica_LED|comb~2\, logica_LED|comb~2, relogio, 1
instance = comp, \logica_LED|FlipFlop2|DOUT~0\, logica_LED|FlipFlop2|DOUT~0, relogio, 1
instance = comp, \logica_LED|FlipFlop2|DOUT\, logica_LED|FlipFlop2|DOUT, relogio, 1
instance = comp, \logica_Seven_Seg|comb~4\, logica_Seven_Seg|comb~4, relogio, 1
instance = comp, \logica_Seven_Seg|REG0|DOUT[2]\, logica_Seven_Seg|REG0|DOUT[2], relogio, 1
instance = comp, \logica_Seven_Seg|REG0|DOUT[3]\, logica_Seven_Seg|REG0|DOUT[3], relogio, 1
instance = comp, \logica_Seven_Seg|REG0|DOUT[1]\, logica_Seven_Seg|REG0|DOUT[1], relogio, 1
instance = comp, \logica_Seven_Seg|REG0|DOUT[0]\, logica_Seven_Seg|REG0|DOUT[0], relogio, 1
instance = comp, \logica_Seven_Seg|H0|rascSaida7seg[0]~0\, logica_Seven_Seg|H0|rascSaida7seg[0]~0, relogio, 1
instance = comp, \logica_Seven_Seg|H0|rascSaida7seg[1]~1\, logica_Seven_Seg|H0|rascSaida7seg[1]~1, relogio, 1
instance = comp, \logica_Seven_Seg|H0|rascSaida7seg[2]~2\, logica_Seven_Seg|H0|rascSaida7seg[2]~2, relogio, 1
instance = comp, \logica_Seven_Seg|H0|rascSaida7seg[3]~3\, logica_Seven_Seg|H0|rascSaida7seg[3]~3, relogio, 1
instance = comp, \logica_Seven_Seg|H0|rascSaida7seg[4]~4\, logica_Seven_Seg|H0|rascSaida7seg[4]~4, relogio, 1
instance = comp, \logica_Seven_Seg|H0|rascSaida7seg[5]~5\, logica_Seven_Seg|H0|rascSaida7seg[5]~5, relogio, 1
instance = comp, \logica_Seven_Seg|H0|rascSaida7seg[6]~6\, logica_Seven_Seg|H0|rascSaida7seg[6]~6, relogio, 1
instance = comp, \logica_Seven_Seg|comb~5\, logica_Seven_Seg|comb~5, relogio, 1
instance = comp, \logica_Seven_Seg|REG1|DOUT[0]\, logica_Seven_Seg|REG1|DOUT[0], relogio, 1
instance = comp, \logica_Seven_Seg|REG1|DOUT[2]\, logica_Seven_Seg|REG1|DOUT[2], relogio, 1
instance = comp, \logica_Seven_Seg|REG1|DOUT[3]\, logica_Seven_Seg|REG1|DOUT[3], relogio, 1
instance = comp, \logica_Seven_Seg|REG1|DOUT[1]\, logica_Seven_Seg|REG1|DOUT[1], relogio, 1
instance = comp, \logica_Seven_Seg|H1|rascSaida7seg[0]~0\, logica_Seven_Seg|H1|rascSaida7seg[0]~0, relogio, 1
instance = comp, \logica_Seven_Seg|H1|rascSaida7seg[1]~1\, logica_Seven_Seg|H1|rascSaida7seg[1]~1, relogio, 1
instance = comp, \logica_Seven_Seg|H1|rascSaida7seg[2]~2\, logica_Seven_Seg|H1|rascSaida7seg[2]~2, relogio, 1
instance = comp, \logica_Seven_Seg|H1|rascSaida7seg[3]~3\, logica_Seven_Seg|H1|rascSaida7seg[3]~3, relogio, 1
instance = comp, \logica_Seven_Seg|H1|rascSaida7seg[4]~4\, logica_Seven_Seg|H1|rascSaida7seg[4]~4, relogio, 1
instance = comp, \logica_Seven_Seg|H1|rascSaida7seg[5]~5\, logica_Seven_Seg|H1|rascSaida7seg[5]~5, relogio, 1
instance = comp, \logica_Seven_Seg|H1|rascSaida7seg[6]~6\, logica_Seven_Seg|H1|rascSaida7seg[6]~6, relogio, 1
instance = comp, \logica_Seven_Seg|comb~6\, logica_Seven_Seg|comb~6, relogio, 1
instance = comp, \logica_Seven_Seg|REG2|DOUT[0]\, logica_Seven_Seg|REG2|DOUT[0], relogio, 1
instance = comp, \logica_Seven_Seg|REG2|DOUT[1]\, logica_Seven_Seg|REG2|DOUT[1], relogio, 1
instance = comp, \logica_Seven_Seg|REG2|DOUT[2]\, logica_Seven_Seg|REG2|DOUT[2], relogio, 1
instance = comp, \logica_Seven_Seg|REG2|DOUT[3]\, logica_Seven_Seg|REG2|DOUT[3], relogio, 1
instance = comp, \logica_Seven_Seg|H2|rascSaida7seg[0]~0\, logica_Seven_Seg|H2|rascSaida7seg[0]~0, relogio, 1
instance = comp, \logica_Seven_Seg|H2|rascSaida7seg[1]~1\, logica_Seven_Seg|H2|rascSaida7seg[1]~1, relogio, 1
instance = comp, \logica_Seven_Seg|H2|rascSaida7seg[2]~2\, logica_Seven_Seg|H2|rascSaida7seg[2]~2, relogio, 1
instance = comp, \logica_Seven_Seg|H2|rascSaida7seg[3]~3\, logica_Seven_Seg|H2|rascSaida7seg[3]~3, relogio, 1
instance = comp, \logica_Seven_Seg|H2|rascSaida7seg[4]~4\, logica_Seven_Seg|H2|rascSaida7seg[4]~4, relogio, 1
instance = comp, \logica_Seven_Seg|H2|rascSaida7seg[5]~5\, logica_Seven_Seg|H2|rascSaida7seg[5]~5, relogio, 1
instance = comp, \logica_Seven_Seg|H2|rascSaida7seg[6]~6\, logica_Seven_Seg|H2|rascSaida7seg[6]~6, relogio, 1
instance = comp, \logica_Seven_Seg|comb~7\, logica_Seven_Seg|comb~7, relogio, 1
instance = comp, \logica_Seven_Seg|REG3|DOUT[2]\, logica_Seven_Seg|REG3|DOUT[2], relogio, 1
instance = comp, \logica_Seven_Seg|REG3|DOUT[1]\, logica_Seven_Seg|REG3|DOUT[1], relogio, 1
instance = comp, \logica_Seven_Seg|REG3|DOUT[3]\, logica_Seven_Seg|REG3|DOUT[3], relogio, 1
instance = comp, \logica_Seven_Seg|REG3|DOUT[0]\, logica_Seven_Seg|REG3|DOUT[0], relogio, 1
instance = comp, \logica_Seven_Seg|H3|rascSaida7seg[0]~0\, logica_Seven_Seg|H3|rascSaida7seg[0]~0, relogio, 1
instance = comp, \logica_Seven_Seg|H3|rascSaida7seg[1]~1\, logica_Seven_Seg|H3|rascSaida7seg[1]~1, relogio, 1
instance = comp, \logica_Seven_Seg|H3|rascSaida7seg[2]~2\, logica_Seven_Seg|H3|rascSaida7seg[2]~2, relogio, 1
instance = comp, \logica_Seven_Seg|H3|rascSaida7seg[3]~3\, logica_Seven_Seg|H3|rascSaida7seg[3]~3, relogio, 1
instance = comp, \logica_Seven_Seg|H3|rascSaida7seg[4]~4\, logica_Seven_Seg|H3|rascSaida7seg[4]~4, relogio, 1
instance = comp, \logica_Seven_Seg|H3|rascSaida7seg[5]~5\, logica_Seven_Seg|H3|rascSaida7seg[5]~5, relogio, 1
instance = comp, \logica_Seven_Seg|H3|rascSaida7seg[6]~6\, logica_Seven_Seg|H3|rascSaida7seg[6]~6, relogio, 1
instance = comp, \decoderBloco|Equal3~0\, decoderBloco|Equal3~0, relogio, 1
instance = comp, \logica_Seven_Seg|comb~8\, logica_Seven_Seg|comb~8, relogio, 1
instance = comp, \logica_Seven_Seg|REG4|DOUT[2]\, logica_Seven_Seg|REG4|DOUT[2], relogio, 1
instance = comp, \logica_Seven_Seg|REG4|DOUT[1]\, logica_Seven_Seg|REG4|DOUT[1], relogio, 1
instance = comp, \logica_Seven_Seg|REG4|DOUT[0]\, logica_Seven_Seg|REG4|DOUT[0], relogio, 1
instance = comp, \logica_Seven_Seg|REG4|DOUT[3]\, logica_Seven_Seg|REG4|DOUT[3], relogio, 1
instance = comp, \logica_Seven_Seg|H4|rascSaida7seg[0]~0\, logica_Seven_Seg|H4|rascSaida7seg[0]~0, relogio, 1
instance = comp, \logica_Seven_Seg|H4|rascSaida7seg[1]~1\, logica_Seven_Seg|H4|rascSaida7seg[1]~1, relogio, 1
instance = comp, \logica_Seven_Seg|H4|rascSaida7seg[2]~2\, logica_Seven_Seg|H4|rascSaida7seg[2]~2, relogio, 1
instance = comp, \logica_Seven_Seg|H4|rascSaida7seg[3]~3\, logica_Seven_Seg|H4|rascSaida7seg[3]~3, relogio, 1
instance = comp, \logica_Seven_Seg|H4|rascSaida7seg[4]~4\, logica_Seven_Seg|H4|rascSaida7seg[4]~4, relogio, 1
instance = comp, \logica_Seven_Seg|H4|rascSaida7seg[5]~5\, logica_Seven_Seg|H4|rascSaida7seg[5]~5, relogio, 1
instance = comp, \logica_Seven_Seg|H4|rascSaida7seg[6]~6\, logica_Seven_Seg|H4|rascSaida7seg[6]~6, relogio, 1
instance = comp, \logica_Seven_Seg|comb~9\, logica_Seven_Seg|comb~9, relogio, 1
instance = comp, \logica_Seven_Seg|REG5|DOUT[2]\, logica_Seven_Seg|REG5|DOUT[2], relogio, 1
instance = comp, \logica_Seven_Seg|REG5|DOUT[3]\, logica_Seven_Seg|REG5|DOUT[3], relogio, 1
instance = comp, \logica_Seven_Seg|REG5|DOUT[0]\, logica_Seven_Seg|REG5|DOUT[0], relogio, 1
instance = comp, \logica_Seven_Seg|REG5|DOUT[1]\, logica_Seven_Seg|REG5|DOUT[1], relogio, 1
instance = comp, \logica_Seven_Seg|H5|rascSaida7seg[0]~0\, logica_Seven_Seg|H5|rascSaida7seg[0]~0, relogio, 1
instance = comp, \logica_Seven_Seg|H5|rascSaida7seg[1]~1\, logica_Seven_Seg|H5|rascSaida7seg[1]~1, relogio, 1
instance = comp, \logica_Seven_Seg|H5|rascSaida7seg[2]~2\, logica_Seven_Seg|H5|rascSaida7seg[2]~2, relogio, 1
instance = comp, \logica_Seven_Seg|H5|rascSaida7seg[3]~3\, logica_Seven_Seg|H5|rascSaida7seg[3]~3, relogio, 1
instance = comp, \logica_Seven_Seg|H5|rascSaida7seg[4]~4\, logica_Seven_Seg|H5|rascSaida7seg[4]~4, relogio, 1
instance = comp, \logica_Seven_Seg|H5|rascSaida7seg[5]~5\, logica_Seven_Seg|H5|rascSaida7seg[5]~5, relogio, 1
instance = comp, \logica_Seven_Seg|H5|rascSaida7seg[6]~6\, logica_Seven_Seg|H5|rascSaida7seg[6]~6, relogio, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, relogio, 1
