{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448556191389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448556191416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 11:43:11 2015 " "Processing started: Thu Nov 26 11:43:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448556191416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448556191416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoloMaster -c SoloMaster " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoloMaster -c SoloMaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448556191416 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448556192387 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "SoloMaster.v(7) " "Verilog HDL syntax error at SoloMaster.v(7): illegal character in binary number" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 7 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1448556219240 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "SoloMaster.v(8) " "Verilog HDL syntax error at SoloMaster.v(8): illegal character in binary number" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 8 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1448556219240 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "SoloMaster.v(9) " "Verilog HDL syntax error at SoloMaster.v(9): illegal character in binary number" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 9 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1448556219240 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "SoloMaster.v(10) " "Verilog HDL syntax error at SoloMaster.v(10): illegal character in binary number" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 10 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1448556219240 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"case\";  expecting \"endmodule\" SoloMaster.v(27) " "Verilog HDL syntax error at SoloMaster.v(27) near text \"case\";  expecting \"endmodule\"" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1448556219242 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "create_new_note SoloMaster.v(35) " "Verilog HDL Declaration error at SoloMaster.v(35): identifier \"create_new_note\" is already declared in the present scope" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 35 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1448556219242 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "stop SoloMaster.v(42) " "Verilog HDL Declaration error at SoloMaster.v(42): identifier \"stop\" is already declared in the present scope" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 42 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1448556219242 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "song_generator SoloMaster.v(5) " "Ignored design unit \"song_generator\" at SoloMaster.v(5) due to previous errors" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1448556219242 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "SoloMaster.v(93) " "Verilog HDL syntax error at SoloMaster.v(93): illegal character in binary number" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 93 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1448556219242 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "SoloMaster.v(94) " "Verilog HDL syntax error at SoloMaster.v(94): illegal character in binary number" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 94 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1448556219242 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "SoloMaster.v(95) " "Verilog HDL syntax error at SoloMaster.v(95): illegal character in binary number" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 95 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1448556219242 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "SoloMaster.v(96) " "Verilog HDL syntax error at SoloMaster.v(96): illegal character in binary number" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 96 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Quartus II" 0 -1 1448556219242 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" SoloMaster.v(96) " "Verilog HDL syntax error at SoloMaster.v(96) near text \"=\";  expecting \".\", or \"(\"" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1448556219242 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "D1 SoloMaster.v(96) " "Verilog HDL Declaration error at SoloMaster.v(96): identifier \"D1\" is already declared in the present scope" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 96 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1448556219243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "B1 SoloMaster.v(96) " "Verilog HDL Declaration error at SoloMaster.v(96): identifier \"B1\" is already declared in the present scope" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 96 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1448556219243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Db2 SoloMaster.v(96) " "Verilog HDL Declaration error at SoloMaster.v(96): identifier \"Db2\" is already declared in the present scope" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 96 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1448556219243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "D2 SoloMaster.v(96) " "Verilog HDL Declaration error at SoloMaster.v(96): identifier \"D2\" is already declared in the present scope" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 96 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1448556219243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "E2 SoloMaster.v(97) " "Verilog HDL Declaration error at SoloMaster.v(97): identifier \"E2\" is already declared in the present scope" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 97 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1448556219243 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "F2 SoloMaster.v(97) " "Verilog HDL Declaration error at SoloMaster.v(97): identifier \"F2\" is already declared in the present scope" {  } { { "SoloMaster.v" "" { Text "/home/katherine/Documents/ECE241/ProjectSoloMaster/SoloMaster/SoloMaster.v" 97 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1448556219243 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "986 " "Peak virtual memory: 986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448556219432 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 26 11:43:39 2015 " "Processing ended: Thu Nov 26 11:43:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448556219432 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448556219432 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448556219432 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448556219432 ""}
