# Generated by Yosys 0.26+50 (git sha1 0f2d226ae, x86_64-w64-mingw32-g++ 9.2.1 -Os)
autoidx 1516
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
module \ICESTORM_LC
  parameter \LUT_INIT 16'0000000000000000
  parameter \NEG_CLK 1'0
  parameter \CARRY_ENABLE 1'0
  parameter \DFF_ENABLE 1'0
  parameter \SET_NORESET 1'0
  parameter \ASYNC_SR 1'0
  parameter \CIN_CONST 1'0
  parameter \CIN_SET 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
  wire input 7 \CEN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
  wire input 5 \CIN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
  wire input 6 \CLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
  wire output 11 \COUT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
  wire input 1 \I0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
  wire input 2 \I1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
  wire input 3 \I2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
  wire input 4 \I3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
  wire output 9 \LO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
  wire output 10 \O
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
  wire input 8 \SR
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2231.2-2231.43"
  cell $specify2 $specify$155
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 105
    parameter signed \T_FALL_MIN 85
    parameter signed \T_FALL_TYP 94
    parameter signed \T_RISE_MAX 126
    parameter signed \T_RISE_MIN 101
    parameter signed \T_RISE_TYP 112
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2233.2-2233.41"
  cell $specify2 $specify$156
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 386
    parameter signed \T_FALL_MIN 310
    parameter signed \T_FALL_TYP 343
    parameter signed \T_RISE_MAX 449
    parameter signed \T_RISE_MIN 361
    parameter signed \T_RISE_TYP 399
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2235.2-2235.42"
  cell $specify2 $specify$157
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 386
    parameter signed \T_FALL_MIN 310
    parameter signed \T_FALL_TYP 343
    parameter signed \T_RISE_MAX 365
    parameter signed \T_RISE_MIN 293
    parameter signed \T_RISE_TYP 324
    connect \DST \LO
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2237.2-2237.44"
  cell $specify2 $specify$158
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 245
    parameter signed \T_FALL_MIN 197
    parameter signed \T_FALL_TYP 218
    parameter signed \T_RISE_MAX 259
    parameter signed \T_RISE_MIN 209
    parameter signed \T_RISE_TYP 231
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2239.2-2239.41"
  cell $specify2 $specify$159
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 379
    parameter signed \T_FALL_MIN 304
    parameter signed \T_FALL_TYP 337
    parameter signed \T_RISE_MAX 400
    parameter signed \T_RISE_MIN 321
    parameter signed \T_RISE_TYP 355
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2241.2-2241.42"
  cell $specify2 $specify$160
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 379
    parameter signed \T_FALL_MIN 304
    parameter signed \T_FALL_TYP 337
    parameter signed \T_RISE_MAX 323
    parameter signed \T_RISE_MIN 259
    parameter signed \T_RISE_TYP 287
    connect \DST \LO
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2243.2-2243.44"
  cell $specify2 $specify$161
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 133
    parameter signed \T_FALL_MIN 107
    parameter signed \T_FALL_TYP 118
    parameter signed \T_RISE_MAX 231
    parameter signed \T_RISE_MIN 186
    parameter signed \T_RISE_TYP 206
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2245.2-2245.41"
  cell $specify2 $specify$162
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 351
    parameter signed \T_FALL_MIN 282
    parameter signed \T_FALL_TYP 312
    parameter signed \T_RISE_MAX 379
    parameter signed \T_RISE_MIN 304
    parameter signed \T_RISE_TYP 337
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2247.2-2247.42"
  cell $specify2 $specify$163
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 288
    parameter signed \T_FALL_MIN 231
    parameter signed \T_FALL_TYP 256
    parameter signed \T_RISE_MAX 316
    parameter signed \T_RISE_MIN 254
    parameter signed \T_RISE_TYP 281
    connect \DST \LO
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2249.2-2249.41"
  cell $specify2 $specify$164
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 288
    parameter signed \T_FALL_MIN 231
    parameter signed \T_FALL_TYP 256
    parameter signed \T_RISE_MAX 316
    parameter signed \T_RISE_MIN 254
    parameter signed \T_RISE_TYP 281
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I3
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2251.2-2251.42"
  cell $specify2 $specify$165
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 274
    parameter signed \T_FALL_MIN 220
    parameter signed \T_FALL_TYP 243
    parameter signed \T_RISE_MAX 267
    parameter signed \T_RISE_MIN 214
    parameter signed \T_RISE_TYP 237
    connect \DST \LO
    connect \EN 1'1
    connect \SRC \I3
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2253.2-2253.59"
  cell $specify3 $specify$166
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 540
    parameter signed \T_FALL_MIN 434
    parameter signed \T_FALL_TYP 480
    parameter signed \T_RISE_MAX 540
    parameter signed \T_RISE_MIN 434
    parameter signed \T_RISE_TYP 480
    connect \DAT 1'x
    connect \DST \O
    connect \EN 1'1
    connect \SRC \CLK
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2255.2-2255.41"
  cell $specify2 $specify$167
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 599
    parameter signed \T_FALL_MIN 482
    parameter signed \T_FALL_TYP 533
    parameter signed \T_RISE_MAX 599
    parameter signed \T_RISE_MIN 482
    parameter signed \T_RISE_TYP 535
    connect \DST \O
    connect \EN 1'1
    connect \SRC \SR
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2257.2-2257.58"
  cell $specrule $specify$168
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 470
    parameter signed \T_LIMIT_MIN 378
    parameter signed \T_LIMIT_TYP 418
    connect \DST \I0
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2259.2-2259.58"
  cell $specrule $specify$169
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 400
    parameter signed \T_LIMIT_MIN 321
    parameter signed \T_LIMIT_TYP 355
    connect \DST \I0
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2260.2-2260.58"
  cell $specrule $specify$170
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 470
    parameter signed \T_LIMIT_MIN 378
    parameter signed \T_LIMIT_TYP 418
    connect \DST \I0
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2261.2-2261.58"
  cell $specrule $specify$171
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 400
    parameter signed \T_LIMIT_MIN 321
    parameter signed \T_LIMIT_TYP 355
    connect \DST \I0
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2263.2-2263.58"
  cell $specrule $specify$172
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 400
    parameter signed \T_LIMIT_MIN 321
    parameter signed \T_LIMIT_TYP 355
    connect \DST \I1
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2265.2-2265.58"
  cell $specrule $specify$173
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 379
    parameter signed \T_LIMIT_MIN 304
    parameter signed \T_LIMIT_TYP 337
    connect \DST \I1
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2266.2-2266.58"
  cell $specrule $specify$174
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 400
    parameter signed \T_LIMIT_MIN 321
    parameter signed \T_LIMIT_TYP 355
    connect \DST \I1
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2267.2-2267.58"
  cell $specrule $specify$175
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 379
    parameter signed \T_LIMIT_MIN 304
    parameter signed \T_LIMIT_TYP 337
    connect \DST \I1
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2269.2-2269.58"
  cell $specrule $specify$176
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 372
    parameter signed \T_LIMIT_MIN 299
    parameter signed \T_LIMIT_TYP 330
    connect \DST \I2
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2271.2-2271.58"
  cell $specrule $specify$177
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 323
    parameter signed \T_LIMIT_MIN 259
    parameter signed \T_LIMIT_TYP 287
    connect \DST \I2
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2272.2-2272.58"
  cell $specrule $specify$178
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 372
    parameter signed \T_LIMIT_MIN 299
    parameter signed \T_LIMIT_TYP 330
    connect \DST \I2
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2273.2-2273.58"
  cell $specrule $specify$179
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 323
    parameter signed \T_LIMIT_MIN 259
    parameter signed \T_LIMIT_TYP 287
    connect \DST \I2
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2275.2-2275.58"
  cell $specrule $specify$180
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 220
    parameter signed \T_LIMIT_TYP 243
    connect \DST \I3
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2277.2-2277.58"
  cell $specrule $specify$181
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 217
    parameter signed \T_LIMIT_MIN 175
    parameter signed \T_LIMIT_TYP 183
    connect \DST \I3
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2278.2-2278.58"
  cell $specrule $specify$182
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 220
    parameter signed \T_LIMIT_TYP 243
    connect \DST \I3
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2279.2-2279.58"
  cell $specrule $specify$183
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 217
    parameter signed \T_LIMIT_MIN 175
    parameter signed \T_LIMIT_TYP 183
    connect \DST \I3
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2281.2-2281.53"
  cell $specrule $specify$184
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 0
    parameter signed \T_LIMIT_MIN 0
    parameter signed \T_LIMIT_TYP 0
    connect \DST \CEN
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2283.2-2283.53"
  cell $specrule $specify$185
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 0
    parameter signed \T_LIMIT_MIN 0
    parameter signed \T_LIMIT_TYP 0
    connect \DST \CEN
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2285.2-2285.58"
  cell $specrule $specify$186
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 163
    parameter signed \T_LIMIT_TYP 181
    connect \DST \SR
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2287.2-2287.58"
  cell $specrule $specify$187
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 140
    parameter signed \T_LIMIT_MIN 113
    parameter signed \T_LIMIT_TYP 125
    connect \DST \SR
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2288.2-2288.58"
  cell $specrule $specify$188
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 163
    parameter signed \T_LIMIT_TYP 181
    connect \DST \SR
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2289.2-2289.58"
  cell $specrule $specify$189
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 140
    parameter signed \T_LIMIT_MIN 113
    parameter signed \T_LIMIT_TYP 125
    connect \DST \SR
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
module \ICESTORM_RAM
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \NEG_CLK_R 1'0
  parameter \NEG_CLK_W 1'0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
  wire input 60 \MASK_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
  wire input 59 \MASK_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
  wire input 50 \MASK_10
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
  wire input 49 \MASK_11
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
  wire input 48 \MASK_12
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
  wire input 47 \MASK_13
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
  wire input 46 \MASK_14
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
  wire input 45 \MASK_15
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
  wire input 58 \MASK_2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
  wire input 57 \MASK_3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
  wire input 56 \MASK_4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
  wire input 55 \MASK_5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
  wire input 54 \MASK_6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
  wire input 53 \MASK_7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
  wire input 52 \MASK_8
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
  wire input 51 \MASK_9
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
  wire input 30 \RADDR_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
  wire input 29 \RADDR_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
  wire input 20 \RADDR_10
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
  wire input 28 \RADDR_2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
  wire input 27 \RADDR_3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
  wire input 26 \RADDR_4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
  wire input 25 \RADDR_5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
  wire input 24 \RADDR_6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
  wire input 23 \RADDR_7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
  wire input 22 \RADDR_8
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
  wire input 21 \RADDR_9
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
  wire input 17 \RCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
  wire input 18 \RCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
  wire output 16 \RDATA_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
  wire output 15 \RDATA_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
  wire output 6 \RDATA_10
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
  wire output 5 \RDATA_11
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
  wire output 4 \RDATA_12
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
  wire output 3 \RDATA_13
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
  wire output 2 \RDATA_14
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
  wire output 1 \RDATA_15
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
  wire output 14 \RDATA_2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
  wire output 13 \RDATA_3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
  wire output 12 \RDATA_4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
  wire output 11 \RDATA_5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
  wire output 10 \RDATA_6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
  wire output 9 \RDATA_7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
  wire output 8 \RDATA_8
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
  wire output 7 \RDATA_9
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
  wire input 19 \RE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
  wire input 44 \WADDR_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
  wire input 43 \WADDR_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
  wire input 34 \WADDR_10
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
  wire input 42 \WADDR_2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
  wire input 41 \WADDR_3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
  wire input 40 \WADDR_4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
  wire input 39 \WADDR_5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
  wire input 38 \WADDR_6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
  wire input 37 \WADDR_7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
  wire input 36 \WADDR_8
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
  wire input 35 \WADDR_9
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
  wire input 31 \WCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
  wire input 32 \WCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
  wire input 76 \WDATA_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
  wire input 75 \WDATA_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
  wire input 66 \WDATA_10
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
  wire input 65 \WDATA_11
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
  wire input 64 \WDATA_12
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
  wire input 63 \WDATA_13
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
  wire input 62 \WDATA_14
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
  wire input 61 \WDATA_15
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
  wire input 74 \WDATA_2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
  wire input 73 \WDATA_3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
  wire input 72 \WDATA_4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
  wire input 71 \WDATA_5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
  wire input 70 \WDATA_6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
  wire input 69 \WDATA_7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
  wire input 68 \WDATA_8
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
  wire input 67 \WDATA_9
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
  wire input 33 \WE
end
attribute \blackbox 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:228.1-260.10"
module \SB_CARRY
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:228.43-228.45"
  wire input 4 \CI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:228.25-228.27"
  wire output 1 \CO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:228.35-228.37"
  wire input 2 \I0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:228.39-228.41"
  wire input 3 \I1
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:265.1-300.10"
module \SB_DFF
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:267.8-267.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:267.11-267.12"
  wire input 3 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:266.13-266.14"
  wire output 1 \Q
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:303.1-347.10"
module \SB_DFFE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:305.8-305.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:307.8-307.9"
  wire input 4 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:306.8-306.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:304.13-304.14"
  wire output 1 \Q
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:653.1-730.10"
module \SB_DFFER
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:655.8-655.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:658.8-658.9"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:656.8-656.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:654.13-654.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:657.8-657.9"
  wire input 4 \R
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:794.1-871.10"
module \SB_DFFES
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:796.8-796.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:799.8-799.9"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:797.8-797.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:795.13-795.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:798.8-798.9"
  wire input 4 \S
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:592.1-650.10"
module \SB_DFFESR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:594.8-594.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:597.8-597.9"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:595.8-595.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:593.13-593.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:596.8-596.9"
  wire input 4 \R
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:733.1-791.10"
module \SB_DFFESS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:735.8-735.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:738.8-738.9"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:736.8-736.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:734.13-734.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:737.8-737.9"
  wire input 4 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:876.1-911.10"
module \SB_DFFN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:878.8-878.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:878.11-878.12"
  wire input 3 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:877.13-877.14"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:914.1-958.10"
module \SB_DFFNE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:916.8-916.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:918.8-918.9"
  wire input 4 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:917.8-917.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:915.13-915.14"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
module \SB_DFFNER
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
  wire input 4 \R
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
module \SB_DFFNES
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
  wire input 4 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
module \SB_DFFNESR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
  wire input 4 \R
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
module \SB_DFFNESS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
  wire input 4 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
module \SB_DFFNR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
  wire input 3 \R
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
module \SB_DFFNS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
  wire input 3 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:961.1-1008.10"
module \SB_DFFNSR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:963.8-963.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:963.14-963.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:962.13-962.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:963.11-963.12"
  wire input 3 \R
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
module \SB_DFFNSS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
  wire input 3 \S
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:400.1-468.10"
module \SB_DFFR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:402.8-402.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:402.14-402.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:401.13-401.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:402.11-402.12"
  wire input 3 \R
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:521.1-589.10"
module \SB_DFFS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:523.8-523.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:523.14-523.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:522.13-522.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:523.11-523.12"
  wire input 3 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:350.1-397.10"
module \SB_DFFSR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:352.8-352.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:352.14-352.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:351.13-351.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:352.11-352.12"
  wire input 3 \R
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:471.1-518.10"
module \SB_DFFSS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:473.8-473.9"
  wire input 2 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:473.14-473.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:472.13-472.14"
  wire output 1 \Q
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:473.11-473.12"
  wire input 3 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
module \SB_FILTER_50NS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
  wire input 1 \FILTERIN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
  wire output 2 \FILTEROUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:162.1-172.10"
module \SB_GB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:164.9-164.29"
  wire output 2 \GLOBAL_BUFFER_OUTPUT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:163.9-163.37"
  wire input 1 \USER_SIGNAL_TO_GLOBAL_BUFFER
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:123.1-160.10"
module \SB_GB_IO
  parameter \PIN_TYPE 6'000000
  parameter \PULLUP 1'0
  parameter \NEG_TRIGGER 1'0
  parameter \IO_STANDARD "SB_LVCMOS"
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:127.9-127.21"
  wire input 4 \CLOCK_ENABLE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:133.9-133.15"
  wire output 10 \D_IN_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:134.9-134.15"
  wire output 11 \D_IN_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:131.9-131.16"
  wire input 8 \D_OUT_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:132.9-132.16"
  wire input 9 \D_OUT_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:125.9-125.29"
  wire output 2 \GLOBAL_BUFFER_OUTPUT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:128.9-128.18"
  wire input 5 \INPUT_CLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:126.9-126.26"
  wire input 3 \LATCH_INPUT_VALUE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:129.9-129.19"
  wire input 6 \OUTPUT_CLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:130.9-130.22"
  wire input 7 \OUTPUT_ENABLE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:124.9-124.20"
  wire inout 1 \PACKAGE_PIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
module \SB_HFOSC
  parameter \TRIM_EN "0b0"
  parameter \CLKHF_DIV "0b00"
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
  wire output 13 \CLKHF
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
  wire input 12 \CLKHFEN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
  wire input 11 \CLKHFPU
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
  wire input 1 \TRIM0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
  wire input 2 \TRIM1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
  wire input 3 \TRIM2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
  wire input 4 \TRIM3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
  wire input 5 \TRIM4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
  wire input 6 \TRIM5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
  wire input 7 \TRIM6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
  wire input 8 \TRIM7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
  wire input 9 \TRIM8
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
  wire input 10 \TRIM9
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
module \SB_I2C
  parameter \I2C_SLAVE_INIT_ADDR "0b1111100001"
  parameter \BUS_ADDR74 "0b0001"
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
  wire output 31 \I2CIRQ
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
  wire output 32 \I2CWKUP
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
  wire output 30 \SBACKO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
  wire input 11 \SBADRI0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
  wire input 10 \SBADRI1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
  wire input 9 \SBADRI2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
  wire input 8 \SBADRI3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
  wire input 7 \SBADRI4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
  wire input 6 \SBADRI5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
  wire input 5 \SBADRI6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
  wire input 4 \SBADRI7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
  wire input 1 \SBCLKI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
  wire input 19 \SBDATI0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
  wire input 18 \SBDATI1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
  wire input 17 \SBDATI2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
  wire input 16 \SBDATI3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
  wire input 15 \SBDATI4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
  wire input 14 \SBDATI5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
  wire input 13 \SBDATI6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
  wire input 12 \SBDATI7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
  wire output 29 \SBDATO0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
  wire output 28 \SBDATO1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
  wire output 27 \SBDATO2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
  wire output 26 \SBDATO3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
  wire output 25 \SBDATO4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
  wire output 24 \SBDATO5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
  wire output 23 \SBDATO6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
  wire output 22 \SBDATO7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
  wire input 2 \SBRWI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
  wire input 3 \SBSTBI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
  wire input 20 \SCLI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
  wire output 33 \SCLO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
  wire output 34 \SCLOE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
  wire input 21 \SDAI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
  wire output 35 \SDAO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
  wire output 36 \SDAOE
end
attribute \blackbox 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:17.1-121.10"
module \SB_IO
  parameter \PIN_TYPE 6'000000
  parameter \PULLUP 1'0
  parameter \NEG_TRIGGER 1'0
  parameter \IO_STANDARD "SB_LVCMOS"
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:20.9-20.21"
  wire input 3 \CLOCK_ENABLE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:26.9-26.15"
  wire output 9 \D_IN_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:27.9-27.15"
  wire output 10 \D_IN_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:24.9-24.16"
  wire input 7 \D_OUT_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:25.9-25.16"
  wire input 8 \D_OUT_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:21.9-21.18"
  wire input 4 \INPUT_CLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:19.9-19.26"
  wire input 2 \LATCH_INPUT_VALUE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:22.9-22.19"
  wire input 5 \OUTPUT_CLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:23.9-23.22"
  wire input 6 \OUTPUT_ENABLE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:18.9-18.20"
  wire inout 1 \PACKAGE_PIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
module \SB_IO_I3C
  parameter \PIN_TYPE 6'000000
  parameter \PULLUP 1'0
  parameter \WEAK_PULLUP 1'0
  parameter \NEG_TRIGGER 1'0
  parameter \IO_STANDARD "SB_LVCMOS"
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
  wire input 3 \CLOCK_ENABLE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
  wire output 9 \D_IN_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
  wire output 10 \D_IN_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
  wire input 7 \D_OUT_0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
  wire input 8 \D_OUT_1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
  wire input 4 \INPUT_CLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
  wire input 2 \LATCH_INPUT_VALUE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
  wire input 5 \OUTPUT_CLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
  wire input 6 \OUTPUT_ENABLE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
  wire inout 1 \PACKAGE_PIN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
  wire input 11 \PU_ENB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
  wire input 12 \WEAK_PU_ENB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
module \SB_IO_OD
  parameter \PIN_TYPE 6'000000
  parameter \NEG_TRIGGER 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
  wire input 3 \CLOCKENABLE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
  wire output 10 \DIN0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
  wire output 9 \DIN1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
  wire input 8 \DOUT0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
  wire input 7 \DOUT1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
  wire input 4 \INPUTCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
  wire input 2 \LATCHINPUTVALUE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
  wire input 5 \OUTPUTCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
  wire input 6 \OUTPUTENABLE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
  wire inout 1 \PACKAGEPIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
module \SB_LEDDA_IP
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
  wire input 14 \LEDDADDR0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
  wire input 13 \LEDDADDR1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
  wire input 12 \LEDDADDR2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
  wire input 11 \LEDDADDR3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
  wire input 2 \LEDDCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
  wire input 1 \LEDDCS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
  wire input 10 \LEDDDAT0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
  wire input 9 \LEDDDAT1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
  wire input 8 \LEDDDAT2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
  wire input 7 \LEDDDAT3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
  wire input 6 \LEDDDAT4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
  wire input 5 \LEDDDAT5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
  wire input 4 \LEDDDAT6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
  wire input 3 \LEDDDAT7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
  wire input 15 \LEDDDEN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
  wire input 16 \LEDDEXE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
  wire output 21 \LEDDON
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
  wire input 17 \LEDDRST
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
  wire output 18 \PWMOUT0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
  wire output 19 \PWMOUT1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
  wire output 20 \PWMOUT2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
module \SB_LED_DRV_CUR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
  wire input 1 \EN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
  wire output 2 \LEDPU
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
module \SB_LFOSC
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
  wire output 3 \CLKLF
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
  wire input 2 \CLKLFEN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
  wire input 1 \CLKLFPU
end
attribute \abc9_lut 1
attribute \blackbox 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:177.1-225.10"
module \SB_LUT4
  parameter \LUT_INIT 16'0000000000000000
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:178.9-178.10"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
module \SB_MAC16
  parameter \NEG_TRIGGER 1'0
  parameter \C_REG 1'0
  parameter \A_REG 1'0
  parameter \B_REG 1'0
  parameter \D_REG 1'0
  parameter \TOP_8x8_MULT_REG 1'0
  parameter \BOT_8x8_MULT_REG 1'0
  parameter \PIPELINE_16x16_MULT_REG1 1'0
  parameter \PIPELINE_16x16_MULT_REG2 1'0
  parameter \TOPOUTPUT_SELECT 2'00
  parameter \TOPADDSUB_LOWERINPUT 2'00
  parameter \TOPADDSUB_UPPERINPUT 1'0
  parameter \TOPADDSUB_CARRYSELECT 2'00
  parameter \BOTOUTPUT_SELECT 2'00
  parameter \BOTADDSUB_LOWERINPUT 2'00
  parameter \BOTADDSUB_UPPERINPUT 1'0
  parameter \BOTADDSUB_CARRYSELECT 2'00
  parameter \MODE_8x8 1'0
  parameter \A_SIGNED 1'0
  parameter \B_SIGNED 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
  wire width 16 input 4 \A
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
  wire input 22 \ACCUMCI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
  wire output 26 \ACCUMCO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
  wire input 18 \ADDSUBBOT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
  wire input 17 \ADDSUBTOP
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
  wire input 7 \AHOLD
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
  wire width 16 input 5 \B
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
  wire input 8 \BHOLD
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
  wire width 16 input 3 \C
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
  wire input 2 \CE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
  wire input 9 \CHOLD
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
  wire input 21 \CI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
  wire input 1 \CLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
  wire output 25 \CO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
  wire width 16 input 6 \D
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
  wire input 10 \DHOLD
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
  wire input 12 \IRSTBOT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
  wire input 11 \IRSTTOP
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
  wire width 32 output 24 \O
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
  wire input 20 \OHOLDBOT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
  wire input 19 \OHOLDTOP
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
  wire input 16 \OLOADBOT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
  wire input 15 \OLOADTOP
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
  wire input 14 \ORSTBOT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
  wire input 13 \ORSTTOP
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
  wire input 23 \SIGNEXTIN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
  wire output 27 \SIGNEXTOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
module \SB_PLL40_2F_CORE
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 1'0
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT_PORTA "GENCLK"
  parameter \PLLOUT_SELECT_PORTB "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE_PORTA 1'0
  parameter \ENABLE_ICEGATE_PORTB 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
  wire input 9 \BYPASS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
  wire width 8 input 7 \DYNAMICDELAY
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
  wire input 6 \EXTFEEDBACK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
  wire input 11 \LATCHINPUTVALUE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
  wire output 8 \LOCK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
  wire output 2 \PLLOUTCOREA
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
  wire output 4 \PLLOUTCOREB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
  wire output 3 \PLLOUTGLOBALA
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
  wire output 5 \PLLOUTGLOBALB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
  wire input 1 \REFERENCECLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
  wire input 10 \RESETB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
  wire input 14 \SCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
  wire input 13 \SDI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
  wire output 12 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
module \SB_PLL40_2F_PAD
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 2'00
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT_PORTA "GENCLK"
  parameter \PLLOUT_SELECT_PORTB "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE_PORTA 1'0
  parameter \ENABLE_ICEGATE_PORTB 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
  wire input 9 \BYPASS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
  wire width 8 input 7 \DYNAMICDELAY
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
  wire input 6 \EXTFEEDBACK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
  wire input 11 \LATCHINPUTVALUE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
  wire output 8 \LOCK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
  wire input 1 \PACKAGEPIN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
  wire output 2 \PLLOUTCOREA
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
  wire output 4 \PLLOUTCOREB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
  wire output 3 \PLLOUTGLOBALA
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
  wire output 5 \PLLOUTGLOBALB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
  wire input 10 \RESETB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
  wire input 14 \SCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
  wire input 13 \SDI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
  wire output 12 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
module \SB_PLL40_2_PAD
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 1'0
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT_PORTB "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE_PORTA 1'0
  parameter \ENABLE_ICEGATE_PORTB 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
  wire input 9 \BYPASS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
  wire width 8 input 7 \DYNAMICDELAY
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
  wire input 6 \EXTFEEDBACK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
  wire input 11 \LATCHINPUTVALUE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
  wire output 8 \LOCK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
  wire input 1 \PACKAGEPIN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
  wire output 2 \PLLOUTCOREA
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
  wire output 4 \PLLOUTCOREB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
  wire output 3 \PLLOUTGLOBALA
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
  wire output 5 \PLLOUTGLOBALB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
  wire input 10 \RESETB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
  wire input 14 \SCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
  wire input 13 \SDI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
  wire output 12 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
module \SB_PLL40_CORE
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 1'0
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
  wire input 7 \BYPASS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
  wire width 8 input 5 \DYNAMICDELAY
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
  wire input 4 \EXTFEEDBACK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
  wire input 9 \LATCHINPUTVALUE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
  wire output 6 \LOCK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
  wire output 2 \PLLOUTCORE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
  wire output 3 \PLLOUTGLOBAL
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
  wire input 1 \REFERENCECLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
  wire input 8 \RESETB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
  wire input 12 \SCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
  wire input 11 \SDI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
  wire output 10 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
module \SB_PLL40_PAD
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 1'0
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
  wire input 7 \BYPASS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
  wire width 8 input 5 \DYNAMICDELAY
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
  wire input 4 \EXTFEEDBACK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
  wire input 9 \LATCHINPUTVALUE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
  wire output 6 \LOCK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
  wire input 1 \PACKAGEPIN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
  wire output 2 \PLLOUTCORE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
  wire output 3 \PLLOUTGLOBAL
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
  wire input 8 \RESETB
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
  wire input 12 \SCLK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
  wire input 11 \SDI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
  wire output 10 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
module \SB_RAM40_4K
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE ""
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1661$274_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1663$275_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1669$276_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1673$277_Y
  attribute \defaultvalue 16'0000000000000000
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
  wire width 16 input 10 \MASK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
  wire width 11 input 5 \RADDR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
  wire input 2 \RCLK
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
  wire input 3 \RCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
  wire width 16 output 1 \RDATA
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
  wire input 4 \RE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
  wire width 11 input 9 \WADDR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
  wire input 6 \WCLK
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
  wire input 7 \WCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
  wire width 16 input 11 \WDATA
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
  wire input 8 \WE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1661$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1661$274_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1663$275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RE
    connect \B \RCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1663$275_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1669$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1669$276_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1673$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1673$277_Y
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
  cell $specrule $specify$119
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 274
    parameter signed \T_LIMIT_TYP 274
    connect \DST \WCLK
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1661$274_Y
    connect \SRC \MASK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
  cell $specrule $specify$120
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 203
    parameter signed \T_LIMIT_TYP 203
    connect \DST \RCLK
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1663$275_Y
    connect \SRC \RADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
  cell $specrule $specify$121
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \RCLK
    connect \DST_EN 1'1
    connect \SRC \RCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
  cell $specrule $specify$122
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 98
    parameter signed \T_LIMIT_MIN 98
    parameter signed \T_LIMIT_TYP 98
    connect \DST \RCLK
    connect \DST_EN 1'1
    connect \SRC \RE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
  cell $specrule $specify$123
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 224
    parameter signed \T_LIMIT_MIN 224
    parameter signed \T_LIMIT_TYP 224
    connect \DST \WCLK
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1669$276_Y
    connect \SRC \WADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
  cell $specrule $specify$124
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \WCLK
    connect \DST_EN 1'1
    connect \SRC \WCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
  cell $specrule $specify$125
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 161
    parameter signed \T_LIMIT_MIN 161
    parameter signed \T_LIMIT_TYP 161
    connect \DST \WCLK
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1673$277_Y
    connect \SRC \WDATA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
  cell $specrule $specify$126
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 133
    parameter signed \T_LIMIT_MIN 133
    parameter signed \T_LIMIT_TYP 133
    connect \DST \WCLK
    connect \DST_EN 1'1
    connect \SRC \WE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
  cell $specify3 $specify$127
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2146
    parameter signed \T_FALL_MIN 2146
    parameter signed \T_FALL_TYP 2146
    parameter signed \T_RISE_MAX 2146
    parameter signed \T_RISE_MIN 2146
    parameter signed \T_RISE_TYP 2146
    connect \DAT 16'x
    connect \DST \RDATA
    connect \EN 1'1
    connect \SRC \RCLK
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
module \SB_RAM40_4KNR
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE ""
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1797$278_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1799$279_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1805$280_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1809$281_Y
  attribute \defaultvalue 16'0000000000000000
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
  wire width 16 input 10 \MASK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
  wire width 11 input 5 \RADDR
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
  wire input 3 \RCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
  wire input 2 \RCLKN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
  wire width 16 output 1 \RDATA
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
  wire input 4 \RE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
  wire width 11 input 9 \WADDR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
  wire input 6 \WCLK
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
  wire input 7 \WCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
  wire width 16 input 11 \WDATA
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
  wire input 8 \WE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1797$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1797$278_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1799$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RE
    connect \B \RCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1799$279_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1805$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1805$280_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1809$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1809$281_Y
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1797.3-1797.51"
  cell $specrule $specify$128
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 274
    parameter signed \T_LIMIT_TYP 274
    connect \DST \WCLK
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1797$278_Y
    connect \SRC \MASK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1799.3-1799.53"
  cell $specrule $specify$129
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 203
    parameter signed \T_LIMIT_TYP 203
    connect \DST \RCLKN
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1799$279_Y
    connect \SRC \RADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1801.3-1801.37"
  cell $specrule $specify$130
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \RCLKN
    connect \DST_EN 1'1
    connect \SRC \RCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1803.3-1803.33"
  cell $specrule $specify$131
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 98
    parameter signed \T_LIMIT_MIN 98
    parameter signed \T_LIMIT_TYP 98
    connect \DST \RCLKN
    connect \DST_EN 1'1
    connect \SRC \RE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1805.3-1805.52"
  cell $specrule $specify$132
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 224
    parameter signed \T_LIMIT_MIN 224
    parameter signed \T_LIMIT_TYP 224
    connect \DST \WCLK
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1805$280_Y
    connect \SRC \WADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1807.3-1807.36"
  cell $specrule $specify$133
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \WCLK
    connect \DST_EN 1'1
    connect \SRC \WCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1809.3-1809.52"
  cell $specrule $specify$134
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 161
    parameter signed \T_LIMIT_MIN 161
    parameter signed \T_LIMIT_TYP 161
    connect \DST \WCLK
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1809$281_Y
    connect \SRC \WDATA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1811.3-1811.33"
  cell $specrule $specify$135
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 133
    parameter signed \T_LIMIT_MIN 133
    parameter signed \T_LIMIT_TYP 133
    connect \DST \WCLK
    connect \DST_EN 1'1
    connect \SRC \WE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1813.3-1813.45"
  cell $specify3 $specify$136
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2146
    parameter signed \T_FALL_MIN 2146
    parameter signed \T_FALL_TYP 2146
    parameter signed \T_RISE_MAX 2146
    parameter signed \T_RISE_MIN 2146
    parameter signed \T_RISE_TYP 2146
    connect \DAT 16'x
    connect \DST \RDATA
    connect \EN 1'1
    connect \SRC \RCLKN
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
module \SB_RAM40_4KNRNW
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE ""
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2069$286_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2071$287_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2077$288_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2081$289_Y
  attribute \defaultvalue 16'0000000000000000
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
  wire width 16 input 10 \MASK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
  wire width 11 input 5 \RADDR
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
  wire input 3 \RCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
  wire input 2 \RCLKN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
  wire width 16 output 1 \RDATA
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
  wire input 4 \RE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
  wire width 11 input 9 \WADDR
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
  wire input 7 \WCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
  wire input 6 \WCLKN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
  wire width 16 input 11 \WDATA
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
  wire input 8 \WE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2069$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2069$286_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2071$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RE
    connect \B \RCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2071$287_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2077$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2077$288_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2081$289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2081$289_Y
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2069.3-2069.52"
  cell $specrule $specify$146
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 274
    parameter signed \T_LIMIT_TYP 274
    connect \DST \WCLKN
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2069$286_Y
    connect \SRC \MASK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2071.3-2071.53"
  cell $specrule $specify$147
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 203
    parameter signed \T_LIMIT_TYP 203
    connect \DST \RCLKN
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2071$287_Y
    connect \SRC \RADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2073.3-2073.37"
  cell $specrule $specify$148
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \RCLKN
    connect \DST_EN 1'1
    connect \SRC \RCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2075.3-2075.33"
  cell $specrule $specify$149
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 98
    parameter signed \T_LIMIT_MIN 98
    parameter signed \T_LIMIT_TYP 98
    connect \DST \RCLKN
    connect \DST_EN 1'1
    connect \SRC \RE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2077.3-2077.53"
  cell $specrule $specify$150
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 224
    parameter signed \T_LIMIT_MIN 224
    parameter signed \T_LIMIT_TYP 224
    connect \DST \WCLKN
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2077$288_Y
    connect \SRC \WADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2079.3-2079.37"
  cell $specrule $specify$151
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \WCLKN
    connect \DST_EN 1'1
    connect \SRC \WCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2081.3-2081.53"
  cell $specrule $specify$152
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 161
    parameter signed \T_LIMIT_MIN 161
    parameter signed \T_LIMIT_TYP 161
    connect \DST \WCLKN
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:2081$289_Y
    connect \SRC \WDATA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2083.3-2083.34"
  cell $specrule $specify$153
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 133
    parameter signed \T_LIMIT_MIN 133
    parameter signed \T_LIMIT_TYP 133
    connect \DST \WCLKN
    connect \DST_EN 1'1
    connect \SRC \WE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2085.3-2085.45"
  cell $specify3 $specify$154
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2146
    parameter signed \T_FALL_MIN 2146
    parameter signed \T_FALL_TYP 2146
    parameter signed \T_RISE_MAX 2146
    parameter signed \T_RISE_MIN 2146
    parameter signed \T_RISE_TYP 2146
    connect \DAT 16'x
    connect \DST \RDATA
    connect \EN 1'1
    connect \SRC \RCLKN
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
module \SB_RAM40_4KNW
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE ""
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1933$282_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1935$283_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1941$284_Y
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
  wire $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1945$285_Y
  attribute \defaultvalue 16'0000000000000000
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
  wire width 16 input 10 \MASK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
  wire width 11 input 5 \RADDR
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
  wire input 2 \RCLK
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
  wire input 3 \RCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
  wire width 16 output 1 \RDATA
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
  wire input 4 \RE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
  wire width 11 input 9 \WADDR
  attribute \defaultvalue 1'1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
  wire input 7 \WCLKE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
  wire input 6 \WCLKN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
  wire width 16 input 11 \WDATA
  attribute \defaultvalue 1'0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
  wire input 8 \WE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1933$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1933$282_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1935$283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RE
    connect \B \RCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1935$283_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1941$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1941$284_Y
  end
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
  cell $logic_and $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1945$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1945$285_Y
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1933.3-1933.52"
  cell $specrule $specify$137
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 274
    parameter signed \T_LIMIT_TYP 274
    connect \DST \WCLKN
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1933$282_Y
    connect \SRC \MASK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1935.3-1935.52"
  cell $specrule $specify$138
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 203
    parameter signed \T_LIMIT_TYP 203
    connect \DST \RCLK
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1935$283_Y
    connect \SRC \RADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1937.3-1937.36"
  cell $specrule $specify$139
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \RCLK
    connect \DST_EN 1'1
    connect \SRC \RCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1939.3-1939.32"
  cell $specrule $specify$140
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 98
    parameter signed \T_LIMIT_MIN 98
    parameter signed \T_LIMIT_TYP 98
    connect \DST \RCLK
    connect \DST_EN 1'1
    connect \SRC \RE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1941.3-1941.53"
  cell $specrule $specify$141
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 224
    parameter signed \T_LIMIT_MIN 224
    parameter signed \T_LIMIT_TYP 224
    connect \DST \WCLKN
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1941$284_Y
    connect \SRC \WADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1943.3-1943.37"
  cell $specrule $specify$142
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \WCLKN
    connect \DST_EN 1'1
    connect \SRC \WCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1945.3-1945.53"
  cell $specrule $specify$143
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 161
    parameter signed \T_LIMIT_MIN 161
    parameter signed \T_LIMIT_TYP 161
    connect \DST \WCLKN
    connect \DST_EN $logic_and$C:\Users\kivikakk\Code\osscad\bin\../share/yosys/ice40/cells_sim.v:1945$285_Y
    connect \SRC \WDATA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1947.3-1947.34"
  cell $specrule $specify$144
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 133
    parameter signed \T_LIMIT_MIN 133
    parameter signed \T_LIMIT_TYP 133
    connect \DST \WCLKN
    connect \DST_EN 1'1
    connect \SRC \WE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:1949.3-1949.44"
  cell $specify3 $specify$145
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2146
    parameter signed \T_FALL_MIN 2146
    parameter signed \T_FALL_TYP 2146
    parameter signed \T_RISE_MAX 2146
    parameter signed \T_RISE_MIN 2146
    parameter signed \T_RISE_TYP 2146
    connect \DAT 16'x
    connect \DST \RDATA
    connect \EN 1'1
    connect \SRC \RCLK
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
module \SB_RGBA_DRV
  parameter \CURRENT_MODE "0b0"
  parameter \RGB0_CURRENT "0b000000"
  parameter \RGB1_CURRENT "0b000000"
  parameter \RGB2_CURRENT "0b000000"
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
  wire input 1 \CURREN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
  wire output 6 \RGB0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
  wire input 3 \RGB0PWM
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
  wire output 7 \RGB1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
  wire input 4 \RGB1PWM
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
  wire output 8 \RGB2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
  wire input 5 \RGB2PWM
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
  wire input 2 \RGBLEDEN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
module \SB_RGB_DRV
  parameter \CURRENT_MODE "0b0"
  parameter \RGB0_CURRENT "0b000000"
  parameter \RGB1_CURRENT "0b000000"
  parameter \RGB2_CURRENT "0b000000"
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
  wire output 6 \RGB0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
  wire input 2 \RGB0PWM
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
  wire output 7 \RGB1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
  wire input 3 \RGB1PWM
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
  wire output 8 \RGB2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
  wire input 4 \RGB2PWM
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
  wire input 1 \RGBLEDEN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
  wire input 5 \RGBPU
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
module \SB_SPI
  parameter \BUS_ADDR74 "0b0000"
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
  wire output 44 \MCSNO0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
  wire output 43 \MCSNO1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
  wire output 42 \MCSNO2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
  wire output 41 \MCSNO3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
  wire output 48 \MCSNOE0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
  wire output 47 \MCSNOE1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
  wire output 46 \MCSNOE2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
  wire output 45 \MCSNOE3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
  wire input 20 \MI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
  wire output 37 \MO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
  wire output 38 \MOE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
  wire output 32 \SBACKO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
  wire input 11 \SBADRI0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
  wire input 10 \SBADRI1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
  wire input 9 \SBADRI2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
  wire input 8 \SBADRI3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
  wire input 7 \SBADRI4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
  wire input 6 \SBADRI5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
  wire input 5 \SBADRI6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
  wire input 4 \SBADRI7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
  wire input 1 \SBCLKI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
  wire input 19 \SBDATI0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
  wire input 18 \SBDATI1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
  wire input 17 \SBDATI2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
  wire input 16 \SBDATI3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
  wire input 15 \SBDATI4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
  wire input 14 \SBDATI5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
  wire input 13 \SBDATI6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
  wire input 12 \SBDATI7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
  wire output 31 \SBDATO0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
  wire output 30 \SBDATO1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
  wire output 29 \SBDATO2
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
  wire output 28 \SBDATO3
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
  wire output 27 \SBDATO4
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
  wire output 26 \SBDATO5
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
  wire output 25 \SBDATO6
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
  wire output 24 \SBDATO7
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
  wire input 2 \SBRWI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
  wire input 3 \SBSTBI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
  wire input 22 \SCKI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
  wire output 39 \SCKO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
  wire output 40 \SCKOE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
  wire input 23 \SCSNI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
  wire input 21 \SI
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
  wire output 35 \SO
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
  wire output 36 \SOE
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
  wire output 33 \SPIIRQ
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
  wire output 34 \SPIWKUP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
module \SB_SPRAM256KA
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
  wire width 14 input 1 \ADDRESS
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
  wire input 5 \CHIPSELECT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
  wire input 6 \CLOCK
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
  wire width 16 input 2 \DATAIN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
  wire width 16 output 10 \DATAOUT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
  wire width 4 input 3 \MASKWREN
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
  wire input 9 \POWEROFF
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
  wire input 8 \SLEEP
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
  wire input 7 \STANDBY
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
  wire input 4 \WREN
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
module \SB_WARMBOOT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
  wire input 1 \BOOT
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
  wire input 3 \S0
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
  wire input 2 \S1
end
attribute \top 1
attribute \src "oled/spi_flash_reader.v:36.1-269.10"
module \spi_flash_reader
  attribute \src "oled/spi_flash_reader.v:44.21-44.25"
  wire width 24 input 5 \addr
  attribute \src "oled/spi_flash_reader.v:54.14-54.17"
  wire input 11 \clk
  attribute \src "oled/spi_flash_reader.v:72.12-72.19"
  wire width 3 \cnt_bit
  attribute \force_downto 1
  attribute \src "oled/spi_flash_reader.v:154.15-154.26|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 3 \cnt_bit_SB_CARRY_CI_CO
  attribute \force_downto 1
  attribute \src "oled/spi_flash_reader.v:154.15-154.26|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 3 \cnt_bit_SB_DFFESR_Q_D
  attribute \src "oled/spi_flash_reader.v:73.6-73.18"
  wire \cnt_bit_last
  attribute \src "oled/spi_flash_reader.v:155.21-155.38"
  wire \cnt_bit_last_SB_DFFESR_Q_D
  attribute \force_downto 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:49.21-49.23"
  wire width 17 \cnt_bit_last_SB_LUT4_I3_O
  attribute \force_downto 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 17 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO
  attribute \force_downto 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:33.26-33.27"
  attribute \unused_bits "16"
  wire width 17 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O
  attribute \src "oled/spi_flash_reader.v:75.13-75.20"
  wire width 2 \cnt_cmd
  attribute \force_downto 1
  attribute \src "oled/spi_flash_reader.v:162.15-162.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/techmap.v:270.23-270.24"
  wire width 2 \cnt_cmd_SB_DFFESR_Q_1_D
  attribute \force_downto 1
  attribute \src "oled/spi_flash_reader.v:162.15-162.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/techmap.v:270.26-270.27"
  wire width 2 \cnt_cmd_SB_DFFESR_Q_D
  wire \cnt_cmd_SB_DFFESR_Q_E
  attribute \src "oled/spi_flash_reader.v:78.13-78.20"
  wire width 17 \cnt_len
  wire \cnt_len_SB_DFFE_Q_E
  attribute \src "oled/spi_flash_reader.v:79.7-79.19"
  wire \cnt_len_last
  attribute \force_downto 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cnt_len_last_SB_LUT4_I0_O
  attribute \src "oled/spi_flash_reader.v:166.2-170.38"
  wire width 17 \cnt_len_last_SB_LUT4_I1_O
  attribute \force_downto 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:33.26-33.27"
  attribute \unused_bits "0 16"
  wire width 17 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2
  attribute \src "oled/spi_flash_reader.v:50.20-50.24"
  wire width 8 output 9 \data
  attribute \src "oled/spi_flash_reader.v:68.12-68.21"
  wire width 2 \fsm_state
  wire \fsm_state_SB_DFFER_Q_E
  attribute \src "oled/spi_flash_reader.v:69.12-69.26"
  wire width 2 \fsm_state_next
  attribute \src "oled/spi_flash_reader.v:46.14-46.16"
  wire input 7 \go
  attribute \src "oled/spi_flash_reader.v:92.7-92.13"
  wire \io_clk
  attribute \src "oled/spi_flash_reader.v:91.7-91.14"
  wire \io_cs_n
  attribute \src "oled/spi_flash_reader.v:90.7-90.14"
  wire \io_miso
  attribute \src "oled/spi_flash_reader.v:135.2-143.6"
  wire width 32 \io_miso_SB_LUT4_I1_O
  attribute \src "oled/spi_flash_reader.v:89.7-89.14"
  wire \io_mosi
  attribute \force_downto 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \io_mosi_SB_LUT4_O_I2
  attribute \src "oled/spi_flash_reader.v:45.21-45.24"
  wire width 16 input 6 \len
  attribute \force_downto 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 17 \len_SB_CARRY_CI_CO
  attribute \src "oled/spi_flash_reader.v:47.14-47.17"
  wire output 8 \rdy
  attribute \src "oled/spi_flash_reader.v:85.6-85.11"
  wire \rdy_i
  attribute \src "oled/spi_flash_reader.v:179.2-185.52"
  wire \rdy_i_SB_DFFR_Q_D
  attribute \src "oled/spi_flash_reader.v:55.14-55.17"
  wire input 12 \rst
  attribute \src "oled/spi_flash_reader.v:82.13-82.22"
  wire width 32 \shift_reg
  attribute \src "oled/spi_flash_reader.v:41.14-41.21"
  wire output 4 \spi_clk
  attribute \src "oled/spi_flash_reader.v:40.14-40.22"
  wire output 3 \spi_cs_n
  attribute \src "oled/spi_flash_reader.v:39.14-39.22"
  wire input 2 \spi_miso
  attribute \src "oled/spi_flash_reader.v:38.14-38.22"
  wire output 1 \spi_mosi
  attribute \src "oled/spi_flash_reader.v:51.14-51.19"
  wire output 10 \valid
  attribute \src "oled/spi_flash_reader.v:86.6-86.13"
  wire \valid_i
  attribute \src "oled/spi_flash_reader.v:193.2-194.52"
  wire \valid_i_SB_DFF_Q_D
  attribute \src "oled/spi_flash_reader.v:154.15-154.26|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_SB_CARRY_CI
    connect \CI \cnt_bit [0]
    connect \CO \cnt_bit_SB_CARRY_CI_CO [2]
    connect \I0 1'0
    connect \I1 \cnt_bit [1]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:149.2-156.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cnt_bit_SB_DFFESR_Q
    connect \C \clk
    connect \D \cnt_bit_SB_DFFESR_Q_D [2]
    connect \E \cnt_len_last_SB_LUT4_I0_O [2]
    connect \Q \cnt_bit [2]
    connect \R \go
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:149.2-156.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cnt_bit_SB_DFFESR_Q_1
    connect \C \clk
    connect \D \cnt_bit_SB_DFFESR_Q_D [1]
    connect \E \cnt_len_last_SB_LUT4_I0_O [2]
    connect \Q \cnt_bit [1]
    connect \R \go
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:149.2-156.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cnt_bit_SB_DFFESR_Q_2
    connect \C \clk
    connect \D \cnt_bit_SB_DFFESR_Q_D [0]
    connect \E \cnt_len_last_SB_LUT4_I0_O [2]
    connect \Q \cnt_bit [0]
    connect \R \go
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:154.15-154.26|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_SB_LUT4_I2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cnt_bit [2]
    connect \I3 \cnt_bit_SB_CARRY_CI_CO [2]
    connect \O \cnt_bit_SB_DFFESR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:154.15-154.26|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_SB_LUT4_I2_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cnt_bit [1]
    connect \I3 \cnt_bit [0]
    connect \O \cnt_bit_SB_DFFESR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \cnt_bit_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt_bit [0]
    connect \O \cnt_bit_SB_DFFESR_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:149.2-156.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cnt_bit_last_SB_DFFESR_Q
    connect \C \clk
    connect \D \cnt_bit_last_SB_DFFESR_Q_D
    connect \E \cnt_len_last_SB_LUT4_I0_O [2]
    connect \Q \cnt_bit_last
    connect \R \go
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_bit_last_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \cnt_bit [0]
    connect \I2 \cnt_bit [1]
    connect \I3 \cnt_bit [2]
    connect \O \cnt_bit_last_SB_DFFESR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt_bit_last
    connect \O \cnt_bit_last_SB_LUT4_I3_O [0]
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1
    connect \CI 1'1
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [1]
    connect \I0 \cnt_len [0]
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O [0]
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [9]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [10]
    connect \I0 \cnt_len [9]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_1
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [8]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [9]
    connect \I0 \cnt_len [8]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_10
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [14]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [15]
    connect \I0 \cnt_len [14]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_11
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [13]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [14]
    connect \I0 \cnt_len [13]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_12
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [12]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [13]
    connect \I0 \cnt_len [12]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_13
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [11]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [12]
    connect \I0 \cnt_len [11]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_14
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [10]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [11]
    connect \I0 \cnt_len [10]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_2
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [7]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [8]
    connect \I0 \cnt_len [7]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_3
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [6]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [7]
    connect \I0 \cnt_len [6]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_4
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [5]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [6]
    connect \I0 \cnt_len [5]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_5
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [4]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [5]
    connect \I0 \cnt_len [4]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_6
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [3]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [4]
    connect \I0 \cnt_len [3]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_7
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [2]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [3]
    connect \I0 \cnt_len [2]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_8
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [1]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [2]
    connect \I0 \cnt_len [1]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CO_9
    connect \CI \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [15]
    connect \CO \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [16]
    connect \I0 \cnt_len [15]
    connect \I1 1'1
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [0]
    connect \I2 \cnt_bit_last_SB_LUT4_I3_O [0]
    connect \I3 1'1
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [9]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [9]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [9]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [8]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [8]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [8]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_10
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [14]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [14]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [14]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_11
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [13]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [13]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [13]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_12
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [12]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [12]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [12]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_13
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [11]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [11]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [11]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_14
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [10]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [10]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [10]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [7]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [7]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [6]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [6]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [5]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [5]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [4]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [4]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [3]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [3]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_7
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [2]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [2]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_8
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [1]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [1]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_9
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cnt_len [15]
    connect \I2 1'1
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [15]
    connect \O \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [15]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:158.2-162.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cnt_cmd_SB_DFFESR_Q
    connect \C \clk
    connect \D \cnt_cmd_SB_DFFESR_Q_D [1]
    connect \E \cnt_cmd_SB_DFFESR_Q_E
    connect \Q \cnt_cmd [1]
    connect \R \go
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:158.2-162.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cnt_cmd_SB_DFFESR_Q_1
    connect \C \clk
    connect \D \cnt_cmd_SB_DFFESR_Q_1_D [0]
    connect \E \cnt_cmd_SB_DFFESR_Q_E
    connect \Q \cnt_cmd [0]
    connect \R \go
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cnt_cmd_SB_DFFESR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cnt_bit_last
    connect \I3 \cnt_cmd [0]
    connect \O \cnt_cmd_SB_DFFESR_Q_1_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_cmd_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0011111111000000
    connect \I0 1'0
    connect \I1 \cnt_bit_last
    connect \I2 \cnt_cmd [0]
    connect \I3 \cnt_cmd [1]
    connect \O \cnt_cmd_SB_DFFESR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cnt_cmd_SB_DFFESR_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_mosi_SB_LUT4_O_I2 [0]
    connect \I3 \go
    connect \O \cnt_cmd_SB_DFFESR_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [15]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [15]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [14]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [14]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_10
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [5]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [5]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_11
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [4]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [4]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_12
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [3]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [3]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_13
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [2]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [2]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_14
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [1]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [1]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_15
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [0]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [0]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [13]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [13]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [12]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [12]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_4
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [11]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [11]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_5
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [10]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [10]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_6
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [9]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [9]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_7
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [8]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [8]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_8
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [7]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [7]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_SB_DFFE_Q_9
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [6]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len [6]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:166.2-170.38|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cnt_len_last_SB_DFFE_Q
    connect \C \clk
    connect \D \cnt_len_last_SB_LUT4_I1_O [16]
    connect \E \cnt_len_SB_DFFE_Q_E
    connect \Q \cnt_len_last
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I0
    parameter \LUT_INIT 16'1011000011111111
    connect \I0 \cnt_len_last
    connect \I1 \fsm_state [0]
    connect \I2 \cnt_bit_last
    connect \I3 \fsm_state [1]
    connect \O \cnt_len_last_SB_LUT4_I0_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I0_O_SB_LUT4_O
    parameter \LUT_INIT 16'1100000000000000
    connect \I0 1'0
    connect \I1 \cnt_cmd [1]
    connect \I2 \cnt_bit_last
    connect \I3 \cnt_cmd [0]
    connect \O \cnt_len_last_SB_LUT4_I0_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I0_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111111111111100
    connect \I0 1'0
    connect \I1 \go
    connect \I2 \fsm_state [0]
    connect \I3 \fsm_state [1]
    connect \O \cnt_len_last_SB_LUT4_I0_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:170.15-170.37|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1
    parameter \LUT_INIT 16'0101110001010011
    connect \I0 \len_SB_CARRY_CI_CO [16]
    connect \I1 \cnt_len_last
    connect \I2 \go
    connect \I3 \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [16]
    connect \O \cnt_len_last_SB_LUT4_I1_O [16]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [15]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [15]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [15]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [14]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [14]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [14]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_10
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [5]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [5]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_11
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [4]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [4]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_12
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [3]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [3]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_13
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [2]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_14
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [1]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_15
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [0]
    connect \I2 \len [0]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [13]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [13]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [13]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_3
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [12]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [12]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [12]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_4
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [11]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [11]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [11]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_5
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [10]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [10]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [10]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_6
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [9]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [9]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [9]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_7
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [8]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [8]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [8]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_8
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [7]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [7]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_9
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cnt_bit_last_SB_LUT4_I3_O_SB_LUT4_I2_O [6]
    connect \I2 \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [6]
    connect \I3 \go
    connect \O \cnt_len_last_SB_LUT4_I1_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:99.2-103.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \fsm_state_SB_DFFER_Q
    connect \C \clk
    connect \D \fsm_state_next [1]
    connect \E \fsm_state_SB_DFFER_Q_E
    connect \Q \fsm_state [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:99.2-103.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \fsm_state_SB_DFFER_Q_1
    connect \C \clk
    connect \D \fsm_state_next [0]
    connect \E \fsm_state_SB_DFFER_Q_E
    connect \Q \fsm_state [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \fsm_state_SB_DFFER_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1011000000000000
    connect \I0 \cnt_len_last_SB_LUT4_I0_O [0]
    connect \I1 \io_mosi_SB_LUT4_O_I2 [0]
    connect \I2 \cnt_len_last_SB_LUT4_I0_O [2]
    connect \I3 \cnt_len_last_SB_LUT4_I0_O [3]
    connect \O \fsm_state_SB_DFFER_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \fsm_state_SB_LUT4_I1
    parameter \LUT_INIT 16'1111111111000000
    connect \I0 1'0
    connect \I1 \fsm_state [0]
    connect \I2 \fsm_state [1]
    connect \I3 \go
    connect \O \cnt_len_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \fsm_state_next_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \fsm_state [0]
    connect \O \fsm_state_next [0]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \fsm_state_next_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \fsm_state [0]
    connect \I3 \fsm_state [1]
    connect \O \fsm_state_next [1]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \io_clk_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_cs_n
    connect \O \io_clk
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_cs_n_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \fsm_state [0]
    connect \I3 \fsm_state [1]
    connect \O \io_cs_n
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \io_miso
    connect \I2 \addr [0]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \go
    connect \I3 \shift_reg [30]
    connect \O \io_miso_SB_LUT4_I1_O [31]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \go
    connect \I3 \shift_reg [29]
    connect \O \io_miso_SB_LUT4_I1_O [30]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_10
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [20]
    connect \I2 \addr [21]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [21]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_11
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [19]
    connect \I2 \addr [20]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [20]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_12
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [18]
    connect \I2 \addr [19]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [19]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_13
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [17]
    connect \I2 \addr [18]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [18]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_14
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [16]
    connect \I2 \addr [17]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [17]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_15
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [15]
    connect \I2 \addr [16]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [16]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_16
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [14]
    connect \I2 \addr [15]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [15]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_17
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [13]
    connect \I2 \addr [14]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [14]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_18
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [12]
    connect \I2 \addr [13]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [13]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_19
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [11]
    connect \I2 \addr [12]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [12]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \go
    connect \I3 \shift_reg [28]
    connect \O \io_miso_SB_LUT4_I1_O [29]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_20
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [10]
    connect \I2 \addr [11]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [11]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_21
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [9]
    connect \I2 \addr [10]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [10]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_22
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [8]
    connect \I2 \addr [9]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [9]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_23
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [7]
    connect \I2 \addr [8]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [8]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_24
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [6]
    connect \I2 \addr [7]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_25
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [5]
    connect \I2 \addr [6]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_26
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [4]
    connect \I2 \addr [5]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_27
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [3]
    connect \I2 \addr [4]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_28
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [2]
    connect \I2 \addr [3]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_29
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [1]
    connect \I2 \addr [2]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_3
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \go
    connect \I3 \shift_reg [27]
    connect \O \io_miso_SB_LUT4_I1_O [28]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_30
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [0]
    connect \I2 \addr [1]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_4
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \go
    connect \I3 \shift_reg [26]
    connect \O \io_miso_SB_LUT4_I1_O [27]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_5
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \go
    connect \I3 \shift_reg [25]
    connect \O \io_miso_SB_LUT4_I1_O [26]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_6
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \go
    connect \I3 \shift_reg [24]
    connect \O \io_miso_SB_LUT4_I1_O [25]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_7
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \go
    connect \I3 \shift_reg [23]
    connect \O \io_miso_SB_LUT4_I1_O [24]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_8
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [22]
    connect \I2 \addr [23]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [23]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \io_miso_SB_LUT4_I1_O_SB_LUT4_O_9
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \shift_reg [21]
    connect \I2 \addr [22]
    connect \I3 \go
    connect \O \io_miso_SB_LUT4_I1_O [22]
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_mosi_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_mosi_SB_LUT4_O_I2 [0]
    connect \I3 \shift_reg [31]
    connect \O \io_mosi
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \io_mosi_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \fsm_state [1]
    connect \I3 \fsm_state [0]
    connect \O \io_mosi_SB_LUT4_O_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:261.4-267.3"
  cell \SB_IO \iob_clk_I
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \NEG_TRIGGER 1'0
    parameter \PIN_TYPE 6'010001
    parameter \PULLUP 1'0
    connect \CLOCK_ENABLE 1'1
    connect \D_OUT_0 \io_clk
    connect \D_OUT_1 1'0
    connect \OUTPUT_CLK \clk
    connect \PACKAGE_PIN \spi_clk
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:245.4-251.3"
  cell \SB_IO \iob_cs_n_I
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \NEG_TRIGGER 1'0
    parameter \PIN_TYPE 6'010001
    parameter \PULLUP 1'0
    connect \CLOCK_ENABLE 1'1
    connect \D_OUT_0 \io_cs_n
    connect \D_OUT_1 \io_cs_n
    connect \OUTPUT_CLK \clk
    connect \PACKAGE_PIN \spi_cs_n
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:231.4-236.3"
  cell \SB_IO \iob_miso_I
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \NEG_TRIGGER 1'0
    parameter \PIN_TYPE 6'000000
    parameter \PULLUP 1'0
    connect \CLOCK_ENABLE 1'1
    connect \D_IN_0 \io_miso
    connect \INPUT_CLK \clk
    connect \PACKAGE_PIN \spi_miso
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:215.4-221.3"
  cell \SB_IO \iob_mosi_I
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \NEG_TRIGGER 1'0
    parameter \PIN_TYPE 6'010001
    parameter \PULLUP 1'0
    connect \CLOCK_ENABLE 1'1
    connect \D_OUT_0 \io_mosi
    connect \D_OUT_1 \io_mosi
    connect \OUTPUT_CLK \clk
    connect \PACKAGE_PIN \spi_mosi
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_CI
    connect \CI \len [0]
    connect \CO \len_SB_CARRY_CI_CO [2]
    connect \I0 \len [1]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0
    connect \CI \len_SB_CARRY_CI_CO [9]
    connect \CO \len_SB_CARRY_CI_CO [10]
    connect \I0 \len [9]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_1
    connect \CI \len_SB_CARRY_CI_CO [8]
    connect \CO \len_SB_CARRY_CI_CO [9]
    connect \I0 \len [8]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_10
    connect \CI \len_SB_CARRY_CI_CO [13]
    connect \CO \len_SB_CARRY_CI_CO [14]
    connect \I0 \len [13]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_11
    connect \CI \len_SB_CARRY_CI_CO [12]
    connect \CO \len_SB_CARRY_CI_CO [13]
    connect \I0 \len [12]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_12
    connect \CI \len_SB_CARRY_CI_CO [11]
    connect \CO \len_SB_CARRY_CI_CO [12]
    connect \I0 \len [11]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_13
    connect \CI \len_SB_CARRY_CI_CO [10]
    connect \CO \len_SB_CARRY_CI_CO [11]
    connect \I0 \len [10]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_2
    connect \CI \len_SB_CARRY_CI_CO [7]
    connect \CO \len_SB_CARRY_CI_CO [8]
    connect \I0 \len [7]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_3
    connect \CI \len_SB_CARRY_CI_CO [6]
    connect \CO \len_SB_CARRY_CI_CO [7]
    connect \I0 \len [6]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_4
    connect \CI \len_SB_CARRY_CI_CO [5]
    connect \CO \len_SB_CARRY_CI_CO [6]
    connect \I0 \len [5]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_5
    connect \CI \len_SB_CARRY_CI_CO [4]
    connect \CO \len_SB_CARRY_CI_CO [5]
    connect \I0 \len [4]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_6
    connect \CI \len_SB_CARRY_CI_CO [3]
    connect \CO \len_SB_CARRY_CI_CO [4]
    connect \I0 \len [3]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_7
    connect \CI \len_SB_CARRY_CI_CO [2]
    connect \CO \len_SB_CARRY_CI_CO [3]
    connect \I0 \len [2]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_8
    connect \CI \len_SB_CARRY_CI_CO [15]
    connect \CO \len_SB_CARRY_CI_CO [16]
    connect \I0 \len [15]
    connect \I1 1'1
  end
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \len_SB_CARRY_I0_9
    connect \CI \len_SB_CARRY_CI_CO [14]
    connect \CO \len_SB_CARRY_CI_CO [15]
    connect \I0 \len [14]
    connect \I1 1'1
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [11]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [11]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [11]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [10]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [10]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [10]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_10
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [1]
    connect \I2 1'1
    connect \I3 \len [0]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_11
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [15]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [15]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [15]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_12
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [14]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [14]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [14]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_13
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [13]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [13]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [13]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_14
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [12]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [12]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [12]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [9]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [9]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [9]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [8]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [8]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [8]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [7]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [7]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [7]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [6]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [6]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [6]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [5]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [5]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [5]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_7
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [4]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [4]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [4]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_8
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [3]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [3]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [3]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:168.15-168.32|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \len_SB_LUT4_I1_9
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \len [2]
    connect \I2 1'1
    connect \I3 \len_SB_CARRY_CI_CO [2]
    connect \O \cnt_len_last_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:179.2-185.52|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \rdy_i_SB_DFFR_Q
    connect \C \clk
    connect \D \rdy_i_SB_DFFR_Q_D
    connect \Q \rdy_i
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \rdy_i_SB_LUT4_I1
    parameter \LUT_INIT 16'0000000011111100
    connect \I0 1'0
    connect \I1 \rdy_i
    connect \I2 \io_cs_n
    connect \I3 \go
    connect \O \rdy_i_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [30]
    connect \Q \shift_reg [30]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_1
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [28]
    connect \Q \shift_reg [28]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_10
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [16]
    connect \Q \shift_reg [16]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_11
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [15]
    connect \Q \shift_reg [15]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_12
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [14]
    connect \Q \shift_reg [14]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_13
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [13]
    connect \Q \shift_reg [13]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_14
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [12]
    connect \Q \shift_reg [12]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_15
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [11]
    connect \Q \shift_reg [11]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_16
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [10]
    connect \Q \shift_reg [10]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_17
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [9]
    connect \Q \shift_reg [9]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_18
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [8]
    connect \Q \shift_reg [8]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_19
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [7]
    connect \Q \shift_reg [7]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_2
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [26]
    connect \Q \shift_reg [26]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_20
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [6]
    connect \Q \shift_reg [6]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_21
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [5]
    connect \Q \shift_reg [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_22
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [4]
    connect \Q \shift_reg [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_23
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [3]
    connect \Q \shift_reg [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_24
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [2]
    connect \Q \shift_reg [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_25
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [1]
    connect \Q \shift_reg [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_26
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [0]
    connect \Q \shift_reg [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_3
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [23]
    connect \Q \shift_reg [23]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_4
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [22]
    connect \Q \shift_reg [22]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_5
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [21]
    connect \Q \shift_reg [21]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_6
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [20]
    connect \Q \shift_reg [20]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_7
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [19]
    connect \Q \shift_reg [19]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_8
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [18]
    connect \Q \shift_reg [18]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \shift_reg_SB_DFFR_Q_9
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [17]
    connect \Q \shift_reg [17]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:10.57-10.103"
  cell \SB_DFFS \shift_reg_SB_DFFS_Q
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [31]
    connect \Q \shift_reg [31]
    connect \S \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:10.57-10.103"
  cell \SB_DFFS \shift_reg_SB_DFFS_Q_1
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [29]
    connect \Q \shift_reg [29]
    connect \S \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:10.57-10.103"
  cell \SB_DFFS \shift_reg_SB_DFFS_Q_2
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [27]
    connect \Q \shift_reg [27]
    connect \S \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:10.57-10.103"
  cell \SB_DFFS \shift_reg_SB_DFFS_Q_3
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [25]
    connect \Q \shift_reg [25]
    connect \S \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:135.2-143.6|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:10.57-10.103"
  cell \SB_DFFS \shift_reg_SB_DFFS_Q_4
    connect \C \clk
    connect \D \io_miso_SB_LUT4_I1_O [24]
    connect \Q \shift_reg [24]
    connect \S \rst
  end
  attribute \module_not_derived 1
  attribute \src "oled/spi_flash_reader.v:193.2-194.52|C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \valid_i_SB_DFF_Q
    connect \C \clk
    connect \D \valid_i_SB_DFF_Q_D
    connect \Q \valid_i
  end
  attribute \module_not_derived 1
  attribute \src "C:\\Users\\kivikakk\\Code\\osscad\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \valid_i_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100000000000000
    connect \I0 1'0
    connect \I1 \fsm_state [0]
    connect \I2 \fsm_state [1]
    connect \I3 \cnt_bit_last
    connect \O \valid_i_SB_DFF_Q_D
  end
  connect \io_mosi_SB_LUT4_O_I2 [1] \go
  connect \cnt_len_last_SB_LUT4_I0_O [1] \io_mosi_SB_LUT4_O_I2 [0]
  connect \cnt_bit_SB_CARRY_CI_CO [1:0] { \cnt_bit [0] 1'0 }
  connect \cnt_cmd_SB_DFFESR_Q_1_D [1] \cnt_cmd [1]
  connect \cnt_cmd_SB_DFFESR_Q_D [0] \cnt_cmd_SB_DFFESR_Q_1_D [0]
  connect \len_SB_CARRY_CI_CO [1:0] { \len [0] 1'1 }
  connect \cnt_bit_last_SB_LUT4_I3_O [16:1] 16'1111111111111111
  connect \cnt_bit_last_SB_LUT4_I3_O_SB_CARRY_I1_CO [0] 1'1
  connect \cnt_len [16] \cnt_len_last
  connect \data { \shift_reg [6:0] \io_miso }
  connect \rdy \rdy_i
  connect \valid \valid_i
end
