#! /mingw64/bin/vvp
:ivl_version "13.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_000001b54c32e840 .scope module, "Testbench" "Testbench" 2 47;
 .timescale 0 0;
v000001b54c32aae0_0 .var "clk", 0 0;
v000001b54c32ab80_0 .var "data", 7 0;
v000001b54c32ac20_0 .net "out", 0 0, v000001b54c32a9a0_0;  1 drivers
v000001b54c32acc0_0 .var "send", 0 0;
S_000001b54c32e9d0 .scope module, "uart" "UART" 2 53, 2 8 0, S_000001b54c32e840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "send";
    .port_info 3 /OUTPUT 1 "sender";
v000001b54c32eb60_0 .net "clk", 0 0, v000001b54c32aae0_0;  1 drivers
v000001b54c346f50_0 .net "data", 7 0, v000001b54c32ab80_0;  1 drivers
v000001b54c346b30_0 .net "send", 0 0, v000001b54c32acc0_0;  1 drivers
v000001b54c32a9a0_0 .var "sender", 0 0;
v000001b54c32aa40_0 .var "states", 3 0;
E_000001b54c329090 .event posedge, v000001b54c32eb60_0;
    .scope S_000001b54c32e9d0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b54c32aa40_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000001b54c32e9d0;
T_1 ;
    %wait E_000001b54c329090;
    %load/vec4 v000001b54c346b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001b54c32aa40_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001b54c32aa40_0, 0;
    %load/vec4 v000001b54c32aa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.4 ;
    %load/vec4 v000001b54c346f50_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.5 ;
    %load/vec4 v000001b54c346f50_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.6 ;
    %load/vec4 v000001b54c346f50_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.7 ;
    %load/vec4 v000001b54c346f50_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.8 ;
    %load/vec4 v000001b54c346f50_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.9 ;
    %load/vec4 v000001b54c346f50_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.10 ;
    %load/vec4 v000001b54c346f50_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.11 ;
    %load/vec4 v000001b54c346f50_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b54c32a9a0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b54c32aa40_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b54c32aa40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b54c32e840;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b54c32aae0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001b54c32ab80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b54c32acc0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001b54c32e840;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b54c32aae0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b54c32aae0_0, 0, 1;
    %delay 5, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b54c32e840;
T_4 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b54c32acc0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001b54c32e840;
T_5 ;
    %wait E_000001b54c329090;
    %vpi_call 2 70 "$display", "Time = %t the clk signal is %b data is %b send is %b and out is %b ", $time, v000001b54c32aae0_0, v000001b54c32ab80_0, v000001b54c32acc0_0, v000001b54c32ac20_0 {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_000001b54c32e840;
T_6 ;
    %delay 200, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "UART.v";
