# Design Explorer: Shortcut to "H:\digitaltechnik_labor\Projects\LAB_RW\Simu\Simu.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile H:/digitaltechnik_labor/Projects/LAB_RW/LAB_MULT.vhd
# Adding file H:\digitaltechnik_labor\Projects\LAB_RW\LAB_MULT.vhd ... Done
addfile H:/digitaltechnik_labor/Projects/LAB_RW/mult4_tb.vhd
# Adding file H:\digitaltechnik_labor\Projects\LAB_RW\mult4_tb.vhd ... Done
vlib H:/digitaltechnik_labor/Projects/LAB_RW/Simu/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work H:/digitaltechnik_labor/Projects/LAB_RW/LAB_MULT.vhd
# Compile...
# File: H:\digitaltechnik_labor\Projects\LAB_RW\LAB_MULT.vhd
# Compile Entity "mult4"
# Compile Architecture "task" of Entity "mult4"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
vcom -dbg -work work H:/digitaltechnik_labor/Projects/LAB_RW/mult4_tb.vhd
# Compile...
# File: H:\digitaltechnik_labor\Projects\LAB_RW\mult4_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
entity testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r testbench -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# vsim: Stack memory: 32MB
# vsim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5830 kB (elbread=1023 elab2=4655 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location H:\digitaltechnik_labor\Projects\LAB_RW\Simu\src\wave.asdb
#  01:04, Freitag, 11. Mai 2018
#  Simulation has been initialized
#  Selected Top-Level: testbench (behavior)
add wave *
# 3 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'H:/digitaltechnik_labor/Projects/LAB_RW/Simu/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
#  Simulation has been stopped
