
Robonaut.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009350  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08009520  08009520  00019520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009984  08009984  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009984  08009984  00019984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800998c  0800998c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800998c  0800998c  0001998c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009990  08009990  00019990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009994  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000594  200001dc  08009b70  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000770  08009b70  00020770  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001659f  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029e2  00000000  00000000  000367ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001348  00000000  00000000  00039190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001258  00000000  00000000  0003a4d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024b9e  00000000  00000000  0003b730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000181d1  00000000  00000000  000602ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e25fe  00000000  00000000  0007849f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015aa9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000655c  00000000  00000000  0015aaf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0016104c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  00161118  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009508 	.word	0x08009508

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08009508 	.word	0x08009508

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <BT_TransmitMsg>:

#include <string.h>
#include "main.h"

void BT_TransmitMsg(UART_HandleTypeDef *huart, unsigned char *msg_to_send)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
	uint32_t len = strlen((char*)msg_to_send);
 8000ef6:	6838      	ldr	r0, [r7, #0]
 8000ef8:	f7ff f98a 	bl	8000210 <strlen>
 8000efc:	60f8      	str	r0, [r7, #12]
	HAL_UART_Transmit(huart, (uint8_t*)msg_to_send, len, 100);
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	b29a      	uxth	r2, r3
 8000f02:	2364      	movs	r3, #100	; 0x64
 8000f04:	6839      	ldr	r1, [r7, #0]
 8000f06:	6878      	ldr	r0, [r7, #4]
 8000f08:	f005 f829 	bl	8005f5e <HAL_UART_Transmit>
}
 8000f0c:	bf00      	nop
 8000f0e:	3710      	adds	r7, #16
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <LS_INF_Send>:
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
}

void LS_INF_Send(SPI_HandleTypeDef *hspi, uint8_t *infs_on)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
	// Send bits with SPI
	HAL_SPI_Transmit(hspi, infs_on, 4, 100);
 8000f1e:	2364      	movs	r3, #100	; 0x64
 8000f20:	2204      	movs	r2, #4
 8000f22:	6839      	ldr	r1, [r7, #0]
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f003 fb4c 	bl	80045c2 <HAL_SPI_Transmit>

	// Inf Latch enable
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f30:	480c      	ldr	r0, [pc, #48]	; (8000f64 <LS_INF_Send+0x50>)
 8000f32:	f002 fb0f 	bl	8003554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000f36:	2200      	movs	r2, #0
 8000f38:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f3c:	4809      	ldr	r0, [pc, #36]	; (8000f64 <LS_INF_Send+0x50>)
 8000f3e:	f002 fb09 	bl	8003554 <HAL_GPIO_WritePin>

	// Inf Output enable
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000f42:	2201      	movs	r2, #1
 8000f44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f48:	4806      	ldr	r0, [pc, #24]	; (8000f64 <LS_INF_Send+0x50>)
 8000f4a:	f002 fb03 	bl	8003554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f54:	4803      	ldr	r0, [pc, #12]	; (8000f64 <LS_INF_Send+0x50>)
 8000f56:	f002 fafd 	bl	8003554 <HAL_GPIO_WritePin>
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40020000 	.word	0x40020000

08000f68 <LS_ADC_ChipSelect>:
			  HAL_Delay(100);
		  }
}

void LS_ADC_ChipSelect(int CS)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	switch(CS) {
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	2b03      	cmp	r3, #3
 8000f76:	d827      	bhi.n	8000fc8 <LS_ADC_ChipSelect+0x60>
 8000f78:	a201      	add	r2, pc, #4	; (adr r2, 8000f80 <LS_ADC_ChipSelect+0x18>)
 8000f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f7e:	bf00      	nop
 8000f80:	08000f91 	.word	0x08000f91
 8000f84:	08000f9f 	.word	0x08000f9f
 8000f88:	08000fad 	.word	0x08000fad
 8000f8c:	08000fbb 	.word	0x08000fbb
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f96:	481b      	ldr	r0, [pc, #108]	; (8001004 <LS_ADC_ChipSelect+0x9c>)
 8000f98:	f002 fadc 	bl	8003554 <HAL_GPIO_WritePin>
		break;
 8000f9c:	e02d      	b.n	8000ffa <LS_ADC_ChipSelect+0x92>
	case 2:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fa4:	4818      	ldr	r0, [pc, #96]	; (8001008 <LS_ADC_ChipSelect+0xa0>)
 8000fa6:	f002 fad5 	bl	8003554 <HAL_GPIO_WritePin>
		break;
 8000faa:	e026      	b.n	8000ffa <LS_ADC_ChipSelect+0x92>
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fb2:	4815      	ldr	r0, [pc, #84]	; (8001008 <LS_ADC_ChipSelect+0xa0>)
 8000fb4:	f002 face 	bl	8003554 <HAL_GPIO_WritePin>
		break;
 8000fb8:	e01f      	b.n	8000ffa <LS_ADC_ChipSelect+0x92>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fc0:	4811      	ldr	r0, [pc, #68]	; (8001008 <LS_ADC_ChipSelect+0xa0>)
 8000fc2:	f002 fac7 	bl	8003554 <HAL_GPIO_WritePin>
		break;
 8000fc6:	e018      	b.n	8000ffa <LS_ADC_ChipSelect+0x92>
	default:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fce:	480d      	ldr	r0, [pc, #52]	; (8001004 <LS_ADC_ChipSelect+0x9c>)
 8000fd0:	f002 fac0 	bl	8003554 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fda:	480b      	ldr	r0, [pc, #44]	; (8001008 <LS_ADC_ChipSelect+0xa0>)
 8000fdc:	f002 faba 	bl	8003554 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fe6:	4808      	ldr	r0, [pc, #32]	; (8001008 <LS_ADC_ChipSelect+0xa0>)
 8000fe8:	f002 fab4 	bl	8003554 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000fec:	2201      	movs	r2, #1
 8000fee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ff2:	4805      	ldr	r0, [pc, #20]	; (8001008 <LS_ADC_ChipSelect+0xa0>)
 8000ff4:	f002 faae 	bl	8003554 <HAL_GPIO_WritePin>
	}
}
 8000ff8:	bf00      	nop
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40020800 	.word	0x40020800
 8001008:	40020400 	.word	0x40020400

0800100c <LS_Holavonal_favago>:
	sum -= 32*250;
	line = (double)weighted_sum/sum;
	return line;
}

float LS_Holavonal_favago(uint16_t *ADC_values, int* summ, int* MA_sum){
 800100c:	b480      	push	{r7}
 800100e:	b089      	sub	sp, #36	; 0x24
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
    int m = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]
    int sum = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	61bb      	str	r3, [r7, #24]
    float alpha = 0.1;
 8001020:	4b2e      	ldr	r3, [pc, #184]	; (80010dc <LS_Holavonal_favago+0xd0>)
 8001022:	613b      	str	r3, [r7, #16]
    *summ = 0;
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
    for(int i=0; i<32; i++){
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
 800102e:	e01c      	b.n	800106a <LS_Holavonal_favago+0x5e>
        if (ADC_values[i] > 2500){
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	4413      	add	r3, r2
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800103e:	4293      	cmp	r3, r2
 8001040:	d910      	bls.n	8001064 <LS_Holavonal_favago+0x58>
        	*summ += ADC_values[i];
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	0052      	lsls	r2, r2, #1
 800104a:	68f9      	ldr	r1, [r7, #12]
 800104c:	440a      	add	r2, r1
 800104e:	8812      	ldrh	r2, [r2, #0]
 8001050:	441a      	add	r2, r3
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	601a      	str	r2, [r3, #0]
            sum += i;
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	4413      	add	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
            m++;
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	3301      	adds	r3, #1
 8001062:	61fb      	str	r3, [r7, #28]
    for(int i=0; i<32; i++){
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3301      	adds	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	2b1f      	cmp	r3, #31
 800106e:	dddf      	ble.n	8001030 <LS_Holavonal_favago+0x24>
        }
    }
    *MA_sum = alpha * *summ + (1-alpha) * *MA_sum;
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	ee07 3a90 	vmov	s15, r3
 8001078:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800107c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001080:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001084:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001088:	edd7 7a04 	vldr	s15, [r7, #16]
 800108c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	ee07 3a90 	vmov	s15, r3
 8001098:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800109c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010a8:	ee17 2a90 	vmov	r2, s15
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	601a      	str	r2, [r3, #0]
    if(m == 0)
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d102      	bne.n	80010bc <LS_Holavonal_favago+0xb0>
        return 0;
 80010b6:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80010e0 <LS_Holavonal_favago+0xd4>
 80010ba:	e007      	b.n	80010cc <LS_Holavonal_favago+0xc0>
    return sum/m;
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	fb92 f3f3 	sdiv	r3, r2, r3
 80010c4:	ee07 3a90 	vmov	s15, r3
 80010c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80010cc:	eeb0 0a67 	vmov.f32	s0, s15
 80010d0:	3724      	adds	r7, #36	; 0x24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	3dcccccd 	.word	0x3dcccccd
 80010e0:	00000000 	.word	0x00000000

080010e4 <LineSensor_FrontAndBack>:
	}
}

void LineSensor_FrontAndBack(UART_HandleTypeDef *huart, SPI_HandleTypeDef *hspi_led, SPI_HandleTypeDef *hspi_sense_front,
		SPI_HandleTypeDef *hspi_sense_rear, uint16_t *ADC_values_front, uint16_t *ADC_values_rear)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b090      	sub	sp, #64	; 0x40
 80010e8:	af02      	add	r7, sp, #8
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
 80010f0:	603b      	str	r3, [r7, #0]
	uint8_t leds_on[4];// = {1, 1, 1, 1};

	uint8_t ADC_inputs[] = {0, 8, 16, 24, 32, 40, 48, 56};
 80010f2:	4a92      	ldr	r2, [pc, #584]	; (800133c <LineSensor_FrontAndBack+0x258>)
 80010f4:	f107 0318 	add.w	r3, r7, #24
 80010f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010fc:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t ADC_received_msg[2];

	//LS_INF_Send(&hspi3, leds_off);

	// Turn on first set of LEDs
	leds_on[0] = 1;leds_on[1] = 1;leds_on[2] = 1;leds_on[3] = 1;
 8001100:	2301      	movs	r3, #1
 8001102:	f887 3020 	strb.w	r3, [r7, #32]
 8001106:	2301      	movs	r3, #1
 8001108:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800110c:	2301      	movs	r3, #1
 800110e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001112:	2301      	movs	r3, #1
 8001114:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	LS_INF_Send(hspi_led, leds_on);
 8001118:	f107 0320 	add.w	r3, r7, #32
 800111c:	4619      	mov	r1, r3
 800111e:	68b8      	ldr	r0, [r7, #8]
 8001120:	f7ff fef8 	bl	8000f14 <LS_INF_Send>
	HAL_Delay(1);
 8001124:	2001      	movs	r0, #1
 8001126:	f001 fcd9 	bl	8002adc <HAL_Delay>
	// Retrieve data from first set of ADCs - Front
	for (int i=1; i<5; i++)
 800112a:	2301      	movs	r3, #1
 800112c:	637b      	str	r3, [r7, #52]	; 0x34
 800112e:	e02a      	b.n	8001186 <LineSensor_FrontAndBack+0xa2>
	{
	  LS_ADC_ChipSelect(i);
 8001130:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001132:	f7ff ff19 	bl	8000f68 <LS_ADC_ChipSelect>
	  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[0], ADC_received_msg, 2, 100);
 8001136:	f107 0214 	add.w	r2, r7, #20
 800113a:	f107 0118 	add.w	r1, r7, #24
 800113e:	2364      	movs	r3, #100	; 0x64
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2302      	movs	r3, #2
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f003 fb78 	bl	800483a <HAL_SPI_TransmitReceive>
	  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[0], ADC_received_msg, 2, 100);
 800114a:	f107 0214 	add.w	r2, r7, #20
 800114e:	f107 0118 	add.w	r1, r7, #24
 8001152:	2364      	movs	r3, #100	; 0x64
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2302      	movs	r3, #2
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f003 fb6e 	bl	800483a <HAL_SPI_TransmitReceive>
	  ADC_values_front[(i-1)*8] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 800115e:	7d7b      	ldrb	r3, [r7, #21]
 8001160:	b21a      	sxth	r2, r3
 8001162:	7d3b      	ldrb	r3, [r7, #20]
 8001164:	021b      	lsls	r3, r3, #8
 8001166:	b21b      	sxth	r3, r3
 8001168:	4313      	orrs	r3, r2
 800116a:	b219      	sxth	r1, r3
 800116c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800116e:	3b01      	subs	r3, #1
 8001170:	011b      	lsls	r3, r3, #4
 8001172:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001174:	4413      	add	r3, r2
 8001176:	b28a      	uxth	r2, r1
 8001178:	801a      	strh	r2, [r3, #0]
	  LS_ADC_ChipSelect(0);
 800117a:	2000      	movs	r0, #0
 800117c:	f7ff fef4 	bl	8000f68 <LS_ADC_ChipSelect>
	for (int i=1; i<5; i++)
 8001180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001182:	3301      	adds	r3, #1
 8001184:	637b      	str	r3, [r7, #52]	; 0x34
 8001186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001188:	2b04      	cmp	r3, #4
 800118a:	ddd1      	ble.n	8001130 <LineSensor_FrontAndBack+0x4c>
	}
	// Ez működjön, aztán lehet optimalizálni, hogy egy loopon belül kérjük be az adatokat mindettőtől
	// Retrieve data from first set of ADCs - Rear
	for (int i=1; i<5; i++)
 800118c:	2301      	movs	r3, #1
 800118e:	633b      	str	r3, [r7, #48]	; 0x30
 8001190:	e02a      	b.n	80011e8 <LineSensor_FrontAndBack+0x104>
	{
	  LS_ADC_ChipSelect(i);
 8001192:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001194:	f7ff fee8 	bl	8000f68 <LS_ADC_ChipSelect>
	  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[0], ADC_received_msg, 2, 100);
 8001198:	f107 0214 	add.w	r2, r7, #20
 800119c:	f107 0118 	add.w	r1, r7, #24
 80011a0:	2364      	movs	r3, #100	; 0x64
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	2302      	movs	r3, #2
 80011a6:	6838      	ldr	r0, [r7, #0]
 80011a8:	f003 fb47 	bl	800483a <HAL_SPI_TransmitReceive>
	  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[0], ADC_received_msg, 2, 100);
 80011ac:	f107 0214 	add.w	r2, r7, #20
 80011b0:	f107 0118 	add.w	r1, r7, #24
 80011b4:	2364      	movs	r3, #100	; 0x64
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	2302      	movs	r3, #2
 80011ba:	6838      	ldr	r0, [r7, #0]
 80011bc:	f003 fb3d 	bl	800483a <HAL_SPI_TransmitReceive>
	  ADC_values_rear[(i-1)*8] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 80011c0:	7d7b      	ldrb	r3, [r7, #21]
 80011c2:	b21a      	sxth	r2, r3
 80011c4:	7d3b      	ldrb	r3, [r7, #20]
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	4313      	orrs	r3, r2
 80011cc:	b219      	sxth	r1, r3
 80011ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d0:	3b01      	subs	r3, #1
 80011d2:	011b      	lsls	r3, r3, #4
 80011d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80011d6:	4413      	add	r3, r2
 80011d8:	b28a      	uxth	r2, r1
 80011da:	801a      	strh	r2, [r3, #0]
	  LS_ADC_ChipSelect(0);
 80011dc:	2000      	movs	r0, #0
 80011de:	f7ff fec3 	bl	8000f68 <LS_ADC_ChipSelect>
	for (int i=1; i<5; i++)
 80011e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011e4:	3301      	adds	r3, #1
 80011e6:	633b      	str	r3, [r7, #48]	; 0x30
 80011e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	ddd1      	ble.n	8001192 <LineSensor_FrontAndBack+0xae>
	}

	// Shift the LEDs by one
	for (int k=0; k<7; k++)
 80011ee:	2300      	movs	r3, #0
 80011f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011f2:	e099      	b.n	8001328 <LineSensor_FrontAndBack+0x244>
	{
	  leds_on[0] <<= 1;
 80011f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	f887 3020 	strb.w	r3, [r7, #32]
	  leds_on[1] <<= 1;
 8001200:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	b2db      	uxtb	r3, r3
 8001208:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	  leds_on[2] <<= 1;
 800120c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	b2db      	uxtb	r3, r3
 8001214:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  leds_on[3] <<= 1;
 8001218:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	b2db      	uxtb	r3, r3
 8001220:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  LS_INF_Send(hspi_led, leds_on);
 8001224:	f107 0320 	add.w	r3, r7, #32
 8001228:	4619      	mov	r1, r3
 800122a:	68b8      	ldr	r0, [r7, #8]
 800122c:	f7ff fe72 	bl	8000f14 <LS_INF_Send>
	  HAL_Delay(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f001 fc53 	bl	8002adc <HAL_Delay>

	  //Retrieve data from the ADCs at the active LEDs - Front
	  for (int i=1; i<5; i++)
 8001236:	2301      	movs	r3, #1
 8001238:	62bb      	str	r3, [r7, #40]	; 0x28
 800123a:	e034      	b.n	80012a6 <LineSensor_FrontAndBack+0x1c2>
	  {
		  LS_ADC_ChipSelect(i);
 800123c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800123e:	f7ff fe93 	bl	8000f68 <LS_ADC_ChipSelect>
		  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 8001242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001244:	3301      	adds	r3, #1
 8001246:	f107 0218 	add.w	r2, r7, #24
 800124a:	18d1      	adds	r1, r2, r3
 800124c:	f107 0214 	add.w	r2, r7, #20
 8001250:	2364      	movs	r3, #100	; 0x64
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	2302      	movs	r3, #2
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f003 faef 	bl	800483a <HAL_SPI_TransmitReceive>
		  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 800125c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800125e:	3301      	adds	r3, #1
 8001260:	f107 0218 	add.w	r2, r7, #24
 8001264:	18d1      	adds	r1, r2, r3
 8001266:	f107 0214 	add.w	r2, r7, #20
 800126a:	2364      	movs	r3, #100	; 0x64
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2302      	movs	r3, #2
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f003 fae2 	bl	800483a <HAL_SPI_TransmitReceive>
		  ADC_values_front[(i-1)*8+k+1] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 8001276:	7d7b      	ldrb	r3, [r7, #21]
 8001278:	b21a      	sxth	r2, r3
 800127a:	7d3b      	ldrb	r3, [r7, #20]
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	b21b      	sxth	r3, r3
 8001280:	4313      	orrs	r3, r2
 8001282:	b219      	sxth	r1, r3
 8001284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001286:	3b01      	subs	r3, #1
 8001288:	00da      	lsls	r2, r3, #3
 800128a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800128c:	4413      	add	r3, r2
 800128e:	3301      	adds	r3, #1
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001294:	4413      	add	r3, r2
 8001296:	b28a      	uxth	r2, r1
 8001298:	801a      	strh	r2, [r3, #0]
		  LS_ADC_ChipSelect(0);
 800129a:	2000      	movs	r0, #0
 800129c:	f7ff fe64 	bl	8000f68 <LS_ADC_ChipSelect>
	  for (int i=1; i<5; i++)
 80012a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012a2:	3301      	adds	r3, #1
 80012a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80012a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012a8:	2b04      	cmp	r3, #4
 80012aa:	ddc7      	ble.n	800123c <LineSensor_FrontAndBack+0x158>
	  }

	  // Szintén lehet optimalizálni
	  // Retrieve data from the ADCs at the active LEDs - Front
	  for (int i=1; i<5; i++)
 80012ac:	2301      	movs	r3, #1
 80012ae:	627b      	str	r3, [r7, #36]	; 0x24
 80012b0:	e034      	b.n	800131c <LineSensor_FrontAndBack+0x238>
	  {
		  LS_ADC_ChipSelect(i);
 80012b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80012b4:	f7ff fe58 	bl	8000f68 <LS_ADC_ChipSelect>
		  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 80012b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ba:	3301      	adds	r3, #1
 80012bc:	f107 0218 	add.w	r2, r7, #24
 80012c0:	18d1      	adds	r1, r2, r3
 80012c2:	f107 0214 	add.w	r2, r7, #20
 80012c6:	2364      	movs	r3, #100	; 0x64
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	2302      	movs	r3, #2
 80012cc:	6838      	ldr	r0, [r7, #0]
 80012ce:	f003 fab4 	bl	800483a <HAL_SPI_TransmitReceive>
		  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 80012d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012d4:	3301      	adds	r3, #1
 80012d6:	f107 0218 	add.w	r2, r7, #24
 80012da:	18d1      	adds	r1, r2, r3
 80012dc:	f107 0214 	add.w	r2, r7, #20
 80012e0:	2364      	movs	r3, #100	; 0x64
 80012e2:	9300      	str	r3, [sp, #0]
 80012e4:	2302      	movs	r3, #2
 80012e6:	6838      	ldr	r0, [r7, #0]
 80012e8:	f003 faa7 	bl	800483a <HAL_SPI_TransmitReceive>
		  ADC_values_rear[(i-1)*8+k+1] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 80012ec:	7d7b      	ldrb	r3, [r7, #21]
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	7d3b      	ldrb	r3, [r7, #20]
 80012f2:	021b      	lsls	r3, r3, #8
 80012f4:	b21b      	sxth	r3, r3
 80012f6:	4313      	orrs	r3, r2
 80012f8:	b219      	sxth	r1, r3
 80012fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fc:	3b01      	subs	r3, #1
 80012fe:	00da      	lsls	r2, r3, #3
 8001300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001302:	4413      	add	r3, r2
 8001304:	3301      	adds	r3, #1
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800130a:	4413      	add	r3, r2
 800130c:	b28a      	uxth	r2, r1
 800130e:	801a      	strh	r2, [r3, #0]
		  LS_ADC_ChipSelect(0);
 8001310:	2000      	movs	r0, #0
 8001312:	f7ff fe29 	bl	8000f68 <LS_ADC_ChipSelect>
	  for (int i=1; i<5; i++)
 8001316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001318:	3301      	adds	r3, #1
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
 800131c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800131e:	2b04      	cmp	r3, #4
 8001320:	ddc7      	ble.n	80012b2 <LineSensor_FrontAndBack+0x1ce>
	for (int k=0; k<7; k++)
 8001322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001324:	3301      	adds	r3, #1
 8001326:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800132a:	2b06      	cmp	r3, #6
 800132c:	f77f af62 	ble.w	80011f4 <LineSensor_FrontAndBack+0x110>
//			line_pos[0] = ADC_values_rear[i];
//	}

//	unsigned char BT_send_msg_buff[200];
//	LS_BT_SendData(huart, BT_send_msg_buff, ADC_values_rear);
}
 8001330:	bf00      	nop
 8001332:	bf00      	nop
 8001334:	3738      	adds	r7, #56	; 0x38
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	08009528 	.word	0x08009528

08001340 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b0a6      	sub	sp, #152	; 0x98
 8001344:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001346:	f001 fb57 	bl	80029f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800134a:	f000 f8bd 	bl	80014c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800134e:	f000 fd03 	bl	8001d58 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001352:	f000 f97d 	bl	8001650 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001356:	f000 f9d7 	bl	8001708 <MX_I2C3_Init>
  MX_SPI1_Init();
 800135a:	f000 fa03 	bl	8001764 <MX_SPI1_Init>
  MX_SPI2_Init();
 800135e:	f000 fa37 	bl	80017d0 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001362:	f000 fa6b 	bl	800183c <MX_SPI3_Init>
  MX_ADC1_Init();
 8001366:	f000 f921 	bl	80015ac <MX_ADC1_Init>
  MX_TIM2_Init();
 800136a:	f000 fa9f 	bl	80018ac <MX_TIM2_Init>
  MX_TIM3_Init();
 800136e:	f000 faf1 	bl	8001954 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001372:	f000 fb49 	bl	8001a08 <MX_TIM4_Init>
  MX_TIM13_Init();
 8001376:	f000 fc4d 	bl	8001c14 <MX_TIM13_Init>
  MX_TIM5_Init();
 800137a:	f000 fb9f 	bl	8001abc <MX_TIM5_Init>
  MX_I2C2_Init();
 800137e:	f000 f995 	bl	80016ac <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8001382:	f000 fc95 	bl	8001cb0 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8001386:	f000 fcbd 	bl	8001d04 <MX_USART6_UART_Init>
  MX_TIM7_Init();
 800138a:	f000 fc0d 	bl	8001ba8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  //unsigned char ADC_value_string[10];
  //uint8_t leds_on[4];// = {1, 1, 1, 1};
  //uint8_t fb_leds_on[4] = {0};
  //uint8_t fb_leds_to_light[5] = {50, 50, 50, 50, 50};
  uint16_t ADC_values_front[32] = {0};
 800138e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001392:	2240      	movs	r2, #64	; 0x40
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f005 f97a 	bl	8006690 <memset>
  uint16_t ADC_values_rear[32] = {0};
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	2240      	movs	r2, #64	; 0x40
 80013a2:	2100      	movs	r1, #0
 80013a4:	4618      	mov	r0, r3
 80013a6:	f005 f973 	bl	8006690 <memset>
  float line_pos[2];
  bool feedback_rear = false;
 80013aa:	2300      	movs	r3, #0
 80013ac:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  float delta, p;
  enum circuit_section circuit_Section;
  circuit_Section = Fast_section;
 80013b0:	2301      	movs	r3, #1
 80013b2:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  //LS_INF_Send(&hspi3, leds_off);

  // kb. 3 másodpercenkétn előidéz egy interruptot
  HAL_TIM_Base_Start_IT(&htim7);
 80013b6:	4836      	ldr	r0, [pc, #216]	; (8001490 <main+0x150>)
 80013b8:	f003 fcfc 	bl	8004db4 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80013bc:	2100      	movs	r1, #0
 80013be:	4835      	ldr	r0, [pc, #212]	; (8001494 <main+0x154>)
 80013c0:	f003 fdb8 	bl	8004f34 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  ServoPosition(&htim5, 90);
 80013c4:	ed9f 0b30 	vldr	d0, [pc, #192]	; 8001488 <main+0x148>
 80013c8:	4832      	ldr	r0, [pc, #200]	; (8001494 <main+0x154>)
 80013ca:	f000 fdc5 	bl	8001f58 <ServoPosition>

//	  //LineSensor_FrontOnly(&hspi3, &hspi1);
	  LineSensor_FrontAndBack(&huart2, &hspi3, &hspi1, &hspi2, ADC_values_front, ADC_values_rear);
 80013ce:	f107 030c 	add.w	r3, r7, #12
 80013d2:	9301      	str	r3, [sp, #4]
 80013d4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	4b2f      	ldr	r3, [pc, #188]	; (8001498 <main+0x158>)
 80013dc:	4a2f      	ldr	r2, [pc, #188]	; (800149c <main+0x15c>)
 80013de:	4930      	ldr	r1, [pc, #192]	; (80014a0 <main+0x160>)
 80013e0:	4830      	ldr	r0, [pc, #192]	; (80014a4 <main+0x164>)
 80013e2:	f7ff fe7f 	bl	80010e4 <LineSensor_FrontAndBack>
	  line_pos[0] = LS_Holavonal_favago(ADC_values_front, &summ, &MA_sum_front);
 80013e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013ea:	4a2f      	ldr	r2, [pc, #188]	; (80014a8 <main+0x168>)
 80013ec:	492f      	ldr	r1, [pc, #188]	; (80014ac <main+0x16c>)
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fe0c 	bl	800100c <LS_Holavonal_favago>
 80013f4:	eef0 7a40 	vmov.f32	s15, s0
 80013f8:	edc7 7a01 	vstr	s15, [r7, #4]
	  line_pos[1] = LS_Holavonal_favago(ADC_values_rear, &summ2, &MA_sum_rear);
 80013fc:	f107 030c 	add.w	r3, r7, #12
 8001400:	4a2b      	ldr	r2, [pc, #172]	; (80014b0 <main+0x170>)
 8001402:	492c      	ldr	r1, [pc, #176]	; (80014b4 <main+0x174>)
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff fe01 	bl	800100c <LS_Holavonal_favago>
 800140a:	eef0 7a40 	vmov.f32	s15, s0
 800140e:	edc7 7a02 	vstr	s15, [r7, #8]
//
//	  delta = LS_delta_angle(line_pos[0], line_pos[1]);
//
//	  p = LS_p(line_pos[0],line_pos[1],delta);

	  if (circuit_Section == Fast_section)
 8001412:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001416:	2b01      	cmp	r3, #1
 8001418:	d110      	bne.n	800143c <main+0xfc>
	  {
		  if (MA_sum_front > 15000){
 800141a:	4b23      	ldr	r3, [pc, #140]	; (80014a8 <main+0x168>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001422:	4293      	cmp	r3, r2
 8001424:	dd02      	ble.n	800142c <main+0xec>
			  circuit_Section = Slow_section;
 8001426:	2300      	movs	r3, #0
 8001428:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
		  }
		  sprintf((char*)BT_send_msg_buff, "FAST SECTION,  sum: %d, MA_sum_front: %d\n\r", summ, MA_sum_front);
 800142c:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <main+0x16c>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b1d      	ldr	r3, [pc, #116]	; (80014a8 <main+0x168>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4920      	ldr	r1, [pc, #128]	; (80014b8 <main+0x178>)
 8001436:	4821      	ldr	r0, [pc, #132]	; (80014bc <main+0x17c>)
 8001438:	f005 fd9c 	bl	8006f74 <siprintf>
	  }
	  if (circuit_Section == Slow_section)
 800143c:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001440:	2b00      	cmp	r3, #0
 8001442:	d107      	bne.n	8001454 <main+0x114>
	  {
		  sprintf((char*)BT_send_msg_buff, "SLOW SECTION,  sum: %d, MA_sum_front: %d\n\r", summ, MA_sum_front);
 8001444:	4b19      	ldr	r3, [pc, #100]	; (80014ac <main+0x16c>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4b17      	ldr	r3, [pc, #92]	; (80014a8 <main+0x168>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	491c      	ldr	r1, [pc, #112]	; (80014c0 <main+0x180>)
 800144e:	481b      	ldr	r0, [pc, #108]	; (80014bc <main+0x17c>)
 8001450:	f005 fd90 	bl	8006f74 <siprintf>
	  }
	  BT_TransmitMsg(&huart2, BT_send_msg_buff);
 8001454:	4919      	ldr	r1, [pc, #100]	; (80014bc <main+0x17c>)
 8001456:	4813      	ldr	r0, [pc, #76]	; (80014a4 <main+0x164>)
 8001458:	f7ff fd48 	bl	8000eec <BT_TransmitMsg>

	  if (buttonMessageFlag){
 800145c:	4b19      	ldr	r3, [pc, #100]	; (80014c4 <main+0x184>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0af      	beq.n	80013c4 <main+0x84>
		  if (feedback_rear)
 8001464:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <main+0x134>
			  feedback_rear = false;
 800146c:	2300      	movs	r3, #0
 800146e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001472:	e002      	b.n	800147a <main+0x13a>
		  else
			  feedback_rear = true;
 8001474:	2301      	movs	r3, #1
 8001476:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		  buttonMessageFlag = false;
 800147a:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <main+0x184>)
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
	  ServoPosition(&htim5, 90);
 8001480:	e7a0      	b.n	80013c4 <main+0x84>
 8001482:	bf00      	nop
 8001484:	f3af 8000 	nop.w
 8001488:	00000000 	.word	0x00000000
 800148c:	40568000 	.word	0x40568000
 8001490:	20000564 	.word	0x20000564
 8001494:	2000051c 	.word	0x2000051c
 8001498:	20000394 	.word	0x20000394
 800149c:	2000033c 	.word	0x2000033c
 80014a0:	200003ec 	.word	0x200003ec
 80014a4:	200005f4 	.word	0x200005f4
 80014a8:	20000744 	.word	0x20000744
 80014ac:	2000074c 	.word	0x2000074c
 80014b0:	20000748 	.word	0x20000748
 80014b4:	20000750 	.word	0x20000750
 80014b8:	08009538 	.word	0x08009538
 80014bc:	2000067c 	.word	0x2000067c
 80014c0:	08009564 	.word	0x08009564
 80014c4:	20000754 	.word	0x20000754

080014c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b094      	sub	sp, #80	; 0x50
 80014cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ce:	f107 031c 	add.w	r3, r7, #28
 80014d2:	2234      	movs	r2, #52	; 0x34
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f005 f8da 	bl	8006690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014dc:	f107 0308 	add.w	r3, r7, #8
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ec:	2300      	movs	r3, #0
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	4b2c      	ldr	r3, [pc, #176]	; (80015a4 <SystemClock_Config+0xdc>)
 80014f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f4:	4a2b      	ldr	r2, [pc, #172]	; (80015a4 <SystemClock_Config+0xdc>)
 80014f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014fa:	6413      	str	r3, [r2, #64]	; 0x40
 80014fc:	4b29      	ldr	r3, [pc, #164]	; (80015a4 <SystemClock_Config+0xdc>)
 80014fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001500:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001508:	2300      	movs	r3, #0
 800150a:	603b      	str	r3, [r7, #0]
 800150c:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <SystemClock_Config+0xe0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a25      	ldr	r2, [pc, #148]	; (80015a8 <SystemClock_Config+0xe0>)
 8001512:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001516:	6013      	str	r3, [r2, #0]
 8001518:	4b23      	ldr	r3, [pc, #140]	; (80015a8 <SystemClock_Config+0xe0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001520:	603b      	str	r3, [r7, #0]
 8001522:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001524:	2301      	movs	r3, #1
 8001526:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001528:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800152c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800152e:	2302      	movs	r3, #2
 8001530:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001532:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001536:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001538:	2304      	movs	r3, #4
 800153a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800153c:	23b4      	movs	r3, #180	; 0xb4
 800153e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001540:	2302      	movs	r3, #2
 8001542:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001544:	2302      	movs	r3, #2
 8001546:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001548:	2302      	movs	r3, #2
 800154a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800154c:	f107 031c 	add.w	r3, r7, #28
 8001550:	4618      	mov	r0, r3
 8001552:	f002 fd0f 	bl	8003f74 <HAL_RCC_OscConfig>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800155c:	f000 fcf6 	bl	8001f4c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001560:	f002 f96e 	bl	8003840 <HAL_PWREx_EnableOverDrive>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800156a:	f000 fcef 	bl	8001f4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800156e:	230f      	movs	r3, #15
 8001570:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001572:	2302      	movs	r3, #2
 8001574:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800157a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800157e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001584:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001586:	f107 0308 	add.w	r3, r7, #8
 800158a:	2105      	movs	r1, #5
 800158c:	4618      	mov	r0, r3
 800158e:	f002 f9a7 	bl	80038e0 <HAL_RCC_ClockConfig>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001598:	f000 fcd8 	bl	8001f4c <Error_Handler>
  }
}
 800159c:	bf00      	nop
 800159e:	3750      	adds	r7, #80	; 0x50
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40007000 	.word	0x40007000

080015ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015b2:	463b      	mov	r3, r7
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015be:	4b21      	ldr	r3, [pc, #132]	; (8001644 <MX_ADC1_Init+0x98>)
 80015c0:	4a21      	ldr	r2, [pc, #132]	; (8001648 <MX_ADC1_Init+0x9c>)
 80015c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015c4:	4b1f      	ldr	r3, [pc, #124]	; (8001644 <MX_ADC1_Init+0x98>)
 80015c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015cc:	4b1d      	ldr	r3, [pc, #116]	; (8001644 <MX_ADC1_Init+0x98>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015d2:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <MX_ADC1_Init+0x98>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015d8:	4b1a      	ldr	r3, [pc, #104]	; (8001644 <MX_ADC1_Init+0x98>)
 80015da:	2200      	movs	r2, #0
 80015dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015de:	4b19      	ldr	r3, [pc, #100]	; (8001644 <MX_ADC1_Init+0x98>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015e6:	4b17      	ldr	r3, [pc, #92]	; (8001644 <MX_ADC1_Init+0x98>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015ec:	4b15      	ldr	r3, [pc, #84]	; (8001644 <MX_ADC1_Init+0x98>)
 80015ee:	4a17      	ldr	r2, [pc, #92]	; (800164c <MX_ADC1_Init+0xa0>)
 80015f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015f2:	4b14      	ldr	r3, [pc, #80]	; (8001644 <MX_ADC1_Init+0x98>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <MX_ADC1_Init+0x98>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015fe:	4b11      	ldr	r3, [pc, #68]	; (8001644 <MX_ADC1_Init+0x98>)
 8001600:	2200      	movs	r2, #0
 8001602:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001606:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <MX_ADC1_Init+0x98>)
 8001608:	2201      	movs	r2, #1
 800160a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800160c:	480d      	ldr	r0, [pc, #52]	; (8001644 <MX_ADC1_Init+0x98>)
 800160e:	f001 fa89 	bl	8002b24 <HAL_ADC_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001618:	f000 fc98 	bl	8001f4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800161c:	2301      	movs	r3, #1
 800161e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001620:	2301      	movs	r3, #1
 8001622:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001624:	2300      	movs	r3, #0
 8001626:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001628:	463b      	mov	r3, r7
 800162a:	4619      	mov	r1, r3
 800162c:	4805      	ldr	r0, [pc, #20]	; (8001644 <MX_ADC1_Init+0x98>)
 800162e:	f001 fabd 	bl	8002bac <HAL_ADC_ConfigChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001638:	f000 fc88 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800163c:	bf00      	nop
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	200001f8 	.word	0x200001f8
 8001648:	40012000 	.word	0x40012000
 800164c:	0f000001 	.word	0x0f000001

08001650 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <MX_I2C1_Init+0x50>)
 8001656:	4a13      	ldr	r2, [pc, #76]	; (80016a4 <MX_I2C1_Init+0x54>)
 8001658:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800165a:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <MX_I2C1_Init+0x50>)
 800165c:	4a12      	ldr	r2, [pc, #72]	; (80016a8 <MX_I2C1_Init+0x58>)
 800165e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <MX_I2C1_Init+0x50>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <MX_I2C1_Init+0x50>)
 8001668:	2200      	movs	r2, #0
 800166a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800166c:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <MX_I2C1_Init+0x50>)
 800166e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001672:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001674:	4b0a      	ldr	r3, [pc, #40]	; (80016a0 <MX_I2C1_Init+0x50>)
 8001676:	2200      	movs	r2, #0
 8001678:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800167a:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <MX_I2C1_Init+0x50>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001680:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <MX_I2C1_Init+0x50>)
 8001682:	2200      	movs	r2, #0
 8001684:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <MX_I2C1_Init+0x50>)
 8001688:	2200      	movs	r2, #0
 800168a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800168c:	4804      	ldr	r0, [pc, #16]	; (80016a0 <MX_I2C1_Init+0x50>)
 800168e:	f001 ff93 	bl	80035b8 <HAL_I2C_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001698:	f000 fc58 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20000240 	.word	0x20000240
 80016a4:	40005400 	.word	0x40005400
 80016a8:	000186a0 	.word	0x000186a0

080016ac <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016b0:	4b12      	ldr	r3, [pc, #72]	; (80016fc <MX_I2C2_Init+0x50>)
 80016b2:	4a13      	ldr	r2, [pc, #76]	; (8001700 <MX_I2C2_Init+0x54>)
 80016b4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80016b6:	4b11      	ldr	r3, [pc, #68]	; (80016fc <MX_I2C2_Init+0x50>)
 80016b8:	4a12      	ldr	r2, [pc, #72]	; (8001704 <MX_I2C2_Init+0x58>)
 80016ba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016bc:	4b0f      	ldr	r3, [pc, #60]	; (80016fc <MX_I2C2_Init+0x50>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80016c2:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <MX_I2C2_Init+0x50>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <MX_I2C2_Init+0x50>)
 80016ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016ce:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016d0:	4b0a      	ldr	r3, [pc, #40]	; (80016fc <MX_I2C2_Init+0x50>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80016d6:	4b09      	ldr	r3, [pc, #36]	; (80016fc <MX_I2C2_Init+0x50>)
 80016d8:	2200      	movs	r2, #0
 80016da:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016dc:	4b07      	ldr	r3, [pc, #28]	; (80016fc <MX_I2C2_Init+0x50>)
 80016de:	2200      	movs	r2, #0
 80016e0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016e2:	4b06      	ldr	r3, [pc, #24]	; (80016fc <MX_I2C2_Init+0x50>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80016e8:	4804      	ldr	r0, [pc, #16]	; (80016fc <MX_I2C2_Init+0x50>)
 80016ea:	f001 ff65 	bl	80035b8 <HAL_I2C_Init>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80016f4:	f000 fc2a 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000294 	.word	0x20000294
 8001700:	40005800 	.word	0x40005800
 8001704:	000186a0 	.word	0x000186a0

08001708 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800170c:	4b12      	ldr	r3, [pc, #72]	; (8001758 <MX_I2C3_Init+0x50>)
 800170e:	4a13      	ldr	r2, [pc, #76]	; (800175c <MX_I2C3_Init+0x54>)
 8001710:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001712:	4b11      	ldr	r3, [pc, #68]	; (8001758 <MX_I2C3_Init+0x50>)
 8001714:	4a12      	ldr	r2, [pc, #72]	; (8001760 <MX_I2C3_Init+0x58>)
 8001716:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001718:	4b0f      	ldr	r3, [pc, #60]	; (8001758 <MX_I2C3_Init+0x50>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800171e:	4b0e      	ldr	r3, [pc, #56]	; (8001758 <MX_I2C3_Init+0x50>)
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001724:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <MX_I2C3_Init+0x50>)
 8001726:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800172a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800172c:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <MX_I2C3_Init+0x50>)
 800172e:	2200      	movs	r2, #0
 8001730:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001732:	4b09      	ldr	r3, [pc, #36]	; (8001758 <MX_I2C3_Init+0x50>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001738:	4b07      	ldr	r3, [pc, #28]	; (8001758 <MX_I2C3_Init+0x50>)
 800173a:	2200      	movs	r2, #0
 800173c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800173e:	4b06      	ldr	r3, [pc, #24]	; (8001758 <MX_I2C3_Init+0x50>)
 8001740:	2200      	movs	r2, #0
 8001742:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001744:	4804      	ldr	r0, [pc, #16]	; (8001758 <MX_I2C3_Init+0x50>)
 8001746:	f001 ff37 	bl	80035b8 <HAL_I2C_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001750:	f000 fbfc 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001754:	bf00      	nop
 8001756:	bd80      	pop	{r7, pc}
 8001758:	200002e8 	.word	0x200002e8
 800175c:	40005c00 	.word	0x40005c00
 8001760:	000186a0 	.word	0x000186a0

08001764 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001768:	4b17      	ldr	r3, [pc, #92]	; (80017c8 <MX_SPI1_Init+0x64>)
 800176a:	4a18      	ldr	r2, [pc, #96]	; (80017cc <MX_SPI1_Init+0x68>)
 800176c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800176e:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <MX_SPI1_Init+0x64>)
 8001770:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001774:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001776:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <MX_SPI1_Init+0x64>)
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800177c:	4b12      	ldr	r3, [pc, #72]	; (80017c8 <MX_SPI1_Init+0x64>)
 800177e:	2200      	movs	r2, #0
 8001780:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001782:	4b11      	ldr	r3, [pc, #68]	; (80017c8 <MX_SPI1_Init+0x64>)
 8001784:	2200      	movs	r2, #0
 8001786:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001788:	4b0f      	ldr	r3, [pc, #60]	; (80017c8 <MX_SPI1_Init+0x64>)
 800178a:	2200      	movs	r2, #0
 800178c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800178e:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <MX_SPI1_Init+0x64>)
 8001790:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001794:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001796:	4b0c      	ldr	r3, [pc, #48]	; (80017c8 <MX_SPI1_Init+0x64>)
 8001798:	2228      	movs	r2, #40	; 0x28
 800179a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800179c:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <MX_SPI1_Init+0x64>)
 800179e:	2200      	movs	r2, #0
 80017a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017a2:	4b09      	ldr	r3, [pc, #36]	; (80017c8 <MX_SPI1_Init+0x64>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017a8:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <MX_SPI1_Init+0x64>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017ae:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <MX_SPI1_Init+0x64>)
 80017b0:	220a      	movs	r2, #10
 80017b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017b4:	4804      	ldr	r0, [pc, #16]	; (80017c8 <MX_SPI1_Init+0x64>)
 80017b6:	f002 fe7b 	bl	80044b0 <HAL_SPI_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017c0:	f000 fbc4 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017c4:	bf00      	nop
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	2000033c 	.word	0x2000033c
 80017cc:	40013000 	.word	0x40013000

080017d0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80017d4:	4b17      	ldr	r3, [pc, #92]	; (8001834 <MX_SPI2_Init+0x64>)
 80017d6:	4a18      	ldr	r2, [pc, #96]	; (8001838 <MX_SPI2_Init+0x68>)
 80017d8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017da:	4b16      	ldr	r3, [pc, #88]	; (8001834 <MX_SPI2_Init+0x64>)
 80017dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017e0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017e2:	4b14      	ldr	r3, [pc, #80]	; (8001834 <MX_SPI2_Init+0x64>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <MX_SPI2_Init+0x64>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017ee:	4b11      	ldr	r3, [pc, #68]	; (8001834 <MX_SPI2_Init+0x64>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017f4:	4b0f      	ldr	r3, [pc, #60]	; (8001834 <MX_SPI2_Init+0x64>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017fa:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <MX_SPI2_Init+0x64>)
 80017fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001800:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001802:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <MX_SPI2_Init+0x64>)
 8001804:	2220      	movs	r2, #32
 8001806:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001808:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <MX_SPI2_Init+0x64>)
 800180a:	2200      	movs	r2, #0
 800180c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <MX_SPI2_Init+0x64>)
 8001810:	2200      	movs	r2, #0
 8001812:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001814:	4b07      	ldr	r3, [pc, #28]	; (8001834 <MX_SPI2_Init+0x64>)
 8001816:	2200      	movs	r2, #0
 8001818:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <MX_SPI2_Init+0x64>)
 800181c:	220a      	movs	r2, #10
 800181e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001820:	4804      	ldr	r0, [pc, #16]	; (8001834 <MX_SPI2_Init+0x64>)
 8001822:	f002 fe45 	bl	80044b0 <HAL_SPI_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800182c:	f000 fb8e 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000394 	.word	0x20000394
 8001838:	40003800 	.word	0x40003800

0800183c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001840:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <MX_SPI3_Init+0x68>)
 8001842:	4a19      	ldr	r2, [pc, #100]	; (80018a8 <MX_SPI3_Init+0x6c>)
 8001844:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001846:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <MX_SPI3_Init+0x68>)
 8001848:	f44f 7282 	mov.w	r2, #260	; 0x104
 800184c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <MX_SPI3_Init+0x68>)
 8001850:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001854:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001856:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <MX_SPI3_Init+0x68>)
 8001858:	2200      	movs	r2, #0
 800185a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800185c:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <MX_SPI3_Init+0x68>)
 800185e:	2200      	movs	r2, #0
 8001860:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001862:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <MX_SPI3_Init+0x68>)
 8001864:	2200      	movs	r2, #0
 8001866:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001868:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <MX_SPI3_Init+0x68>)
 800186a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800186e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001870:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <MX_SPI3_Init+0x68>)
 8001872:	2210      	movs	r2, #16
 8001874:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001876:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <MX_SPI3_Init+0x68>)
 8001878:	2200      	movs	r2, #0
 800187a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800187c:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <MX_SPI3_Init+0x68>)
 800187e:	2200      	movs	r2, #0
 8001880:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001882:	4b08      	ldr	r3, [pc, #32]	; (80018a4 <MX_SPI3_Init+0x68>)
 8001884:	2200      	movs	r2, #0
 8001886:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <MX_SPI3_Init+0x68>)
 800188a:	220a      	movs	r2, #10
 800188c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800188e:	4805      	ldr	r0, [pc, #20]	; (80018a4 <MX_SPI3_Init+0x68>)
 8001890:	f002 fe0e 	bl	80044b0 <HAL_SPI_Init>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 800189a:	f000 fb57 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	200003ec 	.word	0x200003ec
 80018a8:	40003c00 	.word	0x40003c00

080018ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08c      	sub	sp, #48	; 0x30
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	2224      	movs	r2, #36	; 0x24
 80018b8:	2100      	movs	r1, #0
 80018ba:	4618      	mov	r0, r3
 80018bc:	f004 fee8 	bl	8006690 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018c8:	4b21      	ldr	r3, [pc, #132]	; (8001950 <MX_TIM2_Init+0xa4>)
 80018ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80018d0:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <MX_TIM2_Init+0xa4>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d6:	4b1e      	ldr	r3, [pc, #120]	; (8001950 <MX_TIM2_Init+0xa4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018dc:	4b1c      	ldr	r3, [pc, #112]	; (8001950 <MX_TIM2_Init+0xa4>)
 80018de:	f04f 32ff 	mov.w	r2, #4294967295
 80018e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e4:	4b1a      	ldr	r3, [pc, #104]	; (8001950 <MX_TIM2_Init+0xa4>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ea:	4b19      	ldr	r3, [pc, #100]	; (8001950 <MX_TIM2_Init+0xa4>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80018f0:	2301      	movs	r3, #1
 80018f2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018f4:	2300      	movs	r3, #0
 80018f6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018f8:	2301      	movs	r3, #1
 80018fa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018fc:	2300      	movs	r3, #0
 80018fe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001900:	2300      	movs	r3, #0
 8001902:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001904:	2300      	movs	r3, #0
 8001906:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001908:	2301      	movs	r3, #1
 800190a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800190c:	2300      	movs	r3, #0
 800190e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001914:	f107 030c 	add.w	r3, r7, #12
 8001918:	4619      	mov	r1, r3
 800191a:	480d      	ldr	r0, [pc, #52]	; (8001950 <MX_TIM2_Init+0xa4>)
 800191c:	f003 fbd2 	bl	80050c4 <HAL_TIM_Encoder_Init>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001926:	f000 fb11 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800192a:	2300      	movs	r3, #0
 800192c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800192e:	2300      	movs	r3, #0
 8001930:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	4619      	mov	r1, r3
 8001936:	4806      	ldr	r0, [pc, #24]	; (8001950 <MX_TIM2_Init+0xa4>)
 8001938:	f004 fa34 	bl	8005da4 <HAL_TIMEx_MasterConfigSynchronization>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001942:	f000 fb03 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001946:	bf00      	nop
 8001948:	3730      	adds	r7, #48	; 0x30
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000444 	.word	0x20000444

08001954 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800195a:	f107 0320 	add.w	r3, r7, #32
 800195e:	2200      	movs	r2, #0
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001964:	1d3b      	adds	r3, r7, #4
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
 8001970:	611a      	str	r2, [r3, #16]
 8001972:	615a      	str	r2, [r3, #20]
 8001974:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001976:	4b22      	ldr	r3, [pc, #136]	; (8001a00 <MX_TIM3_Init+0xac>)
 8001978:	4a22      	ldr	r2, [pc, #136]	; (8001a04 <MX_TIM3_Init+0xb0>)
 800197a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800197c:	4b20      	ldr	r3, [pc, #128]	; (8001a00 <MX_TIM3_Init+0xac>)
 800197e:	2200      	movs	r2, #0
 8001980:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001982:	4b1f      	ldr	r3, [pc, #124]	; (8001a00 <MX_TIM3_Init+0xac>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001988:	4b1d      	ldr	r3, [pc, #116]	; (8001a00 <MX_TIM3_Init+0xac>)
 800198a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800198e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001990:	4b1b      	ldr	r3, [pc, #108]	; (8001a00 <MX_TIM3_Init+0xac>)
 8001992:	2200      	movs	r2, #0
 8001994:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001996:	4b1a      	ldr	r3, [pc, #104]	; (8001a00 <MX_TIM3_Init+0xac>)
 8001998:	2200      	movs	r2, #0
 800199a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800199c:	4818      	ldr	r0, [pc, #96]	; (8001a00 <MX_TIM3_Init+0xac>)
 800199e:	f003 fa79 	bl	8004e94 <HAL_TIM_PWM_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80019a8:	f000 fad0 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ac:	2300      	movs	r3, #0
 80019ae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019b4:	f107 0320 	add.w	r3, r7, #32
 80019b8:	4619      	mov	r1, r3
 80019ba:	4811      	ldr	r0, [pc, #68]	; (8001a00 <MX_TIM3_Init+0xac>)
 80019bc:	f004 f9f2 	bl	8005da4 <HAL_TIMEx_MasterConfigSynchronization>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80019c6:	f000 fac1 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ca:	2360      	movs	r3, #96	; 0x60
 80019cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019ce:	2300      	movs	r3, #0
 80019d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019da:	1d3b      	adds	r3, r7, #4
 80019dc:	2204      	movs	r2, #4
 80019de:	4619      	mov	r1, r3
 80019e0:	4807      	ldr	r0, [pc, #28]	; (8001a00 <MX_TIM3_Init+0xac>)
 80019e2:	f003 fd1d 	bl	8005420 <HAL_TIM_PWM_ConfigChannel>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80019ec:	f000 faae 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80019f0:	4803      	ldr	r0, [pc, #12]	; (8001a00 <MX_TIM3_Init+0xac>)
 80019f2:	f000 fe53 	bl	800269c <HAL_TIM_MspPostInit>

}
 80019f6:	bf00      	nop
 80019f8:	3728      	adds	r7, #40	; 0x28
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	2000048c 	.word	0x2000048c
 8001a04:	40000400 	.word	0x40000400

08001a08 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	; 0x28
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a0e:	f107 0320 	add.w	r3, r7, #32
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a18:	1d3b      	adds	r3, r7, #4
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]
 8001a20:	609a      	str	r2, [r3, #8]
 8001a22:	60da      	str	r2, [r3, #12]
 8001a24:	611a      	str	r2, [r3, #16]
 8001a26:	615a      	str	r2, [r3, #20]
 8001a28:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a2a:	4b22      	ldr	r3, [pc, #136]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001a2c:	4a22      	ldr	r2, [pc, #136]	; (8001ab8 <MX_TIM4_Init+0xb0>)
 8001a2e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001a30:	4b20      	ldr	r3, [pc, #128]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a36:	4b1f      	ldr	r3, [pc, #124]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001a3c:	4b1d      	ldr	r3, [pc, #116]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001a3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a42:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a44:	4b1b      	ldr	r3, [pc, #108]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a4a:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a50:	4818      	ldr	r0, [pc, #96]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001a52:	f003 fa1f 	bl	8004e94 <HAL_TIM_PWM_Init>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001a5c:	f000 fa76 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a60:	2300      	movs	r3, #0
 8001a62:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a64:	2300      	movs	r3, #0
 8001a66:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a68:	f107 0320 	add.w	r3, r7, #32
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4811      	ldr	r0, [pc, #68]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001a70:	f004 f998 	bl	8005da4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001a7a:	f000 fa67 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a7e:	2360      	movs	r3, #96	; 0x60
 8001a80:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	2200      	movs	r2, #0
 8001a92:	4619      	mov	r1, r3
 8001a94:	4807      	ldr	r0, [pc, #28]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001a96:	f003 fcc3 	bl	8005420 <HAL_TIM_PWM_ConfigChannel>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001aa0:	f000 fa54 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001aa4:	4803      	ldr	r0, [pc, #12]	; (8001ab4 <MX_TIM4_Init+0xac>)
 8001aa6:	f000 fdf9 	bl	800269c <HAL_TIM_MspPostInit>

}
 8001aaa:	bf00      	nop
 8001aac:	3728      	adds	r7, #40	; 0x28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200004d4 	.word	0x200004d4
 8001ab8:	40000800 	.word	0x40000800

08001abc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08e      	sub	sp, #56	; 0x38
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ac2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	601a      	str	r2, [r3, #0]
 8001aca:	605a      	str	r2, [r3, #4]
 8001acc:	609a      	str	r2, [r3, #8]
 8001ace:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad0:	f107 0320 	add.w	r3, r7, #32
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
 8001ae8:	615a      	str	r2, [r3, #20]
 8001aea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001aec:	4b2c      	ldr	r3, [pc, #176]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001aee:	4a2d      	ldr	r2, [pc, #180]	; (8001ba4 <MX_TIM5_Init+0xe8>)
 8001af0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 30-1;
 8001af2:	4b2b      	ldr	r3, [pc, #172]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001af4:	221d      	movs	r2, #29
 8001af6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af8:	4b29      	ldr	r3, [pc, #164]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 60000-1;
 8001afe:	4b28      	ldr	r3, [pc, #160]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001b00:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001b04:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b06:	4b26      	ldr	r3, [pc, #152]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b0c:	4b24      	ldr	r3, [pc, #144]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001b12:	4823      	ldr	r0, [pc, #140]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001b14:	f003 f8fe 	bl	8004d14 <HAL_TIM_Base_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001b1e:	f000 fa15 	bl	8001f4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b26:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001b28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	481c      	ldr	r0, [pc, #112]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001b30:	f003 fd38 	bl	80055a4 <HAL_TIM_ConfigClockSource>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001b3a:	f000 fa07 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001b3e:	4818      	ldr	r0, [pc, #96]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001b40:	f003 f9a8 	bl	8004e94 <HAL_TIM_PWM_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001b4a:	f000 f9ff 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b52:	2300      	movs	r3, #0
 8001b54:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001b56:	f107 0320 	add.w	r3, r7, #32
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4810      	ldr	r0, [pc, #64]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001b5e:	f004 f921 	bl	8005da4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001b68:	f000 f9f0 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b6c:	2360      	movs	r3, #96	; 0x60
 8001b6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b74:	2300      	movs	r3, #0
 8001b76:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b7c:	1d3b      	adds	r3, r7, #4
 8001b7e:	2200      	movs	r2, #0
 8001b80:	4619      	mov	r1, r3
 8001b82:	4807      	ldr	r0, [pc, #28]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001b84:	f003 fc4c 	bl	8005420 <HAL_TIM_PWM_ConfigChannel>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8001b8e:	f000 f9dd 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001b92:	4803      	ldr	r0, [pc, #12]	; (8001ba0 <MX_TIM5_Init+0xe4>)
 8001b94:	f000 fd82 	bl	800269c <HAL_TIM_MspPostInit>

}
 8001b98:	bf00      	nop
 8001b9a:	3738      	adds	r7, #56	; 0x38
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	2000051c 	.word	0x2000051c
 8001ba4:	40000c00 	.word	0x40000c00

08001ba8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bae:	463b      	mov	r3, r7
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001bb6:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <MX_TIM7_Init+0x64>)
 8001bb8:	4a15      	ldr	r2, [pc, #84]	; (8001c10 <MX_TIM7_Init+0x68>)
 8001bba:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10000-1;
 8001bbc:	4b13      	ldr	r3, [pc, #76]	; (8001c0c <MX_TIM7_Init+0x64>)
 8001bbe:	f242 720f 	movw	r2, #9999	; 0x270f
 8001bc2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc4:	4b11      	ldr	r3, [pc, #68]	; (8001c0c <MX_TIM7_Init+0x64>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 30000-1;
 8001bca:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <MX_TIM7_Init+0x64>)
 8001bcc:	f247 522f 	movw	r2, #29999	; 0x752f
 8001bd0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <MX_TIM7_Init+0x64>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001bd8:	480c      	ldr	r0, [pc, #48]	; (8001c0c <MX_TIM7_Init+0x64>)
 8001bda:	f003 f89b 	bl	8004d14 <HAL_TIM_Base_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001be4:	f000 f9b2 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be8:	2300      	movs	r3, #0
 8001bea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001bf0:	463b      	mov	r3, r7
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4805      	ldr	r0, [pc, #20]	; (8001c0c <MX_TIM7_Init+0x64>)
 8001bf6:	f004 f8d5 	bl	8005da4 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001c00:	f000 f9a4 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001c04:	bf00      	nop
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000564 	.word	0x20000564
 8001c10:	40001400 	.word	0x40001400

08001c14 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
 8001c28:	615a      	str	r2, [r3, #20]
 8001c2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001c2c:	4b1e      	ldr	r3, [pc, #120]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c2e:	4a1f      	ldr	r2, [pc, #124]	; (8001cac <MX_TIM13_Init+0x98>)
 8001c30:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8001c32:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c38:	4b1b      	ldr	r3, [pc, #108]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8001c3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c44:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c46:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c4c:	4b16      	ldr	r3, [pc, #88]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001c52:	4815      	ldr	r0, [pc, #84]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c54:	f003 f85e 	bl	8004d14 <HAL_TIM_Base_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8001c5e:	f000 f975 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001c62:	4811      	ldr	r0, [pc, #68]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c64:	f003 f916 	bl	8004e94 <HAL_TIM_PWM_Init>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8001c6e:	f000 f96d 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c72:	2360      	movs	r3, #96	; 0x60
 8001c74:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	2200      	movs	r2, #0
 8001c86:	4619      	mov	r1, r3
 8001c88:	4807      	ldr	r0, [pc, #28]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c8a:	f003 fbc9 	bl	8005420 <HAL_TIM_PWM_ConfigChannel>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8001c94:	f000 f95a 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001c98:	4803      	ldr	r0, [pc, #12]	; (8001ca8 <MX_TIM13_Init+0x94>)
 8001c9a:	f000 fcff 	bl	800269c <HAL_TIM_MspPostInit>

}
 8001c9e:	bf00      	nop
 8001ca0:	3720      	adds	r7, #32
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200005ac 	.word	0x200005ac
 8001cac:	40001c00 	.word	0x40001c00

08001cb0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cb4:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cb6:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <MX_USART2_UART_Init+0x50>)
 8001cb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cbc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001cc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cce:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cd4:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cda:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ce6:	4805      	ldr	r0, [pc, #20]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001ce8:	f004 f8ec 	bl	8005ec4 <HAL_UART_Init>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cf2:	f000 f92b 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200005f4 	.word	0x200005f4
 8001d00:	40004400 	.word	0x40004400

08001d04 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001d08:	4b11      	ldr	r3, [pc, #68]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d0a:	4a12      	ldr	r2, [pc, #72]	; (8001d54 <MX_USART6_UART_Init+0x50>)
 8001d0c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001d0e:	4b10      	ldr	r3, [pc, #64]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d10:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d14:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001d16:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001d28:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001d3a:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d3c:	f004 f8c2 	bl	8005ec4 <HAL_UART_Init>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001d46:	f000 f901 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000638 	.word	0x20000638
 8001d54:	40011400 	.word	0x40011400

08001d58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5e:	f107 0314 	add.w	r3, r7, #20
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
 8001d6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	613b      	str	r3, [r7, #16]
 8001d72:	4b64      	ldr	r3, [pc, #400]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a63      	ldr	r2, [pc, #396]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001d78:	f043 0304 	orr.w	r3, r3, #4
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b61      	ldr	r3, [pc, #388]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	613b      	str	r3, [r7, #16]
 8001d88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	4b5d      	ldr	r3, [pc, #372]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	4a5c      	ldr	r2, [pc, #368]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001d94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d98:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9a:	4b5a      	ldr	r3, [pc, #360]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	60bb      	str	r3, [r7, #8]
 8001daa:	4b56      	ldr	r3, [pc, #344]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	4a55      	ldr	r2, [pc, #340]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	6313      	str	r3, [r2, #48]	; 0x30
 8001db6:	4b53      	ldr	r3, [pc, #332]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	60bb      	str	r3, [r7, #8]
 8001dc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	607b      	str	r3, [r7, #4]
 8001dc6:	4b4f      	ldr	r3, [pc, #316]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	4a4e      	ldr	r2, [pc, #312]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001dcc:	f043 0302 	orr.w	r3, r3, #2
 8001dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd2:	4b4c      	ldr	r3, [pc, #304]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	607b      	str	r3, [r7, #4]
 8001ddc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	603b      	str	r3, [r7, #0]
 8001de2:	4b48      	ldr	r3, [pc, #288]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	4a47      	ldr	r2, [pc, #284]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001de8:	f043 0308 	orr.w	r3, r3, #8
 8001dec:	6313      	str	r3, [r2, #48]	; 0x30
 8001dee:	4b45      	ldr	r3, [pc, #276]	; (8001f04 <MX_GPIO_Init+0x1ac>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	603b      	str	r3, [r7, #0]
 8001df8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f24d 0107 	movw	r1, #53255	; 0xd007
 8001e00:	4841      	ldr	r0, [pc, #260]	; (8001f08 <MX_GPIO_Init+0x1b0>)
 8001e02:	f001 fba7 	bl	8003554 <HAL_GPIO_WritePin>
                          |AD_CS3_Pin|AD_CS2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_CS1_Pin|LED_LE_Pin, GPIO_PIN_RESET);
 8001e06:	2200      	movs	r2, #0
 8001e08:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8001e0c:	483f      	ldr	r0, [pc, #252]	; (8001f0c <MX_GPIO_Init+0x1b4>)
 8001e0e:	f001 fba1 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin, GPIO_PIN_RESET);
 8001e12:	2200      	movs	r2, #0
 8001e14:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 8001e18:	483d      	ldr	r0, [pc, #244]	; (8001f10 <MX_GPIO_Init+0x1b8>)
 8001e1a:	f001 fb9b 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_OE_GPIO_Port, LED_OE_Pin, GPIO_PIN_RESET);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2104      	movs	r1, #4
 8001e22:	483c      	ldr	r0, [pc, #240]	; (8001f14 <MX_GPIO_Init+0x1bc>)
 8001e24:	f001 fb96 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e2e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001e32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4833      	ldr	r0, [pc, #204]	; (8001f0c <MX_GPIO_Init+0x1b4>)
 8001e40:	f001 f9f4 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_PWR_FB_Pin */
  GPIO_InitStruct.Pin = DRV_PWR_FB_Pin;
 8001e44:	2310      	movs	r3, #16
 8001e46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRV_PWR_FB_GPIO_Port, &GPIO_InitStruct);
 8001e50:	f107 0314 	add.w	r3, r7, #20
 8001e54:	4619      	mov	r1, r3
 8001e56:	482d      	ldr	r0, [pc, #180]	; (8001f0c <MX_GPIO_Init+0x1b4>)
 8001e58:	f001 f9e8 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pins : ToF_XSDN_36_Pin ToF_XSDN_25_Pin ToF_XSDN_14_Pin AD_CS4_Pin
                           AD_CS3_Pin AD_CS2_Pin */
  GPIO_InitStruct.Pin = ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 8001e5c:	f24d 0307 	movw	r3, #53255	; 0xd007
 8001e60:	617b      	str	r3, [r7, #20]
                          |AD_CS3_Pin|AD_CS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e62:	2301      	movs	r3, #1
 8001e64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e6e:	f107 0314 	add.w	r3, r7, #20
 8001e72:	4619      	mov	r1, r3
 8001e74:	4824      	ldr	r0, [pc, #144]	; (8001f08 <MX_GPIO_Init+0x1b0>)
 8001e76:	f001 f9d9 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pins : AD_CS1_Pin LED_LE_Pin */
  GPIO_InitStruct.Pin = AD_CS1_Pin|LED_LE_Pin;
 8001e7a:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001e7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e80:	2301      	movs	r3, #1
 8001e82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	4619      	mov	r1, r3
 8001e92:	481e      	ldr	r0, [pc, #120]	; (8001f0c <MX_GPIO_Init+0x1b4>)
 8001e94:	f001 f9ca 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pins : INF_LE_Pin INF_OE_Pin DRV_EN_Pin */
  GPIO_InitStruct.Pin = INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin;
 8001e98:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 8001e9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eaa:	f107 0314 	add.w	r3, r7, #20
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4817      	ldr	r0, [pc, #92]	; (8001f10 <MX_GPIO_Init+0x1b8>)
 8001eb2:	f001 f9bb 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_EN_FB_Pin */
  GPIO_InitStruct.Pin = DRV_EN_FB_Pin;
 8001eb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001eba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRV_EN_FB_GPIO_Port, &GPIO_InitStruct);
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4811      	ldr	r0, [pc, #68]	; (8001f10 <MX_GPIO_Init+0x1b8>)
 8001ecc:	f001 f9ae 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_OE_Pin */
  GPIO_InitStruct.Pin = LED_OE_Pin;
 8001ed0:	2304      	movs	r3, #4
 8001ed2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001edc:	2300      	movs	r3, #0
 8001ede:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_OE_GPIO_Port, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	480b      	ldr	r0, [pc, #44]	; (8001f14 <MX_GPIO_Init+0x1bc>)
 8001ee8:	f001 f9a0 	bl	800322c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001eec:	2200      	movs	r2, #0
 8001eee:	2100      	movs	r1, #0
 8001ef0:	2028      	movs	r0, #40	; 0x28
 8001ef2:	f001 f964 	bl	80031be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ef6:	2028      	movs	r0, #40	; 0x28
 8001ef8:	f001 f97d 	bl	80031f6 <HAL_NVIC_EnableIRQ>

}
 8001efc:	bf00      	nop
 8001efe:	3728      	adds	r7, #40	; 0x28
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40023800 	.word	0x40023800
 8001f08:	40020400 	.word	0x40020400
 8001f0c:	40020800 	.word	0x40020800
 8001f10:	40020000 	.word	0x40020000
 8001f14:	40020c00 	.word	0x40020c00

08001f18 <HAL_GPIO_EXTI_Callback>:
//{
//	  BTMessageFlag = true;
//	  BT_ReceiveMsg(&huart2, BT_received_msg);
//}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	80fb      	strh	r3, [r7, #6]
	buttonMessageFlag = true;
 8001f22:	4b04      	ldr	r3, [pc, #16]	; (8001f34 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001f24:	2201      	movs	r2, #1
 8001f26:	701a      	strb	r2, [r3, #0]
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	20000754 	.word	0x20000754

08001f38 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
//		else{
//			LS_LED_Send(&hspi3, leds_all_on);
//			lightIsOn = true;
//		}
//	}
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f50:	b672      	cpsid	i
}
 8001f52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <Error_Handler+0x8>
	...

08001f58 <ServoPosition>:
#include "main.h"


void ServoPosition(TIM_HandleTypeDef* const pwmHandle, double    angle){
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	ed87 0b00 	vstr	d0, [r7]
    if(angle < 36){angle = 36;}
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	4b27      	ldr	r3, [pc, #156]	; (8002008 <ServoPosition+0xb0>)
 8001f6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f6e:	f7fe fdd5 	bl	8000b1c <__aeabi_dcmplt>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d004      	beq.n	8001f82 <ServoPosition+0x2a>
 8001f78:	f04f 0200 	mov.w	r2, #0
 8001f7c:	4b22      	ldr	r3, [pc, #136]	; (8002008 <ServoPosition+0xb0>)
 8001f7e:	e9c7 2300 	strd	r2, r3, [r7]
    if(angle>144){angle = 144;}
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	4b21      	ldr	r3, [pc, #132]	; (800200c <ServoPosition+0xb4>)
 8001f88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f8c:	f7fe fde4 	bl	8000b58 <__aeabi_dcmpgt>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d004      	beq.n	8001fa0 <ServoPosition+0x48>
 8001f96:	f04f 0200 	mov.w	r2, #0
 8001f9a:	4b1c      	ldr	r3, [pc, #112]	; (800200c <ServoPosition+0xb4>)
 8001f9c:	e9c7 2300 	strd	r2, r3, [r7]
    //angle2CCR = ((angle/180+1)/20*60000);
    pwmHandle->Instance->CCR1 = (int)((angle/180+1)/20*60000);//angle2CCR;
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	4b1a      	ldr	r3, [pc, #104]	; (8002010 <ServoPosition+0xb8>)
 8001fa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001faa:	f7fe fc6f 	bl	800088c <__aeabi_ddiv>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	4b16      	ldr	r3, [pc, #88]	; (8002014 <ServoPosition+0xbc>)
 8001fbc:	f7fe f986 	bl	80002cc <__adddf3>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	4610      	mov	r0, r2
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f04f 0200 	mov.w	r2, #0
 8001fcc:	4b12      	ldr	r3, [pc, #72]	; (8002018 <ServoPosition+0xc0>)
 8001fce:	f7fe fc5d 	bl	800088c <__aeabi_ddiv>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	4610      	mov	r0, r2
 8001fd8:	4619      	mov	r1, r3
 8001fda:	a309      	add	r3, pc, #36	; (adr r3, 8002000 <ServoPosition+0xa8>)
 8001fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe0:	f7fe fb2a 	bl	8000638 <__aeabi_dmul>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	4610      	mov	r0, r2
 8001fea:	4619      	mov	r1, r3
 8001fec:	f7fe fdd4 	bl	8000b98 <__aeabi_d2iz>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ff8:	bf00      	nop
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	00000000 	.word	0x00000000
 8002004:	40ed4c00 	.word	0x40ed4c00
 8002008:	40420000 	.word	0x40420000
 800200c:	40620000 	.word	0x40620000
 8002010:	40668000 	.word	0x40668000
 8002014:	3ff00000 	.word	0x3ff00000
 8002018:	40340000 	.word	0x40340000

0800201c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	607b      	str	r3, [r7, #4]
 8002026:	4b10      	ldr	r3, [pc, #64]	; (8002068 <HAL_MspInit+0x4c>)
 8002028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202a:	4a0f      	ldr	r2, [pc, #60]	; (8002068 <HAL_MspInit+0x4c>)
 800202c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002030:	6453      	str	r3, [r2, #68]	; 0x44
 8002032:	4b0d      	ldr	r3, [pc, #52]	; (8002068 <HAL_MspInit+0x4c>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002036:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800203a:	607b      	str	r3, [r7, #4]
 800203c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	603b      	str	r3, [r7, #0]
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <HAL_MspInit+0x4c>)
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	4a08      	ldr	r2, [pc, #32]	; (8002068 <HAL_MspInit+0x4c>)
 8002048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204c:	6413      	str	r3, [r2, #64]	; 0x40
 800204e:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HAL_MspInit+0x4c>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002056:	603b      	str	r3, [r7, #0]
 8002058:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800205a:	2007      	movs	r0, #7
 800205c:	f001 f8a4 	bl	80031a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002060:	bf00      	nop
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40023800 	.word	0x40023800

0800206c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b08a      	sub	sp, #40	; 0x28
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a17      	ldr	r2, [pc, #92]	; (80020e8 <HAL_ADC_MspInit+0x7c>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d127      	bne.n	80020de <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	4b16      	ldr	r3, [pc, #88]	; (80020ec <HAL_ADC_MspInit+0x80>)
 8002094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002096:	4a15      	ldr	r2, [pc, #84]	; (80020ec <HAL_ADC_MspInit+0x80>)
 8002098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800209c:	6453      	str	r3, [r2, #68]	; 0x44
 800209e:	4b13      	ldr	r3, [pc, #76]	; (80020ec <HAL_ADC_MspInit+0x80>)
 80020a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b0f      	ldr	r3, [pc, #60]	; (80020ec <HAL_ADC_MspInit+0x80>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	4a0e      	ldr	r2, [pc, #56]	; (80020ec <HAL_ADC_MspInit+0x80>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ba:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <HAL_ADC_MspInit+0x80>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = IMotor_Pin|UBatt_Pin;
 80020c6:	2312      	movs	r3, #18
 80020c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ca:	2303      	movs	r3, #3
 80020cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4619      	mov	r1, r3
 80020d8:	4805      	ldr	r0, [pc, #20]	; (80020f0 <HAL_ADC_MspInit+0x84>)
 80020da:	f001 f8a7 	bl	800322c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020de:	bf00      	nop
 80020e0:	3728      	adds	r7, #40	; 0x28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40012000 	.word	0x40012000
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020000 	.word	0x40020000

080020f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08e      	sub	sp, #56	; 0x38
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a5c      	ldr	r2, [pc, #368]	; (8002284 <HAL_I2C_MspInit+0x190>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d12d      	bne.n	8002172 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	623b      	str	r3, [r7, #32]
 800211a:	4b5b      	ldr	r3, [pc, #364]	; (8002288 <HAL_I2C_MspInit+0x194>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	4a5a      	ldr	r2, [pc, #360]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002120:	f043 0302 	orr.w	r3, r3, #2
 8002124:	6313      	str	r3, [r2, #48]	; 0x30
 8002126:	4b58      	ldr	r3, [pc, #352]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	623b      	str	r3, [r7, #32]
 8002130:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002132:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002136:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002138:	2312      	movs	r3, #18
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002140:	2303      	movs	r3, #3
 8002142:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002144:	2304      	movs	r3, #4
 8002146:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002148:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800214c:	4619      	mov	r1, r3
 800214e:	484f      	ldr	r0, [pc, #316]	; (800228c <HAL_I2C_MspInit+0x198>)
 8002150:	f001 f86c 	bl	800322c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002154:	2300      	movs	r3, #0
 8002156:	61fb      	str	r3, [r7, #28]
 8002158:	4b4b      	ldr	r3, [pc, #300]	; (8002288 <HAL_I2C_MspInit+0x194>)
 800215a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215c:	4a4a      	ldr	r2, [pc, #296]	; (8002288 <HAL_I2C_MspInit+0x194>)
 800215e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002162:	6413      	str	r3, [r2, #64]	; 0x40
 8002164:	4b48      	ldr	r3, [pc, #288]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002168:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800216c:	61fb      	str	r3, [r7, #28]
 800216e:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002170:	e083      	b.n	800227a <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a46      	ldr	r2, [pc, #280]	; (8002290 <HAL_I2C_MspInit+0x19c>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d12d      	bne.n	80021d8 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800217c:	2300      	movs	r3, #0
 800217e:	61bb      	str	r3, [r7, #24]
 8002180:	4b41      	ldr	r3, [pc, #260]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002184:	4a40      	ldr	r2, [pc, #256]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002186:	f043 0302 	orr.w	r3, r3, #2
 800218a:	6313      	str	r3, [r2, #48]	; 0x30
 800218c:	4b3e      	ldr	r3, [pc, #248]	; (8002288 <HAL_I2C_MspInit+0x194>)
 800218e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	61bb      	str	r3, [r7, #24]
 8002196:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8002198:	f44f 6381 	mov.w	r3, #1032	; 0x408
 800219c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800219e:	2312      	movs	r3, #18
 80021a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a2:	2300      	movs	r3, #0
 80021a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a6:	2303      	movs	r3, #3
 80021a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80021aa:	2304      	movs	r3, #4
 80021ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021b2:	4619      	mov	r1, r3
 80021b4:	4835      	ldr	r0, [pc, #212]	; (800228c <HAL_I2C_MspInit+0x198>)
 80021b6:	f001 f839 	bl	800322c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	4b32      	ldr	r3, [pc, #200]	; (8002288 <HAL_I2C_MspInit+0x194>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	4a31      	ldr	r2, [pc, #196]	; (8002288 <HAL_I2C_MspInit+0x194>)
 80021c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021c8:	6413      	str	r3, [r2, #64]	; 0x40
 80021ca:	4b2f      	ldr	r3, [pc, #188]	; (8002288 <HAL_I2C_MspInit+0x194>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021d2:	617b      	str	r3, [r7, #20]
 80021d4:	697b      	ldr	r3, [r7, #20]
}
 80021d6:	e050      	b.n	800227a <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a2d      	ldr	r2, [pc, #180]	; (8002294 <HAL_I2C_MspInit+0x1a0>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d14b      	bne.n	800227a <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	613b      	str	r3, [r7, #16]
 80021e6:	4b28      	ldr	r3, [pc, #160]	; (8002288 <HAL_I2C_MspInit+0x194>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4a27      	ldr	r2, [pc, #156]	; (8002288 <HAL_I2C_MspInit+0x194>)
 80021ec:	f043 0304 	orr.w	r3, r3, #4
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4b25      	ldr	r3, [pc, #148]	; (8002288 <HAL_I2C_MspInit+0x194>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0304 	and.w	r3, r3, #4
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	4b21      	ldr	r3, [pc, #132]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a20      	ldr	r2, [pc, #128]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b1e      	ldr	r3, [pc, #120]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800221a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800221e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002220:	2312      	movs	r3, #18
 8002222:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002224:	2300      	movs	r3, #0
 8002226:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002228:	2303      	movs	r3, #3
 800222a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800222c:	2304      	movs	r3, #4
 800222e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002234:	4619      	mov	r1, r3
 8002236:	4818      	ldr	r0, [pc, #96]	; (8002298 <HAL_I2C_MspInit+0x1a4>)
 8002238:	f000 fff8 	bl	800322c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800223c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002240:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002242:	2312      	movs	r3, #18
 8002244:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224a:	2303      	movs	r3, #3
 800224c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800224e:	2304      	movs	r3, #4
 8002250:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002256:	4619      	mov	r1, r3
 8002258:	4810      	ldr	r0, [pc, #64]	; (800229c <HAL_I2C_MspInit+0x1a8>)
 800225a:	f000 ffe7 	bl	800322c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	4b09      	ldr	r3, [pc, #36]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	4a08      	ldr	r2, [pc, #32]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002268:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800226c:	6413      	str	r3, [r2, #64]	; 0x40
 800226e:	4b06      	ldr	r3, [pc, #24]	; (8002288 <HAL_I2C_MspInit+0x194>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002276:	60bb      	str	r3, [r7, #8]
 8002278:	68bb      	ldr	r3, [r7, #8]
}
 800227a:	bf00      	nop
 800227c:	3738      	adds	r7, #56	; 0x38
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40005400 	.word	0x40005400
 8002288:	40023800 	.word	0x40023800
 800228c:	40020400 	.word	0x40020400
 8002290:	40005800 	.word	0x40005800
 8002294:	40005c00 	.word	0x40005c00
 8002298:	40020800 	.word	0x40020800
 800229c:	40020000 	.word	0x40020000

080022a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b090      	sub	sp, #64	; 0x40
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a72      	ldr	r2, [pc, #456]	; (8002488 <HAL_SPI_MspInit+0x1e8>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d14a      	bne.n	8002358 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80022c6:	4b71      	ldr	r3, [pc, #452]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 80022c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ca:	4a70      	ldr	r2, [pc, #448]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 80022cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022d0:	6453      	str	r3, [r2, #68]	; 0x44
 80022d2:	4b6e      	ldr	r3, [pc, #440]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 80022d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022da:	62bb      	str	r3, [r7, #40]	; 0x28
 80022dc:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
 80022e2:	4b6a      	ldr	r3, [pc, #424]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e6:	4a69      	ldr	r2, [pc, #420]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 80022e8:	f043 0301 	orr.w	r3, r3, #1
 80022ec:	6313      	str	r3, [r2, #48]	; 0x30
 80022ee:	4b67      	ldr	r3, [pc, #412]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	627b      	str	r3, [r7, #36]	; 0x24
 80022f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	623b      	str	r3, [r7, #32]
 80022fe:	4b63      	ldr	r3, [pc, #396]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002302:	4a62      	ldr	r2, [pc, #392]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002304:	f043 0302 	orr.w	r3, r3, #2
 8002308:	6313      	str	r3, [r2, #48]	; 0x30
 800230a:	4b60      	ldr	r3, [pc, #384]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	623b      	str	r3, [r7, #32]
 8002314:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002316:	23a0      	movs	r3, #160	; 0xa0
 8002318:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231a:	2302      	movs	r3, #2
 800231c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002322:	2303      	movs	r3, #3
 8002324:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002326:	2305      	movs	r3, #5
 8002328:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800232e:	4619      	mov	r1, r3
 8002330:	4857      	ldr	r0, [pc, #348]	; (8002490 <HAL_SPI_MspInit+0x1f0>)
 8002332:	f000 ff7b 	bl	800322c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002336:	2310      	movs	r3, #16
 8002338:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233a:	2302      	movs	r3, #2
 800233c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233e:	2300      	movs	r3, #0
 8002340:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002342:	2303      	movs	r3, #3
 8002344:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002346:	2305      	movs	r3, #5
 8002348:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800234e:	4619      	mov	r1, r3
 8002350:	4850      	ldr	r0, [pc, #320]	; (8002494 <HAL_SPI_MspInit+0x1f4>)
 8002352:	f000 ff6b 	bl	800322c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002356:	e092      	b.n	800247e <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI2)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a4e      	ldr	r2, [pc, #312]	; (8002498 <HAL_SPI_MspInit+0x1f8>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d15b      	bne.n	800241a <HAL_SPI_MspInit+0x17a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	61fb      	str	r3, [r7, #28]
 8002366:	4b49      	ldr	r3, [pc, #292]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236a:	4a48      	ldr	r2, [pc, #288]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 800236c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002370:	6413      	str	r3, [r2, #64]	; 0x40
 8002372:	4b46      	ldr	r3, [pc, #280]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800237a:	61fb      	str	r3, [r7, #28]
 800237c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	61bb      	str	r3, [r7, #24]
 8002382:	4b42      	ldr	r3, [pc, #264]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	4a41      	ldr	r2, [pc, #260]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002388:	f043 0304 	orr.w	r3, r3, #4
 800238c:	6313      	str	r3, [r2, #48]	; 0x30
 800238e:	4b3f      	ldr	r3, [pc, #252]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f003 0304 	and.w	r3, r3, #4
 8002396:	61bb      	str	r3, [r7, #24]
 8002398:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	617b      	str	r3, [r7, #20]
 800239e:	4b3b      	ldr	r3, [pc, #236]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	4a3a      	ldr	r2, [pc, #232]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 80023a4:	f043 0302 	orr.w	r3, r3, #2
 80023a8:	6313      	str	r3, [r2, #48]	; 0x30
 80023aa:	4b38      	ldr	r3, [pc, #224]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	617b      	str	r3, [r7, #20]
 80023b4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80023b6:	2302      	movs	r3, #2
 80023b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ba:	2302      	movs	r3, #2
 80023bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c2:	2303      	movs	r3, #3
 80023c4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80023c6:	2307      	movs	r3, #7
 80023c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023ce:	4619      	mov	r1, r3
 80023d0:	4832      	ldr	r0, [pc, #200]	; (800249c <HAL_SPI_MspInit+0x1fc>)
 80023d2:	f000 ff2b 	bl	800322c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023d6:	2304      	movs	r3, #4
 80023d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023da:	2302      	movs	r3, #2
 80023dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023de:	2300      	movs	r3, #0
 80023e0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023e2:	2303      	movs	r3, #3
 80023e4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023e6:	2305      	movs	r3, #5
 80023e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023ee:	4619      	mov	r1, r3
 80023f0:	482a      	ldr	r0, [pc, #168]	; (800249c <HAL_SPI_MspInit+0x1fc>)
 80023f2:	f000 ff1b 	bl	800322c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80023f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fc:	2302      	movs	r3, #2
 80023fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002404:	2303      	movs	r3, #3
 8002406:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002408:	2305      	movs	r3, #5
 800240a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002410:	4619      	mov	r1, r3
 8002412:	4820      	ldr	r0, [pc, #128]	; (8002494 <HAL_SPI_MspInit+0x1f4>)
 8002414:	f000 ff0a 	bl	800322c <HAL_GPIO_Init>
}
 8002418:	e031      	b.n	800247e <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI3)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a20      	ldr	r2, [pc, #128]	; (80024a0 <HAL_SPI_MspInit+0x200>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d12c      	bne.n	800247e <HAL_SPI_MspInit+0x1de>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002424:	2300      	movs	r3, #0
 8002426:	613b      	str	r3, [r7, #16]
 8002428:	4b18      	ldr	r3, [pc, #96]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 800242a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242c:	4a17      	ldr	r2, [pc, #92]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 800242e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002432:	6413      	str	r3, [r2, #64]	; 0x40
 8002434:	4b15      	ldr	r3, [pc, #84]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002438:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002440:	2300      	movs	r3, #0
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	4b11      	ldr	r3, [pc, #68]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002448:	4a10      	ldr	r2, [pc, #64]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 800244a:	f043 0304 	orr.w	r3, r3, #4
 800244e:	6313      	str	r3, [r2, #48]	; 0x30
 8002450:	4b0e      	ldr	r3, [pc, #56]	; (800248c <HAL_SPI_MspInit+0x1ec>)
 8002452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800245c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002460:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002462:	2302      	movs	r3, #2
 8002464:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800246a:	2303      	movs	r3, #3
 800246c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800246e:	2306      	movs	r3, #6
 8002470:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002472:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002476:	4619      	mov	r1, r3
 8002478:	4808      	ldr	r0, [pc, #32]	; (800249c <HAL_SPI_MspInit+0x1fc>)
 800247a:	f000 fed7 	bl	800322c <HAL_GPIO_Init>
}
 800247e:	bf00      	nop
 8002480:	3740      	adds	r7, #64	; 0x40
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40013000 	.word	0x40013000
 800248c:	40023800 	.word	0x40023800
 8002490:	40020000 	.word	0x40020000
 8002494:	40020400 	.word	0x40020400
 8002498:	40003800 	.word	0x40003800
 800249c:	40020800 	.word	0x40020800
 80024a0:	40003c00 	.word	0x40003c00

080024a4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08a      	sub	sp, #40	; 0x28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ac:	f107 0314 	add.w	r3, r7, #20
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024c4:	d14b      	bne.n	800255e <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	4b27      	ldr	r3, [pc, #156]	; (8002568 <HAL_TIM_Encoder_MspInit+0xc4>)
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	4a26      	ldr	r2, [pc, #152]	; (8002568 <HAL_TIM_Encoder_MspInit+0xc4>)
 80024d0:	f043 0301 	orr.w	r3, r3, #1
 80024d4:	6413      	str	r3, [r2, #64]	; 0x40
 80024d6:	4b24      	ldr	r3, [pc, #144]	; (8002568 <HAL_TIM_Encoder_MspInit+0xc4>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	613b      	str	r3, [r7, #16]
 80024e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	4b20      	ldr	r3, [pc, #128]	; (8002568 <HAL_TIM_Encoder_MspInit+0xc4>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ea:	4a1f      	ldr	r2, [pc, #124]	; (8002568 <HAL_TIM_Encoder_MspInit+0xc4>)
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	6313      	str	r3, [r2, #48]	; 0x30
 80024f2:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <HAL_TIM_Encoder_MspInit+0xc4>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	60bb      	str	r3, [r7, #8]
 8002502:	4b19      	ldr	r3, [pc, #100]	; (8002568 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	4a18      	ldr	r2, [pc, #96]	; (8002568 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002508:	f043 0302 	orr.w	r3, r3, #2
 800250c:	6313      	str	r3, [r2, #48]	; 0x30
 800250e:	4b16      	ldr	r3, [pc, #88]	; (8002568 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	60bb      	str	r3, [r7, #8]
 8002518:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB9     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin;
 800251a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800251e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002520:	2302      	movs	r3, #2
 8002522:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002524:	2300      	movs	r3, #0
 8002526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002528:	2300      	movs	r3, #0
 800252a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800252c:	2301      	movs	r3, #1
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENCODER_A_GPIO_Port, &GPIO_InitStruct);
 8002530:	f107 0314 	add.w	r3, r7, #20
 8002534:	4619      	mov	r1, r3
 8002536:	480d      	ldr	r0, [pc, #52]	; (800256c <HAL_TIM_Encoder_MspInit+0xc8>)
 8002538:	f000 fe78 	bl	800322c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_B_Pin;
 800253c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002542:	2302      	movs	r3, #2
 8002544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002546:	2300      	movs	r3, #0
 8002548:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254a:	2300      	movs	r3, #0
 800254c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800254e:	2301      	movs	r3, #1
 8002550:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENCODER_B_GPIO_Port, &GPIO_InitStruct);
 8002552:	f107 0314 	add.w	r3, r7, #20
 8002556:	4619      	mov	r1, r3
 8002558:	4805      	ldr	r0, [pc, #20]	; (8002570 <HAL_TIM_Encoder_MspInit+0xcc>)
 800255a:	f000 fe67 	bl	800322c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800255e:	bf00      	nop
 8002560:	3728      	adds	r7, #40	; 0x28
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40023800 	.word	0x40023800
 800256c:	40020000 	.word	0x40020000
 8002570:	40020400 	.word	0x40020400

08002574 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a15      	ldr	r2, [pc, #84]	; (80025d8 <HAL_TIM_PWM_MspInit+0x64>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d10e      	bne.n	80025a4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	60fb      	str	r3, [r7, #12]
 800258a:	4b14      	ldr	r3, [pc, #80]	; (80025dc <HAL_TIM_PWM_MspInit+0x68>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	4a13      	ldr	r2, [pc, #76]	; (80025dc <HAL_TIM_PWM_MspInit+0x68>)
 8002590:	f043 0302 	orr.w	r3, r3, #2
 8002594:	6413      	str	r3, [r2, #64]	; 0x40
 8002596:	4b11      	ldr	r3, [pc, #68]	; (80025dc <HAL_TIM_PWM_MspInit+0x68>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	60fb      	str	r3, [r7, #12]
 80025a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80025a2:	e012      	b.n	80025ca <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM4)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a0d      	ldr	r2, [pc, #52]	; (80025e0 <HAL_TIM_PWM_MspInit+0x6c>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d10d      	bne.n	80025ca <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025ae:	2300      	movs	r3, #0
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <HAL_TIM_PWM_MspInit+0x68>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	4a09      	ldr	r2, [pc, #36]	; (80025dc <HAL_TIM_PWM_MspInit+0x68>)
 80025b8:	f043 0304 	orr.w	r3, r3, #4
 80025bc:	6413      	str	r3, [r2, #64]	; 0x40
 80025be:	4b07      	ldr	r3, [pc, #28]	; (80025dc <HAL_TIM_PWM_MspInit+0x68>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c2:	f003 0304 	and.w	r3, r3, #4
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	68bb      	ldr	r3, [r7, #8]
}
 80025ca:	bf00      	nop
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	40000400 	.word	0x40000400
 80025dc:	40023800 	.word	0x40023800
 80025e0:	40000800 	.word	0x40000800

080025e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a26      	ldr	r2, [pc, #152]	; (800268c <HAL_TIM_Base_MspInit+0xa8>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d116      	bne.n	8002624 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	617b      	str	r3, [r7, #20]
 80025fa:	4b25      	ldr	r3, [pc, #148]	; (8002690 <HAL_TIM_Base_MspInit+0xac>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fe:	4a24      	ldr	r2, [pc, #144]	; (8002690 <HAL_TIM_Base_MspInit+0xac>)
 8002600:	f043 0308 	orr.w	r3, r3, #8
 8002604:	6413      	str	r3, [r2, #64]	; 0x40
 8002606:	4b22      	ldr	r3, [pc, #136]	; (8002690 <HAL_TIM_Base_MspInit+0xac>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f003 0308 	and.w	r3, r3, #8
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	697b      	ldr	r3, [r7, #20]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002612:	2200      	movs	r2, #0
 8002614:	2100      	movs	r1, #0
 8002616:	2032      	movs	r0, #50	; 0x32
 8002618:	f000 fdd1 	bl	80031be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800261c:	2032      	movs	r0, #50	; 0x32
 800261e:	f000 fdea 	bl	80031f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8002622:	e02e      	b.n	8002682 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM7)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a1a      	ldr	r2, [pc, #104]	; (8002694 <HAL_TIM_Base_MspInit+0xb0>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d116      	bne.n	800265c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	4b17      	ldr	r3, [pc, #92]	; (8002690 <HAL_TIM_Base_MspInit+0xac>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	4a16      	ldr	r2, [pc, #88]	; (8002690 <HAL_TIM_Base_MspInit+0xac>)
 8002638:	f043 0320 	orr.w	r3, r3, #32
 800263c:	6413      	str	r3, [r2, #64]	; 0x40
 800263e:	4b14      	ldr	r3, [pc, #80]	; (8002690 <HAL_TIM_Base_MspInit+0xac>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	f003 0320 	and.w	r3, r3, #32
 8002646:	613b      	str	r3, [r7, #16]
 8002648:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800264a:	2200      	movs	r2, #0
 800264c:	2100      	movs	r1, #0
 800264e:	2037      	movs	r0, #55	; 0x37
 8002650:	f000 fdb5 	bl	80031be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002654:	2037      	movs	r0, #55	; 0x37
 8002656:	f000 fdce 	bl	80031f6 <HAL_NVIC_EnableIRQ>
}
 800265a:	e012      	b.n	8002682 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM13)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a0d      	ldr	r2, [pc, #52]	; (8002698 <HAL_TIM_Base_MspInit+0xb4>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d10d      	bne.n	8002682 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	4b09      	ldr	r3, [pc, #36]	; (8002690 <HAL_TIM_Base_MspInit+0xac>)
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	4a08      	ldr	r2, [pc, #32]	; (8002690 <HAL_TIM_Base_MspInit+0xac>)
 8002670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002674:	6413      	str	r3, [r2, #64]	; 0x40
 8002676:	4b06      	ldr	r3, [pc, #24]	; (8002690 <HAL_TIM_Base_MspInit+0xac>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	68fb      	ldr	r3, [r7, #12]
}
 8002682:	bf00      	nop
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40000c00 	.word	0x40000c00
 8002690:	40023800 	.word	0x40023800
 8002694:	40001400 	.word	0x40001400
 8002698:	40001c00 	.word	0x40001c00

0800269c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08c      	sub	sp, #48	; 0x30
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a4:	f107 031c 	add.w	r3, r7, #28
 80026a8:	2200      	movs	r2, #0
 80026aa:	601a      	str	r2, [r3, #0]
 80026ac:	605a      	str	r2, [r3, #4]
 80026ae:	609a      	str	r2, [r3, #8]
 80026b0:	60da      	str	r2, [r3, #12]
 80026b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a48      	ldr	r2, [pc, #288]	; (80027dc <HAL_TIM_MspPostInit+0x140>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d11e      	bne.n	80026fc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	61bb      	str	r3, [r7, #24]
 80026c2:	4b47      	ldr	r3, [pc, #284]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	4a46      	ldr	r2, [pc, #280]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 80026c8:	f043 0302 	orr.w	r3, r3, #2
 80026cc:	6313      	str	r3, [r2, #48]	; 0x30
 80026ce:	4b44      	ldr	r3, [pc, #272]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	61bb      	str	r3, [r7, #24]
 80026d8:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = DRV_PMW1_Pin;
 80026da:	2320      	movs	r3, #32
 80026dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026de:	2302      	movs	r3, #2
 80026e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e6:	2300      	movs	r3, #0
 80026e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026ea:	2302      	movs	r3, #2
 80026ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PMW1_GPIO_Port, &GPIO_InitStruct);
 80026ee:	f107 031c 	add.w	r3, r7, #28
 80026f2:	4619      	mov	r1, r3
 80026f4:	483b      	ldr	r0, [pc, #236]	; (80027e4 <HAL_TIM_MspPostInit+0x148>)
 80026f6:	f000 fd99 	bl	800322c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80026fa:	e06a      	b.n	80027d2 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM4)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a39      	ldr	r2, [pc, #228]	; (80027e8 <HAL_TIM_MspPostInit+0x14c>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d11e      	bne.n	8002744 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	4b35      	ldr	r3, [pc, #212]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	4a34      	ldr	r2, [pc, #208]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 8002710:	f043 0302 	orr.w	r3, r3, #2
 8002714:	6313      	str	r3, [r2, #48]	; 0x30
 8002716:	4b32      	ldr	r3, [pc, #200]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	617b      	str	r3, [r7, #20]
 8002720:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = DRV_PWM2_Pin;
 8002722:	2340      	movs	r3, #64	; 0x40
 8002724:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002726:	2302      	movs	r3, #2
 8002728:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272a:	2300      	movs	r3, #0
 800272c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272e:	2300      	movs	r3, #0
 8002730:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002732:	2302      	movs	r3, #2
 8002734:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PWM2_GPIO_Port, &GPIO_InitStruct);
 8002736:	f107 031c 	add.w	r3, r7, #28
 800273a:	4619      	mov	r1, r3
 800273c:	4829      	ldr	r0, [pc, #164]	; (80027e4 <HAL_TIM_MspPostInit+0x148>)
 800273e:	f000 fd75 	bl	800322c <HAL_GPIO_Init>
}
 8002742:	e046      	b.n	80027d2 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM5)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a28      	ldr	r2, [pc, #160]	; (80027ec <HAL_TIM_MspPostInit+0x150>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d11e      	bne.n	800278c <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	613b      	str	r3, [r7, #16]
 8002752:	4b23      	ldr	r3, [pc, #140]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002756:	4a22      	ldr	r2, [pc, #136]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6313      	str	r3, [r2, #48]	; 0x30
 800275e:	4b20      	ldr	r3, [pc, #128]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	613b      	str	r3, [r7, #16]
 8002768:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RC_PWM2_Pin;
 800276a:	2301      	movs	r3, #1
 800276c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276e:	2302      	movs	r3, #2
 8002770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002772:	2300      	movs	r3, #0
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002776:	2300      	movs	r3, #0
 8002778:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800277a:	2302      	movs	r3, #2
 800277c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM2_GPIO_Port, &GPIO_InitStruct);
 800277e:	f107 031c 	add.w	r3, r7, #28
 8002782:	4619      	mov	r1, r3
 8002784:	481a      	ldr	r0, [pc, #104]	; (80027f0 <HAL_TIM_MspPostInit+0x154>)
 8002786:	f000 fd51 	bl	800322c <HAL_GPIO_Init>
}
 800278a:	e022      	b.n	80027d2 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM13)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a18      	ldr	r2, [pc, #96]	; (80027f4 <HAL_TIM_MspPostInit+0x158>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d11d      	bne.n	80027d2 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	4b11      	ldr	r3, [pc, #68]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279e:	4a10      	ldr	r2, [pc, #64]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 80027a0:	f043 0301 	orr.w	r3, r3, #1
 80027a4:	6313      	str	r3, [r2, #48]	; 0x30
 80027a6:	4b0e      	ldr	r3, [pc, #56]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RC_PWM_Pin;
 80027b2:	2340      	movs	r3, #64	; 0x40
 80027b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b6:	2302      	movs	r3, #2
 80027b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027be:	2300      	movs	r3, #0
 80027c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80027c2:	2309      	movs	r3, #9
 80027c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM_GPIO_Port, &GPIO_InitStruct);
 80027c6:	f107 031c 	add.w	r3, r7, #28
 80027ca:	4619      	mov	r1, r3
 80027cc:	4808      	ldr	r0, [pc, #32]	; (80027f0 <HAL_TIM_MspPostInit+0x154>)
 80027ce:	f000 fd2d 	bl	800322c <HAL_GPIO_Init>
}
 80027d2:	bf00      	nop
 80027d4:	3730      	adds	r7, #48	; 0x30
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40000400 	.word	0x40000400
 80027e0:	40023800 	.word	0x40023800
 80027e4:	40020400 	.word	0x40020400
 80027e8:	40000800 	.word	0x40000800
 80027ec:	40000c00 	.word	0x40000c00
 80027f0:	40020000 	.word	0x40020000
 80027f4:	40001c00 	.word	0x40001c00

080027f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08c      	sub	sp, #48	; 0x30
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002800:	f107 031c 	add.w	r3, r7, #28
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	60da      	str	r2, [r3, #12]
 800280e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a32      	ldr	r2, [pc, #200]	; (80028e0 <HAL_UART_MspInit+0xe8>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d12c      	bne.n	8002874 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	61bb      	str	r3, [r7, #24]
 800281e:	4b31      	ldr	r3, [pc, #196]	; (80028e4 <HAL_UART_MspInit+0xec>)
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	4a30      	ldr	r2, [pc, #192]	; (80028e4 <HAL_UART_MspInit+0xec>)
 8002824:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002828:	6413      	str	r3, [r2, #64]	; 0x40
 800282a:	4b2e      	ldr	r3, [pc, #184]	; (80028e4 <HAL_UART_MspInit+0xec>)
 800282c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002832:	61bb      	str	r3, [r7, #24]
 8002834:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
 800283a:	4b2a      	ldr	r3, [pc, #168]	; (80028e4 <HAL_UART_MspInit+0xec>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	4a29      	ldr	r2, [pc, #164]	; (80028e4 <HAL_UART_MspInit+0xec>)
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	6313      	str	r3, [r2, #48]	; 0x30
 8002846:	4b27      	ldr	r3, [pc, #156]	; (80028e4 <HAL_UART_MspInit+0xec>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002852:	230c      	movs	r3, #12
 8002854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002856:	2302      	movs	r3, #2
 8002858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	2300      	movs	r3, #0
 800285c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800285e:	2303      	movs	r3, #3
 8002860:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002862:	2307      	movs	r3, #7
 8002864:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002866:	f107 031c 	add.w	r3, r7, #28
 800286a:	4619      	mov	r1, r3
 800286c:	481e      	ldr	r0, [pc, #120]	; (80028e8 <HAL_UART_MspInit+0xf0>)
 800286e:	f000 fcdd 	bl	800322c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002872:	e030      	b.n	80028d6 <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a1c      	ldr	r2, [pc, #112]	; (80028ec <HAL_UART_MspInit+0xf4>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d12b      	bne.n	80028d6 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	4b18      	ldr	r3, [pc, #96]	; (80028e4 <HAL_UART_MspInit+0xec>)
 8002884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002886:	4a17      	ldr	r2, [pc, #92]	; (80028e4 <HAL_UART_MspInit+0xec>)
 8002888:	f043 0320 	orr.w	r3, r3, #32
 800288c:	6453      	str	r3, [r2, #68]	; 0x44
 800288e:	4b15      	ldr	r3, [pc, #84]	; (80028e4 <HAL_UART_MspInit+0xec>)
 8002890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002892:	f003 0320 	and.w	r3, r3, #32
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b11      	ldr	r3, [pc, #68]	; (80028e4 <HAL_UART_MspInit+0xec>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	4a10      	ldr	r2, [pc, #64]	; (80028e4 <HAL_UART_MspInit+0xec>)
 80028a4:	f043 0304 	orr.w	r3, r3, #4
 80028a8:	6313      	str	r3, [r2, #48]	; 0x30
 80028aa:	4b0e      	ldr	r3, [pc, #56]	; (80028e4 <HAL_UART_MspInit+0xec>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|RADIO_RX_Pin;
 80028b6:	23c0      	movs	r3, #192	; 0xc0
 80028b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ba:	2302      	movs	r3, #2
 80028bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c2:	2303      	movs	r3, #3
 80028c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80028c6:	2308      	movs	r3, #8
 80028c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028ca:	f107 031c 	add.w	r3, r7, #28
 80028ce:	4619      	mov	r1, r3
 80028d0:	4807      	ldr	r0, [pc, #28]	; (80028f0 <HAL_UART_MspInit+0xf8>)
 80028d2:	f000 fcab 	bl	800322c <HAL_GPIO_Init>
}
 80028d6:	bf00      	nop
 80028d8:	3730      	adds	r7, #48	; 0x30
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40004400 	.word	0x40004400
 80028e4:	40023800 	.word	0x40023800
 80028e8:	40020000 	.word	0x40020000
 80028ec:	40011400 	.word	0x40011400
 80028f0:	40020800 	.word	0x40020800

080028f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028f8:	e7fe      	b.n	80028f8 <NMI_Handler+0x4>

080028fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028fa:	b480      	push	{r7}
 80028fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028fe:	e7fe      	b.n	80028fe <HardFault_Handler+0x4>

08002900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002904:	e7fe      	b.n	8002904 <MemManage_Handler+0x4>

08002906 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002906:	b480      	push	{r7}
 8002908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800290a:	e7fe      	b.n	800290a <BusFault_Handler+0x4>

0800290c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002910:	e7fe      	b.n	8002910 <UsageFault_Handler+0x4>

08002912 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002912:	b480      	push	{r7}
 8002914:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002916:	bf00      	nop
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800292e:	b480      	push	{r7}
 8002930:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002932:	bf00      	nop
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002940:	f000 f8ac 	bl	8002a9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002944:	bf00      	nop
 8002946:	bd80      	pop	{r7, pc}

08002948 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800294c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002950:	f000 fe1a 	bl	8003588 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002954:	bf00      	nop
 8002956:	bd80      	pop	{r7, pc}

08002958 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800295c:	4802      	ldr	r0, [pc, #8]	; (8002968 <TIM5_IRQHandler+0x10>)
 800295e:	f002 fc57 	bl	8005210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	2000051c 	.word	0x2000051c

0800296c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002970:	4802      	ldr	r0, [pc, #8]	; (800297c <TIM7_IRQHandler+0x10>)
 8002972:	f002 fc4d 	bl	8005210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	20000564 	.word	0x20000564

08002980 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002984:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <SystemInit+0x20>)
 8002986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298a:	4a05      	ldr	r2, [pc, #20]	; (80029a0 <SystemInit+0x20>)
 800298c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002990:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002994:	bf00      	nop
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	e000ed00 	.word	0xe000ed00

080029a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80029a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029a8:	480d      	ldr	r0, [pc, #52]	; (80029e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80029aa:	490e      	ldr	r1, [pc, #56]	; (80029e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80029ac:	4a0e      	ldr	r2, [pc, #56]	; (80029e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029b0:	e002      	b.n	80029b8 <LoopCopyDataInit>

080029b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029b6:	3304      	adds	r3, #4

080029b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029bc:	d3f9      	bcc.n	80029b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029be:	4a0b      	ldr	r2, [pc, #44]	; (80029ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80029c0:	4c0b      	ldr	r4, [pc, #44]	; (80029f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80029c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029c4:	e001      	b.n	80029ca <LoopFillZerobss>

080029c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029c8:	3204      	adds	r2, #4

080029ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029cc:	d3fb      	bcc.n	80029c6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029ce:	f7ff ffd7 	bl	8002980 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029d2:	f003 fe39 	bl	8006648 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029d6:	f7fe fcb3 	bl	8001340 <main>
  bx  lr    
 80029da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029e4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80029e8:	08009994 	.word	0x08009994
  ldr r2, =_sbss
 80029ec:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80029f0:	20000770 	.word	0x20000770

080029f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029f4:	e7fe      	b.n	80029f4 <ADC_IRQHandler>
	...

080029f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029fc:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <HAL_Init+0x40>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a0d      	ldr	r2, [pc, #52]	; (8002a38 <HAL_Init+0x40>)
 8002a02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a08:	4b0b      	ldr	r3, [pc, #44]	; (8002a38 <HAL_Init+0x40>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a0a      	ldr	r2, [pc, #40]	; (8002a38 <HAL_Init+0x40>)
 8002a0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a14:	4b08      	ldr	r3, [pc, #32]	; (8002a38 <HAL_Init+0x40>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a07      	ldr	r2, [pc, #28]	; (8002a38 <HAL_Init+0x40>)
 8002a1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a20:	2003      	movs	r0, #3
 8002a22:	f000 fbc1 	bl	80031a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a26:	2000      	movs	r0, #0
 8002a28:	f000 f808 	bl	8002a3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a2c:	f7ff faf6 	bl	800201c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40023c00 	.word	0x40023c00

08002a3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a44:	4b12      	ldr	r3, [pc, #72]	; (8002a90 <HAL_InitTick+0x54>)
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	4b12      	ldr	r3, [pc, #72]	; (8002a94 <HAL_InitTick+0x58>)
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a52:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f000 fbd9 	bl	8003212 <HAL_SYSTICK_Config>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e00e      	b.n	8002a88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2b0f      	cmp	r3, #15
 8002a6e:	d80a      	bhi.n	8002a86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a70:	2200      	movs	r2, #0
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	f04f 30ff 	mov.w	r0, #4294967295
 8002a78:	f000 fba1 	bl	80031be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a7c:	4a06      	ldr	r2, [pc, #24]	; (8002a98 <HAL_InitTick+0x5c>)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
 8002a84:	e000      	b.n	8002a88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	20000000 	.word	0x20000000
 8002a94:	20000008 	.word	0x20000008
 8002a98:	20000004 	.word	0x20000004

08002a9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002aa0:	4b06      	ldr	r3, [pc, #24]	; (8002abc <HAL_IncTick+0x20>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <HAL_IncTick+0x24>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4413      	add	r3, r2
 8002aac:	4a04      	ldr	r2, [pc, #16]	; (8002ac0 <HAL_IncTick+0x24>)
 8002aae:	6013      	str	r3, [r2, #0]
}
 8002ab0:	bf00      	nop
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	20000008 	.word	0x20000008
 8002ac0:	20000758 	.word	0x20000758

08002ac4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ac8:	4b03      	ldr	r3, [pc, #12]	; (8002ad8 <HAL_GetTick+0x14>)
 8002aca:	681b      	ldr	r3, [r3, #0]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	20000758 	.word	0x20000758

08002adc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ae4:	f7ff ffee 	bl	8002ac4 <HAL_GetTick>
 8002ae8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af4:	d005      	beq.n	8002b02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002af6:	4b0a      	ldr	r3, [pc, #40]	; (8002b20 <HAL_Delay+0x44>)
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	461a      	mov	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	4413      	add	r3, r2
 8002b00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b02:	bf00      	nop
 8002b04:	f7ff ffde 	bl	8002ac4 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d8f7      	bhi.n	8002b04 <HAL_Delay+0x28>
  {
  }
}
 8002b14:	bf00      	nop
 8002b16:	bf00      	nop
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000008 	.word	0x20000008

08002b24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e033      	b.n	8002ba2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d109      	bne.n	8002b56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f7ff fa92 	bl	800206c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f003 0310 	and.w	r3, r3, #16
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d118      	bne.n	8002b94 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b6a:	f023 0302 	bic.w	r3, r3, #2
 8002b6e:	f043 0202 	orr.w	r2, r3, #2
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f94a 	bl	8002e10 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	f023 0303 	bic.w	r3, r3, #3
 8002b8a:	f043 0201 	orr.w	r2, r3, #1
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	641a      	str	r2, [r3, #64]	; 0x40
 8002b92:	e001      	b.n	8002b98 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
	...

08002bac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x1c>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e113      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x244>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2b09      	cmp	r3, #9
 8002bd6:	d925      	bls.n	8002c24 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68d9      	ldr	r1, [r3, #12]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	461a      	mov	r2, r3
 8002be6:	4613      	mov	r3, r2
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	4413      	add	r3, r2
 8002bec:	3b1e      	subs	r3, #30
 8002bee:	2207      	movs	r2, #7
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	43da      	mvns	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	400a      	ands	r2, r1
 8002bfc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68d9      	ldr	r1, [r3, #12]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	4618      	mov	r0, r3
 8002c10:	4603      	mov	r3, r0
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	4403      	add	r3, r0
 8002c16:	3b1e      	subs	r3, #30
 8002c18:	409a      	lsls	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	60da      	str	r2, [r3, #12]
 8002c22:	e022      	b.n	8002c6a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6919      	ldr	r1, [r3, #16]
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	461a      	mov	r2, r3
 8002c32:	4613      	mov	r3, r2
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	4413      	add	r3, r2
 8002c38:	2207      	movs	r2, #7
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	43da      	mvns	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	400a      	ands	r2, r1
 8002c46:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6919      	ldr	r1, [r3, #16]
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	4618      	mov	r0, r3
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	4403      	add	r3, r0
 8002c60:	409a      	lsls	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b06      	cmp	r3, #6
 8002c70:	d824      	bhi.n	8002cbc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	3b05      	subs	r3, #5
 8002c84:	221f      	movs	r2, #31
 8002c86:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8a:	43da      	mvns	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	400a      	ands	r2, r1
 8002c92:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4413      	add	r3, r2
 8002cac:	3b05      	subs	r3, #5
 8002cae:	fa00 f203 	lsl.w	r2, r0, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	635a      	str	r2, [r3, #52]	; 0x34
 8002cba:	e04c      	b.n	8002d56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b0c      	cmp	r3, #12
 8002cc2:	d824      	bhi.n	8002d0e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	3b23      	subs	r3, #35	; 0x23
 8002cd6:	221f      	movs	r2, #31
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43da      	mvns	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	400a      	ands	r2, r1
 8002ce4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4413      	add	r3, r2
 8002cfe:	3b23      	subs	r3, #35	; 0x23
 8002d00:	fa00 f203 	lsl.w	r2, r0, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	631a      	str	r2, [r3, #48]	; 0x30
 8002d0c:	e023      	b.n	8002d56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	3b41      	subs	r3, #65	; 0x41
 8002d20:	221f      	movs	r2, #31
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43da      	mvns	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	400a      	ands	r2, r1
 8002d2e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	4613      	mov	r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	3b41      	subs	r3, #65	; 0x41
 8002d4a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d56:	4b29      	ldr	r3, [pc, #164]	; (8002dfc <HAL_ADC_ConfigChannel+0x250>)
 8002d58:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a28      	ldr	r2, [pc, #160]	; (8002e00 <HAL_ADC_ConfigChannel+0x254>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d10f      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x1d8>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2b12      	cmp	r3, #18
 8002d6a:	d10b      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a1d      	ldr	r2, [pc, #116]	; (8002e00 <HAL_ADC_ConfigChannel+0x254>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d12b      	bne.n	8002de6 <HAL_ADC_ConfigChannel+0x23a>
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a1c      	ldr	r2, [pc, #112]	; (8002e04 <HAL_ADC_ConfigChannel+0x258>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d003      	beq.n	8002da0 <HAL_ADC_ConfigChannel+0x1f4>
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2b11      	cmp	r3, #17
 8002d9e:	d122      	bne.n	8002de6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a11      	ldr	r2, [pc, #68]	; (8002e04 <HAL_ADC_ConfigChannel+0x258>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d111      	bne.n	8002de6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002dc2:	4b11      	ldr	r3, [pc, #68]	; (8002e08 <HAL_ADC_ConfigChannel+0x25c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a11      	ldr	r2, [pc, #68]	; (8002e0c <HAL_ADC_ConfigChannel+0x260>)
 8002dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dcc:	0c9a      	lsrs	r2, r3, #18
 8002dce:	4613      	mov	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002dd8:	e002      	b.n	8002de0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1f9      	bne.n	8002dda <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	40012300 	.word	0x40012300
 8002e00:	40012000 	.word	0x40012000
 8002e04:	10000012 	.word	0x10000012
 8002e08:	20000000 	.word	0x20000000
 8002e0c:	431bde83 	.word	0x431bde83

08002e10 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e18:	4b79      	ldr	r3, [pc, #484]	; (8003000 <ADC_Init+0x1f0>)
 8002e1a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	431a      	orrs	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6859      	ldr	r1, [r3, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	021a      	lsls	r2, r3, #8
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6859      	ldr	r1, [r3, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6899      	ldr	r1, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea2:	4a58      	ldr	r2, [pc, #352]	; (8003004 <ADC_Init+0x1f4>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d022      	beq.n	8002eee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689a      	ldr	r2, [r3, #8]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002eb6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6899      	ldr	r1, [r3, #8]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ed8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6899      	ldr	r1, [r3, #8]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	e00f      	b.n	8002f0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	689a      	ldr	r2, [r3, #8]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002efc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f0c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 0202 	bic.w	r2, r2, #2
 8002f1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6899      	ldr	r1, [r3, #8]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	7e1b      	ldrb	r3, [r3, #24]
 8002f28:	005a      	lsls	r2, r3, #1
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d01b      	beq.n	8002f74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f4a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	685a      	ldr	r2, [r3, #4]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6859      	ldr	r1, [r3, #4]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f66:	3b01      	subs	r3, #1
 8002f68:	035a      	lsls	r2, r3, #13
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	605a      	str	r2, [r3, #4]
 8002f72:	e007      	b.n	8002f84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f82:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f92:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	051a      	lsls	r2, r3, #20
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002fb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6899      	ldr	r1, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fc6:	025a      	lsls	r2, r3, #9
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fde:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6899      	ldr	r1, [r3, #8]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	029a      	lsls	r2, r3, #10
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	609a      	str	r2, [r3, #8]
}
 8002ff4:	bf00      	nop
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	40012300 	.word	0x40012300
 8003004:	0f000001 	.word	0x0f000001

08003008 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003018:	4b0c      	ldr	r3, [pc, #48]	; (800304c <__NVIC_SetPriorityGrouping+0x44>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003024:	4013      	ands	r3, r2
 8003026:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003030:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003038:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800303a:	4a04      	ldr	r2, [pc, #16]	; (800304c <__NVIC_SetPriorityGrouping+0x44>)
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	60d3      	str	r3, [r2, #12]
}
 8003040:	bf00      	nop
 8003042:	3714      	adds	r7, #20
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	e000ed00 	.word	0xe000ed00

08003050 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003054:	4b04      	ldr	r3, [pc, #16]	; (8003068 <__NVIC_GetPriorityGrouping+0x18>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	0a1b      	lsrs	r3, r3, #8
 800305a:	f003 0307 	and.w	r3, r3, #7
}
 800305e:	4618      	mov	r0, r3
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	e000ed00 	.word	0xe000ed00

0800306c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307a:	2b00      	cmp	r3, #0
 800307c:	db0b      	blt.n	8003096 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	f003 021f 	and.w	r2, r3, #31
 8003084:	4907      	ldr	r1, [pc, #28]	; (80030a4 <__NVIC_EnableIRQ+0x38>)
 8003086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308a:	095b      	lsrs	r3, r3, #5
 800308c:	2001      	movs	r0, #1
 800308e:	fa00 f202 	lsl.w	r2, r0, r2
 8003092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	e000e100 	.word	0xe000e100

080030a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	6039      	str	r1, [r7, #0]
 80030b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	db0a      	blt.n	80030d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	b2da      	uxtb	r2, r3
 80030c0:	490c      	ldr	r1, [pc, #48]	; (80030f4 <__NVIC_SetPriority+0x4c>)
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	0112      	lsls	r2, r2, #4
 80030c8:	b2d2      	uxtb	r2, r2
 80030ca:	440b      	add	r3, r1
 80030cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030d0:	e00a      	b.n	80030e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	b2da      	uxtb	r2, r3
 80030d6:	4908      	ldr	r1, [pc, #32]	; (80030f8 <__NVIC_SetPriority+0x50>)
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	f003 030f 	and.w	r3, r3, #15
 80030de:	3b04      	subs	r3, #4
 80030e0:	0112      	lsls	r2, r2, #4
 80030e2:	b2d2      	uxtb	r2, r2
 80030e4:	440b      	add	r3, r1
 80030e6:	761a      	strb	r2, [r3, #24]
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	e000e100 	.word	0xe000e100
 80030f8:	e000ed00 	.word	0xe000ed00

080030fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b089      	sub	sp, #36	; 0x24
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	f1c3 0307 	rsb	r3, r3, #7
 8003116:	2b04      	cmp	r3, #4
 8003118:	bf28      	it	cs
 800311a:	2304      	movcs	r3, #4
 800311c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	3304      	adds	r3, #4
 8003122:	2b06      	cmp	r3, #6
 8003124:	d902      	bls.n	800312c <NVIC_EncodePriority+0x30>
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	3b03      	subs	r3, #3
 800312a:	e000      	b.n	800312e <NVIC_EncodePriority+0x32>
 800312c:	2300      	movs	r3, #0
 800312e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003130:	f04f 32ff 	mov.w	r2, #4294967295
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	fa02 f303 	lsl.w	r3, r2, r3
 800313a:	43da      	mvns	r2, r3
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	401a      	ands	r2, r3
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003144:	f04f 31ff 	mov.w	r1, #4294967295
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	fa01 f303 	lsl.w	r3, r1, r3
 800314e:	43d9      	mvns	r1, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003154:	4313      	orrs	r3, r2
         );
}
 8003156:	4618      	mov	r0, r3
 8003158:	3724      	adds	r7, #36	; 0x24
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
	...

08003164 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3b01      	subs	r3, #1
 8003170:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003174:	d301      	bcc.n	800317a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003176:	2301      	movs	r3, #1
 8003178:	e00f      	b.n	800319a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800317a:	4a0a      	ldr	r2, [pc, #40]	; (80031a4 <SysTick_Config+0x40>)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	3b01      	subs	r3, #1
 8003180:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003182:	210f      	movs	r1, #15
 8003184:	f04f 30ff 	mov.w	r0, #4294967295
 8003188:	f7ff ff8e 	bl	80030a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800318c:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <SysTick_Config+0x40>)
 800318e:	2200      	movs	r2, #0
 8003190:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003192:	4b04      	ldr	r3, [pc, #16]	; (80031a4 <SysTick_Config+0x40>)
 8003194:	2207      	movs	r2, #7
 8003196:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	e000e010 	.word	0xe000e010

080031a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f7ff ff29 	bl	8003008 <__NVIC_SetPriorityGrouping>
}
 80031b6:	bf00      	nop
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031be:	b580      	push	{r7, lr}
 80031c0:	b086      	sub	sp, #24
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	4603      	mov	r3, r0
 80031c6:	60b9      	str	r1, [r7, #8]
 80031c8:	607a      	str	r2, [r7, #4]
 80031ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031cc:	2300      	movs	r3, #0
 80031ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031d0:	f7ff ff3e 	bl	8003050 <__NVIC_GetPriorityGrouping>
 80031d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	68b9      	ldr	r1, [r7, #8]
 80031da:	6978      	ldr	r0, [r7, #20]
 80031dc:	f7ff ff8e 	bl	80030fc <NVIC_EncodePriority>
 80031e0:	4602      	mov	r2, r0
 80031e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031e6:	4611      	mov	r1, r2
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7ff ff5d 	bl	80030a8 <__NVIC_SetPriority>
}
 80031ee:	bf00      	nop
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b082      	sub	sp, #8
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	4603      	mov	r3, r0
 80031fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003204:	4618      	mov	r0, r3
 8003206:	f7ff ff31 	bl	800306c <__NVIC_EnableIRQ>
}
 800320a:	bf00      	nop
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b082      	sub	sp, #8
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f7ff ffa2 	bl	8003164 <SysTick_Config>
 8003220:	4603      	mov	r3, r0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
	...

0800322c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800322c:	b480      	push	{r7}
 800322e:	b089      	sub	sp, #36	; 0x24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003236:	2300      	movs	r3, #0
 8003238:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800323e:	2300      	movs	r3, #0
 8003240:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003242:	2300      	movs	r3, #0
 8003244:	61fb      	str	r3, [r7, #28]
 8003246:	e165      	b.n	8003514 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003248:	2201      	movs	r2, #1
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	4013      	ands	r3, r2
 800325a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	429a      	cmp	r2, r3
 8003262:	f040 8154 	bne.w	800350e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	2b01      	cmp	r3, #1
 8003270:	d005      	beq.n	800327e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800327a:	2b02      	cmp	r3, #2
 800327c:	d130      	bne.n	80032e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	2203      	movs	r2, #3
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43db      	mvns	r3, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4013      	ands	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032b4:	2201      	movs	r2, #1
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4013      	ands	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	f003 0201 	and.w	r2, r3, #1
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 0303 	and.w	r3, r3, #3
 80032e8:	2b03      	cmp	r3, #3
 80032ea:	d017      	beq.n	800331c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	2203      	movs	r2, #3
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f003 0303 	and.w	r3, r3, #3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d123      	bne.n	8003370 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	08da      	lsrs	r2, r3, #3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3208      	adds	r2, #8
 8003330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003334:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	220f      	movs	r2, #15
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	691a      	ldr	r2, [r3, #16]
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	08da      	lsrs	r2, r3, #3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3208      	adds	r2, #8
 800336a:	69b9      	ldr	r1, [r7, #24]
 800336c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	2203      	movs	r2, #3
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f003 0203 	and.w	r2, r3, #3
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4313      	orrs	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80ae 	beq.w	800350e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	4b5d      	ldr	r3, [pc, #372]	; (800352c <HAL_GPIO_Init+0x300>)
 80033b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ba:	4a5c      	ldr	r2, [pc, #368]	; (800352c <HAL_GPIO_Init+0x300>)
 80033bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033c0:	6453      	str	r3, [r2, #68]	; 0x44
 80033c2:	4b5a      	ldr	r3, [pc, #360]	; (800352c <HAL_GPIO_Init+0x300>)
 80033c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033ce:	4a58      	ldr	r2, [pc, #352]	; (8003530 <HAL_GPIO_Init+0x304>)
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	3302      	adds	r3, #2
 80033d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	f003 0303 	and.w	r3, r3, #3
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	220f      	movs	r2, #15
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43db      	mvns	r3, r3
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	4013      	ands	r3, r2
 80033f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a4f      	ldr	r2, [pc, #316]	; (8003534 <HAL_GPIO_Init+0x308>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d025      	beq.n	8003446 <HAL_GPIO_Init+0x21a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a4e      	ldr	r2, [pc, #312]	; (8003538 <HAL_GPIO_Init+0x30c>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d01f      	beq.n	8003442 <HAL_GPIO_Init+0x216>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a4d      	ldr	r2, [pc, #308]	; (800353c <HAL_GPIO_Init+0x310>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d019      	beq.n	800343e <HAL_GPIO_Init+0x212>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a4c      	ldr	r2, [pc, #304]	; (8003540 <HAL_GPIO_Init+0x314>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d013      	beq.n	800343a <HAL_GPIO_Init+0x20e>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a4b      	ldr	r2, [pc, #300]	; (8003544 <HAL_GPIO_Init+0x318>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d00d      	beq.n	8003436 <HAL_GPIO_Init+0x20a>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a4a      	ldr	r2, [pc, #296]	; (8003548 <HAL_GPIO_Init+0x31c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d007      	beq.n	8003432 <HAL_GPIO_Init+0x206>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a49      	ldr	r2, [pc, #292]	; (800354c <HAL_GPIO_Init+0x320>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d101      	bne.n	800342e <HAL_GPIO_Init+0x202>
 800342a:	2306      	movs	r3, #6
 800342c:	e00c      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 800342e:	2307      	movs	r3, #7
 8003430:	e00a      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 8003432:	2305      	movs	r3, #5
 8003434:	e008      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 8003436:	2304      	movs	r3, #4
 8003438:	e006      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 800343a:	2303      	movs	r3, #3
 800343c:	e004      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 800343e:	2302      	movs	r3, #2
 8003440:	e002      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 8003442:	2301      	movs	r3, #1
 8003444:	e000      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 8003446:	2300      	movs	r3, #0
 8003448:	69fa      	ldr	r2, [r7, #28]
 800344a:	f002 0203 	and.w	r2, r2, #3
 800344e:	0092      	lsls	r2, r2, #2
 8003450:	4093      	lsls	r3, r2
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4313      	orrs	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003458:	4935      	ldr	r1, [pc, #212]	; (8003530 <HAL_GPIO_Init+0x304>)
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	089b      	lsrs	r3, r3, #2
 800345e:	3302      	adds	r3, #2
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003466:	4b3a      	ldr	r3, [pc, #232]	; (8003550 <HAL_GPIO_Init+0x324>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	43db      	mvns	r3, r3
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	4013      	ands	r3, r2
 8003474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d003      	beq.n	800348a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	4313      	orrs	r3, r2
 8003488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800348a:	4a31      	ldr	r2, [pc, #196]	; (8003550 <HAL_GPIO_Init+0x324>)
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003490:	4b2f      	ldr	r3, [pc, #188]	; (8003550 <HAL_GPIO_Init+0x324>)
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	43db      	mvns	r3, r3
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	4013      	ands	r3, r2
 800349e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034b4:	4a26      	ldr	r2, [pc, #152]	; (8003550 <HAL_GPIO_Init+0x324>)
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034ba:	4b25      	ldr	r3, [pc, #148]	; (8003550 <HAL_GPIO_Init+0x324>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034de:	4a1c      	ldr	r2, [pc, #112]	; (8003550 <HAL_GPIO_Init+0x324>)
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034e4:	4b1a      	ldr	r3, [pc, #104]	; (8003550 <HAL_GPIO_Init+0x324>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	43db      	mvns	r3, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4013      	ands	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003508:	4a11      	ldr	r2, [pc, #68]	; (8003550 <HAL_GPIO_Init+0x324>)
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	3301      	adds	r3, #1
 8003512:	61fb      	str	r3, [r7, #28]
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	2b0f      	cmp	r3, #15
 8003518:	f67f ae96 	bls.w	8003248 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800351c:	bf00      	nop
 800351e:	bf00      	nop
 8003520:	3724      	adds	r7, #36	; 0x24
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	40023800 	.word	0x40023800
 8003530:	40013800 	.word	0x40013800
 8003534:	40020000 	.word	0x40020000
 8003538:	40020400 	.word	0x40020400
 800353c:	40020800 	.word	0x40020800
 8003540:	40020c00 	.word	0x40020c00
 8003544:	40021000 	.word	0x40021000
 8003548:	40021400 	.word	0x40021400
 800354c:	40021800 	.word	0x40021800
 8003550:	40013c00 	.word	0x40013c00

08003554 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	807b      	strh	r3, [r7, #2]
 8003560:	4613      	mov	r3, r2
 8003562:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003564:	787b      	ldrb	r3, [r7, #1]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003570:	e003      	b.n	800357a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003572:	887b      	ldrh	r3, [r7, #2]
 8003574:	041a      	lsls	r2, r3, #16
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	619a      	str	r2, [r3, #24]
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
	...

08003588 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	4603      	mov	r3, r0
 8003590:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003592:	4b08      	ldr	r3, [pc, #32]	; (80035b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003594:	695a      	ldr	r2, [r3, #20]
 8003596:	88fb      	ldrh	r3, [r7, #6]
 8003598:	4013      	ands	r3, r2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d006      	beq.n	80035ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800359e:	4a05      	ldr	r2, [pc, #20]	; (80035b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035a0:	88fb      	ldrh	r3, [r7, #6]
 80035a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035a4:	88fb      	ldrh	r3, [r7, #6]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe fcb6 	bl	8001f18 <HAL_GPIO_EXTI_Callback>
  }
}
 80035ac:	bf00      	nop
 80035ae:	3708      	adds	r7, #8
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40013c00 	.word	0x40013c00

080035b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e12b      	b.n	8003822 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d106      	bne.n	80035e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7fe fd88 	bl	80020f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2224      	movs	r2, #36	; 0x24
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0201 	bic.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800360a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800361a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800361c:	f000 fa52 	bl	8003ac4 <HAL_RCC_GetPCLK1Freq>
 8003620:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	4a81      	ldr	r2, [pc, #516]	; (800382c <HAL_I2C_Init+0x274>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d807      	bhi.n	800363c <HAL_I2C_Init+0x84>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4a80      	ldr	r2, [pc, #512]	; (8003830 <HAL_I2C_Init+0x278>)
 8003630:	4293      	cmp	r3, r2
 8003632:	bf94      	ite	ls
 8003634:	2301      	movls	r3, #1
 8003636:	2300      	movhi	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	e006      	b.n	800364a <HAL_I2C_Init+0x92>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4a7d      	ldr	r2, [pc, #500]	; (8003834 <HAL_I2C_Init+0x27c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	bf94      	ite	ls
 8003644:	2301      	movls	r3, #1
 8003646:	2300      	movhi	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e0e7      	b.n	8003822 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	4a78      	ldr	r2, [pc, #480]	; (8003838 <HAL_I2C_Init+0x280>)
 8003656:	fba2 2303 	umull	r2, r3, r2, r3
 800365a:	0c9b      	lsrs	r3, r3, #18
 800365c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	430a      	orrs	r2, r1
 8003670:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	4a6a      	ldr	r2, [pc, #424]	; (800382c <HAL_I2C_Init+0x274>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d802      	bhi.n	800368c <HAL_I2C_Init+0xd4>
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	3301      	adds	r3, #1
 800368a:	e009      	b.n	80036a0 <HAL_I2C_Init+0xe8>
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	4a69      	ldr	r2, [pc, #420]	; (800383c <HAL_I2C_Init+0x284>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	099b      	lsrs	r3, r3, #6
 800369e:	3301      	adds	r3, #1
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	430b      	orrs	r3, r1
 80036a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	495c      	ldr	r1, [pc, #368]	; (800382c <HAL_I2C_Init+0x274>)
 80036bc:	428b      	cmp	r3, r1
 80036be:	d819      	bhi.n	80036f4 <HAL_I2C_Init+0x13c>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	1e59      	subs	r1, r3, #1
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ce:	1c59      	adds	r1, r3, #1
 80036d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036d4:	400b      	ands	r3, r1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00a      	beq.n	80036f0 <HAL_I2C_Init+0x138>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1e59      	subs	r1, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036e8:	3301      	adds	r3, #1
 80036ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ee:	e051      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f0:	2304      	movs	r3, #4
 80036f2:	e04f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d111      	bne.n	8003720 <HAL_I2C_Init+0x168>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	440b      	add	r3, r1
 800370a:	fbb0 f3f3 	udiv	r3, r0, r3
 800370e:	3301      	adds	r3, #1
 8003710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	e012      	b.n	8003746 <HAL_I2C_Init+0x18e>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1e58      	subs	r0, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	0099      	lsls	r1, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	fbb0 f3f3 	udiv	r3, r0, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <HAL_I2C_Init+0x196>
 800374a:	2301      	movs	r3, #1
 800374c:	e022      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10e      	bne.n	8003774 <HAL_I2C_Init+0x1bc>
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	1e58      	subs	r0, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6859      	ldr	r1, [r3, #4]
 800375e:	460b      	mov	r3, r1
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	440b      	add	r3, r1
 8003764:	fbb0 f3f3 	udiv	r3, r0, r3
 8003768:	3301      	adds	r3, #1
 800376a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003772:	e00f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1e58      	subs	r0, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	0099      	lsls	r1, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	fbb0 f3f3 	udiv	r3, r0, r3
 800378a:	3301      	adds	r3, #1
 800378c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003790:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	6809      	ldr	r1, [r1, #0]
 8003798:	4313      	orrs	r3, r2
 800379a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69da      	ldr	r2, [r3, #28]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6911      	ldr	r1, [r2, #16]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	68d2      	ldr	r2, [r2, #12]
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	430b      	orrs	r3, r1
 80037d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	695a      	ldr	r2, [r3, #20]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2220      	movs	r2, #32
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	000186a0 	.word	0x000186a0
 8003830:	001e847f 	.word	0x001e847f
 8003834:	003d08ff 	.word	0x003d08ff
 8003838:	431bde83 	.word	0x431bde83
 800383c:	10624dd3 	.word	0x10624dd3

08003840 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003846:	2300      	movs	r3, #0
 8003848:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800384a:	2300      	movs	r3, #0
 800384c:	603b      	str	r3, [r7, #0]
 800384e:	4b20      	ldr	r3, [pc, #128]	; (80038d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8003850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003852:	4a1f      	ldr	r2, [pc, #124]	; (80038d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8003854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003858:	6413      	str	r3, [r2, #64]	; 0x40
 800385a:	4b1d      	ldr	r3, [pc, #116]	; (80038d0 <HAL_PWREx_EnableOverDrive+0x90>)
 800385c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003866:	4b1b      	ldr	r3, [pc, #108]	; (80038d4 <HAL_PWREx_EnableOverDrive+0x94>)
 8003868:	2201      	movs	r2, #1
 800386a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800386c:	f7ff f92a 	bl	8002ac4 <HAL_GetTick>
 8003870:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003872:	e009      	b.n	8003888 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003874:	f7ff f926 	bl	8002ac4 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003882:	d901      	bls.n	8003888 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e01f      	b.n	80038c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003888:	4b13      	ldr	r3, [pc, #76]	; (80038d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003894:	d1ee      	bne.n	8003874 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003896:	4b11      	ldr	r3, [pc, #68]	; (80038dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003898:	2201      	movs	r2, #1
 800389a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800389c:	f7ff f912 	bl	8002ac4 <HAL_GetTick>
 80038a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80038a2:	e009      	b.n	80038b8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80038a4:	f7ff f90e 	bl	8002ac4 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038b2:	d901      	bls.n	80038b8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e007      	b.n	80038c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80038b8:	4b07      	ldr	r3, [pc, #28]	; (80038d8 <HAL_PWREx_EnableOverDrive+0x98>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038c4:	d1ee      	bne.n	80038a4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3708      	adds	r7, #8
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40023800 	.word	0x40023800
 80038d4:	420e0040 	.word	0x420e0040
 80038d8:	40007000 	.word	0x40007000
 80038dc:	420e0044 	.word	0x420e0044

080038e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e0cc      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038f4:	4b68      	ldr	r3, [pc, #416]	; (8003a98 <HAL_RCC_ClockConfig+0x1b8>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 030f 	and.w	r3, r3, #15
 80038fc:	683a      	ldr	r2, [r7, #0]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d90c      	bls.n	800391c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003902:	4b65      	ldr	r3, [pc, #404]	; (8003a98 <HAL_RCC_ClockConfig+0x1b8>)
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	b2d2      	uxtb	r2, r2
 8003908:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800390a:	4b63      	ldr	r3, [pc, #396]	; (8003a98 <HAL_RCC_ClockConfig+0x1b8>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	429a      	cmp	r2, r3
 8003916:	d001      	beq.n	800391c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e0b8      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d020      	beq.n	800396a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0304 	and.w	r3, r3, #4
 8003930:	2b00      	cmp	r3, #0
 8003932:	d005      	beq.n	8003940 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003934:	4b59      	ldr	r3, [pc, #356]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	4a58      	ldr	r2, [pc, #352]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 800393a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800393e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0308 	and.w	r3, r3, #8
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800394c:	4b53      	ldr	r3, [pc, #332]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	4a52      	ldr	r2, [pc, #328]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 8003952:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003956:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003958:	4b50      	ldr	r3, [pc, #320]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	494d      	ldr	r1, [pc, #308]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 8003966:	4313      	orrs	r3, r2
 8003968:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d044      	beq.n	8003a00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d107      	bne.n	800398e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397e:	4b47      	ldr	r3, [pc, #284]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d119      	bne.n	80039be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e07f      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	2b02      	cmp	r3, #2
 8003994:	d003      	beq.n	800399e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800399a:	2b03      	cmp	r3, #3
 800399c:	d107      	bne.n	80039ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800399e:	4b3f      	ldr	r3, [pc, #252]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d109      	bne.n	80039be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e06f      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ae:	4b3b      	ldr	r3, [pc, #236]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e067      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039be:	4b37      	ldr	r3, [pc, #220]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f023 0203 	bic.w	r2, r3, #3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	4934      	ldr	r1, [pc, #208]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039d0:	f7ff f878 	bl	8002ac4 <HAL_GetTick>
 80039d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039d6:	e00a      	b.n	80039ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039d8:	f7ff f874 	bl	8002ac4 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d901      	bls.n	80039ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e04f      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ee:	4b2b      	ldr	r3, [pc, #172]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 020c 	and.w	r2, r3, #12
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d1eb      	bne.n	80039d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a00:	4b25      	ldr	r3, [pc, #148]	; (8003a98 <HAL_RCC_ClockConfig+0x1b8>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 030f 	and.w	r3, r3, #15
 8003a08:	683a      	ldr	r2, [r7, #0]
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d20c      	bcs.n	8003a28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a0e:	4b22      	ldr	r3, [pc, #136]	; (8003a98 <HAL_RCC_ClockConfig+0x1b8>)
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	b2d2      	uxtb	r2, r2
 8003a14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a16:	4b20      	ldr	r3, [pc, #128]	; (8003a98 <HAL_RCC_ClockConfig+0x1b8>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 030f 	and.w	r3, r3, #15
 8003a1e:	683a      	ldr	r2, [r7, #0]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d001      	beq.n	8003a28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e032      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d008      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a34:	4b19      	ldr	r3, [pc, #100]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	4916      	ldr	r1, [pc, #88]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d009      	beq.n	8003a66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a52:	4b12      	ldr	r3, [pc, #72]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	490e      	ldr	r1, [pc, #56]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a66:	f000 f855 	bl	8003b14 <HAL_RCC_GetSysClockFreq>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	4b0b      	ldr	r3, [pc, #44]	; (8003a9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	091b      	lsrs	r3, r3, #4
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	490a      	ldr	r1, [pc, #40]	; (8003aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a78:	5ccb      	ldrb	r3, [r1, r3]
 8003a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a7e:	4a09      	ldr	r2, [pc, #36]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a82:	4b09      	ldr	r3, [pc, #36]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7fe ffd8 	bl	8002a3c <HAL_InitTick>

  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3710      	adds	r7, #16
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40023c00 	.word	0x40023c00
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	08009590 	.word	0x08009590
 8003aa4:	20000000 	.word	0x20000000
 8003aa8:	20000004 	.word	0x20000004

08003aac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ab0:	4b03      	ldr	r3, [pc, #12]	; (8003ac0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	20000000 	.word	0x20000000

08003ac4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ac8:	f7ff fff0 	bl	8003aac <HAL_RCC_GetHCLKFreq>
 8003acc:	4602      	mov	r2, r0
 8003ace:	4b05      	ldr	r3, [pc, #20]	; (8003ae4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	0a9b      	lsrs	r3, r3, #10
 8003ad4:	f003 0307 	and.w	r3, r3, #7
 8003ad8:	4903      	ldr	r1, [pc, #12]	; (8003ae8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ada:	5ccb      	ldrb	r3, [r1, r3]
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	080095a0 	.word	0x080095a0

08003aec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003af0:	f7ff ffdc 	bl	8003aac <HAL_RCC_GetHCLKFreq>
 8003af4:	4602      	mov	r2, r0
 8003af6:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	0b5b      	lsrs	r3, r3, #13
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	4903      	ldr	r1, [pc, #12]	; (8003b10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b02:	5ccb      	ldrb	r3, [r1, r3]
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40023800 	.word	0x40023800
 8003b10:	080095a0 	.word	0x080095a0

08003b14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b18:	b0ae      	sub	sp, #184	; 0xb8
 8003b1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003b34:	2300      	movs	r3, #0
 8003b36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b3a:	4bcb      	ldr	r3, [pc, #812]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 030c 	and.w	r3, r3, #12
 8003b42:	2b0c      	cmp	r3, #12
 8003b44:	f200 8206 	bhi.w	8003f54 <HAL_RCC_GetSysClockFreq+0x440>
 8003b48:	a201      	add	r2, pc, #4	; (adr r2, 8003b50 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003b85 	.word	0x08003b85
 8003b54:	08003f55 	.word	0x08003f55
 8003b58:	08003f55 	.word	0x08003f55
 8003b5c:	08003f55 	.word	0x08003f55
 8003b60:	08003b8d 	.word	0x08003b8d
 8003b64:	08003f55 	.word	0x08003f55
 8003b68:	08003f55 	.word	0x08003f55
 8003b6c:	08003f55 	.word	0x08003f55
 8003b70:	08003b95 	.word	0x08003b95
 8003b74:	08003f55 	.word	0x08003f55
 8003b78:	08003f55 	.word	0x08003f55
 8003b7c:	08003f55 	.word	0x08003f55
 8003b80:	08003d85 	.word	0x08003d85
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b84:	4bb9      	ldr	r3, [pc, #740]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x358>)
 8003b86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003b8a:	e1e7      	b.n	8003f5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b8c:	4bb8      	ldr	r3, [pc, #736]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003b8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b92:	e1e3      	b.n	8003f5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b94:	4bb4      	ldr	r3, [pc, #720]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b9c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ba0:	4bb1      	ldr	r3, [pc, #708]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d071      	beq.n	8003c90 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bac:	4bae      	ldr	r3, [pc, #696]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	099b      	lsrs	r3, r3, #6
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003bb8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003bbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003bc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bc4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003bce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003bd2:	4622      	mov	r2, r4
 8003bd4:	462b      	mov	r3, r5
 8003bd6:	f04f 0000 	mov.w	r0, #0
 8003bda:	f04f 0100 	mov.w	r1, #0
 8003bde:	0159      	lsls	r1, r3, #5
 8003be0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003be4:	0150      	lsls	r0, r2, #5
 8003be6:	4602      	mov	r2, r0
 8003be8:	460b      	mov	r3, r1
 8003bea:	4621      	mov	r1, r4
 8003bec:	1a51      	subs	r1, r2, r1
 8003bee:	6439      	str	r1, [r7, #64]	; 0x40
 8003bf0:	4629      	mov	r1, r5
 8003bf2:	eb63 0301 	sbc.w	r3, r3, r1
 8003bf6:	647b      	str	r3, [r7, #68]	; 0x44
 8003bf8:	f04f 0200 	mov.w	r2, #0
 8003bfc:	f04f 0300 	mov.w	r3, #0
 8003c00:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003c04:	4649      	mov	r1, r9
 8003c06:	018b      	lsls	r3, r1, #6
 8003c08:	4641      	mov	r1, r8
 8003c0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c0e:	4641      	mov	r1, r8
 8003c10:	018a      	lsls	r2, r1, #6
 8003c12:	4641      	mov	r1, r8
 8003c14:	1a51      	subs	r1, r2, r1
 8003c16:	63b9      	str	r1, [r7, #56]	; 0x38
 8003c18:	4649      	mov	r1, r9
 8003c1a:	eb63 0301 	sbc.w	r3, r3, r1
 8003c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c20:	f04f 0200 	mov.w	r2, #0
 8003c24:	f04f 0300 	mov.w	r3, #0
 8003c28:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003c2c:	4649      	mov	r1, r9
 8003c2e:	00cb      	lsls	r3, r1, #3
 8003c30:	4641      	mov	r1, r8
 8003c32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c36:	4641      	mov	r1, r8
 8003c38:	00ca      	lsls	r2, r1, #3
 8003c3a:	4610      	mov	r0, r2
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	4603      	mov	r3, r0
 8003c40:	4622      	mov	r2, r4
 8003c42:	189b      	adds	r3, r3, r2
 8003c44:	633b      	str	r3, [r7, #48]	; 0x30
 8003c46:	462b      	mov	r3, r5
 8003c48:	460a      	mov	r2, r1
 8003c4a:	eb42 0303 	adc.w	r3, r2, r3
 8003c4e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c50:	f04f 0200 	mov.w	r2, #0
 8003c54:	f04f 0300 	mov.w	r3, #0
 8003c58:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003c5c:	4629      	mov	r1, r5
 8003c5e:	024b      	lsls	r3, r1, #9
 8003c60:	4621      	mov	r1, r4
 8003c62:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c66:	4621      	mov	r1, r4
 8003c68:	024a      	lsls	r2, r1, #9
 8003c6a:	4610      	mov	r0, r2
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c72:	2200      	movs	r2, #0
 8003c74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003c7c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003c80:	f7fc ffb2 	bl	8000be8 <__aeabi_uldivmod>
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	4613      	mov	r3, r2
 8003c8a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c8e:	e067      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c90:	4b75      	ldr	r3, [pc, #468]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	099b      	lsrs	r3, r3, #6
 8003c96:	2200      	movs	r2, #0
 8003c98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c9c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003ca0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ca4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ca8:	67bb      	str	r3, [r7, #120]	; 0x78
 8003caa:	2300      	movs	r3, #0
 8003cac:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003cae:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003cb2:	4622      	mov	r2, r4
 8003cb4:	462b      	mov	r3, r5
 8003cb6:	f04f 0000 	mov.w	r0, #0
 8003cba:	f04f 0100 	mov.w	r1, #0
 8003cbe:	0159      	lsls	r1, r3, #5
 8003cc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cc4:	0150      	lsls	r0, r2, #5
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	460b      	mov	r3, r1
 8003cca:	4621      	mov	r1, r4
 8003ccc:	1a51      	subs	r1, r2, r1
 8003cce:	62b9      	str	r1, [r7, #40]	; 0x28
 8003cd0:	4629      	mov	r1, r5
 8003cd2:	eb63 0301 	sbc.w	r3, r3, r1
 8003cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cd8:	f04f 0200 	mov.w	r2, #0
 8003cdc:	f04f 0300 	mov.w	r3, #0
 8003ce0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003ce4:	4649      	mov	r1, r9
 8003ce6:	018b      	lsls	r3, r1, #6
 8003ce8:	4641      	mov	r1, r8
 8003cea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cee:	4641      	mov	r1, r8
 8003cf0:	018a      	lsls	r2, r1, #6
 8003cf2:	4641      	mov	r1, r8
 8003cf4:	ebb2 0a01 	subs.w	sl, r2, r1
 8003cf8:	4649      	mov	r1, r9
 8003cfa:	eb63 0b01 	sbc.w	fp, r3, r1
 8003cfe:	f04f 0200 	mov.w	r2, #0
 8003d02:	f04f 0300 	mov.w	r3, #0
 8003d06:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d0a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d0e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d12:	4692      	mov	sl, r2
 8003d14:	469b      	mov	fp, r3
 8003d16:	4623      	mov	r3, r4
 8003d18:	eb1a 0303 	adds.w	r3, sl, r3
 8003d1c:	623b      	str	r3, [r7, #32]
 8003d1e:	462b      	mov	r3, r5
 8003d20:	eb4b 0303 	adc.w	r3, fp, r3
 8003d24:	627b      	str	r3, [r7, #36]	; 0x24
 8003d26:	f04f 0200 	mov.w	r2, #0
 8003d2a:	f04f 0300 	mov.w	r3, #0
 8003d2e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003d32:	4629      	mov	r1, r5
 8003d34:	028b      	lsls	r3, r1, #10
 8003d36:	4621      	mov	r1, r4
 8003d38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	028a      	lsls	r2, r1, #10
 8003d40:	4610      	mov	r0, r2
 8003d42:	4619      	mov	r1, r3
 8003d44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d48:	2200      	movs	r2, #0
 8003d4a:	673b      	str	r3, [r7, #112]	; 0x70
 8003d4c:	677a      	str	r2, [r7, #116]	; 0x74
 8003d4e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003d52:	f7fc ff49 	bl	8000be8 <__aeabi_uldivmod>
 8003d56:	4602      	mov	r2, r0
 8003d58:	460b      	mov	r3, r1
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d60:	4b41      	ldr	r3, [pc, #260]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	0c1b      	lsrs	r3, r3, #16
 8003d66:	f003 0303 	and.w	r3, r3, #3
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003d72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d82:	e0eb      	b.n	8003f5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d84:	4b38      	ldr	r3, [pc, #224]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d90:	4b35      	ldr	r3, [pc, #212]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d06b      	beq.n	8003e74 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d9c:	4b32      	ldr	r3, [pc, #200]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	099b      	lsrs	r3, r3, #6
 8003da2:	2200      	movs	r2, #0
 8003da4:	66bb      	str	r3, [r7, #104]	; 0x68
 8003da6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003da8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dae:	663b      	str	r3, [r7, #96]	; 0x60
 8003db0:	2300      	movs	r3, #0
 8003db2:	667b      	str	r3, [r7, #100]	; 0x64
 8003db4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003db8:	4622      	mov	r2, r4
 8003dba:	462b      	mov	r3, r5
 8003dbc:	f04f 0000 	mov.w	r0, #0
 8003dc0:	f04f 0100 	mov.w	r1, #0
 8003dc4:	0159      	lsls	r1, r3, #5
 8003dc6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dca:	0150      	lsls	r0, r2, #5
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	4621      	mov	r1, r4
 8003dd2:	1a51      	subs	r1, r2, r1
 8003dd4:	61b9      	str	r1, [r7, #24]
 8003dd6:	4629      	mov	r1, r5
 8003dd8:	eb63 0301 	sbc.w	r3, r3, r1
 8003ddc:	61fb      	str	r3, [r7, #28]
 8003dde:	f04f 0200 	mov.w	r2, #0
 8003de2:	f04f 0300 	mov.w	r3, #0
 8003de6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003dea:	4659      	mov	r1, fp
 8003dec:	018b      	lsls	r3, r1, #6
 8003dee:	4651      	mov	r1, sl
 8003df0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003df4:	4651      	mov	r1, sl
 8003df6:	018a      	lsls	r2, r1, #6
 8003df8:	4651      	mov	r1, sl
 8003dfa:	ebb2 0801 	subs.w	r8, r2, r1
 8003dfe:	4659      	mov	r1, fp
 8003e00:	eb63 0901 	sbc.w	r9, r3, r1
 8003e04:	f04f 0200 	mov.w	r2, #0
 8003e08:	f04f 0300 	mov.w	r3, #0
 8003e0c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e10:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e14:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e18:	4690      	mov	r8, r2
 8003e1a:	4699      	mov	r9, r3
 8003e1c:	4623      	mov	r3, r4
 8003e1e:	eb18 0303 	adds.w	r3, r8, r3
 8003e22:	613b      	str	r3, [r7, #16]
 8003e24:	462b      	mov	r3, r5
 8003e26:	eb49 0303 	adc.w	r3, r9, r3
 8003e2a:	617b      	str	r3, [r7, #20]
 8003e2c:	f04f 0200 	mov.w	r2, #0
 8003e30:	f04f 0300 	mov.w	r3, #0
 8003e34:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003e38:	4629      	mov	r1, r5
 8003e3a:	024b      	lsls	r3, r1, #9
 8003e3c:	4621      	mov	r1, r4
 8003e3e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e42:	4621      	mov	r1, r4
 8003e44:	024a      	lsls	r2, r1, #9
 8003e46:	4610      	mov	r0, r2
 8003e48:	4619      	mov	r1, r3
 8003e4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e4e:	2200      	movs	r2, #0
 8003e50:	65bb      	str	r3, [r7, #88]	; 0x58
 8003e52:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003e54:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e58:	f7fc fec6 	bl	8000be8 <__aeabi_uldivmod>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	460b      	mov	r3, r1
 8003e60:	4613      	mov	r3, r2
 8003e62:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e66:	e065      	b.n	8003f34 <HAL_RCC_GetSysClockFreq+0x420>
 8003e68:	40023800 	.word	0x40023800
 8003e6c:	00f42400 	.word	0x00f42400
 8003e70:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e74:	4b3d      	ldr	r3, [pc, #244]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x458>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	099b      	lsrs	r3, r3, #6
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	4611      	mov	r1, r2
 8003e80:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e84:	653b      	str	r3, [r7, #80]	; 0x50
 8003e86:	2300      	movs	r3, #0
 8003e88:	657b      	str	r3, [r7, #84]	; 0x54
 8003e8a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003e8e:	4642      	mov	r2, r8
 8003e90:	464b      	mov	r3, r9
 8003e92:	f04f 0000 	mov.w	r0, #0
 8003e96:	f04f 0100 	mov.w	r1, #0
 8003e9a:	0159      	lsls	r1, r3, #5
 8003e9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ea0:	0150      	lsls	r0, r2, #5
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	4641      	mov	r1, r8
 8003ea8:	1a51      	subs	r1, r2, r1
 8003eaa:	60b9      	str	r1, [r7, #8]
 8003eac:	4649      	mov	r1, r9
 8003eae:	eb63 0301 	sbc.w	r3, r3, r1
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	f04f 0200 	mov.w	r2, #0
 8003eb8:	f04f 0300 	mov.w	r3, #0
 8003ebc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003ec0:	4659      	mov	r1, fp
 8003ec2:	018b      	lsls	r3, r1, #6
 8003ec4:	4651      	mov	r1, sl
 8003ec6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003eca:	4651      	mov	r1, sl
 8003ecc:	018a      	lsls	r2, r1, #6
 8003ece:	4651      	mov	r1, sl
 8003ed0:	1a54      	subs	r4, r2, r1
 8003ed2:	4659      	mov	r1, fp
 8003ed4:	eb63 0501 	sbc.w	r5, r3, r1
 8003ed8:	f04f 0200 	mov.w	r2, #0
 8003edc:	f04f 0300 	mov.w	r3, #0
 8003ee0:	00eb      	lsls	r3, r5, #3
 8003ee2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ee6:	00e2      	lsls	r2, r4, #3
 8003ee8:	4614      	mov	r4, r2
 8003eea:	461d      	mov	r5, r3
 8003eec:	4643      	mov	r3, r8
 8003eee:	18e3      	adds	r3, r4, r3
 8003ef0:	603b      	str	r3, [r7, #0]
 8003ef2:	464b      	mov	r3, r9
 8003ef4:	eb45 0303 	adc.w	r3, r5, r3
 8003ef8:	607b      	str	r3, [r7, #4]
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	f04f 0300 	mov.w	r3, #0
 8003f02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f06:	4629      	mov	r1, r5
 8003f08:	028b      	lsls	r3, r1, #10
 8003f0a:	4621      	mov	r1, r4
 8003f0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f10:	4621      	mov	r1, r4
 8003f12:	028a      	lsls	r2, r1, #10
 8003f14:	4610      	mov	r0, r2
 8003f16:	4619      	mov	r1, r3
 8003f18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f20:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003f22:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f26:	f7fc fe5f 	bl	8000be8 <__aeabi_uldivmod>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4613      	mov	r3, r2
 8003f30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003f34:	4b0d      	ldr	r3, [pc, #52]	; (8003f6c <HAL_RCC_GetSysClockFreq+0x458>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	0f1b      	lsrs	r3, r3, #28
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003f42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003f46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f4e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003f52:	e003      	b.n	8003f5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f54:	4b06      	ldr	r3, [pc, #24]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003f56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003f5a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	37b8      	adds	r7, #184	; 0xb8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40023800 	.word	0x40023800
 8003f70:	00f42400 	.word	0x00f42400

08003f74 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e28d      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	f000 8083 	beq.w	800409a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003f94:	4b94      	ldr	r3, [pc, #592]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 030c 	and.w	r3, r3, #12
 8003f9c:	2b04      	cmp	r3, #4
 8003f9e:	d019      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003fa0:	4b91      	ldr	r3, [pc, #580]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d106      	bne.n	8003fba <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003fac:	4b8e      	ldr	r3, [pc, #568]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fb4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fb8:	d00c      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fba:	4b8b      	ldr	r3, [pc, #556]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003fc2:	2b0c      	cmp	r3, #12
 8003fc4:	d112      	bne.n	8003fec <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fc6:	4b88      	ldr	r3, [pc, #544]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fd2:	d10b      	bne.n	8003fec <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd4:	4b84      	ldr	r3, [pc, #528]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d05b      	beq.n	8004098 <HAL_RCC_OscConfig+0x124>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d157      	bne.n	8004098 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e25a      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ff4:	d106      	bne.n	8004004 <HAL_RCC_OscConfig+0x90>
 8003ff6:	4b7c      	ldr	r3, [pc, #496]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a7b      	ldr	r2, [pc, #492]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8003ffc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	e01d      	b.n	8004040 <HAL_RCC_OscConfig+0xcc>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800400c:	d10c      	bne.n	8004028 <HAL_RCC_OscConfig+0xb4>
 800400e:	4b76      	ldr	r3, [pc, #472]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a75      	ldr	r2, [pc, #468]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8004014:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004018:	6013      	str	r3, [r2, #0]
 800401a:	4b73      	ldr	r3, [pc, #460]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a72      	ldr	r2, [pc, #456]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8004020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004024:	6013      	str	r3, [r2, #0]
 8004026:	e00b      	b.n	8004040 <HAL_RCC_OscConfig+0xcc>
 8004028:	4b6f      	ldr	r3, [pc, #444]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a6e      	ldr	r2, [pc, #440]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 800402e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	4b6c      	ldr	r3, [pc, #432]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a6b      	ldr	r2, [pc, #428]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 800403a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800403e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d013      	beq.n	8004070 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004048:	f7fe fd3c 	bl	8002ac4 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004050:	f7fe fd38 	bl	8002ac4 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b64      	cmp	r3, #100	; 0x64
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e21f      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004062:	4b61      	ldr	r3, [pc, #388]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0f0      	beq.n	8004050 <HAL_RCC_OscConfig+0xdc>
 800406e:	e014      	b.n	800409a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004070:	f7fe fd28 	bl	8002ac4 <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004078:	f7fe fd24 	bl	8002ac4 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b64      	cmp	r3, #100	; 0x64
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e20b      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800408a:	4b57      	ldr	r3, [pc, #348]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1f0      	bne.n	8004078 <HAL_RCC_OscConfig+0x104>
 8004096:	e000      	b.n	800409a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d06f      	beq.n	8004186 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80040a6:	4b50      	ldr	r3, [pc, #320]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f003 030c 	and.w	r3, r3, #12
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d017      	beq.n	80040e2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80040b2:	4b4d      	ldr	r3, [pc, #308]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80040ba:	2b08      	cmp	r3, #8
 80040bc:	d105      	bne.n	80040ca <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80040be:	4b4a      	ldr	r3, [pc, #296]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00b      	beq.n	80040e2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040ca:	4b47      	ldr	r3, [pc, #284]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80040d2:	2b0c      	cmp	r3, #12
 80040d4:	d11c      	bne.n	8004110 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040d6:	4b44      	ldr	r3, [pc, #272]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d116      	bne.n	8004110 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040e2:	4b41      	ldr	r3, [pc, #260]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d005      	beq.n	80040fa <HAL_RCC_OscConfig+0x186>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d001      	beq.n	80040fa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e1d3      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040fa:	4b3b      	ldr	r3, [pc, #236]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	4937      	ldr	r1, [pc, #220]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 800410a:	4313      	orrs	r3, r2
 800410c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800410e:	e03a      	b.n	8004186 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d020      	beq.n	800415a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004118:	4b34      	ldr	r3, [pc, #208]	; (80041ec <HAL_RCC_OscConfig+0x278>)
 800411a:	2201      	movs	r2, #1
 800411c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800411e:	f7fe fcd1 	bl	8002ac4 <HAL_GetTick>
 8004122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004124:	e008      	b.n	8004138 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004126:	f7fe fccd 	bl	8002ac4 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e1b4      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004138:	4b2b      	ldr	r3, [pc, #172]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f0      	beq.n	8004126 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004144:	4b28      	ldr	r3, [pc, #160]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	4925      	ldr	r1, [pc, #148]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 8004154:	4313      	orrs	r3, r2
 8004156:	600b      	str	r3, [r1, #0]
 8004158:	e015      	b.n	8004186 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800415a:	4b24      	ldr	r3, [pc, #144]	; (80041ec <HAL_RCC_OscConfig+0x278>)
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004160:	f7fe fcb0 	bl	8002ac4 <HAL_GetTick>
 8004164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004166:	e008      	b.n	800417a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004168:	f7fe fcac 	bl	8002ac4 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	2b02      	cmp	r3, #2
 8004174:	d901      	bls.n	800417a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e193      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800417a:	4b1b      	ldr	r3, [pc, #108]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1f0      	bne.n	8004168 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d036      	beq.n	8004200 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d016      	beq.n	80041c8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800419a:	4b15      	ldr	r3, [pc, #84]	; (80041f0 <HAL_RCC_OscConfig+0x27c>)
 800419c:	2201      	movs	r2, #1
 800419e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a0:	f7fe fc90 	bl	8002ac4 <HAL_GetTick>
 80041a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041a6:	e008      	b.n	80041ba <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041a8:	f7fe fc8c 	bl	8002ac4 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e173      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ba:	4b0b      	ldr	r3, [pc, #44]	; (80041e8 <HAL_RCC_OscConfig+0x274>)
 80041bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d0f0      	beq.n	80041a8 <HAL_RCC_OscConfig+0x234>
 80041c6:	e01b      	b.n	8004200 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041c8:	4b09      	ldr	r3, [pc, #36]	; (80041f0 <HAL_RCC_OscConfig+0x27c>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ce:	f7fe fc79 	bl	8002ac4 <HAL_GetTick>
 80041d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041d4:	e00e      	b.n	80041f4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041d6:	f7fe fc75 	bl	8002ac4 <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d907      	bls.n	80041f4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e15c      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
 80041e8:	40023800 	.word	0x40023800
 80041ec:	42470000 	.word	0x42470000
 80041f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041f4:	4b8a      	ldr	r3, [pc, #552]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80041f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1ea      	bne.n	80041d6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0304 	and.w	r3, r3, #4
 8004208:	2b00      	cmp	r3, #0
 800420a:	f000 8097 	beq.w	800433c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800420e:	2300      	movs	r3, #0
 8004210:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004212:	4b83      	ldr	r3, [pc, #524]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d10f      	bne.n	800423e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800421e:	2300      	movs	r3, #0
 8004220:	60bb      	str	r3, [r7, #8]
 8004222:	4b7f      	ldr	r3, [pc, #508]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004226:	4a7e      	ldr	r2, [pc, #504]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800422c:	6413      	str	r3, [r2, #64]	; 0x40
 800422e:	4b7c      	ldr	r3, [pc, #496]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004236:	60bb      	str	r3, [r7, #8]
 8004238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800423a:	2301      	movs	r3, #1
 800423c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423e:	4b79      	ldr	r3, [pc, #484]	; (8004424 <HAL_RCC_OscConfig+0x4b0>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004246:	2b00      	cmp	r3, #0
 8004248:	d118      	bne.n	800427c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800424a:	4b76      	ldr	r3, [pc, #472]	; (8004424 <HAL_RCC_OscConfig+0x4b0>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a75      	ldr	r2, [pc, #468]	; (8004424 <HAL_RCC_OscConfig+0x4b0>)
 8004250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004254:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004256:	f7fe fc35 	bl	8002ac4 <HAL_GetTick>
 800425a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800425c:	e008      	b.n	8004270 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800425e:	f7fe fc31 	bl	8002ac4 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e118      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004270:	4b6c      	ldr	r3, [pc, #432]	; (8004424 <HAL_RCC_OscConfig+0x4b0>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004278:	2b00      	cmp	r3, #0
 800427a:	d0f0      	beq.n	800425e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d106      	bne.n	8004292 <HAL_RCC_OscConfig+0x31e>
 8004284:	4b66      	ldr	r3, [pc, #408]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004288:	4a65      	ldr	r2, [pc, #404]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 800428a:	f043 0301 	orr.w	r3, r3, #1
 800428e:	6713      	str	r3, [r2, #112]	; 0x70
 8004290:	e01c      	b.n	80042cc <HAL_RCC_OscConfig+0x358>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	2b05      	cmp	r3, #5
 8004298:	d10c      	bne.n	80042b4 <HAL_RCC_OscConfig+0x340>
 800429a:	4b61      	ldr	r3, [pc, #388]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 800429c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800429e:	4a60      	ldr	r2, [pc, #384]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80042a0:	f043 0304 	orr.w	r3, r3, #4
 80042a4:	6713      	str	r3, [r2, #112]	; 0x70
 80042a6:	4b5e      	ldr	r3, [pc, #376]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80042a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042aa:	4a5d      	ldr	r2, [pc, #372]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80042ac:	f043 0301 	orr.w	r3, r3, #1
 80042b0:	6713      	str	r3, [r2, #112]	; 0x70
 80042b2:	e00b      	b.n	80042cc <HAL_RCC_OscConfig+0x358>
 80042b4:	4b5a      	ldr	r3, [pc, #360]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80042b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b8:	4a59      	ldr	r2, [pc, #356]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80042ba:	f023 0301 	bic.w	r3, r3, #1
 80042be:	6713      	str	r3, [r2, #112]	; 0x70
 80042c0:	4b57      	ldr	r3, [pc, #348]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80042c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042c4:	4a56      	ldr	r2, [pc, #344]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80042c6:	f023 0304 	bic.w	r3, r3, #4
 80042ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d015      	beq.n	8004300 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d4:	f7fe fbf6 	bl	8002ac4 <HAL_GetTick>
 80042d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042da:	e00a      	b.n	80042f2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042dc:	f7fe fbf2 	bl	8002ac4 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e0d7      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042f2:	4b4b      	ldr	r3, [pc, #300]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80042f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0ee      	beq.n	80042dc <HAL_RCC_OscConfig+0x368>
 80042fe:	e014      	b.n	800432a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004300:	f7fe fbe0 	bl	8002ac4 <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004306:	e00a      	b.n	800431e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004308:	f7fe fbdc 	bl	8002ac4 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	f241 3288 	movw	r2, #5000	; 0x1388
 8004316:	4293      	cmp	r3, r2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e0c1      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800431e:	4b40      	ldr	r3, [pc, #256]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1ee      	bne.n	8004308 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800432a:	7dfb      	ldrb	r3, [r7, #23]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d105      	bne.n	800433c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004330:	4b3b      	ldr	r3, [pc, #236]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004334:	4a3a      	ldr	r2, [pc, #232]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004336:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800433a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 80ad 	beq.w	80044a0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004346:	4b36      	ldr	r3, [pc, #216]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f003 030c 	and.w	r3, r3, #12
 800434e:	2b08      	cmp	r3, #8
 8004350:	d060      	beq.n	8004414 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	2b02      	cmp	r3, #2
 8004358:	d145      	bne.n	80043e6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800435a:	4b33      	ldr	r3, [pc, #204]	; (8004428 <HAL_RCC_OscConfig+0x4b4>)
 800435c:	2200      	movs	r2, #0
 800435e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004360:	f7fe fbb0 	bl	8002ac4 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004368:	f7fe fbac 	bl	8002ac4 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b02      	cmp	r3, #2
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e093      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800437a:	4b29      	ldr	r3, [pc, #164]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1f0      	bne.n	8004368 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	69da      	ldr	r2, [r3, #28]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004394:	019b      	lsls	r3, r3, #6
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439c:	085b      	lsrs	r3, r3, #1
 800439e:	3b01      	subs	r3, #1
 80043a0:	041b      	lsls	r3, r3, #16
 80043a2:	431a      	orrs	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a8:	061b      	lsls	r3, r3, #24
 80043aa:	431a      	orrs	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b0:	071b      	lsls	r3, r3, #28
 80043b2:	491b      	ldr	r1, [pc, #108]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043b8:	4b1b      	ldr	r3, [pc, #108]	; (8004428 <HAL_RCC_OscConfig+0x4b4>)
 80043ba:	2201      	movs	r2, #1
 80043bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043be:	f7fe fb81 	bl	8002ac4 <HAL_GetTick>
 80043c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043c4:	e008      	b.n	80043d8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043c6:	f7fe fb7d 	bl	8002ac4 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d901      	bls.n	80043d8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e064      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043d8:	4b11      	ldr	r3, [pc, #68]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d0f0      	beq.n	80043c6 <HAL_RCC_OscConfig+0x452>
 80043e4:	e05c      	b.n	80044a0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043e6:	4b10      	ldr	r3, [pc, #64]	; (8004428 <HAL_RCC_OscConfig+0x4b4>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ec:	f7fe fb6a 	bl	8002ac4 <HAL_GetTick>
 80043f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043f4:	f7fe fb66 	bl	8002ac4 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e04d      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004406:	4b06      	ldr	r3, [pc, #24]	; (8004420 <HAL_RCC_OscConfig+0x4ac>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1f0      	bne.n	80043f4 <HAL_RCC_OscConfig+0x480>
 8004412:	e045      	b.n	80044a0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d107      	bne.n	800442c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e040      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
 8004420:	40023800 	.word	0x40023800
 8004424:	40007000 	.word	0x40007000
 8004428:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800442c:	4b1f      	ldr	r3, [pc, #124]	; (80044ac <HAL_RCC_OscConfig+0x538>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	699b      	ldr	r3, [r3, #24]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d030      	beq.n	800449c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004444:	429a      	cmp	r2, r3
 8004446:	d129      	bne.n	800449c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004452:	429a      	cmp	r2, r3
 8004454:	d122      	bne.n	800449c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800445c:	4013      	ands	r3, r2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004462:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004464:	4293      	cmp	r3, r2
 8004466:	d119      	bne.n	800449c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004472:	085b      	lsrs	r3, r3, #1
 8004474:	3b01      	subs	r3, #1
 8004476:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004478:	429a      	cmp	r2, r3
 800447a:	d10f      	bne.n	800449c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004486:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004488:	429a      	cmp	r2, r3
 800448a:	d107      	bne.n	800449c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004496:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004498:	429a      	cmp	r2, r3
 800449a:	d001      	beq.n	80044a0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e000      	b.n	80044a2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3718      	adds	r7, #24
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	40023800 	.word	0x40023800

080044b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e07b      	b.n	80045ba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d108      	bne.n	80044dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044d2:	d009      	beq.n	80044e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	61da      	str	r2, [r3, #28]
 80044da:	e005      	b.n	80044e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d106      	bne.n	8004508 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f7fd fecc 	bl	80022a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800451e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004530:	431a      	orrs	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	431a      	orrs	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004558:	431a      	orrs	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800456c:	ea42 0103 	orr.w	r1, r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004574:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	699b      	ldr	r3, [r3, #24]
 8004584:	0c1b      	lsrs	r3, r3, #16
 8004586:	f003 0104 	and.w	r1, r3, #4
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458e:	f003 0210 	and.w	r2, r3, #16
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	69da      	ldr	r2, [r3, #28]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b088      	sub	sp, #32
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	60f8      	str	r0, [r7, #12]
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	603b      	str	r3, [r7, #0]
 80045ce:	4613      	mov	r3, r2
 80045d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d101      	bne.n	80045e4 <HAL_SPI_Transmit+0x22>
 80045e0:	2302      	movs	r3, #2
 80045e2:	e126      	b.n	8004832 <HAL_SPI_Transmit+0x270>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045ec:	f7fe fa6a 	bl	8002ac4 <HAL_GetTick>
 80045f0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80045f2:	88fb      	ldrh	r3, [r7, #6]
 80045f4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d002      	beq.n	8004608 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004602:	2302      	movs	r3, #2
 8004604:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004606:	e10b      	b.n	8004820 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d002      	beq.n	8004614 <HAL_SPI_Transmit+0x52>
 800460e:	88fb      	ldrh	r3, [r7, #6]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d102      	bne.n	800461a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004618:	e102      	b.n	8004820 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2203      	movs	r2, #3
 800461e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	88fa      	ldrh	r2, [r7, #6]
 8004632:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	88fa      	ldrh	r2, [r7, #6]
 8004638:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004660:	d10f      	bne.n	8004682 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004670:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004680:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800468c:	2b40      	cmp	r3, #64	; 0x40
 800468e:	d007      	beq.n	80046a0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800469e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046a8:	d14b      	bne.n	8004742 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d002      	beq.n	80046b8 <HAL_SPI_Transmit+0xf6>
 80046b2:	8afb      	ldrh	r3, [r7, #22]
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d13e      	bne.n	8004736 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046bc:	881a      	ldrh	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c8:	1c9a      	adds	r2, r3, #2
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046dc:	e02b      	b.n	8004736 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d112      	bne.n	8004712 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f0:	881a      	ldrh	r2, [r3, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fc:	1c9a      	adds	r2, r3, #2
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004706:	b29b      	uxth	r3, r3
 8004708:	3b01      	subs	r3, #1
 800470a:	b29a      	uxth	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004710:	e011      	b.n	8004736 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004712:	f7fe f9d7 	bl	8002ac4 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	429a      	cmp	r2, r3
 8004720:	d803      	bhi.n	800472a <HAL_SPI_Transmit+0x168>
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004728:	d102      	bne.n	8004730 <HAL_SPI_Transmit+0x16e>
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d102      	bne.n	8004736 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004734:	e074      	b.n	8004820 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800473a:	b29b      	uxth	r3, r3
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1ce      	bne.n	80046de <HAL_SPI_Transmit+0x11c>
 8004740:	e04c      	b.n	80047dc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <HAL_SPI_Transmit+0x18e>
 800474a:	8afb      	ldrh	r3, [r7, #22]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d140      	bne.n	80047d2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	330c      	adds	r3, #12
 800475a:	7812      	ldrb	r2, [r2, #0]
 800475c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004762:	1c5a      	adds	r2, r3, #1
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800476c:	b29b      	uxth	r3, r3
 800476e:	3b01      	subs	r3, #1
 8004770:	b29a      	uxth	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004776:	e02c      	b.n	80047d2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f003 0302 	and.w	r3, r3, #2
 8004782:	2b02      	cmp	r3, #2
 8004784:	d113      	bne.n	80047ae <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	330c      	adds	r3, #12
 8004790:	7812      	ldrb	r2, [r2, #0]
 8004792:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	3b01      	subs	r3, #1
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	86da      	strh	r2, [r3, #54]	; 0x36
 80047ac:	e011      	b.n	80047d2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047ae:	f7fe f989 	bl	8002ac4 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	683a      	ldr	r2, [r7, #0]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d803      	bhi.n	80047c6 <HAL_SPI_Transmit+0x204>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c4:	d102      	bne.n	80047cc <HAL_SPI_Transmit+0x20a>
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d102      	bne.n	80047d2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 80047d0:	e026      	b.n	8004820 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1cd      	bne.n	8004778 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	6839      	ldr	r1, [r7, #0]
 80047e0:	68f8      	ldr	r0, [r7, #12]
 80047e2:	f000 fa55 	bl	8004c90 <SPI_EndRxTxTransaction>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d002      	beq.n	80047f2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2220      	movs	r2, #32
 80047f0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10a      	bne.n	8004810 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047fa:	2300      	movs	r3, #0
 80047fc:	613b      	str	r3, [r7, #16]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	613b      	str	r3, [r7, #16]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	613b      	str	r3, [r7, #16]
 800480e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004814:	2b00      	cmp	r3, #0
 8004816:	d002      	beq.n	800481e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	77fb      	strb	r3, [r7, #31]
 800481c:	e000      	b.n	8004820 <HAL_SPI_Transmit+0x25e>
  }

error:
 800481e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004830:	7ffb      	ldrb	r3, [r7, #31]
}
 8004832:	4618      	mov	r0, r3
 8004834:	3720      	adds	r7, #32
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b08c      	sub	sp, #48	; 0x30
 800483e:	af00      	add	r7, sp, #0
 8004840:	60f8      	str	r0, [r7, #12]
 8004842:	60b9      	str	r1, [r7, #8]
 8004844:	607a      	str	r2, [r7, #4]
 8004846:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004848:	2301      	movs	r3, #1
 800484a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800484c:	2300      	movs	r3, #0
 800484e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004858:	2b01      	cmp	r3, #1
 800485a:	d101      	bne.n	8004860 <HAL_SPI_TransmitReceive+0x26>
 800485c:	2302      	movs	r3, #2
 800485e:	e18a      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x33c>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004868:	f7fe f92c 	bl	8002ac4 <HAL_GetTick>
 800486c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004874:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800487e:	887b      	ldrh	r3, [r7, #2]
 8004880:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004882:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004886:	2b01      	cmp	r3, #1
 8004888:	d00f      	beq.n	80048aa <HAL_SPI_TransmitReceive+0x70>
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004890:	d107      	bne.n	80048a2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d103      	bne.n	80048a2 <HAL_SPI_TransmitReceive+0x68>
 800489a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800489e:	2b04      	cmp	r3, #4
 80048a0:	d003      	beq.n	80048aa <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80048a2:	2302      	movs	r3, #2
 80048a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048a8:	e15b      	b.n	8004b62 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d005      	beq.n	80048bc <HAL_SPI_TransmitReceive+0x82>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <HAL_SPI_TransmitReceive+0x82>
 80048b6:	887b      	ldrh	r3, [r7, #2]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d103      	bne.n	80048c4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048c2:	e14e      	b.n	8004b62 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d003      	beq.n	80048d8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2205      	movs	r2, #5
 80048d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	887a      	ldrh	r2, [r7, #2]
 80048e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	887a      	ldrh	r2, [r7, #2]
 80048ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	887a      	ldrh	r2, [r7, #2]
 80048fa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	887a      	ldrh	r2, [r7, #2]
 8004900:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004918:	2b40      	cmp	r3, #64	; 0x40
 800491a:	d007      	beq.n	800492c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800492a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004934:	d178      	bne.n	8004a28 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <HAL_SPI_TransmitReceive+0x10a>
 800493e:	8b7b      	ldrh	r3, [r7, #26]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d166      	bne.n	8004a12 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004948:	881a      	ldrh	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004954:	1c9a      	adds	r2, r3, #2
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800495e:	b29b      	uxth	r3, r3
 8004960:	3b01      	subs	r3, #1
 8004962:	b29a      	uxth	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004968:	e053      	b.n	8004a12 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b02      	cmp	r3, #2
 8004976:	d11b      	bne.n	80049b0 <HAL_SPI_TransmitReceive+0x176>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800497c:	b29b      	uxth	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d016      	beq.n	80049b0 <HAL_SPI_TransmitReceive+0x176>
 8004982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004984:	2b01      	cmp	r3, #1
 8004986:	d113      	bne.n	80049b0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498c:	881a      	ldrh	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004998:	1c9a      	adds	r2, r3, #2
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	3b01      	subs	r3, #1
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049ac:	2300      	movs	r3, #0
 80049ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d119      	bne.n	80049f2 <HAL_SPI_TransmitReceive+0x1b8>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d014      	beq.n	80049f2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68da      	ldr	r2, [r3, #12]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d2:	b292      	uxth	r2, r2
 80049d4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049da:	1c9a      	adds	r2, r3, #2
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	3b01      	subs	r3, #1
 80049e8:	b29a      	uxth	r2, r3
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049ee:	2301      	movs	r3, #1
 80049f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049f2:	f7fe f867 	bl	8002ac4 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d807      	bhi.n	8004a12 <HAL_SPI_TransmitReceive+0x1d8>
 8004a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a08:	d003      	beq.n	8004a12 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a10:	e0a7      	b.n	8004b62 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1a6      	bne.n	800496a <HAL_SPI_TransmitReceive+0x130>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1a1      	bne.n	800496a <HAL_SPI_TransmitReceive+0x130>
 8004a26:	e07c      	b.n	8004b22 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d002      	beq.n	8004a36 <HAL_SPI_TransmitReceive+0x1fc>
 8004a30:	8b7b      	ldrh	r3, [r7, #26]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d16b      	bne.n	8004b0e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	330c      	adds	r3, #12
 8004a40:	7812      	ldrb	r2, [r2, #0]
 8004a42:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a48:	1c5a      	adds	r2, r3, #1
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a5c:	e057      	b.n	8004b0e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f003 0302 	and.w	r3, r3, #2
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d11c      	bne.n	8004aa6 <HAL_SPI_TransmitReceive+0x26c>
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d017      	beq.n	8004aa6 <HAL_SPI_TransmitReceive+0x26c>
 8004a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d114      	bne.n	8004aa6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	330c      	adds	r3, #12
 8004a86:	7812      	ldrb	r2, [r2, #0]
 8004a88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8e:	1c5a      	adds	r2, r3, #1
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d119      	bne.n	8004ae8 <HAL_SPI_TransmitReceive+0x2ae>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d014      	beq.n	8004ae8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68da      	ldr	r2, [r3, #12]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac8:	b2d2      	uxtb	r2, r2
 8004aca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad0:	1c5a      	adds	r2, r3, #1
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	3b01      	subs	r3, #1
 8004ade:	b29a      	uxth	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ae8:	f7fd ffec 	bl	8002ac4 <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d803      	bhi.n	8004b00 <HAL_SPI_TransmitReceive+0x2c6>
 8004af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004afe:	d102      	bne.n	8004b06 <HAL_SPI_TransmitReceive+0x2cc>
 8004b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d103      	bne.n	8004b0e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004b0c:	e029      	b.n	8004b62 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1a2      	bne.n	8004a5e <HAL_SPI_TransmitReceive+0x224>
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d19d      	bne.n	8004a5e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b24:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 f8b2 	bl	8004c90 <SPI_EndRxTxTransaction>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d006      	beq.n	8004b40 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004b3e:	e010      	b.n	8004b62 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d10b      	bne.n	8004b60 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b48:	2300      	movs	r3, #0
 8004b4a:	617b      	str	r3, [r7, #20]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	617b      	str	r3, [r7, #20]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	617b      	str	r3, [r7, #20]
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	e000      	b.n	8004b62 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004b60:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3730      	adds	r7, #48	; 0x30
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
	...

08004b80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b088      	sub	sp, #32
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	603b      	str	r3, [r7, #0]
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b90:	f7fd ff98 	bl	8002ac4 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b98:	1a9b      	subs	r3, r3, r2
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ba0:	f7fd ff90 	bl	8002ac4 <HAL_GetTick>
 8004ba4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ba6:	4b39      	ldr	r3, [pc, #228]	; (8004c8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	015b      	lsls	r3, r3, #5
 8004bac:	0d1b      	lsrs	r3, r3, #20
 8004bae:	69fa      	ldr	r2, [r7, #28]
 8004bb0:	fb02 f303 	mul.w	r3, r2, r3
 8004bb4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bb6:	e054      	b.n	8004c62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bbe:	d050      	beq.n	8004c62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bc0:	f7fd ff80 	bl	8002ac4 <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	69fa      	ldr	r2, [r7, #28]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d902      	bls.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d13d      	bne.n	8004c52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004be4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bee:	d111      	bne.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bf8:	d004      	beq.n	8004c04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c02:	d107      	bne.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c1c:	d10f      	bne.n	8004c3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e017      	b.n	8004c82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d101      	bne.n	8004c5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	bf0c      	ite	eq
 8004c72:	2301      	moveq	r3, #1
 8004c74:	2300      	movne	r3, #0
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	461a      	mov	r2, r3
 8004c7a:	79fb      	ldrb	r3, [r7, #7]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d19b      	bne.n	8004bb8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3720      	adds	r7, #32
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	20000000 	.word	0x20000000

08004c90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b088      	sub	sp, #32
 8004c94:	af02      	add	r7, sp, #8
 8004c96:	60f8      	str	r0, [r7, #12]
 8004c98:	60b9      	str	r1, [r7, #8]
 8004c9a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c9c:	4b1b      	ldr	r3, [pc, #108]	; (8004d0c <SPI_EndRxTxTransaction+0x7c>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a1b      	ldr	r2, [pc, #108]	; (8004d10 <SPI_EndRxTxTransaction+0x80>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	0d5b      	lsrs	r3, r3, #21
 8004ca8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004cac:	fb02 f303 	mul.w	r3, r2, r3
 8004cb0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cba:	d112      	bne.n	8004ce2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	2180      	movs	r1, #128	; 0x80
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f7ff ff5a 	bl	8004b80 <SPI_WaitFlagStateUntilTimeout>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d016      	beq.n	8004d00 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd6:	f043 0220 	orr.w	r2, r3, #32
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e00f      	b.n	8004d02 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d00a      	beq.n	8004cfe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	3b01      	subs	r3, #1
 8004cec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cf8:	2b80      	cmp	r3, #128	; 0x80
 8004cfa:	d0f2      	beq.n	8004ce2 <SPI_EndRxTxTransaction+0x52>
 8004cfc:	e000      	b.n	8004d00 <SPI_EndRxTxTransaction+0x70>
        break;
 8004cfe:	bf00      	nop
  }

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3718      	adds	r7, #24
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	20000000 	.word	0x20000000
 8004d10:	165e9f81 	.word	0x165e9f81

08004d14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d101      	bne.n	8004d26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e041      	b.n	8004daa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d106      	bne.n	8004d40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f7fd fc52 	bl	80025e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	3304      	adds	r3, #4
 8004d50:	4619      	mov	r1, r3
 8004d52:	4610      	mov	r0, r2
 8004d54:	f000 fd16 	bl	8005784 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3708      	adds	r7, #8
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
	...

08004db4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d001      	beq.n	8004dcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e04e      	b.n	8004e6a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f042 0201 	orr.w	r2, r2, #1
 8004de2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a23      	ldr	r2, [pc, #140]	; (8004e78 <HAL_TIM_Base_Start_IT+0xc4>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d022      	beq.n	8004e34 <HAL_TIM_Base_Start_IT+0x80>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004df6:	d01d      	beq.n	8004e34 <HAL_TIM_Base_Start_IT+0x80>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a1f      	ldr	r2, [pc, #124]	; (8004e7c <HAL_TIM_Base_Start_IT+0xc8>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d018      	beq.n	8004e34 <HAL_TIM_Base_Start_IT+0x80>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a1e      	ldr	r2, [pc, #120]	; (8004e80 <HAL_TIM_Base_Start_IT+0xcc>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d013      	beq.n	8004e34 <HAL_TIM_Base_Start_IT+0x80>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a1c      	ldr	r2, [pc, #112]	; (8004e84 <HAL_TIM_Base_Start_IT+0xd0>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d00e      	beq.n	8004e34 <HAL_TIM_Base_Start_IT+0x80>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a1b      	ldr	r2, [pc, #108]	; (8004e88 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d009      	beq.n	8004e34 <HAL_TIM_Base_Start_IT+0x80>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a19      	ldr	r2, [pc, #100]	; (8004e8c <HAL_TIM_Base_Start_IT+0xd8>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d004      	beq.n	8004e34 <HAL_TIM_Base_Start_IT+0x80>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a18      	ldr	r2, [pc, #96]	; (8004e90 <HAL_TIM_Base_Start_IT+0xdc>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d111      	bne.n	8004e58 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 0307 	and.w	r3, r3, #7
 8004e3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2b06      	cmp	r3, #6
 8004e44:	d010      	beq.n	8004e68 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f042 0201 	orr.w	r2, r2, #1
 8004e54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e56:	e007      	b.n	8004e68 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f042 0201 	orr.w	r2, r2, #1
 8004e66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3714      	adds	r7, #20
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	40010000 	.word	0x40010000
 8004e7c:	40000400 	.word	0x40000400
 8004e80:	40000800 	.word	0x40000800
 8004e84:	40000c00 	.word	0x40000c00
 8004e88:	40010400 	.word	0x40010400
 8004e8c:	40014000 	.word	0x40014000
 8004e90:	40001800 	.word	0x40001800

08004e94 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e041      	b.n	8004f2a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d106      	bne.n	8004ec0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fd fb5a 	bl	8002574 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2202      	movs	r2, #2
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	3304      	adds	r3, #4
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	f000 fc56 	bl	8005784 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
	...

08004f34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d109      	bne.n	8004f58 <HAL_TIM_PWM_Start+0x24>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	bf14      	ite	ne
 8004f50:	2301      	movne	r3, #1
 8004f52:	2300      	moveq	r3, #0
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	e022      	b.n	8004f9e <HAL_TIM_PWM_Start+0x6a>
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	2b04      	cmp	r3, #4
 8004f5c:	d109      	bne.n	8004f72 <HAL_TIM_PWM_Start+0x3e>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	bf14      	ite	ne
 8004f6a:	2301      	movne	r3, #1
 8004f6c:	2300      	moveq	r3, #0
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	e015      	b.n	8004f9e <HAL_TIM_PWM_Start+0x6a>
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	2b08      	cmp	r3, #8
 8004f76:	d109      	bne.n	8004f8c <HAL_TIM_PWM_Start+0x58>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	bf14      	ite	ne
 8004f84:	2301      	movne	r3, #1
 8004f86:	2300      	moveq	r3, #0
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	e008      	b.n	8004f9e <HAL_TIM_PWM_Start+0x6a>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	bf14      	ite	ne
 8004f98:	2301      	movne	r3, #1
 8004f9a:	2300      	moveq	r3, #0
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d001      	beq.n	8004fa6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e07c      	b.n	80050a0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d104      	bne.n	8004fb6 <HAL_TIM_PWM_Start+0x82>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fb4:	e013      	b.n	8004fde <HAL_TIM_PWM_Start+0xaa>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	2b04      	cmp	r3, #4
 8004fba:	d104      	bne.n	8004fc6 <HAL_TIM_PWM_Start+0x92>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fc4:	e00b      	b.n	8004fde <HAL_TIM_PWM_Start+0xaa>
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	2b08      	cmp	r3, #8
 8004fca:	d104      	bne.n	8004fd6 <HAL_TIM_PWM_Start+0xa2>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2202      	movs	r2, #2
 8004fd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fd4:	e003      	b.n	8004fde <HAL_TIM_PWM_Start+0xaa>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2202      	movs	r2, #2
 8004fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	6839      	ldr	r1, [r7, #0]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f000 feb6 	bl	8005d58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a2d      	ldr	r2, [pc, #180]	; (80050a8 <HAL_TIM_PWM_Start+0x174>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d004      	beq.n	8005000 <HAL_TIM_PWM_Start+0xcc>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a2c      	ldr	r2, [pc, #176]	; (80050ac <HAL_TIM_PWM_Start+0x178>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d101      	bne.n	8005004 <HAL_TIM_PWM_Start+0xd0>
 8005000:	2301      	movs	r3, #1
 8005002:	e000      	b.n	8005006 <HAL_TIM_PWM_Start+0xd2>
 8005004:	2300      	movs	r3, #0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d007      	beq.n	800501a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005018:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a22      	ldr	r2, [pc, #136]	; (80050a8 <HAL_TIM_PWM_Start+0x174>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d022      	beq.n	800506a <HAL_TIM_PWM_Start+0x136>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800502c:	d01d      	beq.n	800506a <HAL_TIM_PWM_Start+0x136>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a1f      	ldr	r2, [pc, #124]	; (80050b0 <HAL_TIM_PWM_Start+0x17c>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d018      	beq.n	800506a <HAL_TIM_PWM_Start+0x136>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a1d      	ldr	r2, [pc, #116]	; (80050b4 <HAL_TIM_PWM_Start+0x180>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d013      	beq.n	800506a <HAL_TIM_PWM_Start+0x136>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a1c      	ldr	r2, [pc, #112]	; (80050b8 <HAL_TIM_PWM_Start+0x184>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d00e      	beq.n	800506a <HAL_TIM_PWM_Start+0x136>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a16      	ldr	r2, [pc, #88]	; (80050ac <HAL_TIM_PWM_Start+0x178>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d009      	beq.n	800506a <HAL_TIM_PWM_Start+0x136>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a18      	ldr	r2, [pc, #96]	; (80050bc <HAL_TIM_PWM_Start+0x188>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d004      	beq.n	800506a <HAL_TIM_PWM_Start+0x136>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a16      	ldr	r2, [pc, #88]	; (80050c0 <HAL_TIM_PWM_Start+0x18c>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d111      	bne.n	800508e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f003 0307 	and.w	r3, r3, #7
 8005074:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2b06      	cmp	r3, #6
 800507a:	d010      	beq.n	800509e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f042 0201 	orr.w	r2, r2, #1
 800508a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800508c:	e007      	b.n	800509e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f042 0201 	orr.w	r2, r2, #1
 800509c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	40010000 	.word	0x40010000
 80050ac:	40010400 	.word	0x40010400
 80050b0:	40000400 	.word	0x40000400
 80050b4:	40000800 	.word	0x40000800
 80050b8:	40000c00 	.word	0x40000c00
 80050bc:	40014000 	.word	0x40014000
 80050c0:	40001800 	.word	0x40001800

080050c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d101      	bne.n	80050d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e097      	b.n	8005208 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d106      	bne.n	80050f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f7fd f9d9 	bl	80024a4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2202      	movs	r2, #2
 80050f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6812      	ldr	r2, [r2, #0]
 8005104:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005108:	f023 0307 	bic.w	r3, r3, #7
 800510c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	3304      	adds	r3, #4
 8005116:	4619      	mov	r1, r3
 8005118:	4610      	mov	r0, r2
 800511a:	f000 fb33 	bl	8005784 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	4313      	orrs	r3, r2
 800513e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005146:	f023 0303 	bic.w	r3, r3, #3
 800514a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	689a      	ldr	r2, [r3, #8]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	021b      	lsls	r3, r3, #8
 8005156:	4313      	orrs	r3, r2
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	4313      	orrs	r3, r2
 800515c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005164:	f023 030c 	bic.w	r3, r3, #12
 8005168:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005170:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005174:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	68da      	ldr	r2, [r3, #12]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	021b      	lsls	r3, r3, #8
 8005180:	4313      	orrs	r3, r2
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	4313      	orrs	r3, r2
 8005186:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	011a      	lsls	r2, r3, #4
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	6a1b      	ldr	r3, [r3, #32]
 8005192:	031b      	lsls	r3, r3, #12
 8005194:	4313      	orrs	r3, r2
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	4313      	orrs	r3, r2
 800519a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80051a2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80051aa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	685a      	ldr	r2, [r3, #4]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	695b      	ldr	r3, [r3, #20]
 80051b4:	011b      	lsls	r3, r3, #4
 80051b6:	4313      	orrs	r3, r2
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3718      	adds	r7, #24
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	f003 0302 	and.w	r3, r3, #2
 8005222:	2b02      	cmp	r3, #2
 8005224:	d122      	bne.n	800526c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b02      	cmp	r3, #2
 8005232:	d11b      	bne.n	800526c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f06f 0202 	mvn.w	r2, #2
 800523c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	f003 0303 	and.w	r3, r3, #3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d003      	beq.n	800525a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 fa77 	bl	8005746 <HAL_TIM_IC_CaptureCallback>
 8005258:	e005      	b.n	8005266 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fa69 	bl	8005732 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f000 fa7a 	bl	800575a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	f003 0304 	and.w	r3, r3, #4
 8005276:	2b04      	cmp	r3, #4
 8005278:	d122      	bne.n	80052c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	f003 0304 	and.w	r3, r3, #4
 8005284:	2b04      	cmp	r3, #4
 8005286:	d11b      	bne.n	80052c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f06f 0204 	mvn.w	r2, #4
 8005290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2202      	movs	r2, #2
 8005296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 fa4d 	bl	8005746 <HAL_TIM_IC_CaptureCallback>
 80052ac:	e005      	b.n	80052ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 fa3f 	bl	8005732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f000 fa50 	bl	800575a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	f003 0308 	and.w	r3, r3, #8
 80052ca:	2b08      	cmp	r3, #8
 80052cc:	d122      	bne.n	8005314 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	f003 0308 	and.w	r3, r3, #8
 80052d8:	2b08      	cmp	r3, #8
 80052da:	d11b      	bne.n	8005314 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f06f 0208 	mvn.w	r2, #8
 80052e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2204      	movs	r2, #4
 80052ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	69db      	ldr	r3, [r3, #28]
 80052f2:	f003 0303 	and.w	r3, r3, #3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d003      	beq.n	8005302 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 fa23 	bl	8005746 <HAL_TIM_IC_CaptureCallback>
 8005300:	e005      	b.n	800530e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 fa15 	bl	8005732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 fa26 	bl	800575a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	f003 0310 	and.w	r3, r3, #16
 800531e:	2b10      	cmp	r3, #16
 8005320:	d122      	bne.n	8005368 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f003 0310 	and.w	r3, r3, #16
 800532c:	2b10      	cmp	r3, #16
 800532e:	d11b      	bne.n	8005368 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f06f 0210 	mvn.w	r2, #16
 8005338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2208      	movs	r2, #8
 800533e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800534a:	2b00      	cmp	r3, #0
 800534c:	d003      	beq.n	8005356 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f9f9 	bl	8005746 <HAL_TIM_IC_CaptureCallback>
 8005354:	e005      	b.n	8005362 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 f9eb 	bl	8005732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 f9fc 	bl	800575a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b01      	cmp	r3, #1
 8005374:	d10e      	bne.n	8005394 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	f003 0301 	and.w	r3, r3, #1
 8005380:	2b01      	cmp	r3, #1
 8005382:	d107      	bne.n	8005394 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f06f 0201 	mvn.w	r2, #1
 800538c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f7fc fdd2 	bl	8001f38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800539e:	2b80      	cmp	r3, #128	; 0x80
 80053a0:	d10e      	bne.n	80053c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ac:	2b80      	cmp	r3, #128	; 0x80
 80053ae:	d107      	bne.n	80053c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 fd78 	bl	8005eb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ca:	2b40      	cmp	r3, #64	; 0x40
 80053cc:	d10e      	bne.n	80053ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053d8:	2b40      	cmp	r3, #64	; 0x40
 80053da:	d107      	bne.n	80053ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80053e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 f9c1 	bl	800576e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	f003 0320 	and.w	r3, r3, #32
 80053f6:	2b20      	cmp	r3, #32
 80053f8:	d10e      	bne.n	8005418 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f003 0320 	and.w	r3, r3, #32
 8005404:	2b20      	cmp	r3, #32
 8005406:	d107      	bne.n	8005418 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f06f 0220 	mvn.w	r2, #32
 8005410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 fd42 	bl	8005e9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005418:	bf00      	nop
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800542c:	2300      	movs	r3, #0
 800542e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005436:	2b01      	cmp	r3, #1
 8005438:	d101      	bne.n	800543e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800543a:	2302      	movs	r3, #2
 800543c:	e0ae      	b.n	800559c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2b0c      	cmp	r3, #12
 800544a:	f200 809f 	bhi.w	800558c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800544e:	a201      	add	r2, pc, #4	; (adr r2, 8005454 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005454:	08005489 	.word	0x08005489
 8005458:	0800558d 	.word	0x0800558d
 800545c:	0800558d 	.word	0x0800558d
 8005460:	0800558d 	.word	0x0800558d
 8005464:	080054c9 	.word	0x080054c9
 8005468:	0800558d 	.word	0x0800558d
 800546c:	0800558d 	.word	0x0800558d
 8005470:	0800558d 	.word	0x0800558d
 8005474:	0800550b 	.word	0x0800550b
 8005478:	0800558d 	.word	0x0800558d
 800547c:	0800558d 	.word	0x0800558d
 8005480:	0800558d 	.word	0x0800558d
 8005484:	0800554b 	.word	0x0800554b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68b9      	ldr	r1, [r7, #8]
 800548e:	4618      	mov	r0, r3
 8005490:	f000 fa18 	bl	80058c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	699a      	ldr	r2, [r3, #24]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0208 	orr.w	r2, r2, #8
 80054a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	699a      	ldr	r2, [r3, #24]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f022 0204 	bic.w	r2, r2, #4
 80054b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	6999      	ldr	r1, [r3, #24]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	691a      	ldr	r2, [r3, #16]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	619a      	str	r2, [r3, #24]
      break;
 80054c6:	e064      	b.n	8005592 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68b9      	ldr	r1, [r7, #8]
 80054ce:	4618      	mov	r0, r3
 80054d0:	f000 fa68 	bl	80059a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	699a      	ldr	r2, [r3, #24]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	699a      	ldr	r2, [r3, #24]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6999      	ldr	r1, [r3, #24]
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	021a      	lsls	r2, r3, #8
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	430a      	orrs	r2, r1
 8005506:	619a      	str	r2, [r3, #24]
      break;
 8005508:	e043      	b.n	8005592 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68b9      	ldr	r1, [r7, #8]
 8005510:	4618      	mov	r0, r3
 8005512:	f000 fabd 	bl	8005a90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	69da      	ldr	r2, [r3, #28]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f042 0208 	orr.w	r2, r2, #8
 8005524:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	69da      	ldr	r2, [r3, #28]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0204 	bic.w	r2, r2, #4
 8005534:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	69d9      	ldr	r1, [r3, #28]
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	691a      	ldr	r2, [r3, #16]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	430a      	orrs	r2, r1
 8005546:	61da      	str	r2, [r3, #28]
      break;
 8005548:	e023      	b.n	8005592 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	68b9      	ldr	r1, [r7, #8]
 8005550:	4618      	mov	r0, r3
 8005552:	f000 fb11 	bl	8005b78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	69da      	ldr	r2, [r3, #28]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005564:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	69da      	ldr	r2, [r3, #28]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005574:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	69d9      	ldr	r1, [r3, #28]
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	021a      	lsls	r2, r3, #8
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	430a      	orrs	r2, r1
 8005588:	61da      	str	r2, [r3, #28]
      break;
 800558a:	e002      	b.n	8005592 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	75fb      	strb	r3, [r7, #23]
      break;
 8005590:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800559a:	7dfb      	ldrb	r3, [r7, #23]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3718      	adds	r7, #24
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055ae:	2300      	movs	r3, #0
 80055b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d101      	bne.n	80055c0 <HAL_TIM_ConfigClockSource+0x1c>
 80055bc:	2302      	movs	r3, #2
 80055be:	e0b4      	b.n	800572a <HAL_TIM_ConfigClockSource+0x186>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2202      	movs	r2, #2
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055f8:	d03e      	beq.n	8005678 <HAL_TIM_ConfigClockSource+0xd4>
 80055fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055fe:	f200 8087 	bhi.w	8005710 <HAL_TIM_ConfigClockSource+0x16c>
 8005602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005606:	f000 8086 	beq.w	8005716 <HAL_TIM_ConfigClockSource+0x172>
 800560a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800560e:	d87f      	bhi.n	8005710 <HAL_TIM_ConfigClockSource+0x16c>
 8005610:	2b70      	cmp	r3, #112	; 0x70
 8005612:	d01a      	beq.n	800564a <HAL_TIM_ConfigClockSource+0xa6>
 8005614:	2b70      	cmp	r3, #112	; 0x70
 8005616:	d87b      	bhi.n	8005710 <HAL_TIM_ConfigClockSource+0x16c>
 8005618:	2b60      	cmp	r3, #96	; 0x60
 800561a:	d050      	beq.n	80056be <HAL_TIM_ConfigClockSource+0x11a>
 800561c:	2b60      	cmp	r3, #96	; 0x60
 800561e:	d877      	bhi.n	8005710 <HAL_TIM_ConfigClockSource+0x16c>
 8005620:	2b50      	cmp	r3, #80	; 0x50
 8005622:	d03c      	beq.n	800569e <HAL_TIM_ConfigClockSource+0xfa>
 8005624:	2b50      	cmp	r3, #80	; 0x50
 8005626:	d873      	bhi.n	8005710 <HAL_TIM_ConfigClockSource+0x16c>
 8005628:	2b40      	cmp	r3, #64	; 0x40
 800562a:	d058      	beq.n	80056de <HAL_TIM_ConfigClockSource+0x13a>
 800562c:	2b40      	cmp	r3, #64	; 0x40
 800562e:	d86f      	bhi.n	8005710 <HAL_TIM_ConfigClockSource+0x16c>
 8005630:	2b30      	cmp	r3, #48	; 0x30
 8005632:	d064      	beq.n	80056fe <HAL_TIM_ConfigClockSource+0x15a>
 8005634:	2b30      	cmp	r3, #48	; 0x30
 8005636:	d86b      	bhi.n	8005710 <HAL_TIM_ConfigClockSource+0x16c>
 8005638:	2b20      	cmp	r3, #32
 800563a:	d060      	beq.n	80056fe <HAL_TIM_ConfigClockSource+0x15a>
 800563c:	2b20      	cmp	r3, #32
 800563e:	d867      	bhi.n	8005710 <HAL_TIM_ConfigClockSource+0x16c>
 8005640:	2b00      	cmp	r3, #0
 8005642:	d05c      	beq.n	80056fe <HAL_TIM_ConfigClockSource+0x15a>
 8005644:	2b10      	cmp	r3, #16
 8005646:	d05a      	beq.n	80056fe <HAL_TIM_ConfigClockSource+0x15a>
 8005648:	e062      	b.n	8005710 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6818      	ldr	r0, [r3, #0]
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	6899      	ldr	r1, [r3, #8]
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	f000 fb5d 	bl	8005d18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800566c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	609a      	str	r2, [r3, #8]
      break;
 8005676:	e04f      	b.n	8005718 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6818      	ldr	r0, [r3, #0]
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	6899      	ldr	r1, [r3, #8]
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	f000 fb46 	bl	8005d18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689a      	ldr	r2, [r3, #8]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800569a:	609a      	str	r2, [r3, #8]
      break;
 800569c:	e03c      	b.n	8005718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6818      	ldr	r0, [r3, #0]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	6859      	ldr	r1, [r3, #4]
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	461a      	mov	r2, r3
 80056ac:	f000 faba 	bl	8005c24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2150      	movs	r1, #80	; 0x50
 80056b6:	4618      	mov	r0, r3
 80056b8:	f000 fb13 	bl	8005ce2 <TIM_ITRx_SetConfig>
      break;
 80056bc:	e02c      	b.n	8005718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6818      	ldr	r0, [r3, #0]
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	6859      	ldr	r1, [r3, #4]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	461a      	mov	r2, r3
 80056cc:	f000 fad9 	bl	8005c82 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2160      	movs	r1, #96	; 0x60
 80056d6:	4618      	mov	r0, r3
 80056d8:	f000 fb03 	bl	8005ce2 <TIM_ITRx_SetConfig>
      break;
 80056dc:	e01c      	b.n	8005718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6818      	ldr	r0, [r3, #0]
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	6859      	ldr	r1, [r3, #4]
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	461a      	mov	r2, r3
 80056ec:	f000 fa9a 	bl	8005c24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2140      	movs	r1, #64	; 0x40
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 faf3 	bl	8005ce2 <TIM_ITRx_SetConfig>
      break;
 80056fc:	e00c      	b.n	8005718 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4619      	mov	r1, r3
 8005708:	4610      	mov	r0, r2
 800570a:	f000 faea 	bl	8005ce2 <TIM_ITRx_SetConfig>
      break;
 800570e:	e003      	b.n	8005718 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	73fb      	strb	r3, [r7, #15]
      break;
 8005714:	e000      	b.n	8005718 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005716:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005728:	7bfb      	ldrb	r3, [r7, #15]
}
 800572a:	4618      	mov	r0, r3
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005732:	b480      	push	{r7}
 8005734:	b083      	sub	sp, #12
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800573a:	bf00      	nop
 800573c:	370c      	adds	r7, #12
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr

08005746 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005746:	b480      	push	{r7}
 8005748:	b083      	sub	sp, #12
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800574e:	bf00      	nop
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr

0800575a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800575a:	b480      	push	{r7}
 800575c:	b083      	sub	sp, #12
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005762:	bf00      	nop
 8005764:	370c      	adds	r7, #12
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr

0800576e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800576e:	b480      	push	{r7}
 8005770:	b083      	sub	sp, #12
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
	...

08005784 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a40      	ldr	r2, [pc, #256]	; (8005898 <TIM_Base_SetConfig+0x114>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d013      	beq.n	80057c4 <TIM_Base_SetConfig+0x40>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057a2:	d00f      	beq.n	80057c4 <TIM_Base_SetConfig+0x40>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a3d      	ldr	r2, [pc, #244]	; (800589c <TIM_Base_SetConfig+0x118>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d00b      	beq.n	80057c4 <TIM_Base_SetConfig+0x40>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4a3c      	ldr	r2, [pc, #240]	; (80058a0 <TIM_Base_SetConfig+0x11c>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d007      	beq.n	80057c4 <TIM_Base_SetConfig+0x40>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a3b      	ldr	r2, [pc, #236]	; (80058a4 <TIM_Base_SetConfig+0x120>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d003      	beq.n	80057c4 <TIM_Base_SetConfig+0x40>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a3a      	ldr	r2, [pc, #232]	; (80058a8 <TIM_Base_SetConfig+0x124>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d108      	bne.n	80057d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a2f      	ldr	r2, [pc, #188]	; (8005898 <TIM_Base_SetConfig+0x114>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d02b      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057e4:	d027      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a2c      	ldr	r2, [pc, #176]	; (800589c <TIM_Base_SetConfig+0x118>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d023      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a2b      	ldr	r2, [pc, #172]	; (80058a0 <TIM_Base_SetConfig+0x11c>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d01f      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a2a      	ldr	r2, [pc, #168]	; (80058a4 <TIM_Base_SetConfig+0x120>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d01b      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a29      	ldr	r2, [pc, #164]	; (80058a8 <TIM_Base_SetConfig+0x124>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d017      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a28      	ldr	r2, [pc, #160]	; (80058ac <TIM_Base_SetConfig+0x128>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d013      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a27      	ldr	r2, [pc, #156]	; (80058b0 <TIM_Base_SetConfig+0x12c>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d00f      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a26      	ldr	r2, [pc, #152]	; (80058b4 <TIM_Base_SetConfig+0x130>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d00b      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a25      	ldr	r2, [pc, #148]	; (80058b8 <TIM_Base_SetConfig+0x134>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d007      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a24      	ldr	r2, [pc, #144]	; (80058bc <TIM_Base_SetConfig+0x138>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d003      	beq.n	8005836 <TIM_Base_SetConfig+0xb2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a23      	ldr	r2, [pc, #140]	; (80058c0 <TIM_Base_SetConfig+0x13c>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d108      	bne.n	8005848 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800583c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	4313      	orrs	r3, r2
 8005846:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	4313      	orrs	r3, r2
 8005854:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	689a      	ldr	r2, [r3, #8]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a0a      	ldr	r2, [pc, #40]	; (8005898 <TIM_Base_SetConfig+0x114>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d003      	beq.n	800587c <TIM_Base_SetConfig+0xf8>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a0c      	ldr	r2, [pc, #48]	; (80058a8 <TIM_Base_SetConfig+0x124>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d103      	bne.n	8005884 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	691a      	ldr	r2, [r3, #16]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	615a      	str	r2, [r3, #20]
}
 800588a:	bf00      	nop
 800588c:	3714      	adds	r7, #20
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	40010000 	.word	0x40010000
 800589c:	40000400 	.word	0x40000400
 80058a0:	40000800 	.word	0x40000800
 80058a4:	40000c00 	.word	0x40000c00
 80058a8:	40010400 	.word	0x40010400
 80058ac:	40014000 	.word	0x40014000
 80058b0:	40014400 	.word	0x40014400
 80058b4:	40014800 	.word	0x40014800
 80058b8:	40001800 	.word	0x40001800
 80058bc:	40001c00 	.word	0x40001c00
 80058c0:	40002000 	.word	0x40002000

080058c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b087      	sub	sp, #28
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	f023 0201 	bic.w	r2, r3, #1
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	699b      	ldr	r3, [r3, #24]
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f023 0303 	bic.w	r3, r3, #3
 80058fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	4313      	orrs	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f023 0302 	bic.w	r3, r3, #2
 800590c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	4313      	orrs	r3, r2
 8005916:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a20      	ldr	r2, [pc, #128]	; (800599c <TIM_OC1_SetConfig+0xd8>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d003      	beq.n	8005928 <TIM_OC1_SetConfig+0x64>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a1f      	ldr	r2, [pc, #124]	; (80059a0 <TIM_OC1_SetConfig+0xdc>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d10c      	bne.n	8005942 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f023 0308 	bic.w	r3, r3, #8
 800592e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	697a      	ldr	r2, [r7, #20]
 8005936:	4313      	orrs	r3, r2
 8005938:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f023 0304 	bic.w	r3, r3, #4
 8005940:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a15      	ldr	r2, [pc, #84]	; (800599c <TIM_OC1_SetConfig+0xd8>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d003      	beq.n	8005952 <TIM_OC1_SetConfig+0x8e>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a14      	ldr	r2, [pc, #80]	; (80059a0 <TIM_OC1_SetConfig+0xdc>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d111      	bne.n	8005976 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005958:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005960:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	4313      	orrs	r3, r2
 800596a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	693a      	ldr	r2, [r7, #16]
 8005972:	4313      	orrs	r3, r2
 8005974:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	68fa      	ldr	r2, [r7, #12]
 8005980:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	685a      	ldr	r2, [r3, #4]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	697a      	ldr	r2, [r7, #20]
 800598e:	621a      	str	r2, [r3, #32]
}
 8005990:	bf00      	nop
 8005992:	371c      	adds	r7, #28
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	40010000 	.word	0x40010000
 80059a0:	40010400 	.word	0x40010400

080059a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b087      	sub	sp, #28
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	f023 0210 	bic.w	r2, r3, #16
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	021b      	lsls	r3, r3, #8
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	f023 0320 	bic.w	r3, r3, #32
 80059ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	011b      	lsls	r3, r3, #4
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	4a22      	ldr	r2, [pc, #136]	; (8005a88 <TIM_OC2_SetConfig+0xe4>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d003      	beq.n	8005a0c <TIM_OC2_SetConfig+0x68>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	4a21      	ldr	r2, [pc, #132]	; (8005a8c <TIM_OC2_SetConfig+0xe8>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d10d      	bne.n	8005a28 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	011b      	lsls	r3, r3, #4
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a26:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a17      	ldr	r2, [pc, #92]	; (8005a88 <TIM_OC2_SetConfig+0xe4>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d003      	beq.n	8005a38 <TIM_OC2_SetConfig+0x94>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a16      	ldr	r2, [pc, #88]	; (8005a8c <TIM_OC2_SetConfig+0xe8>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d113      	bne.n	8005a60 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	693a      	ldr	r2, [r7, #16]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	621a      	str	r2, [r3, #32]
}
 8005a7a:	bf00      	nop
 8005a7c:	371c      	adds	r7, #28
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	40010000 	.word	0x40010000
 8005a8c:	40010400 	.word	0x40010400

08005a90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b087      	sub	sp, #28
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a1b      	ldr	r3, [r3, #32]
 8005a9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	69db      	ldr	r3, [r3, #28]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f023 0303 	bic.w	r3, r3, #3
 8005ac6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ad8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	021b      	lsls	r3, r3, #8
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a21      	ldr	r2, [pc, #132]	; (8005b70 <TIM_OC3_SetConfig+0xe0>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d003      	beq.n	8005af6 <TIM_OC3_SetConfig+0x66>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a20      	ldr	r2, [pc, #128]	; (8005b74 <TIM_OC3_SetConfig+0xe4>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d10d      	bne.n	8005b12 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005afc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	021b      	lsls	r3, r3, #8
 8005b04:	697a      	ldr	r2, [r7, #20]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a16      	ldr	r2, [pc, #88]	; (8005b70 <TIM_OC3_SetConfig+0xe0>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d003      	beq.n	8005b22 <TIM_OC3_SetConfig+0x92>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a15      	ldr	r2, [pc, #84]	; (8005b74 <TIM_OC3_SetConfig+0xe4>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d113      	bne.n	8005b4a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	011b      	lsls	r3, r3, #4
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	011b      	lsls	r3, r3, #4
 8005b44:	693a      	ldr	r2, [r7, #16]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	68fa      	ldr	r2, [r7, #12]
 8005b54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	685a      	ldr	r2, [r3, #4]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	697a      	ldr	r2, [r7, #20]
 8005b62:	621a      	str	r2, [r3, #32]
}
 8005b64:	bf00      	nop
 8005b66:	371c      	adds	r7, #28
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr
 8005b70:	40010000 	.word	0x40010000
 8005b74:	40010400 	.word	0x40010400

08005b78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a1b      	ldr	r3, [r3, #32]
 8005b86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a1b      	ldr	r3, [r3, #32]
 8005b92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	69db      	ldr	r3, [r3, #28]
 8005b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	021b      	lsls	r3, r3, #8
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	031b      	lsls	r3, r3, #12
 8005bca:	693a      	ldr	r2, [r7, #16]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a12      	ldr	r2, [pc, #72]	; (8005c1c <TIM_OC4_SetConfig+0xa4>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d003      	beq.n	8005be0 <TIM_OC4_SetConfig+0x68>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a11      	ldr	r2, [pc, #68]	; (8005c20 <TIM_OC4_SetConfig+0xa8>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d109      	bne.n	8005bf4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005be6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	019b      	lsls	r3, r3, #6
 8005bee:	697a      	ldr	r2, [r7, #20]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	693a      	ldr	r2, [r7, #16]
 8005c0c:	621a      	str	r2, [r3, #32]
}
 8005c0e:	bf00      	nop
 8005c10:	371c      	adds	r7, #28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	40010000 	.word	0x40010000
 8005c20:	40010400 	.word	0x40010400

08005c24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6a1b      	ldr	r3, [r3, #32]
 8005c34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	f023 0201 	bic.w	r2, r3, #1
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	011b      	lsls	r3, r3, #4
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	f023 030a 	bic.w	r3, r3, #10
 8005c60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c62:	697a      	ldr	r2, [r7, #20]
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	621a      	str	r2, [r3, #32]
}
 8005c76:	bf00      	nop
 8005c78:	371c      	adds	r7, #28
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b087      	sub	sp, #28
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	60f8      	str	r0, [r7, #12]
 8005c8a:	60b9      	str	r1, [r7, #8]
 8005c8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	f023 0210 	bic.w	r2, r3, #16
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6a1b      	ldr	r3, [r3, #32]
 8005ca4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	031b      	lsls	r3, r3, #12
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005cbe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	621a      	str	r2, [r3, #32]
}
 8005cd6:	bf00      	nop
 8005cd8:	371c      	adds	r7, #28
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr

08005ce2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ce2:	b480      	push	{r7}
 8005ce4:	b085      	sub	sp, #20
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	6078      	str	r0, [r7, #4]
 8005cea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	f043 0307 	orr.w	r3, r3, #7
 8005d04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	609a      	str	r2, [r3, #8]
}
 8005d0c:	bf00      	nop
 8005d0e:	3714      	adds	r7, #20
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b087      	sub	sp, #28
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
 8005d24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	021a      	lsls	r2, r3, #8
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	609a      	str	r2, [r3, #8]
}
 8005d4c:	bf00      	nop
 8005d4e:	371c      	adds	r7, #28
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f003 031f 	and.w	r3, r3, #31
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6a1a      	ldr	r2, [r3, #32]
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	43db      	mvns	r3, r3
 8005d7a:	401a      	ands	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6a1a      	ldr	r2, [r3, #32]
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	f003 031f 	and.w	r3, r3, #31
 8005d8a:	6879      	ldr	r1, [r7, #4]
 8005d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d90:	431a      	orrs	r2, r3
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	621a      	str	r2, [r3, #32]
}
 8005d96:	bf00      	nop
 8005d98:	371c      	adds	r7, #28
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr
	...

08005da4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d101      	bne.n	8005dbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005db8:	2302      	movs	r3, #2
 8005dba:	e05a      	b.n	8005e72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2202      	movs	r2, #2
 8005dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005de2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a21      	ldr	r2, [pc, #132]	; (8005e80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d022      	beq.n	8005e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e08:	d01d      	beq.n	8005e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a1d      	ldr	r2, [pc, #116]	; (8005e84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d018      	beq.n	8005e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a1b      	ldr	r2, [pc, #108]	; (8005e88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d013      	beq.n	8005e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a1a      	ldr	r2, [pc, #104]	; (8005e8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d00e      	beq.n	8005e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a18      	ldr	r2, [pc, #96]	; (8005e90 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d009      	beq.n	8005e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a17      	ldr	r2, [pc, #92]	; (8005e94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d004      	beq.n	8005e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a15      	ldr	r2, [pc, #84]	; (8005e98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d10c      	bne.n	8005e60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	68ba      	ldr	r2, [r7, #8]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	40010000 	.word	0x40010000
 8005e84:	40000400 	.word	0x40000400
 8005e88:	40000800 	.word	0x40000800
 8005e8c:	40000c00 	.word	0x40000c00
 8005e90:	40010400 	.word	0x40010400
 8005e94:	40014000 	.word	0x40014000
 8005e98:	40001800 	.word	0x40001800

08005e9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b083      	sub	sp, #12
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005eb8:	bf00      	nop
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b082      	sub	sp, #8
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e03f      	b.n	8005f56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d106      	bne.n	8005ef0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f7fc fc84 	bl	80027f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2224      	movs	r2, #36	; 0x24
 8005ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68da      	ldr	r2, [r3, #12]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f929 	bl	8006160 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	691a      	ldr	r2, [r3, #16]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	695a      	ldr	r2, [r3, #20]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68da      	ldr	r2, [r3, #12]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2220      	movs	r2, #32
 8005f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2220      	movs	r2, #32
 8005f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3708      	adds	r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b08a      	sub	sp, #40	; 0x28
 8005f62:	af02      	add	r7, sp, #8
 8005f64:	60f8      	str	r0, [r7, #12]
 8005f66:	60b9      	str	r1, [r7, #8]
 8005f68:	603b      	str	r3, [r7, #0]
 8005f6a:	4613      	mov	r3, r2
 8005f6c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b20      	cmp	r3, #32
 8005f7c:	d17c      	bne.n	8006078 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <HAL_UART_Transmit+0x2c>
 8005f84:	88fb      	ldrh	r3, [r7, #6]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d101      	bne.n	8005f8e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e075      	b.n	800607a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d101      	bne.n	8005f9c <HAL_UART_Transmit+0x3e>
 8005f98:	2302      	movs	r3, #2
 8005f9a:	e06e      	b.n	800607a <HAL_UART_Transmit+0x11c>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2221      	movs	r2, #33	; 0x21
 8005fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fb2:	f7fc fd87 	bl	8002ac4 <HAL_GetTick>
 8005fb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	88fa      	ldrh	r2, [r7, #6]
 8005fbc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	88fa      	ldrh	r2, [r7, #6]
 8005fc2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fcc:	d108      	bne.n	8005fe0 <HAL_UART_Transmit+0x82>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d104      	bne.n	8005fe0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	61bb      	str	r3, [r7, #24]
 8005fde:	e003      	b.n	8005fe8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005ff0:	e02a      	b.n	8006048 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	9300      	str	r3, [sp, #0]
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	2180      	movs	r1, #128	; 0x80
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	f000 f840 	bl	8006082 <UART_WaitOnFlagUntilTimeout>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d001      	beq.n	800600c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006008:	2303      	movs	r3, #3
 800600a:	e036      	b.n	800607a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10b      	bne.n	800602a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	881b      	ldrh	r3, [r3, #0]
 8006016:	461a      	mov	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006020:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	3302      	adds	r3, #2
 8006026:	61bb      	str	r3, [r7, #24]
 8006028:	e007      	b.n	800603a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	781a      	ldrb	r2, [r3, #0]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	3301      	adds	r3, #1
 8006038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800603e:	b29b      	uxth	r3, r3
 8006040:	3b01      	subs	r3, #1
 8006042:	b29a      	uxth	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800604c:	b29b      	uxth	r3, r3
 800604e:	2b00      	cmp	r3, #0
 8006050:	d1cf      	bne.n	8005ff2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	2200      	movs	r2, #0
 800605a:	2140      	movs	r1, #64	; 0x40
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f000 f810 	bl	8006082 <UART_WaitOnFlagUntilTimeout>
 8006062:	4603      	mov	r3, r0
 8006064:	2b00      	cmp	r3, #0
 8006066:	d001      	beq.n	800606c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e006      	b.n	800607a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2220      	movs	r2, #32
 8006070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006074:	2300      	movs	r3, #0
 8006076:	e000      	b.n	800607a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006078:	2302      	movs	r3, #2
  }
}
 800607a:	4618      	mov	r0, r3
 800607c:	3720      	adds	r7, #32
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006082:	b580      	push	{r7, lr}
 8006084:	b090      	sub	sp, #64	; 0x40
 8006086:	af00      	add	r7, sp, #0
 8006088:	60f8      	str	r0, [r7, #12]
 800608a:	60b9      	str	r1, [r7, #8]
 800608c:	603b      	str	r3, [r7, #0]
 800608e:	4613      	mov	r3, r2
 8006090:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006092:	e050      	b.n	8006136 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006094:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609a:	d04c      	beq.n	8006136 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800609c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d007      	beq.n	80060b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80060a2:	f7fc fd0f 	bl	8002ac4 <HAL_GetTick>
 80060a6:	4602      	mov	r2, r0
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	1ad3      	subs	r3, r2, r3
 80060ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d241      	bcs.n	8006136 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	330c      	adds	r3, #12
 80060b8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060bc:	e853 3f00 	ldrex	r3, [r3]
 80060c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80060c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	330c      	adds	r3, #12
 80060d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80060d2:	637a      	str	r2, [r7, #52]	; 0x34
 80060d4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80060d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060da:	e841 2300 	strex	r3, r2, [r1]
 80060de:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80060e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d1e5      	bne.n	80060b2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	3314      	adds	r3, #20
 80060ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	e853 3f00 	ldrex	r3, [r3]
 80060f4:	613b      	str	r3, [r7, #16]
   return(result);
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	f023 0301 	bic.w	r3, r3, #1
 80060fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	3314      	adds	r3, #20
 8006104:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006106:	623a      	str	r2, [r7, #32]
 8006108:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610a:	69f9      	ldr	r1, [r7, #28]
 800610c:	6a3a      	ldr	r2, [r7, #32]
 800610e:	e841 2300 	strex	r3, r2, [r1]
 8006112:	61bb      	str	r3, [r7, #24]
   return(result);
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d1e5      	bne.n	80060e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2220      	movs	r2, #32
 800611e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2220      	movs	r2, #32
 8006126:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006132:	2303      	movs	r3, #3
 8006134:	e00f      	b.n	8006156 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	4013      	ands	r3, r2
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	429a      	cmp	r2, r3
 8006144:	bf0c      	ite	eq
 8006146:	2301      	moveq	r3, #1
 8006148:	2300      	movne	r3, #0
 800614a:	b2db      	uxtb	r3, r3
 800614c:	461a      	mov	r2, r3
 800614e:	79fb      	ldrb	r3, [r7, #7]
 8006150:	429a      	cmp	r2, r3
 8006152:	d09f      	beq.n	8006094 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	3740      	adds	r7, #64	; 0x40
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
	...

08006160 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006164:	b0c0      	sub	sp, #256	; 0x100
 8006166:	af00      	add	r7, sp, #0
 8006168:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800616c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	691b      	ldr	r3, [r3, #16]
 8006174:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800617c:	68d9      	ldr	r1, [r3, #12]
 800617e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	ea40 0301 	orr.w	r3, r0, r1
 8006188:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800618a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	431a      	orrs	r2, r3
 8006198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800619c:	695b      	ldr	r3, [r3, #20]
 800619e:	431a      	orrs	r2, r3
 80061a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a4:	69db      	ldr	r3, [r3, #28]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80061ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80061b8:	f021 010c 	bic.w	r1, r1, #12
 80061bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80061c6:	430b      	orrs	r3, r1
 80061c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	695b      	ldr	r3, [r3, #20]
 80061d2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80061d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061da:	6999      	ldr	r1, [r3, #24]
 80061dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	ea40 0301 	orr.w	r3, r0, r1
 80061e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	4b8f      	ldr	r3, [pc, #572]	; (800642c <UART_SetConfig+0x2cc>)
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d005      	beq.n	8006200 <UART_SetConfig+0xa0>
 80061f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	4b8d      	ldr	r3, [pc, #564]	; (8006430 <UART_SetConfig+0x2d0>)
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d104      	bne.n	800620a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006200:	f7fd fc74 	bl	8003aec <HAL_RCC_GetPCLK2Freq>
 8006204:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006208:	e003      	b.n	8006212 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800620a:	f7fd fc5b 	bl	8003ac4 <HAL_RCC_GetPCLK1Freq>
 800620e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006216:	69db      	ldr	r3, [r3, #28]
 8006218:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800621c:	f040 810c 	bne.w	8006438 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006220:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006224:	2200      	movs	r2, #0
 8006226:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800622a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800622e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006232:	4622      	mov	r2, r4
 8006234:	462b      	mov	r3, r5
 8006236:	1891      	adds	r1, r2, r2
 8006238:	65b9      	str	r1, [r7, #88]	; 0x58
 800623a:	415b      	adcs	r3, r3
 800623c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800623e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006242:	4621      	mov	r1, r4
 8006244:	eb12 0801 	adds.w	r8, r2, r1
 8006248:	4629      	mov	r1, r5
 800624a:	eb43 0901 	adc.w	r9, r3, r1
 800624e:	f04f 0200 	mov.w	r2, #0
 8006252:	f04f 0300 	mov.w	r3, #0
 8006256:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800625a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800625e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006262:	4690      	mov	r8, r2
 8006264:	4699      	mov	r9, r3
 8006266:	4623      	mov	r3, r4
 8006268:	eb18 0303 	adds.w	r3, r8, r3
 800626c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006270:	462b      	mov	r3, r5
 8006272:	eb49 0303 	adc.w	r3, r9, r3
 8006276:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800627a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006286:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800628a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800628e:	460b      	mov	r3, r1
 8006290:	18db      	adds	r3, r3, r3
 8006292:	653b      	str	r3, [r7, #80]	; 0x50
 8006294:	4613      	mov	r3, r2
 8006296:	eb42 0303 	adc.w	r3, r2, r3
 800629a:	657b      	str	r3, [r7, #84]	; 0x54
 800629c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80062a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80062a4:	f7fa fca0 	bl	8000be8 <__aeabi_uldivmod>
 80062a8:	4602      	mov	r2, r0
 80062aa:	460b      	mov	r3, r1
 80062ac:	4b61      	ldr	r3, [pc, #388]	; (8006434 <UART_SetConfig+0x2d4>)
 80062ae:	fba3 2302 	umull	r2, r3, r3, r2
 80062b2:	095b      	lsrs	r3, r3, #5
 80062b4:	011c      	lsls	r4, r3, #4
 80062b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80062ba:	2200      	movs	r2, #0
 80062bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80062c0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80062c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80062c8:	4642      	mov	r2, r8
 80062ca:	464b      	mov	r3, r9
 80062cc:	1891      	adds	r1, r2, r2
 80062ce:	64b9      	str	r1, [r7, #72]	; 0x48
 80062d0:	415b      	adcs	r3, r3
 80062d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80062d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80062d8:	4641      	mov	r1, r8
 80062da:	eb12 0a01 	adds.w	sl, r2, r1
 80062de:	4649      	mov	r1, r9
 80062e0:	eb43 0b01 	adc.w	fp, r3, r1
 80062e4:	f04f 0200 	mov.w	r2, #0
 80062e8:	f04f 0300 	mov.w	r3, #0
 80062ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062f8:	4692      	mov	sl, r2
 80062fa:	469b      	mov	fp, r3
 80062fc:	4643      	mov	r3, r8
 80062fe:	eb1a 0303 	adds.w	r3, sl, r3
 8006302:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006306:	464b      	mov	r3, r9
 8006308:	eb4b 0303 	adc.w	r3, fp, r3
 800630c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	2200      	movs	r2, #0
 8006318:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800631c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006320:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006324:	460b      	mov	r3, r1
 8006326:	18db      	adds	r3, r3, r3
 8006328:	643b      	str	r3, [r7, #64]	; 0x40
 800632a:	4613      	mov	r3, r2
 800632c:	eb42 0303 	adc.w	r3, r2, r3
 8006330:	647b      	str	r3, [r7, #68]	; 0x44
 8006332:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006336:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800633a:	f7fa fc55 	bl	8000be8 <__aeabi_uldivmod>
 800633e:	4602      	mov	r2, r0
 8006340:	460b      	mov	r3, r1
 8006342:	4611      	mov	r1, r2
 8006344:	4b3b      	ldr	r3, [pc, #236]	; (8006434 <UART_SetConfig+0x2d4>)
 8006346:	fba3 2301 	umull	r2, r3, r3, r1
 800634a:	095b      	lsrs	r3, r3, #5
 800634c:	2264      	movs	r2, #100	; 0x64
 800634e:	fb02 f303 	mul.w	r3, r2, r3
 8006352:	1acb      	subs	r3, r1, r3
 8006354:	00db      	lsls	r3, r3, #3
 8006356:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800635a:	4b36      	ldr	r3, [pc, #216]	; (8006434 <UART_SetConfig+0x2d4>)
 800635c:	fba3 2302 	umull	r2, r3, r3, r2
 8006360:	095b      	lsrs	r3, r3, #5
 8006362:	005b      	lsls	r3, r3, #1
 8006364:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006368:	441c      	add	r4, r3
 800636a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800636e:	2200      	movs	r2, #0
 8006370:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006374:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006378:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800637c:	4642      	mov	r2, r8
 800637e:	464b      	mov	r3, r9
 8006380:	1891      	adds	r1, r2, r2
 8006382:	63b9      	str	r1, [r7, #56]	; 0x38
 8006384:	415b      	adcs	r3, r3
 8006386:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006388:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800638c:	4641      	mov	r1, r8
 800638e:	1851      	adds	r1, r2, r1
 8006390:	6339      	str	r1, [r7, #48]	; 0x30
 8006392:	4649      	mov	r1, r9
 8006394:	414b      	adcs	r3, r1
 8006396:	637b      	str	r3, [r7, #52]	; 0x34
 8006398:	f04f 0200 	mov.w	r2, #0
 800639c:	f04f 0300 	mov.w	r3, #0
 80063a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80063a4:	4659      	mov	r1, fp
 80063a6:	00cb      	lsls	r3, r1, #3
 80063a8:	4651      	mov	r1, sl
 80063aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063ae:	4651      	mov	r1, sl
 80063b0:	00ca      	lsls	r2, r1, #3
 80063b2:	4610      	mov	r0, r2
 80063b4:	4619      	mov	r1, r3
 80063b6:	4603      	mov	r3, r0
 80063b8:	4642      	mov	r2, r8
 80063ba:	189b      	adds	r3, r3, r2
 80063bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063c0:	464b      	mov	r3, r9
 80063c2:	460a      	mov	r2, r1
 80063c4:	eb42 0303 	adc.w	r3, r2, r3
 80063c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80063cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80063d8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80063dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80063e0:	460b      	mov	r3, r1
 80063e2:	18db      	adds	r3, r3, r3
 80063e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80063e6:	4613      	mov	r3, r2
 80063e8:	eb42 0303 	adc.w	r3, r2, r3
 80063ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80063f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80063f6:	f7fa fbf7 	bl	8000be8 <__aeabi_uldivmod>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	4b0d      	ldr	r3, [pc, #52]	; (8006434 <UART_SetConfig+0x2d4>)
 8006400:	fba3 1302 	umull	r1, r3, r3, r2
 8006404:	095b      	lsrs	r3, r3, #5
 8006406:	2164      	movs	r1, #100	; 0x64
 8006408:	fb01 f303 	mul.w	r3, r1, r3
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	00db      	lsls	r3, r3, #3
 8006410:	3332      	adds	r3, #50	; 0x32
 8006412:	4a08      	ldr	r2, [pc, #32]	; (8006434 <UART_SetConfig+0x2d4>)
 8006414:	fba2 2303 	umull	r2, r3, r2, r3
 8006418:	095b      	lsrs	r3, r3, #5
 800641a:	f003 0207 	and.w	r2, r3, #7
 800641e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4422      	add	r2, r4
 8006426:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006428:	e105      	b.n	8006636 <UART_SetConfig+0x4d6>
 800642a:	bf00      	nop
 800642c:	40011000 	.word	0x40011000
 8006430:	40011400 	.word	0x40011400
 8006434:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006438:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800643c:	2200      	movs	r2, #0
 800643e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006442:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006446:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800644a:	4642      	mov	r2, r8
 800644c:	464b      	mov	r3, r9
 800644e:	1891      	adds	r1, r2, r2
 8006450:	6239      	str	r1, [r7, #32]
 8006452:	415b      	adcs	r3, r3
 8006454:	627b      	str	r3, [r7, #36]	; 0x24
 8006456:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800645a:	4641      	mov	r1, r8
 800645c:	1854      	adds	r4, r2, r1
 800645e:	4649      	mov	r1, r9
 8006460:	eb43 0501 	adc.w	r5, r3, r1
 8006464:	f04f 0200 	mov.w	r2, #0
 8006468:	f04f 0300 	mov.w	r3, #0
 800646c:	00eb      	lsls	r3, r5, #3
 800646e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006472:	00e2      	lsls	r2, r4, #3
 8006474:	4614      	mov	r4, r2
 8006476:	461d      	mov	r5, r3
 8006478:	4643      	mov	r3, r8
 800647a:	18e3      	adds	r3, r4, r3
 800647c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006480:	464b      	mov	r3, r9
 8006482:	eb45 0303 	adc.w	r3, r5, r3
 8006486:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800648a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006496:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800649a:	f04f 0200 	mov.w	r2, #0
 800649e:	f04f 0300 	mov.w	r3, #0
 80064a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80064a6:	4629      	mov	r1, r5
 80064a8:	008b      	lsls	r3, r1, #2
 80064aa:	4621      	mov	r1, r4
 80064ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064b0:	4621      	mov	r1, r4
 80064b2:	008a      	lsls	r2, r1, #2
 80064b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80064b8:	f7fa fb96 	bl	8000be8 <__aeabi_uldivmod>
 80064bc:	4602      	mov	r2, r0
 80064be:	460b      	mov	r3, r1
 80064c0:	4b60      	ldr	r3, [pc, #384]	; (8006644 <UART_SetConfig+0x4e4>)
 80064c2:	fba3 2302 	umull	r2, r3, r3, r2
 80064c6:	095b      	lsrs	r3, r3, #5
 80064c8:	011c      	lsls	r4, r3, #4
 80064ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80064ce:	2200      	movs	r2, #0
 80064d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80064d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80064d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80064dc:	4642      	mov	r2, r8
 80064de:	464b      	mov	r3, r9
 80064e0:	1891      	adds	r1, r2, r2
 80064e2:	61b9      	str	r1, [r7, #24]
 80064e4:	415b      	adcs	r3, r3
 80064e6:	61fb      	str	r3, [r7, #28]
 80064e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064ec:	4641      	mov	r1, r8
 80064ee:	1851      	adds	r1, r2, r1
 80064f0:	6139      	str	r1, [r7, #16]
 80064f2:	4649      	mov	r1, r9
 80064f4:	414b      	adcs	r3, r1
 80064f6:	617b      	str	r3, [r7, #20]
 80064f8:	f04f 0200 	mov.w	r2, #0
 80064fc:	f04f 0300 	mov.w	r3, #0
 8006500:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006504:	4659      	mov	r1, fp
 8006506:	00cb      	lsls	r3, r1, #3
 8006508:	4651      	mov	r1, sl
 800650a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800650e:	4651      	mov	r1, sl
 8006510:	00ca      	lsls	r2, r1, #3
 8006512:	4610      	mov	r0, r2
 8006514:	4619      	mov	r1, r3
 8006516:	4603      	mov	r3, r0
 8006518:	4642      	mov	r2, r8
 800651a:	189b      	adds	r3, r3, r2
 800651c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006520:	464b      	mov	r3, r9
 8006522:	460a      	mov	r2, r1
 8006524:	eb42 0303 	adc.w	r3, r2, r3
 8006528:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800652c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	67bb      	str	r3, [r7, #120]	; 0x78
 8006536:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006538:	f04f 0200 	mov.w	r2, #0
 800653c:	f04f 0300 	mov.w	r3, #0
 8006540:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006544:	4649      	mov	r1, r9
 8006546:	008b      	lsls	r3, r1, #2
 8006548:	4641      	mov	r1, r8
 800654a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800654e:	4641      	mov	r1, r8
 8006550:	008a      	lsls	r2, r1, #2
 8006552:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006556:	f7fa fb47 	bl	8000be8 <__aeabi_uldivmod>
 800655a:	4602      	mov	r2, r0
 800655c:	460b      	mov	r3, r1
 800655e:	4b39      	ldr	r3, [pc, #228]	; (8006644 <UART_SetConfig+0x4e4>)
 8006560:	fba3 1302 	umull	r1, r3, r3, r2
 8006564:	095b      	lsrs	r3, r3, #5
 8006566:	2164      	movs	r1, #100	; 0x64
 8006568:	fb01 f303 	mul.w	r3, r1, r3
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	011b      	lsls	r3, r3, #4
 8006570:	3332      	adds	r3, #50	; 0x32
 8006572:	4a34      	ldr	r2, [pc, #208]	; (8006644 <UART_SetConfig+0x4e4>)
 8006574:	fba2 2303 	umull	r2, r3, r2, r3
 8006578:	095b      	lsrs	r3, r3, #5
 800657a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800657e:	441c      	add	r4, r3
 8006580:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006584:	2200      	movs	r2, #0
 8006586:	673b      	str	r3, [r7, #112]	; 0x70
 8006588:	677a      	str	r2, [r7, #116]	; 0x74
 800658a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800658e:	4642      	mov	r2, r8
 8006590:	464b      	mov	r3, r9
 8006592:	1891      	adds	r1, r2, r2
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	415b      	adcs	r3, r3
 8006598:	60fb      	str	r3, [r7, #12]
 800659a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800659e:	4641      	mov	r1, r8
 80065a0:	1851      	adds	r1, r2, r1
 80065a2:	6039      	str	r1, [r7, #0]
 80065a4:	4649      	mov	r1, r9
 80065a6:	414b      	adcs	r3, r1
 80065a8:	607b      	str	r3, [r7, #4]
 80065aa:	f04f 0200 	mov.w	r2, #0
 80065ae:	f04f 0300 	mov.w	r3, #0
 80065b2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80065b6:	4659      	mov	r1, fp
 80065b8:	00cb      	lsls	r3, r1, #3
 80065ba:	4651      	mov	r1, sl
 80065bc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065c0:	4651      	mov	r1, sl
 80065c2:	00ca      	lsls	r2, r1, #3
 80065c4:	4610      	mov	r0, r2
 80065c6:	4619      	mov	r1, r3
 80065c8:	4603      	mov	r3, r0
 80065ca:	4642      	mov	r2, r8
 80065cc:	189b      	adds	r3, r3, r2
 80065ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80065d0:	464b      	mov	r3, r9
 80065d2:	460a      	mov	r2, r1
 80065d4:	eb42 0303 	adc.w	r3, r2, r3
 80065d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80065da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	663b      	str	r3, [r7, #96]	; 0x60
 80065e4:	667a      	str	r2, [r7, #100]	; 0x64
 80065e6:	f04f 0200 	mov.w	r2, #0
 80065ea:	f04f 0300 	mov.w	r3, #0
 80065ee:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80065f2:	4649      	mov	r1, r9
 80065f4:	008b      	lsls	r3, r1, #2
 80065f6:	4641      	mov	r1, r8
 80065f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065fc:	4641      	mov	r1, r8
 80065fe:	008a      	lsls	r2, r1, #2
 8006600:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006604:	f7fa faf0 	bl	8000be8 <__aeabi_uldivmod>
 8006608:	4602      	mov	r2, r0
 800660a:	460b      	mov	r3, r1
 800660c:	4b0d      	ldr	r3, [pc, #52]	; (8006644 <UART_SetConfig+0x4e4>)
 800660e:	fba3 1302 	umull	r1, r3, r3, r2
 8006612:	095b      	lsrs	r3, r3, #5
 8006614:	2164      	movs	r1, #100	; 0x64
 8006616:	fb01 f303 	mul.w	r3, r1, r3
 800661a:	1ad3      	subs	r3, r2, r3
 800661c:	011b      	lsls	r3, r3, #4
 800661e:	3332      	adds	r3, #50	; 0x32
 8006620:	4a08      	ldr	r2, [pc, #32]	; (8006644 <UART_SetConfig+0x4e4>)
 8006622:	fba2 2303 	umull	r2, r3, r2, r3
 8006626:	095b      	lsrs	r3, r3, #5
 8006628:	f003 020f 	and.w	r2, r3, #15
 800662c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4422      	add	r2, r4
 8006634:	609a      	str	r2, [r3, #8]
}
 8006636:	bf00      	nop
 8006638:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800663c:	46bd      	mov	sp, r7
 800663e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006642:	bf00      	nop
 8006644:	51eb851f 	.word	0x51eb851f

08006648 <__libc_init_array>:
 8006648:	b570      	push	{r4, r5, r6, lr}
 800664a:	4d0d      	ldr	r5, [pc, #52]	; (8006680 <__libc_init_array+0x38>)
 800664c:	4c0d      	ldr	r4, [pc, #52]	; (8006684 <__libc_init_array+0x3c>)
 800664e:	1b64      	subs	r4, r4, r5
 8006650:	10a4      	asrs	r4, r4, #2
 8006652:	2600      	movs	r6, #0
 8006654:	42a6      	cmp	r6, r4
 8006656:	d109      	bne.n	800666c <__libc_init_array+0x24>
 8006658:	4d0b      	ldr	r5, [pc, #44]	; (8006688 <__libc_init_array+0x40>)
 800665a:	4c0c      	ldr	r4, [pc, #48]	; (800668c <__libc_init_array+0x44>)
 800665c:	f002 ff54 	bl	8009508 <_init>
 8006660:	1b64      	subs	r4, r4, r5
 8006662:	10a4      	asrs	r4, r4, #2
 8006664:	2600      	movs	r6, #0
 8006666:	42a6      	cmp	r6, r4
 8006668:	d105      	bne.n	8006676 <__libc_init_array+0x2e>
 800666a:	bd70      	pop	{r4, r5, r6, pc}
 800666c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006670:	4798      	blx	r3
 8006672:	3601      	adds	r6, #1
 8006674:	e7ee      	b.n	8006654 <__libc_init_array+0xc>
 8006676:	f855 3b04 	ldr.w	r3, [r5], #4
 800667a:	4798      	blx	r3
 800667c:	3601      	adds	r6, #1
 800667e:	e7f2      	b.n	8006666 <__libc_init_array+0x1e>
 8006680:	0800998c 	.word	0x0800998c
 8006684:	0800998c 	.word	0x0800998c
 8006688:	0800998c 	.word	0x0800998c
 800668c:	08009990 	.word	0x08009990

08006690 <memset>:
 8006690:	4402      	add	r2, r0
 8006692:	4603      	mov	r3, r0
 8006694:	4293      	cmp	r3, r2
 8006696:	d100      	bne.n	800669a <memset+0xa>
 8006698:	4770      	bx	lr
 800669a:	f803 1b01 	strb.w	r1, [r3], #1
 800669e:	e7f9      	b.n	8006694 <memset+0x4>

080066a0 <__cvt>:
 80066a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066a4:	ec55 4b10 	vmov	r4, r5, d0
 80066a8:	2d00      	cmp	r5, #0
 80066aa:	460e      	mov	r6, r1
 80066ac:	4619      	mov	r1, r3
 80066ae:	462b      	mov	r3, r5
 80066b0:	bfbb      	ittet	lt
 80066b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80066b6:	461d      	movlt	r5, r3
 80066b8:	2300      	movge	r3, #0
 80066ba:	232d      	movlt	r3, #45	; 0x2d
 80066bc:	700b      	strb	r3, [r1, #0]
 80066be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80066c4:	4691      	mov	r9, r2
 80066c6:	f023 0820 	bic.w	r8, r3, #32
 80066ca:	bfbc      	itt	lt
 80066cc:	4622      	movlt	r2, r4
 80066ce:	4614      	movlt	r4, r2
 80066d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80066d4:	d005      	beq.n	80066e2 <__cvt+0x42>
 80066d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80066da:	d100      	bne.n	80066de <__cvt+0x3e>
 80066dc:	3601      	adds	r6, #1
 80066de:	2102      	movs	r1, #2
 80066e0:	e000      	b.n	80066e4 <__cvt+0x44>
 80066e2:	2103      	movs	r1, #3
 80066e4:	ab03      	add	r3, sp, #12
 80066e6:	9301      	str	r3, [sp, #4]
 80066e8:	ab02      	add	r3, sp, #8
 80066ea:	9300      	str	r3, [sp, #0]
 80066ec:	ec45 4b10 	vmov	d0, r4, r5
 80066f0:	4653      	mov	r3, sl
 80066f2:	4632      	mov	r2, r6
 80066f4:	f000 fcec 	bl	80070d0 <_dtoa_r>
 80066f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80066fc:	4607      	mov	r7, r0
 80066fe:	d102      	bne.n	8006706 <__cvt+0x66>
 8006700:	f019 0f01 	tst.w	r9, #1
 8006704:	d022      	beq.n	800674c <__cvt+0xac>
 8006706:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800670a:	eb07 0906 	add.w	r9, r7, r6
 800670e:	d110      	bne.n	8006732 <__cvt+0x92>
 8006710:	783b      	ldrb	r3, [r7, #0]
 8006712:	2b30      	cmp	r3, #48	; 0x30
 8006714:	d10a      	bne.n	800672c <__cvt+0x8c>
 8006716:	2200      	movs	r2, #0
 8006718:	2300      	movs	r3, #0
 800671a:	4620      	mov	r0, r4
 800671c:	4629      	mov	r1, r5
 800671e:	f7fa f9f3 	bl	8000b08 <__aeabi_dcmpeq>
 8006722:	b918      	cbnz	r0, 800672c <__cvt+0x8c>
 8006724:	f1c6 0601 	rsb	r6, r6, #1
 8006728:	f8ca 6000 	str.w	r6, [sl]
 800672c:	f8da 3000 	ldr.w	r3, [sl]
 8006730:	4499      	add	r9, r3
 8006732:	2200      	movs	r2, #0
 8006734:	2300      	movs	r3, #0
 8006736:	4620      	mov	r0, r4
 8006738:	4629      	mov	r1, r5
 800673a:	f7fa f9e5 	bl	8000b08 <__aeabi_dcmpeq>
 800673e:	b108      	cbz	r0, 8006744 <__cvt+0xa4>
 8006740:	f8cd 900c 	str.w	r9, [sp, #12]
 8006744:	2230      	movs	r2, #48	; 0x30
 8006746:	9b03      	ldr	r3, [sp, #12]
 8006748:	454b      	cmp	r3, r9
 800674a:	d307      	bcc.n	800675c <__cvt+0xbc>
 800674c:	9b03      	ldr	r3, [sp, #12]
 800674e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006750:	1bdb      	subs	r3, r3, r7
 8006752:	4638      	mov	r0, r7
 8006754:	6013      	str	r3, [r2, #0]
 8006756:	b004      	add	sp, #16
 8006758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675c:	1c59      	adds	r1, r3, #1
 800675e:	9103      	str	r1, [sp, #12]
 8006760:	701a      	strb	r2, [r3, #0]
 8006762:	e7f0      	b.n	8006746 <__cvt+0xa6>

08006764 <__exponent>:
 8006764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006766:	4603      	mov	r3, r0
 8006768:	2900      	cmp	r1, #0
 800676a:	bfb8      	it	lt
 800676c:	4249      	neglt	r1, r1
 800676e:	f803 2b02 	strb.w	r2, [r3], #2
 8006772:	bfb4      	ite	lt
 8006774:	222d      	movlt	r2, #45	; 0x2d
 8006776:	222b      	movge	r2, #43	; 0x2b
 8006778:	2909      	cmp	r1, #9
 800677a:	7042      	strb	r2, [r0, #1]
 800677c:	dd2a      	ble.n	80067d4 <__exponent+0x70>
 800677e:	f10d 0407 	add.w	r4, sp, #7
 8006782:	46a4      	mov	ip, r4
 8006784:	270a      	movs	r7, #10
 8006786:	46a6      	mov	lr, r4
 8006788:	460a      	mov	r2, r1
 800678a:	fb91 f6f7 	sdiv	r6, r1, r7
 800678e:	fb07 1516 	mls	r5, r7, r6, r1
 8006792:	3530      	adds	r5, #48	; 0x30
 8006794:	2a63      	cmp	r2, #99	; 0x63
 8006796:	f104 34ff 	add.w	r4, r4, #4294967295
 800679a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800679e:	4631      	mov	r1, r6
 80067a0:	dcf1      	bgt.n	8006786 <__exponent+0x22>
 80067a2:	3130      	adds	r1, #48	; 0x30
 80067a4:	f1ae 0502 	sub.w	r5, lr, #2
 80067a8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80067ac:	1c44      	adds	r4, r0, #1
 80067ae:	4629      	mov	r1, r5
 80067b0:	4561      	cmp	r1, ip
 80067b2:	d30a      	bcc.n	80067ca <__exponent+0x66>
 80067b4:	f10d 0209 	add.w	r2, sp, #9
 80067b8:	eba2 020e 	sub.w	r2, r2, lr
 80067bc:	4565      	cmp	r5, ip
 80067be:	bf88      	it	hi
 80067c0:	2200      	movhi	r2, #0
 80067c2:	4413      	add	r3, r2
 80067c4:	1a18      	subs	r0, r3, r0
 80067c6:	b003      	add	sp, #12
 80067c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067ce:	f804 2f01 	strb.w	r2, [r4, #1]!
 80067d2:	e7ed      	b.n	80067b0 <__exponent+0x4c>
 80067d4:	2330      	movs	r3, #48	; 0x30
 80067d6:	3130      	adds	r1, #48	; 0x30
 80067d8:	7083      	strb	r3, [r0, #2]
 80067da:	70c1      	strb	r1, [r0, #3]
 80067dc:	1d03      	adds	r3, r0, #4
 80067de:	e7f1      	b.n	80067c4 <__exponent+0x60>

080067e0 <_printf_float>:
 80067e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067e4:	ed2d 8b02 	vpush	{d8}
 80067e8:	b08d      	sub	sp, #52	; 0x34
 80067ea:	460c      	mov	r4, r1
 80067ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80067f0:	4616      	mov	r6, r2
 80067f2:	461f      	mov	r7, r3
 80067f4:	4605      	mov	r5, r0
 80067f6:	f001 fa59 	bl	8007cac <_localeconv_r>
 80067fa:	f8d0 a000 	ldr.w	sl, [r0]
 80067fe:	4650      	mov	r0, sl
 8006800:	f7f9 fd06 	bl	8000210 <strlen>
 8006804:	2300      	movs	r3, #0
 8006806:	930a      	str	r3, [sp, #40]	; 0x28
 8006808:	6823      	ldr	r3, [r4, #0]
 800680a:	9305      	str	r3, [sp, #20]
 800680c:	f8d8 3000 	ldr.w	r3, [r8]
 8006810:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006814:	3307      	adds	r3, #7
 8006816:	f023 0307 	bic.w	r3, r3, #7
 800681a:	f103 0208 	add.w	r2, r3, #8
 800681e:	f8c8 2000 	str.w	r2, [r8]
 8006822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006826:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800682a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800682e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006832:	9307      	str	r3, [sp, #28]
 8006834:	f8cd 8018 	str.w	r8, [sp, #24]
 8006838:	ee08 0a10 	vmov	s16, r0
 800683c:	4b9f      	ldr	r3, [pc, #636]	; (8006abc <_printf_float+0x2dc>)
 800683e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006842:	f04f 32ff 	mov.w	r2, #4294967295
 8006846:	f7fa f991 	bl	8000b6c <__aeabi_dcmpun>
 800684a:	bb88      	cbnz	r0, 80068b0 <_printf_float+0xd0>
 800684c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006850:	4b9a      	ldr	r3, [pc, #616]	; (8006abc <_printf_float+0x2dc>)
 8006852:	f04f 32ff 	mov.w	r2, #4294967295
 8006856:	f7fa f96b 	bl	8000b30 <__aeabi_dcmple>
 800685a:	bb48      	cbnz	r0, 80068b0 <_printf_float+0xd0>
 800685c:	2200      	movs	r2, #0
 800685e:	2300      	movs	r3, #0
 8006860:	4640      	mov	r0, r8
 8006862:	4649      	mov	r1, r9
 8006864:	f7fa f95a 	bl	8000b1c <__aeabi_dcmplt>
 8006868:	b110      	cbz	r0, 8006870 <_printf_float+0x90>
 800686a:	232d      	movs	r3, #45	; 0x2d
 800686c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006870:	4b93      	ldr	r3, [pc, #588]	; (8006ac0 <_printf_float+0x2e0>)
 8006872:	4894      	ldr	r0, [pc, #592]	; (8006ac4 <_printf_float+0x2e4>)
 8006874:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006878:	bf94      	ite	ls
 800687a:	4698      	movls	r8, r3
 800687c:	4680      	movhi	r8, r0
 800687e:	2303      	movs	r3, #3
 8006880:	6123      	str	r3, [r4, #16]
 8006882:	9b05      	ldr	r3, [sp, #20]
 8006884:	f023 0204 	bic.w	r2, r3, #4
 8006888:	6022      	str	r2, [r4, #0]
 800688a:	f04f 0900 	mov.w	r9, #0
 800688e:	9700      	str	r7, [sp, #0]
 8006890:	4633      	mov	r3, r6
 8006892:	aa0b      	add	r2, sp, #44	; 0x2c
 8006894:	4621      	mov	r1, r4
 8006896:	4628      	mov	r0, r5
 8006898:	f000 f9d8 	bl	8006c4c <_printf_common>
 800689c:	3001      	adds	r0, #1
 800689e:	f040 8090 	bne.w	80069c2 <_printf_float+0x1e2>
 80068a2:	f04f 30ff 	mov.w	r0, #4294967295
 80068a6:	b00d      	add	sp, #52	; 0x34
 80068a8:	ecbd 8b02 	vpop	{d8}
 80068ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068b0:	4642      	mov	r2, r8
 80068b2:	464b      	mov	r3, r9
 80068b4:	4640      	mov	r0, r8
 80068b6:	4649      	mov	r1, r9
 80068b8:	f7fa f958 	bl	8000b6c <__aeabi_dcmpun>
 80068bc:	b140      	cbz	r0, 80068d0 <_printf_float+0xf0>
 80068be:	464b      	mov	r3, r9
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	bfbc      	itt	lt
 80068c4:	232d      	movlt	r3, #45	; 0x2d
 80068c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80068ca:	487f      	ldr	r0, [pc, #508]	; (8006ac8 <_printf_float+0x2e8>)
 80068cc:	4b7f      	ldr	r3, [pc, #508]	; (8006acc <_printf_float+0x2ec>)
 80068ce:	e7d1      	b.n	8006874 <_printf_float+0x94>
 80068d0:	6863      	ldr	r3, [r4, #4]
 80068d2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80068d6:	9206      	str	r2, [sp, #24]
 80068d8:	1c5a      	adds	r2, r3, #1
 80068da:	d13f      	bne.n	800695c <_printf_float+0x17c>
 80068dc:	2306      	movs	r3, #6
 80068de:	6063      	str	r3, [r4, #4]
 80068e0:	9b05      	ldr	r3, [sp, #20]
 80068e2:	6861      	ldr	r1, [r4, #4]
 80068e4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80068e8:	2300      	movs	r3, #0
 80068ea:	9303      	str	r3, [sp, #12]
 80068ec:	ab0a      	add	r3, sp, #40	; 0x28
 80068ee:	e9cd b301 	strd	fp, r3, [sp, #4]
 80068f2:	ab09      	add	r3, sp, #36	; 0x24
 80068f4:	ec49 8b10 	vmov	d0, r8, r9
 80068f8:	9300      	str	r3, [sp, #0]
 80068fa:	6022      	str	r2, [r4, #0]
 80068fc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006900:	4628      	mov	r0, r5
 8006902:	f7ff fecd 	bl	80066a0 <__cvt>
 8006906:	9b06      	ldr	r3, [sp, #24]
 8006908:	9909      	ldr	r1, [sp, #36]	; 0x24
 800690a:	2b47      	cmp	r3, #71	; 0x47
 800690c:	4680      	mov	r8, r0
 800690e:	d108      	bne.n	8006922 <_printf_float+0x142>
 8006910:	1cc8      	adds	r0, r1, #3
 8006912:	db02      	blt.n	800691a <_printf_float+0x13a>
 8006914:	6863      	ldr	r3, [r4, #4]
 8006916:	4299      	cmp	r1, r3
 8006918:	dd41      	ble.n	800699e <_printf_float+0x1be>
 800691a:	f1ab 0b02 	sub.w	fp, fp, #2
 800691e:	fa5f fb8b 	uxtb.w	fp, fp
 8006922:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006926:	d820      	bhi.n	800696a <_printf_float+0x18a>
 8006928:	3901      	subs	r1, #1
 800692a:	465a      	mov	r2, fp
 800692c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006930:	9109      	str	r1, [sp, #36]	; 0x24
 8006932:	f7ff ff17 	bl	8006764 <__exponent>
 8006936:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006938:	1813      	adds	r3, r2, r0
 800693a:	2a01      	cmp	r2, #1
 800693c:	4681      	mov	r9, r0
 800693e:	6123      	str	r3, [r4, #16]
 8006940:	dc02      	bgt.n	8006948 <_printf_float+0x168>
 8006942:	6822      	ldr	r2, [r4, #0]
 8006944:	07d2      	lsls	r2, r2, #31
 8006946:	d501      	bpl.n	800694c <_printf_float+0x16c>
 8006948:	3301      	adds	r3, #1
 800694a:	6123      	str	r3, [r4, #16]
 800694c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006950:	2b00      	cmp	r3, #0
 8006952:	d09c      	beq.n	800688e <_printf_float+0xae>
 8006954:	232d      	movs	r3, #45	; 0x2d
 8006956:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800695a:	e798      	b.n	800688e <_printf_float+0xae>
 800695c:	9a06      	ldr	r2, [sp, #24]
 800695e:	2a47      	cmp	r2, #71	; 0x47
 8006960:	d1be      	bne.n	80068e0 <_printf_float+0x100>
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1bc      	bne.n	80068e0 <_printf_float+0x100>
 8006966:	2301      	movs	r3, #1
 8006968:	e7b9      	b.n	80068de <_printf_float+0xfe>
 800696a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800696e:	d118      	bne.n	80069a2 <_printf_float+0x1c2>
 8006970:	2900      	cmp	r1, #0
 8006972:	6863      	ldr	r3, [r4, #4]
 8006974:	dd0b      	ble.n	800698e <_printf_float+0x1ae>
 8006976:	6121      	str	r1, [r4, #16]
 8006978:	b913      	cbnz	r3, 8006980 <_printf_float+0x1a0>
 800697a:	6822      	ldr	r2, [r4, #0]
 800697c:	07d0      	lsls	r0, r2, #31
 800697e:	d502      	bpl.n	8006986 <_printf_float+0x1a6>
 8006980:	3301      	adds	r3, #1
 8006982:	440b      	add	r3, r1
 8006984:	6123      	str	r3, [r4, #16]
 8006986:	65a1      	str	r1, [r4, #88]	; 0x58
 8006988:	f04f 0900 	mov.w	r9, #0
 800698c:	e7de      	b.n	800694c <_printf_float+0x16c>
 800698e:	b913      	cbnz	r3, 8006996 <_printf_float+0x1b6>
 8006990:	6822      	ldr	r2, [r4, #0]
 8006992:	07d2      	lsls	r2, r2, #31
 8006994:	d501      	bpl.n	800699a <_printf_float+0x1ba>
 8006996:	3302      	adds	r3, #2
 8006998:	e7f4      	b.n	8006984 <_printf_float+0x1a4>
 800699a:	2301      	movs	r3, #1
 800699c:	e7f2      	b.n	8006984 <_printf_float+0x1a4>
 800699e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80069a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069a4:	4299      	cmp	r1, r3
 80069a6:	db05      	blt.n	80069b4 <_printf_float+0x1d4>
 80069a8:	6823      	ldr	r3, [r4, #0]
 80069aa:	6121      	str	r1, [r4, #16]
 80069ac:	07d8      	lsls	r0, r3, #31
 80069ae:	d5ea      	bpl.n	8006986 <_printf_float+0x1a6>
 80069b0:	1c4b      	adds	r3, r1, #1
 80069b2:	e7e7      	b.n	8006984 <_printf_float+0x1a4>
 80069b4:	2900      	cmp	r1, #0
 80069b6:	bfd4      	ite	le
 80069b8:	f1c1 0202 	rsble	r2, r1, #2
 80069bc:	2201      	movgt	r2, #1
 80069be:	4413      	add	r3, r2
 80069c0:	e7e0      	b.n	8006984 <_printf_float+0x1a4>
 80069c2:	6823      	ldr	r3, [r4, #0]
 80069c4:	055a      	lsls	r2, r3, #21
 80069c6:	d407      	bmi.n	80069d8 <_printf_float+0x1f8>
 80069c8:	6923      	ldr	r3, [r4, #16]
 80069ca:	4642      	mov	r2, r8
 80069cc:	4631      	mov	r1, r6
 80069ce:	4628      	mov	r0, r5
 80069d0:	47b8      	blx	r7
 80069d2:	3001      	adds	r0, #1
 80069d4:	d12c      	bne.n	8006a30 <_printf_float+0x250>
 80069d6:	e764      	b.n	80068a2 <_printf_float+0xc2>
 80069d8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069dc:	f240 80e0 	bls.w	8006ba0 <_printf_float+0x3c0>
 80069e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069e4:	2200      	movs	r2, #0
 80069e6:	2300      	movs	r3, #0
 80069e8:	f7fa f88e 	bl	8000b08 <__aeabi_dcmpeq>
 80069ec:	2800      	cmp	r0, #0
 80069ee:	d034      	beq.n	8006a5a <_printf_float+0x27a>
 80069f0:	4a37      	ldr	r2, [pc, #220]	; (8006ad0 <_printf_float+0x2f0>)
 80069f2:	2301      	movs	r3, #1
 80069f4:	4631      	mov	r1, r6
 80069f6:	4628      	mov	r0, r5
 80069f8:	47b8      	blx	r7
 80069fa:	3001      	adds	r0, #1
 80069fc:	f43f af51 	beq.w	80068a2 <_printf_float+0xc2>
 8006a00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a04:	429a      	cmp	r2, r3
 8006a06:	db02      	blt.n	8006a0e <_printf_float+0x22e>
 8006a08:	6823      	ldr	r3, [r4, #0]
 8006a0a:	07d8      	lsls	r0, r3, #31
 8006a0c:	d510      	bpl.n	8006a30 <_printf_float+0x250>
 8006a0e:	ee18 3a10 	vmov	r3, s16
 8006a12:	4652      	mov	r2, sl
 8006a14:	4631      	mov	r1, r6
 8006a16:	4628      	mov	r0, r5
 8006a18:	47b8      	blx	r7
 8006a1a:	3001      	adds	r0, #1
 8006a1c:	f43f af41 	beq.w	80068a2 <_printf_float+0xc2>
 8006a20:	f04f 0800 	mov.w	r8, #0
 8006a24:	f104 091a 	add.w	r9, r4, #26
 8006a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a2a:	3b01      	subs	r3, #1
 8006a2c:	4543      	cmp	r3, r8
 8006a2e:	dc09      	bgt.n	8006a44 <_printf_float+0x264>
 8006a30:	6823      	ldr	r3, [r4, #0]
 8006a32:	079b      	lsls	r3, r3, #30
 8006a34:	f100 8105 	bmi.w	8006c42 <_printf_float+0x462>
 8006a38:	68e0      	ldr	r0, [r4, #12]
 8006a3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a3c:	4298      	cmp	r0, r3
 8006a3e:	bfb8      	it	lt
 8006a40:	4618      	movlt	r0, r3
 8006a42:	e730      	b.n	80068a6 <_printf_float+0xc6>
 8006a44:	2301      	movs	r3, #1
 8006a46:	464a      	mov	r2, r9
 8006a48:	4631      	mov	r1, r6
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	47b8      	blx	r7
 8006a4e:	3001      	adds	r0, #1
 8006a50:	f43f af27 	beq.w	80068a2 <_printf_float+0xc2>
 8006a54:	f108 0801 	add.w	r8, r8, #1
 8006a58:	e7e6      	b.n	8006a28 <_printf_float+0x248>
 8006a5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	dc39      	bgt.n	8006ad4 <_printf_float+0x2f4>
 8006a60:	4a1b      	ldr	r2, [pc, #108]	; (8006ad0 <_printf_float+0x2f0>)
 8006a62:	2301      	movs	r3, #1
 8006a64:	4631      	mov	r1, r6
 8006a66:	4628      	mov	r0, r5
 8006a68:	47b8      	blx	r7
 8006a6a:	3001      	adds	r0, #1
 8006a6c:	f43f af19 	beq.w	80068a2 <_printf_float+0xc2>
 8006a70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a74:	4313      	orrs	r3, r2
 8006a76:	d102      	bne.n	8006a7e <_printf_float+0x29e>
 8006a78:	6823      	ldr	r3, [r4, #0]
 8006a7a:	07d9      	lsls	r1, r3, #31
 8006a7c:	d5d8      	bpl.n	8006a30 <_printf_float+0x250>
 8006a7e:	ee18 3a10 	vmov	r3, s16
 8006a82:	4652      	mov	r2, sl
 8006a84:	4631      	mov	r1, r6
 8006a86:	4628      	mov	r0, r5
 8006a88:	47b8      	blx	r7
 8006a8a:	3001      	adds	r0, #1
 8006a8c:	f43f af09 	beq.w	80068a2 <_printf_float+0xc2>
 8006a90:	f04f 0900 	mov.w	r9, #0
 8006a94:	f104 0a1a 	add.w	sl, r4, #26
 8006a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a9a:	425b      	negs	r3, r3
 8006a9c:	454b      	cmp	r3, r9
 8006a9e:	dc01      	bgt.n	8006aa4 <_printf_float+0x2c4>
 8006aa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa2:	e792      	b.n	80069ca <_printf_float+0x1ea>
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	4652      	mov	r2, sl
 8006aa8:	4631      	mov	r1, r6
 8006aaa:	4628      	mov	r0, r5
 8006aac:	47b8      	blx	r7
 8006aae:	3001      	adds	r0, #1
 8006ab0:	f43f aef7 	beq.w	80068a2 <_printf_float+0xc2>
 8006ab4:	f109 0901 	add.w	r9, r9, #1
 8006ab8:	e7ee      	b.n	8006a98 <_printf_float+0x2b8>
 8006aba:	bf00      	nop
 8006abc:	7fefffff 	.word	0x7fefffff
 8006ac0:	080095ac 	.word	0x080095ac
 8006ac4:	080095b0 	.word	0x080095b0
 8006ac8:	080095b8 	.word	0x080095b8
 8006acc:	080095b4 	.word	0x080095b4
 8006ad0:	080095bc 	.word	0x080095bc
 8006ad4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ad6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	bfa8      	it	ge
 8006adc:	461a      	movge	r2, r3
 8006ade:	2a00      	cmp	r2, #0
 8006ae0:	4691      	mov	r9, r2
 8006ae2:	dc37      	bgt.n	8006b54 <_printf_float+0x374>
 8006ae4:	f04f 0b00 	mov.w	fp, #0
 8006ae8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006aec:	f104 021a 	add.w	r2, r4, #26
 8006af0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006af2:	9305      	str	r3, [sp, #20]
 8006af4:	eba3 0309 	sub.w	r3, r3, r9
 8006af8:	455b      	cmp	r3, fp
 8006afa:	dc33      	bgt.n	8006b64 <_printf_float+0x384>
 8006afc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b00:	429a      	cmp	r2, r3
 8006b02:	db3b      	blt.n	8006b7c <_printf_float+0x39c>
 8006b04:	6823      	ldr	r3, [r4, #0]
 8006b06:	07da      	lsls	r2, r3, #31
 8006b08:	d438      	bmi.n	8006b7c <_printf_float+0x39c>
 8006b0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b0c:	9a05      	ldr	r2, [sp, #20]
 8006b0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b10:	1a9a      	subs	r2, r3, r2
 8006b12:	eba3 0901 	sub.w	r9, r3, r1
 8006b16:	4591      	cmp	r9, r2
 8006b18:	bfa8      	it	ge
 8006b1a:	4691      	movge	r9, r2
 8006b1c:	f1b9 0f00 	cmp.w	r9, #0
 8006b20:	dc35      	bgt.n	8006b8e <_printf_float+0x3ae>
 8006b22:	f04f 0800 	mov.w	r8, #0
 8006b26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b2a:	f104 0a1a 	add.w	sl, r4, #26
 8006b2e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b32:	1a9b      	subs	r3, r3, r2
 8006b34:	eba3 0309 	sub.w	r3, r3, r9
 8006b38:	4543      	cmp	r3, r8
 8006b3a:	f77f af79 	ble.w	8006a30 <_printf_float+0x250>
 8006b3e:	2301      	movs	r3, #1
 8006b40:	4652      	mov	r2, sl
 8006b42:	4631      	mov	r1, r6
 8006b44:	4628      	mov	r0, r5
 8006b46:	47b8      	blx	r7
 8006b48:	3001      	adds	r0, #1
 8006b4a:	f43f aeaa 	beq.w	80068a2 <_printf_float+0xc2>
 8006b4e:	f108 0801 	add.w	r8, r8, #1
 8006b52:	e7ec      	b.n	8006b2e <_printf_float+0x34e>
 8006b54:	4613      	mov	r3, r2
 8006b56:	4631      	mov	r1, r6
 8006b58:	4642      	mov	r2, r8
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	47b8      	blx	r7
 8006b5e:	3001      	adds	r0, #1
 8006b60:	d1c0      	bne.n	8006ae4 <_printf_float+0x304>
 8006b62:	e69e      	b.n	80068a2 <_printf_float+0xc2>
 8006b64:	2301      	movs	r3, #1
 8006b66:	4631      	mov	r1, r6
 8006b68:	4628      	mov	r0, r5
 8006b6a:	9205      	str	r2, [sp, #20]
 8006b6c:	47b8      	blx	r7
 8006b6e:	3001      	adds	r0, #1
 8006b70:	f43f ae97 	beq.w	80068a2 <_printf_float+0xc2>
 8006b74:	9a05      	ldr	r2, [sp, #20]
 8006b76:	f10b 0b01 	add.w	fp, fp, #1
 8006b7a:	e7b9      	b.n	8006af0 <_printf_float+0x310>
 8006b7c:	ee18 3a10 	vmov	r3, s16
 8006b80:	4652      	mov	r2, sl
 8006b82:	4631      	mov	r1, r6
 8006b84:	4628      	mov	r0, r5
 8006b86:	47b8      	blx	r7
 8006b88:	3001      	adds	r0, #1
 8006b8a:	d1be      	bne.n	8006b0a <_printf_float+0x32a>
 8006b8c:	e689      	b.n	80068a2 <_printf_float+0xc2>
 8006b8e:	9a05      	ldr	r2, [sp, #20]
 8006b90:	464b      	mov	r3, r9
 8006b92:	4442      	add	r2, r8
 8006b94:	4631      	mov	r1, r6
 8006b96:	4628      	mov	r0, r5
 8006b98:	47b8      	blx	r7
 8006b9a:	3001      	adds	r0, #1
 8006b9c:	d1c1      	bne.n	8006b22 <_printf_float+0x342>
 8006b9e:	e680      	b.n	80068a2 <_printf_float+0xc2>
 8006ba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ba2:	2a01      	cmp	r2, #1
 8006ba4:	dc01      	bgt.n	8006baa <_printf_float+0x3ca>
 8006ba6:	07db      	lsls	r3, r3, #31
 8006ba8:	d538      	bpl.n	8006c1c <_printf_float+0x43c>
 8006baa:	2301      	movs	r3, #1
 8006bac:	4642      	mov	r2, r8
 8006bae:	4631      	mov	r1, r6
 8006bb0:	4628      	mov	r0, r5
 8006bb2:	47b8      	blx	r7
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	f43f ae74 	beq.w	80068a2 <_printf_float+0xc2>
 8006bba:	ee18 3a10 	vmov	r3, s16
 8006bbe:	4652      	mov	r2, sl
 8006bc0:	4631      	mov	r1, r6
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	47b8      	blx	r7
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	f43f ae6b 	beq.w	80068a2 <_printf_float+0xc2>
 8006bcc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	f7f9 ff98 	bl	8000b08 <__aeabi_dcmpeq>
 8006bd8:	b9d8      	cbnz	r0, 8006c12 <_printf_float+0x432>
 8006bda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bdc:	f108 0201 	add.w	r2, r8, #1
 8006be0:	3b01      	subs	r3, #1
 8006be2:	4631      	mov	r1, r6
 8006be4:	4628      	mov	r0, r5
 8006be6:	47b8      	blx	r7
 8006be8:	3001      	adds	r0, #1
 8006bea:	d10e      	bne.n	8006c0a <_printf_float+0x42a>
 8006bec:	e659      	b.n	80068a2 <_printf_float+0xc2>
 8006bee:	2301      	movs	r3, #1
 8006bf0:	4652      	mov	r2, sl
 8006bf2:	4631      	mov	r1, r6
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	47b8      	blx	r7
 8006bf8:	3001      	adds	r0, #1
 8006bfa:	f43f ae52 	beq.w	80068a2 <_printf_float+0xc2>
 8006bfe:	f108 0801 	add.w	r8, r8, #1
 8006c02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c04:	3b01      	subs	r3, #1
 8006c06:	4543      	cmp	r3, r8
 8006c08:	dcf1      	bgt.n	8006bee <_printf_float+0x40e>
 8006c0a:	464b      	mov	r3, r9
 8006c0c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006c10:	e6dc      	b.n	80069cc <_printf_float+0x1ec>
 8006c12:	f04f 0800 	mov.w	r8, #0
 8006c16:	f104 0a1a 	add.w	sl, r4, #26
 8006c1a:	e7f2      	b.n	8006c02 <_printf_float+0x422>
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	4642      	mov	r2, r8
 8006c20:	e7df      	b.n	8006be2 <_printf_float+0x402>
 8006c22:	2301      	movs	r3, #1
 8006c24:	464a      	mov	r2, r9
 8006c26:	4631      	mov	r1, r6
 8006c28:	4628      	mov	r0, r5
 8006c2a:	47b8      	blx	r7
 8006c2c:	3001      	adds	r0, #1
 8006c2e:	f43f ae38 	beq.w	80068a2 <_printf_float+0xc2>
 8006c32:	f108 0801 	add.w	r8, r8, #1
 8006c36:	68e3      	ldr	r3, [r4, #12]
 8006c38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c3a:	1a5b      	subs	r3, r3, r1
 8006c3c:	4543      	cmp	r3, r8
 8006c3e:	dcf0      	bgt.n	8006c22 <_printf_float+0x442>
 8006c40:	e6fa      	b.n	8006a38 <_printf_float+0x258>
 8006c42:	f04f 0800 	mov.w	r8, #0
 8006c46:	f104 0919 	add.w	r9, r4, #25
 8006c4a:	e7f4      	b.n	8006c36 <_printf_float+0x456>

08006c4c <_printf_common>:
 8006c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c50:	4616      	mov	r6, r2
 8006c52:	4699      	mov	r9, r3
 8006c54:	688a      	ldr	r2, [r1, #8]
 8006c56:	690b      	ldr	r3, [r1, #16]
 8006c58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	bfb8      	it	lt
 8006c60:	4613      	movlt	r3, r2
 8006c62:	6033      	str	r3, [r6, #0]
 8006c64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c68:	4607      	mov	r7, r0
 8006c6a:	460c      	mov	r4, r1
 8006c6c:	b10a      	cbz	r2, 8006c72 <_printf_common+0x26>
 8006c6e:	3301      	adds	r3, #1
 8006c70:	6033      	str	r3, [r6, #0]
 8006c72:	6823      	ldr	r3, [r4, #0]
 8006c74:	0699      	lsls	r1, r3, #26
 8006c76:	bf42      	ittt	mi
 8006c78:	6833      	ldrmi	r3, [r6, #0]
 8006c7a:	3302      	addmi	r3, #2
 8006c7c:	6033      	strmi	r3, [r6, #0]
 8006c7e:	6825      	ldr	r5, [r4, #0]
 8006c80:	f015 0506 	ands.w	r5, r5, #6
 8006c84:	d106      	bne.n	8006c94 <_printf_common+0x48>
 8006c86:	f104 0a19 	add.w	sl, r4, #25
 8006c8a:	68e3      	ldr	r3, [r4, #12]
 8006c8c:	6832      	ldr	r2, [r6, #0]
 8006c8e:	1a9b      	subs	r3, r3, r2
 8006c90:	42ab      	cmp	r3, r5
 8006c92:	dc26      	bgt.n	8006ce2 <_printf_common+0x96>
 8006c94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c98:	1e13      	subs	r3, r2, #0
 8006c9a:	6822      	ldr	r2, [r4, #0]
 8006c9c:	bf18      	it	ne
 8006c9e:	2301      	movne	r3, #1
 8006ca0:	0692      	lsls	r2, r2, #26
 8006ca2:	d42b      	bmi.n	8006cfc <_printf_common+0xb0>
 8006ca4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ca8:	4649      	mov	r1, r9
 8006caa:	4638      	mov	r0, r7
 8006cac:	47c0      	blx	r8
 8006cae:	3001      	adds	r0, #1
 8006cb0:	d01e      	beq.n	8006cf0 <_printf_common+0xa4>
 8006cb2:	6823      	ldr	r3, [r4, #0]
 8006cb4:	68e5      	ldr	r5, [r4, #12]
 8006cb6:	6832      	ldr	r2, [r6, #0]
 8006cb8:	f003 0306 	and.w	r3, r3, #6
 8006cbc:	2b04      	cmp	r3, #4
 8006cbe:	bf08      	it	eq
 8006cc0:	1aad      	subeq	r5, r5, r2
 8006cc2:	68a3      	ldr	r3, [r4, #8]
 8006cc4:	6922      	ldr	r2, [r4, #16]
 8006cc6:	bf0c      	ite	eq
 8006cc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ccc:	2500      	movne	r5, #0
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	bfc4      	itt	gt
 8006cd2:	1a9b      	subgt	r3, r3, r2
 8006cd4:	18ed      	addgt	r5, r5, r3
 8006cd6:	2600      	movs	r6, #0
 8006cd8:	341a      	adds	r4, #26
 8006cda:	42b5      	cmp	r5, r6
 8006cdc:	d11a      	bne.n	8006d14 <_printf_common+0xc8>
 8006cde:	2000      	movs	r0, #0
 8006ce0:	e008      	b.n	8006cf4 <_printf_common+0xa8>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	4652      	mov	r2, sl
 8006ce6:	4649      	mov	r1, r9
 8006ce8:	4638      	mov	r0, r7
 8006cea:	47c0      	blx	r8
 8006cec:	3001      	adds	r0, #1
 8006cee:	d103      	bne.n	8006cf8 <_printf_common+0xac>
 8006cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf8:	3501      	adds	r5, #1
 8006cfa:	e7c6      	b.n	8006c8a <_printf_common+0x3e>
 8006cfc:	18e1      	adds	r1, r4, r3
 8006cfe:	1c5a      	adds	r2, r3, #1
 8006d00:	2030      	movs	r0, #48	; 0x30
 8006d02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d06:	4422      	add	r2, r4
 8006d08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d10:	3302      	adds	r3, #2
 8006d12:	e7c7      	b.n	8006ca4 <_printf_common+0x58>
 8006d14:	2301      	movs	r3, #1
 8006d16:	4622      	mov	r2, r4
 8006d18:	4649      	mov	r1, r9
 8006d1a:	4638      	mov	r0, r7
 8006d1c:	47c0      	blx	r8
 8006d1e:	3001      	adds	r0, #1
 8006d20:	d0e6      	beq.n	8006cf0 <_printf_common+0xa4>
 8006d22:	3601      	adds	r6, #1
 8006d24:	e7d9      	b.n	8006cda <_printf_common+0x8e>
	...

08006d28 <_printf_i>:
 8006d28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d2c:	7e0f      	ldrb	r7, [r1, #24]
 8006d2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006d30:	2f78      	cmp	r7, #120	; 0x78
 8006d32:	4691      	mov	r9, r2
 8006d34:	4680      	mov	r8, r0
 8006d36:	460c      	mov	r4, r1
 8006d38:	469a      	mov	sl, r3
 8006d3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006d3e:	d807      	bhi.n	8006d50 <_printf_i+0x28>
 8006d40:	2f62      	cmp	r7, #98	; 0x62
 8006d42:	d80a      	bhi.n	8006d5a <_printf_i+0x32>
 8006d44:	2f00      	cmp	r7, #0
 8006d46:	f000 80d8 	beq.w	8006efa <_printf_i+0x1d2>
 8006d4a:	2f58      	cmp	r7, #88	; 0x58
 8006d4c:	f000 80a3 	beq.w	8006e96 <_printf_i+0x16e>
 8006d50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d58:	e03a      	b.n	8006dd0 <_printf_i+0xa8>
 8006d5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d5e:	2b15      	cmp	r3, #21
 8006d60:	d8f6      	bhi.n	8006d50 <_printf_i+0x28>
 8006d62:	a101      	add	r1, pc, #4	; (adr r1, 8006d68 <_printf_i+0x40>)
 8006d64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d68:	08006dc1 	.word	0x08006dc1
 8006d6c:	08006dd5 	.word	0x08006dd5
 8006d70:	08006d51 	.word	0x08006d51
 8006d74:	08006d51 	.word	0x08006d51
 8006d78:	08006d51 	.word	0x08006d51
 8006d7c:	08006d51 	.word	0x08006d51
 8006d80:	08006dd5 	.word	0x08006dd5
 8006d84:	08006d51 	.word	0x08006d51
 8006d88:	08006d51 	.word	0x08006d51
 8006d8c:	08006d51 	.word	0x08006d51
 8006d90:	08006d51 	.word	0x08006d51
 8006d94:	08006ee1 	.word	0x08006ee1
 8006d98:	08006e05 	.word	0x08006e05
 8006d9c:	08006ec3 	.word	0x08006ec3
 8006da0:	08006d51 	.word	0x08006d51
 8006da4:	08006d51 	.word	0x08006d51
 8006da8:	08006f03 	.word	0x08006f03
 8006dac:	08006d51 	.word	0x08006d51
 8006db0:	08006e05 	.word	0x08006e05
 8006db4:	08006d51 	.word	0x08006d51
 8006db8:	08006d51 	.word	0x08006d51
 8006dbc:	08006ecb 	.word	0x08006ecb
 8006dc0:	682b      	ldr	r3, [r5, #0]
 8006dc2:	1d1a      	adds	r2, r3, #4
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	602a      	str	r2, [r5, #0]
 8006dc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006dcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e0a3      	b.n	8006f1c <_printf_i+0x1f4>
 8006dd4:	6820      	ldr	r0, [r4, #0]
 8006dd6:	6829      	ldr	r1, [r5, #0]
 8006dd8:	0606      	lsls	r6, r0, #24
 8006dda:	f101 0304 	add.w	r3, r1, #4
 8006dde:	d50a      	bpl.n	8006df6 <_printf_i+0xce>
 8006de0:	680e      	ldr	r6, [r1, #0]
 8006de2:	602b      	str	r3, [r5, #0]
 8006de4:	2e00      	cmp	r6, #0
 8006de6:	da03      	bge.n	8006df0 <_printf_i+0xc8>
 8006de8:	232d      	movs	r3, #45	; 0x2d
 8006dea:	4276      	negs	r6, r6
 8006dec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006df0:	485e      	ldr	r0, [pc, #376]	; (8006f6c <_printf_i+0x244>)
 8006df2:	230a      	movs	r3, #10
 8006df4:	e019      	b.n	8006e2a <_printf_i+0x102>
 8006df6:	680e      	ldr	r6, [r1, #0]
 8006df8:	602b      	str	r3, [r5, #0]
 8006dfa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006dfe:	bf18      	it	ne
 8006e00:	b236      	sxthne	r6, r6
 8006e02:	e7ef      	b.n	8006de4 <_printf_i+0xbc>
 8006e04:	682b      	ldr	r3, [r5, #0]
 8006e06:	6820      	ldr	r0, [r4, #0]
 8006e08:	1d19      	adds	r1, r3, #4
 8006e0a:	6029      	str	r1, [r5, #0]
 8006e0c:	0601      	lsls	r1, r0, #24
 8006e0e:	d501      	bpl.n	8006e14 <_printf_i+0xec>
 8006e10:	681e      	ldr	r6, [r3, #0]
 8006e12:	e002      	b.n	8006e1a <_printf_i+0xf2>
 8006e14:	0646      	lsls	r6, r0, #25
 8006e16:	d5fb      	bpl.n	8006e10 <_printf_i+0xe8>
 8006e18:	881e      	ldrh	r6, [r3, #0]
 8006e1a:	4854      	ldr	r0, [pc, #336]	; (8006f6c <_printf_i+0x244>)
 8006e1c:	2f6f      	cmp	r7, #111	; 0x6f
 8006e1e:	bf0c      	ite	eq
 8006e20:	2308      	moveq	r3, #8
 8006e22:	230a      	movne	r3, #10
 8006e24:	2100      	movs	r1, #0
 8006e26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e2a:	6865      	ldr	r5, [r4, #4]
 8006e2c:	60a5      	str	r5, [r4, #8]
 8006e2e:	2d00      	cmp	r5, #0
 8006e30:	bfa2      	ittt	ge
 8006e32:	6821      	ldrge	r1, [r4, #0]
 8006e34:	f021 0104 	bicge.w	r1, r1, #4
 8006e38:	6021      	strge	r1, [r4, #0]
 8006e3a:	b90e      	cbnz	r6, 8006e40 <_printf_i+0x118>
 8006e3c:	2d00      	cmp	r5, #0
 8006e3e:	d04d      	beq.n	8006edc <_printf_i+0x1b4>
 8006e40:	4615      	mov	r5, r2
 8006e42:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e46:	fb03 6711 	mls	r7, r3, r1, r6
 8006e4a:	5dc7      	ldrb	r7, [r0, r7]
 8006e4c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e50:	4637      	mov	r7, r6
 8006e52:	42bb      	cmp	r3, r7
 8006e54:	460e      	mov	r6, r1
 8006e56:	d9f4      	bls.n	8006e42 <_printf_i+0x11a>
 8006e58:	2b08      	cmp	r3, #8
 8006e5a:	d10b      	bne.n	8006e74 <_printf_i+0x14c>
 8006e5c:	6823      	ldr	r3, [r4, #0]
 8006e5e:	07de      	lsls	r6, r3, #31
 8006e60:	d508      	bpl.n	8006e74 <_printf_i+0x14c>
 8006e62:	6923      	ldr	r3, [r4, #16]
 8006e64:	6861      	ldr	r1, [r4, #4]
 8006e66:	4299      	cmp	r1, r3
 8006e68:	bfde      	ittt	le
 8006e6a:	2330      	movle	r3, #48	; 0x30
 8006e6c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e70:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e74:	1b52      	subs	r2, r2, r5
 8006e76:	6122      	str	r2, [r4, #16]
 8006e78:	f8cd a000 	str.w	sl, [sp]
 8006e7c:	464b      	mov	r3, r9
 8006e7e:	aa03      	add	r2, sp, #12
 8006e80:	4621      	mov	r1, r4
 8006e82:	4640      	mov	r0, r8
 8006e84:	f7ff fee2 	bl	8006c4c <_printf_common>
 8006e88:	3001      	adds	r0, #1
 8006e8a:	d14c      	bne.n	8006f26 <_printf_i+0x1fe>
 8006e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e90:	b004      	add	sp, #16
 8006e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e96:	4835      	ldr	r0, [pc, #212]	; (8006f6c <_printf_i+0x244>)
 8006e98:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006e9c:	6829      	ldr	r1, [r5, #0]
 8006e9e:	6823      	ldr	r3, [r4, #0]
 8006ea0:	f851 6b04 	ldr.w	r6, [r1], #4
 8006ea4:	6029      	str	r1, [r5, #0]
 8006ea6:	061d      	lsls	r5, r3, #24
 8006ea8:	d514      	bpl.n	8006ed4 <_printf_i+0x1ac>
 8006eaa:	07df      	lsls	r7, r3, #31
 8006eac:	bf44      	itt	mi
 8006eae:	f043 0320 	orrmi.w	r3, r3, #32
 8006eb2:	6023      	strmi	r3, [r4, #0]
 8006eb4:	b91e      	cbnz	r6, 8006ebe <_printf_i+0x196>
 8006eb6:	6823      	ldr	r3, [r4, #0]
 8006eb8:	f023 0320 	bic.w	r3, r3, #32
 8006ebc:	6023      	str	r3, [r4, #0]
 8006ebe:	2310      	movs	r3, #16
 8006ec0:	e7b0      	b.n	8006e24 <_printf_i+0xfc>
 8006ec2:	6823      	ldr	r3, [r4, #0]
 8006ec4:	f043 0320 	orr.w	r3, r3, #32
 8006ec8:	6023      	str	r3, [r4, #0]
 8006eca:	2378      	movs	r3, #120	; 0x78
 8006ecc:	4828      	ldr	r0, [pc, #160]	; (8006f70 <_printf_i+0x248>)
 8006ece:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006ed2:	e7e3      	b.n	8006e9c <_printf_i+0x174>
 8006ed4:	0659      	lsls	r1, r3, #25
 8006ed6:	bf48      	it	mi
 8006ed8:	b2b6      	uxthmi	r6, r6
 8006eda:	e7e6      	b.n	8006eaa <_printf_i+0x182>
 8006edc:	4615      	mov	r5, r2
 8006ede:	e7bb      	b.n	8006e58 <_printf_i+0x130>
 8006ee0:	682b      	ldr	r3, [r5, #0]
 8006ee2:	6826      	ldr	r6, [r4, #0]
 8006ee4:	6961      	ldr	r1, [r4, #20]
 8006ee6:	1d18      	adds	r0, r3, #4
 8006ee8:	6028      	str	r0, [r5, #0]
 8006eea:	0635      	lsls	r5, r6, #24
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	d501      	bpl.n	8006ef4 <_printf_i+0x1cc>
 8006ef0:	6019      	str	r1, [r3, #0]
 8006ef2:	e002      	b.n	8006efa <_printf_i+0x1d2>
 8006ef4:	0670      	lsls	r0, r6, #25
 8006ef6:	d5fb      	bpl.n	8006ef0 <_printf_i+0x1c8>
 8006ef8:	8019      	strh	r1, [r3, #0]
 8006efa:	2300      	movs	r3, #0
 8006efc:	6123      	str	r3, [r4, #16]
 8006efe:	4615      	mov	r5, r2
 8006f00:	e7ba      	b.n	8006e78 <_printf_i+0x150>
 8006f02:	682b      	ldr	r3, [r5, #0]
 8006f04:	1d1a      	adds	r2, r3, #4
 8006f06:	602a      	str	r2, [r5, #0]
 8006f08:	681d      	ldr	r5, [r3, #0]
 8006f0a:	6862      	ldr	r2, [r4, #4]
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	4628      	mov	r0, r5
 8006f10:	f7f9 f986 	bl	8000220 <memchr>
 8006f14:	b108      	cbz	r0, 8006f1a <_printf_i+0x1f2>
 8006f16:	1b40      	subs	r0, r0, r5
 8006f18:	6060      	str	r0, [r4, #4]
 8006f1a:	6863      	ldr	r3, [r4, #4]
 8006f1c:	6123      	str	r3, [r4, #16]
 8006f1e:	2300      	movs	r3, #0
 8006f20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f24:	e7a8      	b.n	8006e78 <_printf_i+0x150>
 8006f26:	6923      	ldr	r3, [r4, #16]
 8006f28:	462a      	mov	r2, r5
 8006f2a:	4649      	mov	r1, r9
 8006f2c:	4640      	mov	r0, r8
 8006f2e:	47d0      	blx	sl
 8006f30:	3001      	adds	r0, #1
 8006f32:	d0ab      	beq.n	8006e8c <_printf_i+0x164>
 8006f34:	6823      	ldr	r3, [r4, #0]
 8006f36:	079b      	lsls	r3, r3, #30
 8006f38:	d413      	bmi.n	8006f62 <_printf_i+0x23a>
 8006f3a:	68e0      	ldr	r0, [r4, #12]
 8006f3c:	9b03      	ldr	r3, [sp, #12]
 8006f3e:	4298      	cmp	r0, r3
 8006f40:	bfb8      	it	lt
 8006f42:	4618      	movlt	r0, r3
 8006f44:	e7a4      	b.n	8006e90 <_printf_i+0x168>
 8006f46:	2301      	movs	r3, #1
 8006f48:	4632      	mov	r2, r6
 8006f4a:	4649      	mov	r1, r9
 8006f4c:	4640      	mov	r0, r8
 8006f4e:	47d0      	blx	sl
 8006f50:	3001      	adds	r0, #1
 8006f52:	d09b      	beq.n	8006e8c <_printf_i+0x164>
 8006f54:	3501      	adds	r5, #1
 8006f56:	68e3      	ldr	r3, [r4, #12]
 8006f58:	9903      	ldr	r1, [sp, #12]
 8006f5a:	1a5b      	subs	r3, r3, r1
 8006f5c:	42ab      	cmp	r3, r5
 8006f5e:	dcf2      	bgt.n	8006f46 <_printf_i+0x21e>
 8006f60:	e7eb      	b.n	8006f3a <_printf_i+0x212>
 8006f62:	2500      	movs	r5, #0
 8006f64:	f104 0619 	add.w	r6, r4, #25
 8006f68:	e7f5      	b.n	8006f56 <_printf_i+0x22e>
 8006f6a:	bf00      	nop
 8006f6c:	080095be 	.word	0x080095be
 8006f70:	080095cf 	.word	0x080095cf

08006f74 <siprintf>:
 8006f74:	b40e      	push	{r1, r2, r3}
 8006f76:	b500      	push	{lr}
 8006f78:	b09c      	sub	sp, #112	; 0x70
 8006f7a:	ab1d      	add	r3, sp, #116	; 0x74
 8006f7c:	9002      	str	r0, [sp, #8]
 8006f7e:	9006      	str	r0, [sp, #24]
 8006f80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006f84:	4809      	ldr	r0, [pc, #36]	; (8006fac <siprintf+0x38>)
 8006f86:	9107      	str	r1, [sp, #28]
 8006f88:	9104      	str	r1, [sp, #16]
 8006f8a:	4909      	ldr	r1, [pc, #36]	; (8006fb0 <siprintf+0x3c>)
 8006f8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f90:	9105      	str	r1, [sp, #20]
 8006f92:	6800      	ldr	r0, [r0, #0]
 8006f94:	9301      	str	r3, [sp, #4]
 8006f96:	a902      	add	r1, sp, #8
 8006f98:	f001 fb78 	bl	800868c <_svfiprintf_r>
 8006f9c:	9b02      	ldr	r3, [sp, #8]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	701a      	strb	r2, [r3, #0]
 8006fa2:	b01c      	add	sp, #112	; 0x70
 8006fa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fa8:	b003      	add	sp, #12
 8006faa:	4770      	bx	lr
 8006fac:	2000000c 	.word	0x2000000c
 8006fb0:	ffff0208 	.word	0xffff0208

08006fb4 <quorem>:
 8006fb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb8:	6903      	ldr	r3, [r0, #16]
 8006fba:	690c      	ldr	r4, [r1, #16]
 8006fbc:	42a3      	cmp	r3, r4
 8006fbe:	4607      	mov	r7, r0
 8006fc0:	f2c0 8081 	blt.w	80070c6 <quorem+0x112>
 8006fc4:	3c01      	subs	r4, #1
 8006fc6:	f101 0814 	add.w	r8, r1, #20
 8006fca:	f100 0514 	add.w	r5, r0, #20
 8006fce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fd2:	9301      	str	r3, [sp, #4]
 8006fd4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006fe4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fe8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fec:	d331      	bcc.n	8007052 <quorem+0x9e>
 8006fee:	f04f 0e00 	mov.w	lr, #0
 8006ff2:	4640      	mov	r0, r8
 8006ff4:	46ac      	mov	ip, r5
 8006ff6:	46f2      	mov	sl, lr
 8006ff8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ffc:	b293      	uxth	r3, r2
 8006ffe:	fb06 e303 	mla	r3, r6, r3, lr
 8007002:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007006:	b29b      	uxth	r3, r3
 8007008:	ebaa 0303 	sub.w	r3, sl, r3
 800700c:	f8dc a000 	ldr.w	sl, [ip]
 8007010:	0c12      	lsrs	r2, r2, #16
 8007012:	fa13 f38a 	uxtah	r3, r3, sl
 8007016:	fb06 e202 	mla	r2, r6, r2, lr
 800701a:	9300      	str	r3, [sp, #0]
 800701c:	9b00      	ldr	r3, [sp, #0]
 800701e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007022:	b292      	uxth	r2, r2
 8007024:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007028:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800702c:	f8bd 3000 	ldrh.w	r3, [sp]
 8007030:	4581      	cmp	r9, r0
 8007032:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007036:	f84c 3b04 	str.w	r3, [ip], #4
 800703a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800703e:	d2db      	bcs.n	8006ff8 <quorem+0x44>
 8007040:	f855 300b 	ldr.w	r3, [r5, fp]
 8007044:	b92b      	cbnz	r3, 8007052 <quorem+0x9e>
 8007046:	9b01      	ldr	r3, [sp, #4]
 8007048:	3b04      	subs	r3, #4
 800704a:	429d      	cmp	r5, r3
 800704c:	461a      	mov	r2, r3
 800704e:	d32e      	bcc.n	80070ae <quorem+0xfa>
 8007050:	613c      	str	r4, [r7, #16]
 8007052:	4638      	mov	r0, r7
 8007054:	f001 f8c6 	bl	80081e4 <__mcmp>
 8007058:	2800      	cmp	r0, #0
 800705a:	db24      	blt.n	80070a6 <quorem+0xf2>
 800705c:	3601      	adds	r6, #1
 800705e:	4628      	mov	r0, r5
 8007060:	f04f 0c00 	mov.w	ip, #0
 8007064:	f858 2b04 	ldr.w	r2, [r8], #4
 8007068:	f8d0 e000 	ldr.w	lr, [r0]
 800706c:	b293      	uxth	r3, r2
 800706e:	ebac 0303 	sub.w	r3, ip, r3
 8007072:	0c12      	lsrs	r2, r2, #16
 8007074:	fa13 f38e 	uxtah	r3, r3, lr
 8007078:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800707c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007080:	b29b      	uxth	r3, r3
 8007082:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007086:	45c1      	cmp	r9, r8
 8007088:	f840 3b04 	str.w	r3, [r0], #4
 800708c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007090:	d2e8      	bcs.n	8007064 <quorem+0xb0>
 8007092:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007096:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800709a:	b922      	cbnz	r2, 80070a6 <quorem+0xf2>
 800709c:	3b04      	subs	r3, #4
 800709e:	429d      	cmp	r5, r3
 80070a0:	461a      	mov	r2, r3
 80070a2:	d30a      	bcc.n	80070ba <quorem+0x106>
 80070a4:	613c      	str	r4, [r7, #16]
 80070a6:	4630      	mov	r0, r6
 80070a8:	b003      	add	sp, #12
 80070aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ae:	6812      	ldr	r2, [r2, #0]
 80070b0:	3b04      	subs	r3, #4
 80070b2:	2a00      	cmp	r2, #0
 80070b4:	d1cc      	bne.n	8007050 <quorem+0x9c>
 80070b6:	3c01      	subs	r4, #1
 80070b8:	e7c7      	b.n	800704a <quorem+0x96>
 80070ba:	6812      	ldr	r2, [r2, #0]
 80070bc:	3b04      	subs	r3, #4
 80070be:	2a00      	cmp	r2, #0
 80070c0:	d1f0      	bne.n	80070a4 <quorem+0xf0>
 80070c2:	3c01      	subs	r4, #1
 80070c4:	e7eb      	b.n	800709e <quorem+0xea>
 80070c6:	2000      	movs	r0, #0
 80070c8:	e7ee      	b.n	80070a8 <quorem+0xf4>
 80070ca:	0000      	movs	r0, r0
 80070cc:	0000      	movs	r0, r0
	...

080070d0 <_dtoa_r>:
 80070d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070d4:	ed2d 8b04 	vpush	{d8-d9}
 80070d8:	ec57 6b10 	vmov	r6, r7, d0
 80070dc:	b093      	sub	sp, #76	; 0x4c
 80070de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80070e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80070e4:	9106      	str	r1, [sp, #24]
 80070e6:	ee10 aa10 	vmov	sl, s0
 80070ea:	4604      	mov	r4, r0
 80070ec:	9209      	str	r2, [sp, #36]	; 0x24
 80070ee:	930c      	str	r3, [sp, #48]	; 0x30
 80070f0:	46bb      	mov	fp, r7
 80070f2:	b975      	cbnz	r5, 8007112 <_dtoa_r+0x42>
 80070f4:	2010      	movs	r0, #16
 80070f6:	f000 fddd 	bl	8007cb4 <malloc>
 80070fa:	4602      	mov	r2, r0
 80070fc:	6260      	str	r0, [r4, #36]	; 0x24
 80070fe:	b920      	cbnz	r0, 800710a <_dtoa_r+0x3a>
 8007100:	4ba7      	ldr	r3, [pc, #668]	; (80073a0 <_dtoa_r+0x2d0>)
 8007102:	21ea      	movs	r1, #234	; 0xea
 8007104:	48a7      	ldr	r0, [pc, #668]	; (80073a4 <_dtoa_r+0x2d4>)
 8007106:	f001 fbd1 	bl	80088ac <__assert_func>
 800710a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800710e:	6005      	str	r5, [r0, #0]
 8007110:	60c5      	str	r5, [r0, #12]
 8007112:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007114:	6819      	ldr	r1, [r3, #0]
 8007116:	b151      	cbz	r1, 800712e <_dtoa_r+0x5e>
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	604a      	str	r2, [r1, #4]
 800711c:	2301      	movs	r3, #1
 800711e:	4093      	lsls	r3, r2
 8007120:	608b      	str	r3, [r1, #8]
 8007122:	4620      	mov	r0, r4
 8007124:	f000 fe1c 	bl	8007d60 <_Bfree>
 8007128:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800712a:	2200      	movs	r2, #0
 800712c:	601a      	str	r2, [r3, #0]
 800712e:	1e3b      	subs	r3, r7, #0
 8007130:	bfaa      	itet	ge
 8007132:	2300      	movge	r3, #0
 8007134:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007138:	f8c8 3000 	strge.w	r3, [r8]
 800713c:	4b9a      	ldr	r3, [pc, #616]	; (80073a8 <_dtoa_r+0x2d8>)
 800713e:	bfbc      	itt	lt
 8007140:	2201      	movlt	r2, #1
 8007142:	f8c8 2000 	strlt.w	r2, [r8]
 8007146:	ea33 030b 	bics.w	r3, r3, fp
 800714a:	d11b      	bne.n	8007184 <_dtoa_r+0xb4>
 800714c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800714e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007152:	6013      	str	r3, [r2, #0]
 8007154:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007158:	4333      	orrs	r3, r6
 800715a:	f000 8592 	beq.w	8007c82 <_dtoa_r+0xbb2>
 800715e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007160:	b963      	cbnz	r3, 800717c <_dtoa_r+0xac>
 8007162:	4b92      	ldr	r3, [pc, #584]	; (80073ac <_dtoa_r+0x2dc>)
 8007164:	e022      	b.n	80071ac <_dtoa_r+0xdc>
 8007166:	4b92      	ldr	r3, [pc, #584]	; (80073b0 <_dtoa_r+0x2e0>)
 8007168:	9301      	str	r3, [sp, #4]
 800716a:	3308      	adds	r3, #8
 800716c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800716e:	6013      	str	r3, [r2, #0]
 8007170:	9801      	ldr	r0, [sp, #4]
 8007172:	b013      	add	sp, #76	; 0x4c
 8007174:	ecbd 8b04 	vpop	{d8-d9}
 8007178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800717c:	4b8b      	ldr	r3, [pc, #556]	; (80073ac <_dtoa_r+0x2dc>)
 800717e:	9301      	str	r3, [sp, #4]
 8007180:	3303      	adds	r3, #3
 8007182:	e7f3      	b.n	800716c <_dtoa_r+0x9c>
 8007184:	2200      	movs	r2, #0
 8007186:	2300      	movs	r3, #0
 8007188:	4650      	mov	r0, sl
 800718a:	4659      	mov	r1, fp
 800718c:	f7f9 fcbc 	bl	8000b08 <__aeabi_dcmpeq>
 8007190:	ec4b ab19 	vmov	d9, sl, fp
 8007194:	4680      	mov	r8, r0
 8007196:	b158      	cbz	r0, 80071b0 <_dtoa_r+0xe0>
 8007198:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800719a:	2301      	movs	r3, #1
 800719c:	6013      	str	r3, [r2, #0]
 800719e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f000 856b 	beq.w	8007c7c <_dtoa_r+0xbac>
 80071a6:	4883      	ldr	r0, [pc, #524]	; (80073b4 <_dtoa_r+0x2e4>)
 80071a8:	6018      	str	r0, [r3, #0]
 80071aa:	1e43      	subs	r3, r0, #1
 80071ac:	9301      	str	r3, [sp, #4]
 80071ae:	e7df      	b.n	8007170 <_dtoa_r+0xa0>
 80071b0:	ec4b ab10 	vmov	d0, sl, fp
 80071b4:	aa10      	add	r2, sp, #64	; 0x40
 80071b6:	a911      	add	r1, sp, #68	; 0x44
 80071b8:	4620      	mov	r0, r4
 80071ba:	f001 f8b9 	bl	8008330 <__d2b>
 80071be:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80071c2:	ee08 0a10 	vmov	s16, r0
 80071c6:	2d00      	cmp	r5, #0
 80071c8:	f000 8084 	beq.w	80072d4 <_dtoa_r+0x204>
 80071cc:	ee19 3a90 	vmov	r3, s19
 80071d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071d4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80071d8:	4656      	mov	r6, sl
 80071da:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80071de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80071e2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80071e6:	4b74      	ldr	r3, [pc, #464]	; (80073b8 <_dtoa_r+0x2e8>)
 80071e8:	2200      	movs	r2, #0
 80071ea:	4630      	mov	r0, r6
 80071ec:	4639      	mov	r1, r7
 80071ee:	f7f9 f86b 	bl	80002c8 <__aeabi_dsub>
 80071f2:	a365      	add	r3, pc, #404	; (adr r3, 8007388 <_dtoa_r+0x2b8>)
 80071f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f8:	f7f9 fa1e 	bl	8000638 <__aeabi_dmul>
 80071fc:	a364      	add	r3, pc, #400	; (adr r3, 8007390 <_dtoa_r+0x2c0>)
 80071fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007202:	f7f9 f863 	bl	80002cc <__adddf3>
 8007206:	4606      	mov	r6, r0
 8007208:	4628      	mov	r0, r5
 800720a:	460f      	mov	r7, r1
 800720c:	f7f9 f9aa 	bl	8000564 <__aeabi_i2d>
 8007210:	a361      	add	r3, pc, #388	; (adr r3, 8007398 <_dtoa_r+0x2c8>)
 8007212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007216:	f7f9 fa0f 	bl	8000638 <__aeabi_dmul>
 800721a:	4602      	mov	r2, r0
 800721c:	460b      	mov	r3, r1
 800721e:	4630      	mov	r0, r6
 8007220:	4639      	mov	r1, r7
 8007222:	f7f9 f853 	bl	80002cc <__adddf3>
 8007226:	4606      	mov	r6, r0
 8007228:	460f      	mov	r7, r1
 800722a:	f7f9 fcb5 	bl	8000b98 <__aeabi_d2iz>
 800722e:	2200      	movs	r2, #0
 8007230:	9000      	str	r0, [sp, #0]
 8007232:	2300      	movs	r3, #0
 8007234:	4630      	mov	r0, r6
 8007236:	4639      	mov	r1, r7
 8007238:	f7f9 fc70 	bl	8000b1c <__aeabi_dcmplt>
 800723c:	b150      	cbz	r0, 8007254 <_dtoa_r+0x184>
 800723e:	9800      	ldr	r0, [sp, #0]
 8007240:	f7f9 f990 	bl	8000564 <__aeabi_i2d>
 8007244:	4632      	mov	r2, r6
 8007246:	463b      	mov	r3, r7
 8007248:	f7f9 fc5e 	bl	8000b08 <__aeabi_dcmpeq>
 800724c:	b910      	cbnz	r0, 8007254 <_dtoa_r+0x184>
 800724e:	9b00      	ldr	r3, [sp, #0]
 8007250:	3b01      	subs	r3, #1
 8007252:	9300      	str	r3, [sp, #0]
 8007254:	9b00      	ldr	r3, [sp, #0]
 8007256:	2b16      	cmp	r3, #22
 8007258:	d85a      	bhi.n	8007310 <_dtoa_r+0x240>
 800725a:	9a00      	ldr	r2, [sp, #0]
 800725c:	4b57      	ldr	r3, [pc, #348]	; (80073bc <_dtoa_r+0x2ec>)
 800725e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007266:	ec51 0b19 	vmov	r0, r1, d9
 800726a:	f7f9 fc57 	bl	8000b1c <__aeabi_dcmplt>
 800726e:	2800      	cmp	r0, #0
 8007270:	d050      	beq.n	8007314 <_dtoa_r+0x244>
 8007272:	9b00      	ldr	r3, [sp, #0]
 8007274:	3b01      	subs	r3, #1
 8007276:	9300      	str	r3, [sp, #0]
 8007278:	2300      	movs	r3, #0
 800727a:	930b      	str	r3, [sp, #44]	; 0x2c
 800727c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800727e:	1b5d      	subs	r5, r3, r5
 8007280:	1e6b      	subs	r3, r5, #1
 8007282:	9305      	str	r3, [sp, #20]
 8007284:	bf45      	ittet	mi
 8007286:	f1c5 0301 	rsbmi	r3, r5, #1
 800728a:	9304      	strmi	r3, [sp, #16]
 800728c:	2300      	movpl	r3, #0
 800728e:	2300      	movmi	r3, #0
 8007290:	bf4c      	ite	mi
 8007292:	9305      	strmi	r3, [sp, #20]
 8007294:	9304      	strpl	r3, [sp, #16]
 8007296:	9b00      	ldr	r3, [sp, #0]
 8007298:	2b00      	cmp	r3, #0
 800729a:	db3d      	blt.n	8007318 <_dtoa_r+0x248>
 800729c:	9b05      	ldr	r3, [sp, #20]
 800729e:	9a00      	ldr	r2, [sp, #0]
 80072a0:	920a      	str	r2, [sp, #40]	; 0x28
 80072a2:	4413      	add	r3, r2
 80072a4:	9305      	str	r3, [sp, #20]
 80072a6:	2300      	movs	r3, #0
 80072a8:	9307      	str	r3, [sp, #28]
 80072aa:	9b06      	ldr	r3, [sp, #24]
 80072ac:	2b09      	cmp	r3, #9
 80072ae:	f200 8089 	bhi.w	80073c4 <_dtoa_r+0x2f4>
 80072b2:	2b05      	cmp	r3, #5
 80072b4:	bfc4      	itt	gt
 80072b6:	3b04      	subgt	r3, #4
 80072b8:	9306      	strgt	r3, [sp, #24]
 80072ba:	9b06      	ldr	r3, [sp, #24]
 80072bc:	f1a3 0302 	sub.w	r3, r3, #2
 80072c0:	bfcc      	ite	gt
 80072c2:	2500      	movgt	r5, #0
 80072c4:	2501      	movle	r5, #1
 80072c6:	2b03      	cmp	r3, #3
 80072c8:	f200 8087 	bhi.w	80073da <_dtoa_r+0x30a>
 80072cc:	e8df f003 	tbb	[pc, r3]
 80072d0:	59383a2d 	.word	0x59383a2d
 80072d4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80072d8:	441d      	add	r5, r3
 80072da:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80072de:	2b20      	cmp	r3, #32
 80072e0:	bfc1      	itttt	gt
 80072e2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80072e6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80072ea:	fa0b f303 	lslgt.w	r3, fp, r3
 80072ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 80072f2:	bfda      	itte	le
 80072f4:	f1c3 0320 	rsble	r3, r3, #32
 80072f8:	fa06 f003 	lslle.w	r0, r6, r3
 80072fc:	4318      	orrgt	r0, r3
 80072fe:	f7f9 f921 	bl	8000544 <__aeabi_ui2d>
 8007302:	2301      	movs	r3, #1
 8007304:	4606      	mov	r6, r0
 8007306:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800730a:	3d01      	subs	r5, #1
 800730c:	930e      	str	r3, [sp, #56]	; 0x38
 800730e:	e76a      	b.n	80071e6 <_dtoa_r+0x116>
 8007310:	2301      	movs	r3, #1
 8007312:	e7b2      	b.n	800727a <_dtoa_r+0x1aa>
 8007314:	900b      	str	r0, [sp, #44]	; 0x2c
 8007316:	e7b1      	b.n	800727c <_dtoa_r+0x1ac>
 8007318:	9b04      	ldr	r3, [sp, #16]
 800731a:	9a00      	ldr	r2, [sp, #0]
 800731c:	1a9b      	subs	r3, r3, r2
 800731e:	9304      	str	r3, [sp, #16]
 8007320:	4253      	negs	r3, r2
 8007322:	9307      	str	r3, [sp, #28]
 8007324:	2300      	movs	r3, #0
 8007326:	930a      	str	r3, [sp, #40]	; 0x28
 8007328:	e7bf      	b.n	80072aa <_dtoa_r+0x1da>
 800732a:	2300      	movs	r3, #0
 800732c:	9308      	str	r3, [sp, #32]
 800732e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007330:	2b00      	cmp	r3, #0
 8007332:	dc55      	bgt.n	80073e0 <_dtoa_r+0x310>
 8007334:	2301      	movs	r3, #1
 8007336:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800733a:	461a      	mov	r2, r3
 800733c:	9209      	str	r2, [sp, #36]	; 0x24
 800733e:	e00c      	b.n	800735a <_dtoa_r+0x28a>
 8007340:	2301      	movs	r3, #1
 8007342:	e7f3      	b.n	800732c <_dtoa_r+0x25c>
 8007344:	2300      	movs	r3, #0
 8007346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007348:	9308      	str	r3, [sp, #32]
 800734a:	9b00      	ldr	r3, [sp, #0]
 800734c:	4413      	add	r3, r2
 800734e:	9302      	str	r3, [sp, #8]
 8007350:	3301      	adds	r3, #1
 8007352:	2b01      	cmp	r3, #1
 8007354:	9303      	str	r3, [sp, #12]
 8007356:	bfb8      	it	lt
 8007358:	2301      	movlt	r3, #1
 800735a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800735c:	2200      	movs	r2, #0
 800735e:	6042      	str	r2, [r0, #4]
 8007360:	2204      	movs	r2, #4
 8007362:	f102 0614 	add.w	r6, r2, #20
 8007366:	429e      	cmp	r6, r3
 8007368:	6841      	ldr	r1, [r0, #4]
 800736a:	d93d      	bls.n	80073e8 <_dtoa_r+0x318>
 800736c:	4620      	mov	r0, r4
 800736e:	f000 fcb7 	bl	8007ce0 <_Balloc>
 8007372:	9001      	str	r0, [sp, #4]
 8007374:	2800      	cmp	r0, #0
 8007376:	d13b      	bne.n	80073f0 <_dtoa_r+0x320>
 8007378:	4b11      	ldr	r3, [pc, #68]	; (80073c0 <_dtoa_r+0x2f0>)
 800737a:	4602      	mov	r2, r0
 800737c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007380:	e6c0      	b.n	8007104 <_dtoa_r+0x34>
 8007382:	2301      	movs	r3, #1
 8007384:	e7df      	b.n	8007346 <_dtoa_r+0x276>
 8007386:	bf00      	nop
 8007388:	636f4361 	.word	0x636f4361
 800738c:	3fd287a7 	.word	0x3fd287a7
 8007390:	8b60c8b3 	.word	0x8b60c8b3
 8007394:	3fc68a28 	.word	0x3fc68a28
 8007398:	509f79fb 	.word	0x509f79fb
 800739c:	3fd34413 	.word	0x3fd34413
 80073a0:	080095ed 	.word	0x080095ed
 80073a4:	08009604 	.word	0x08009604
 80073a8:	7ff00000 	.word	0x7ff00000
 80073ac:	080095e9 	.word	0x080095e9
 80073b0:	080095e0 	.word	0x080095e0
 80073b4:	080095bd 	.word	0x080095bd
 80073b8:	3ff80000 	.word	0x3ff80000
 80073bc:	080096f8 	.word	0x080096f8
 80073c0:	0800965f 	.word	0x0800965f
 80073c4:	2501      	movs	r5, #1
 80073c6:	2300      	movs	r3, #0
 80073c8:	9306      	str	r3, [sp, #24]
 80073ca:	9508      	str	r5, [sp, #32]
 80073cc:	f04f 33ff 	mov.w	r3, #4294967295
 80073d0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80073d4:	2200      	movs	r2, #0
 80073d6:	2312      	movs	r3, #18
 80073d8:	e7b0      	b.n	800733c <_dtoa_r+0x26c>
 80073da:	2301      	movs	r3, #1
 80073dc:	9308      	str	r3, [sp, #32]
 80073de:	e7f5      	b.n	80073cc <_dtoa_r+0x2fc>
 80073e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073e2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80073e6:	e7b8      	b.n	800735a <_dtoa_r+0x28a>
 80073e8:	3101      	adds	r1, #1
 80073ea:	6041      	str	r1, [r0, #4]
 80073ec:	0052      	lsls	r2, r2, #1
 80073ee:	e7b8      	b.n	8007362 <_dtoa_r+0x292>
 80073f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073f2:	9a01      	ldr	r2, [sp, #4]
 80073f4:	601a      	str	r2, [r3, #0]
 80073f6:	9b03      	ldr	r3, [sp, #12]
 80073f8:	2b0e      	cmp	r3, #14
 80073fa:	f200 809d 	bhi.w	8007538 <_dtoa_r+0x468>
 80073fe:	2d00      	cmp	r5, #0
 8007400:	f000 809a 	beq.w	8007538 <_dtoa_r+0x468>
 8007404:	9b00      	ldr	r3, [sp, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	dd32      	ble.n	8007470 <_dtoa_r+0x3a0>
 800740a:	4ab7      	ldr	r2, [pc, #732]	; (80076e8 <_dtoa_r+0x618>)
 800740c:	f003 030f 	and.w	r3, r3, #15
 8007410:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007414:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007418:	9b00      	ldr	r3, [sp, #0]
 800741a:	05d8      	lsls	r0, r3, #23
 800741c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007420:	d516      	bpl.n	8007450 <_dtoa_r+0x380>
 8007422:	4bb2      	ldr	r3, [pc, #712]	; (80076ec <_dtoa_r+0x61c>)
 8007424:	ec51 0b19 	vmov	r0, r1, d9
 8007428:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800742c:	f7f9 fa2e 	bl	800088c <__aeabi_ddiv>
 8007430:	f007 070f 	and.w	r7, r7, #15
 8007434:	4682      	mov	sl, r0
 8007436:	468b      	mov	fp, r1
 8007438:	2503      	movs	r5, #3
 800743a:	4eac      	ldr	r6, [pc, #688]	; (80076ec <_dtoa_r+0x61c>)
 800743c:	b957      	cbnz	r7, 8007454 <_dtoa_r+0x384>
 800743e:	4642      	mov	r2, r8
 8007440:	464b      	mov	r3, r9
 8007442:	4650      	mov	r0, sl
 8007444:	4659      	mov	r1, fp
 8007446:	f7f9 fa21 	bl	800088c <__aeabi_ddiv>
 800744a:	4682      	mov	sl, r0
 800744c:	468b      	mov	fp, r1
 800744e:	e028      	b.n	80074a2 <_dtoa_r+0x3d2>
 8007450:	2502      	movs	r5, #2
 8007452:	e7f2      	b.n	800743a <_dtoa_r+0x36a>
 8007454:	07f9      	lsls	r1, r7, #31
 8007456:	d508      	bpl.n	800746a <_dtoa_r+0x39a>
 8007458:	4640      	mov	r0, r8
 800745a:	4649      	mov	r1, r9
 800745c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007460:	f7f9 f8ea 	bl	8000638 <__aeabi_dmul>
 8007464:	3501      	adds	r5, #1
 8007466:	4680      	mov	r8, r0
 8007468:	4689      	mov	r9, r1
 800746a:	107f      	asrs	r7, r7, #1
 800746c:	3608      	adds	r6, #8
 800746e:	e7e5      	b.n	800743c <_dtoa_r+0x36c>
 8007470:	f000 809b 	beq.w	80075aa <_dtoa_r+0x4da>
 8007474:	9b00      	ldr	r3, [sp, #0]
 8007476:	4f9d      	ldr	r7, [pc, #628]	; (80076ec <_dtoa_r+0x61c>)
 8007478:	425e      	negs	r6, r3
 800747a:	4b9b      	ldr	r3, [pc, #620]	; (80076e8 <_dtoa_r+0x618>)
 800747c:	f006 020f 	and.w	r2, r6, #15
 8007480:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	ec51 0b19 	vmov	r0, r1, d9
 800748c:	f7f9 f8d4 	bl	8000638 <__aeabi_dmul>
 8007490:	1136      	asrs	r6, r6, #4
 8007492:	4682      	mov	sl, r0
 8007494:	468b      	mov	fp, r1
 8007496:	2300      	movs	r3, #0
 8007498:	2502      	movs	r5, #2
 800749a:	2e00      	cmp	r6, #0
 800749c:	d17a      	bne.n	8007594 <_dtoa_r+0x4c4>
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d1d3      	bne.n	800744a <_dtoa_r+0x37a>
 80074a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f000 8082 	beq.w	80075ae <_dtoa_r+0x4de>
 80074aa:	4b91      	ldr	r3, [pc, #580]	; (80076f0 <_dtoa_r+0x620>)
 80074ac:	2200      	movs	r2, #0
 80074ae:	4650      	mov	r0, sl
 80074b0:	4659      	mov	r1, fp
 80074b2:	f7f9 fb33 	bl	8000b1c <__aeabi_dcmplt>
 80074b6:	2800      	cmp	r0, #0
 80074b8:	d079      	beq.n	80075ae <_dtoa_r+0x4de>
 80074ba:	9b03      	ldr	r3, [sp, #12]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d076      	beq.n	80075ae <_dtoa_r+0x4de>
 80074c0:	9b02      	ldr	r3, [sp, #8]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	dd36      	ble.n	8007534 <_dtoa_r+0x464>
 80074c6:	9b00      	ldr	r3, [sp, #0]
 80074c8:	4650      	mov	r0, sl
 80074ca:	4659      	mov	r1, fp
 80074cc:	1e5f      	subs	r7, r3, #1
 80074ce:	2200      	movs	r2, #0
 80074d0:	4b88      	ldr	r3, [pc, #544]	; (80076f4 <_dtoa_r+0x624>)
 80074d2:	f7f9 f8b1 	bl	8000638 <__aeabi_dmul>
 80074d6:	9e02      	ldr	r6, [sp, #8]
 80074d8:	4682      	mov	sl, r0
 80074da:	468b      	mov	fp, r1
 80074dc:	3501      	adds	r5, #1
 80074de:	4628      	mov	r0, r5
 80074e0:	f7f9 f840 	bl	8000564 <__aeabi_i2d>
 80074e4:	4652      	mov	r2, sl
 80074e6:	465b      	mov	r3, fp
 80074e8:	f7f9 f8a6 	bl	8000638 <__aeabi_dmul>
 80074ec:	4b82      	ldr	r3, [pc, #520]	; (80076f8 <_dtoa_r+0x628>)
 80074ee:	2200      	movs	r2, #0
 80074f0:	f7f8 feec 	bl	80002cc <__adddf3>
 80074f4:	46d0      	mov	r8, sl
 80074f6:	46d9      	mov	r9, fp
 80074f8:	4682      	mov	sl, r0
 80074fa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80074fe:	2e00      	cmp	r6, #0
 8007500:	d158      	bne.n	80075b4 <_dtoa_r+0x4e4>
 8007502:	4b7e      	ldr	r3, [pc, #504]	; (80076fc <_dtoa_r+0x62c>)
 8007504:	2200      	movs	r2, #0
 8007506:	4640      	mov	r0, r8
 8007508:	4649      	mov	r1, r9
 800750a:	f7f8 fedd 	bl	80002c8 <__aeabi_dsub>
 800750e:	4652      	mov	r2, sl
 8007510:	465b      	mov	r3, fp
 8007512:	4680      	mov	r8, r0
 8007514:	4689      	mov	r9, r1
 8007516:	f7f9 fb1f 	bl	8000b58 <__aeabi_dcmpgt>
 800751a:	2800      	cmp	r0, #0
 800751c:	f040 8295 	bne.w	8007a4a <_dtoa_r+0x97a>
 8007520:	4652      	mov	r2, sl
 8007522:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007526:	4640      	mov	r0, r8
 8007528:	4649      	mov	r1, r9
 800752a:	f7f9 faf7 	bl	8000b1c <__aeabi_dcmplt>
 800752e:	2800      	cmp	r0, #0
 8007530:	f040 8289 	bne.w	8007a46 <_dtoa_r+0x976>
 8007534:	ec5b ab19 	vmov	sl, fp, d9
 8007538:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800753a:	2b00      	cmp	r3, #0
 800753c:	f2c0 8148 	blt.w	80077d0 <_dtoa_r+0x700>
 8007540:	9a00      	ldr	r2, [sp, #0]
 8007542:	2a0e      	cmp	r2, #14
 8007544:	f300 8144 	bgt.w	80077d0 <_dtoa_r+0x700>
 8007548:	4b67      	ldr	r3, [pc, #412]	; (80076e8 <_dtoa_r+0x618>)
 800754a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800754e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007552:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007554:	2b00      	cmp	r3, #0
 8007556:	f280 80d5 	bge.w	8007704 <_dtoa_r+0x634>
 800755a:	9b03      	ldr	r3, [sp, #12]
 800755c:	2b00      	cmp	r3, #0
 800755e:	f300 80d1 	bgt.w	8007704 <_dtoa_r+0x634>
 8007562:	f040 826f 	bne.w	8007a44 <_dtoa_r+0x974>
 8007566:	4b65      	ldr	r3, [pc, #404]	; (80076fc <_dtoa_r+0x62c>)
 8007568:	2200      	movs	r2, #0
 800756a:	4640      	mov	r0, r8
 800756c:	4649      	mov	r1, r9
 800756e:	f7f9 f863 	bl	8000638 <__aeabi_dmul>
 8007572:	4652      	mov	r2, sl
 8007574:	465b      	mov	r3, fp
 8007576:	f7f9 fae5 	bl	8000b44 <__aeabi_dcmpge>
 800757a:	9e03      	ldr	r6, [sp, #12]
 800757c:	4637      	mov	r7, r6
 800757e:	2800      	cmp	r0, #0
 8007580:	f040 8245 	bne.w	8007a0e <_dtoa_r+0x93e>
 8007584:	9d01      	ldr	r5, [sp, #4]
 8007586:	2331      	movs	r3, #49	; 0x31
 8007588:	f805 3b01 	strb.w	r3, [r5], #1
 800758c:	9b00      	ldr	r3, [sp, #0]
 800758e:	3301      	adds	r3, #1
 8007590:	9300      	str	r3, [sp, #0]
 8007592:	e240      	b.n	8007a16 <_dtoa_r+0x946>
 8007594:	07f2      	lsls	r2, r6, #31
 8007596:	d505      	bpl.n	80075a4 <_dtoa_r+0x4d4>
 8007598:	e9d7 2300 	ldrd	r2, r3, [r7]
 800759c:	f7f9 f84c 	bl	8000638 <__aeabi_dmul>
 80075a0:	3501      	adds	r5, #1
 80075a2:	2301      	movs	r3, #1
 80075a4:	1076      	asrs	r6, r6, #1
 80075a6:	3708      	adds	r7, #8
 80075a8:	e777      	b.n	800749a <_dtoa_r+0x3ca>
 80075aa:	2502      	movs	r5, #2
 80075ac:	e779      	b.n	80074a2 <_dtoa_r+0x3d2>
 80075ae:	9f00      	ldr	r7, [sp, #0]
 80075b0:	9e03      	ldr	r6, [sp, #12]
 80075b2:	e794      	b.n	80074de <_dtoa_r+0x40e>
 80075b4:	9901      	ldr	r1, [sp, #4]
 80075b6:	4b4c      	ldr	r3, [pc, #304]	; (80076e8 <_dtoa_r+0x618>)
 80075b8:	4431      	add	r1, r6
 80075ba:	910d      	str	r1, [sp, #52]	; 0x34
 80075bc:	9908      	ldr	r1, [sp, #32]
 80075be:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80075c2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075c6:	2900      	cmp	r1, #0
 80075c8:	d043      	beq.n	8007652 <_dtoa_r+0x582>
 80075ca:	494d      	ldr	r1, [pc, #308]	; (8007700 <_dtoa_r+0x630>)
 80075cc:	2000      	movs	r0, #0
 80075ce:	f7f9 f95d 	bl	800088c <__aeabi_ddiv>
 80075d2:	4652      	mov	r2, sl
 80075d4:	465b      	mov	r3, fp
 80075d6:	f7f8 fe77 	bl	80002c8 <__aeabi_dsub>
 80075da:	9d01      	ldr	r5, [sp, #4]
 80075dc:	4682      	mov	sl, r0
 80075de:	468b      	mov	fp, r1
 80075e0:	4649      	mov	r1, r9
 80075e2:	4640      	mov	r0, r8
 80075e4:	f7f9 fad8 	bl	8000b98 <__aeabi_d2iz>
 80075e8:	4606      	mov	r6, r0
 80075ea:	f7f8 ffbb 	bl	8000564 <__aeabi_i2d>
 80075ee:	4602      	mov	r2, r0
 80075f0:	460b      	mov	r3, r1
 80075f2:	4640      	mov	r0, r8
 80075f4:	4649      	mov	r1, r9
 80075f6:	f7f8 fe67 	bl	80002c8 <__aeabi_dsub>
 80075fa:	3630      	adds	r6, #48	; 0x30
 80075fc:	f805 6b01 	strb.w	r6, [r5], #1
 8007600:	4652      	mov	r2, sl
 8007602:	465b      	mov	r3, fp
 8007604:	4680      	mov	r8, r0
 8007606:	4689      	mov	r9, r1
 8007608:	f7f9 fa88 	bl	8000b1c <__aeabi_dcmplt>
 800760c:	2800      	cmp	r0, #0
 800760e:	d163      	bne.n	80076d8 <_dtoa_r+0x608>
 8007610:	4642      	mov	r2, r8
 8007612:	464b      	mov	r3, r9
 8007614:	4936      	ldr	r1, [pc, #216]	; (80076f0 <_dtoa_r+0x620>)
 8007616:	2000      	movs	r0, #0
 8007618:	f7f8 fe56 	bl	80002c8 <__aeabi_dsub>
 800761c:	4652      	mov	r2, sl
 800761e:	465b      	mov	r3, fp
 8007620:	f7f9 fa7c 	bl	8000b1c <__aeabi_dcmplt>
 8007624:	2800      	cmp	r0, #0
 8007626:	f040 80b5 	bne.w	8007794 <_dtoa_r+0x6c4>
 800762a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800762c:	429d      	cmp	r5, r3
 800762e:	d081      	beq.n	8007534 <_dtoa_r+0x464>
 8007630:	4b30      	ldr	r3, [pc, #192]	; (80076f4 <_dtoa_r+0x624>)
 8007632:	2200      	movs	r2, #0
 8007634:	4650      	mov	r0, sl
 8007636:	4659      	mov	r1, fp
 8007638:	f7f8 fffe 	bl	8000638 <__aeabi_dmul>
 800763c:	4b2d      	ldr	r3, [pc, #180]	; (80076f4 <_dtoa_r+0x624>)
 800763e:	4682      	mov	sl, r0
 8007640:	468b      	mov	fp, r1
 8007642:	4640      	mov	r0, r8
 8007644:	4649      	mov	r1, r9
 8007646:	2200      	movs	r2, #0
 8007648:	f7f8 fff6 	bl	8000638 <__aeabi_dmul>
 800764c:	4680      	mov	r8, r0
 800764e:	4689      	mov	r9, r1
 8007650:	e7c6      	b.n	80075e0 <_dtoa_r+0x510>
 8007652:	4650      	mov	r0, sl
 8007654:	4659      	mov	r1, fp
 8007656:	f7f8 ffef 	bl	8000638 <__aeabi_dmul>
 800765a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800765c:	9d01      	ldr	r5, [sp, #4]
 800765e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007660:	4682      	mov	sl, r0
 8007662:	468b      	mov	fp, r1
 8007664:	4649      	mov	r1, r9
 8007666:	4640      	mov	r0, r8
 8007668:	f7f9 fa96 	bl	8000b98 <__aeabi_d2iz>
 800766c:	4606      	mov	r6, r0
 800766e:	f7f8 ff79 	bl	8000564 <__aeabi_i2d>
 8007672:	3630      	adds	r6, #48	; 0x30
 8007674:	4602      	mov	r2, r0
 8007676:	460b      	mov	r3, r1
 8007678:	4640      	mov	r0, r8
 800767a:	4649      	mov	r1, r9
 800767c:	f7f8 fe24 	bl	80002c8 <__aeabi_dsub>
 8007680:	f805 6b01 	strb.w	r6, [r5], #1
 8007684:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007686:	429d      	cmp	r5, r3
 8007688:	4680      	mov	r8, r0
 800768a:	4689      	mov	r9, r1
 800768c:	f04f 0200 	mov.w	r2, #0
 8007690:	d124      	bne.n	80076dc <_dtoa_r+0x60c>
 8007692:	4b1b      	ldr	r3, [pc, #108]	; (8007700 <_dtoa_r+0x630>)
 8007694:	4650      	mov	r0, sl
 8007696:	4659      	mov	r1, fp
 8007698:	f7f8 fe18 	bl	80002cc <__adddf3>
 800769c:	4602      	mov	r2, r0
 800769e:	460b      	mov	r3, r1
 80076a0:	4640      	mov	r0, r8
 80076a2:	4649      	mov	r1, r9
 80076a4:	f7f9 fa58 	bl	8000b58 <__aeabi_dcmpgt>
 80076a8:	2800      	cmp	r0, #0
 80076aa:	d173      	bne.n	8007794 <_dtoa_r+0x6c4>
 80076ac:	4652      	mov	r2, sl
 80076ae:	465b      	mov	r3, fp
 80076b0:	4913      	ldr	r1, [pc, #76]	; (8007700 <_dtoa_r+0x630>)
 80076b2:	2000      	movs	r0, #0
 80076b4:	f7f8 fe08 	bl	80002c8 <__aeabi_dsub>
 80076b8:	4602      	mov	r2, r0
 80076ba:	460b      	mov	r3, r1
 80076bc:	4640      	mov	r0, r8
 80076be:	4649      	mov	r1, r9
 80076c0:	f7f9 fa2c 	bl	8000b1c <__aeabi_dcmplt>
 80076c4:	2800      	cmp	r0, #0
 80076c6:	f43f af35 	beq.w	8007534 <_dtoa_r+0x464>
 80076ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80076cc:	1e6b      	subs	r3, r5, #1
 80076ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80076d0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80076d4:	2b30      	cmp	r3, #48	; 0x30
 80076d6:	d0f8      	beq.n	80076ca <_dtoa_r+0x5fa>
 80076d8:	9700      	str	r7, [sp, #0]
 80076da:	e049      	b.n	8007770 <_dtoa_r+0x6a0>
 80076dc:	4b05      	ldr	r3, [pc, #20]	; (80076f4 <_dtoa_r+0x624>)
 80076de:	f7f8 ffab 	bl	8000638 <__aeabi_dmul>
 80076e2:	4680      	mov	r8, r0
 80076e4:	4689      	mov	r9, r1
 80076e6:	e7bd      	b.n	8007664 <_dtoa_r+0x594>
 80076e8:	080096f8 	.word	0x080096f8
 80076ec:	080096d0 	.word	0x080096d0
 80076f0:	3ff00000 	.word	0x3ff00000
 80076f4:	40240000 	.word	0x40240000
 80076f8:	401c0000 	.word	0x401c0000
 80076fc:	40140000 	.word	0x40140000
 8007700:	3fe00000 	.word	0x3fe00000
 8007704:	9d01      	ldr	r5, [sp, #4]
 8007706:	4656      	mov	r6, sl
 8007708:	465f      	mov	r7, fp
 800770a:	4642      	mov	r2, r8
 800770c:	464b      	mov	r3, r9
 800770e:	4630      	mov	r0, r6
 8007710:	4639      	mov	r1, r7
 8007712:	f7f9 f8bb 	bl	800088c <__aeabi_ddiv>
 8007716:	f7f9 fa3f 	bl	8000b98 <__aeabi_d2iz>
 800771a:	4682      	mov	sl, r0
 800771c:	f7f8 ff22 	bl	8000564 <__aeabi_i2d>
 8007720:	4642      	mov	r2, r8
 8007722:	464b      	mov	r3, r9
 8007724:	f7f8 ff88 	bl	8000638 <__aeabi_dmul>
 8007728:	4602      	mov	r2, r0
 800772a:	460b      	mov	r3, r1
 800772c:	4630      	mov	r0, r6
 800772e:	4639      	mov	r1, r7
 8007730:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007734:	f7f8 fdc8 	bl	80002c8 <__aeabi_dsub>
 8007738:	f805 6b01 	strb.w	r6, [r5], #1
 800773c:	9e01      	ldr	r6, [sp, #4]
 800773e:	9f03      	ldr	r7, [sp, #12]
 8007740:	1bae      	subs	r6, r5, r6
 8007742:	42b7      	cmp	r7, r6
 8007744:	4602      	mov	r2, r0
 8007746:	460b      	mov	r3, r1
 8007748:	d135      	bne.n	80077b6 <_dtoa_r+0x6e6>
 800774a:	f7f8 fdbf 	bl	80002cc <__adddf3>
 800774e:	4642      	mov	r2, r8
 8007750:	464b      	mov	r3, r9
 8007752:	4606      	mov	r6, r0
 8007754:	460f      	mov	r7, r1
 8007756:	f7f9 f9ff 	bl	8000b58 <__aeabi_dcmpgt>
 800775a:	b9d0      	cbnz	r0, 8007792 <_dtoa_r+0x6c2>
 800775c:	4642      	mov	r2, r8
 800775e:	464b      	mov	r3, r9
 8007760:	4630      	mov	r0, r6
 8007762:	4639      	mov	r1, r7
 8007764:	f7f9 f9d0 	bl	8000b08 <__aeabi_dcmpeq>
 8007768:	b110      	cbz	r0, 8007770 <_dtoa_r+0x6a0>
 800776a:	f01a 0f01 	tst.w	sl, #1
 800776e:	d110      	bne.n	8007792 <_dtoa_r+0x6c2>
 8007770:	4620      	mov	r0, r4
 8007772:	ee18 1a10 	vmov	r1, s16
 8007776:	f000 faf3 	bl	8007d60 <_Bfree>
 800777a:	2300      	movs	r3, #0
 800777c:	9800      	ldr	r0, [sp, #0]
 800777e:	702b      	strb	r3, [r5, #0]
 8007780:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007782:	3001      	adds	r0, #1
 8007784:	6018      	str	r0, [r3, #0]
 8007786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007788:	2b00      	cmp	r3, #0
 800778a:	f43f acf1 	beq.w	8007170 <_dtoa_r+0xa0>
 800778e:	601d      	str	r5, [r3, #0]
 8007790:	e4ee      	b.n	8007170 <_dtoa_r+0xa0>
 8007792:	9f00      	ldr	r7, [sp, #0]
 8007794:	462b      	mov	r3, r5
 8007796:	461d      	mov	r5, r3
 8007798:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800779c:	2a39      	cmp	r2, #57	; 0x39
 800779e:	d106      	bne.n	80077ae <_dtoa_r+0x6de>
 80077a0:	9a01      	ldr	r2, [sp, #4]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d1f7      	bne.n	8007796 <_dtoa_r+0x6c6>
 80077a6:	9901      	ldr	r1, [sp, #4]
 80077a8:	2230      	movs	r2, #48	; 0x30
 80077aa:	3701      	adds	r7, #1
 80077ac:	700a      	strb	r2, [r1, #0]
 80077ae:	781a      	ldrb	r2, [r3, #0]
 80077b0:	3201      	adds	r2, #1
 80077b2:	701a      	strb	r2, [r3, #0]
 80077b4:	e790      	b.n	80076d8 <_dtoa_r+0x608>
 80077b6:	4ba6      	ldr	r3, [pc, #664]	; (8007a50 <_dtoa_r+0x980>)
 80077b8:	2200      	movs	r2, #0
 80077ba:	f7f8 ff3d 	bl	8000638 <__aeabi_dmul>
 80077be:	2200      	movs	r2, #0
 80077c0:	2300      	movs	r3, #0
 80077c2:	4606      	mov	r6, r0
 80077c4:	460f      	mov	r7, r1
 80077c6:	f7f9 f99f 	bl	8000b08 <__aeabi_dcmpeq>
 80077ca:	2800      	cmp	r0, #0
 80077cc:	d09d      	beq.n	800770a <_dtoa_r+0x63a>
 80077ce:	e7cf      	b.n	8007770 <_dtoa_r+0x6a0>
 80077d0:	9a08      	ldr	r2, [sp, #32]
 80077d2:	2a00      	cmp	r2, #0
 80077d4:	f000 80d7 	beq.w	8007986 <_dtoa_r+0x8b6>
 80077d8:	9a06      	ldr	r2, [sp, #24]
 80077da:	2a01      	cmp	r2, #1
 80077dc:	f300 80ba 	bgt.w	8007954 <_dtoa_r+0x884>
 80077e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077e2:	2a00      	cmp	r2, #0
 80077e4:	f000 80b2 	beq.w	800794c <_dtoa_r+0x87c>
 80077e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80077ec:	9e07      	ldr	r6, [sp, #28]
 80077ee:	9d04      	ldr	r5, [sp, #16]
 80077f0:	9a04      	ldr	r2, [sp, #16]
 80077f2:	441a      	add	r2, r3
 80077f4:	9204      	str	r2, [sp, #16]
 80077f6:	9a05      	ldr	r2, [sp, #20]
 80077f8:	2101      	movs	r1, #1
 80077fa:	441a      	add	r2, r3
 80077fc:	4620      	mov	r0, r4
 80077fe:	9205      	str	r2, [sp, #20]
 8007800:	f000 fb66 	bl	8007ed0 <__i2b>
 8007804:	4607      	mov	r7, r0
 8007806:	2d00      	cmp	r5, #0
 8007808:	dd0c      	ble.n	8007824 <_dtoa_r+0x754>
 800780a:	9b05      	ldr	r3, [sp, #20]
 800780c:	2b00      	cmp	r3, #0
 800780e:	dd09      	ble.n	8007824 <_dtoa_r+0x754>
 8007810:	42ab      	cmp	r3, r5
 8007812:	9a04      	ldr	r2, [sp, #16]
 8007814:	bfa8      	it	ge
 8007816:	462b      	movge	r3, r5
 8007818:	1ad2      	subs	r2, r2, r3
 800781a:	9204      	str	r2, [sp, #16]
 800781c:	9a05      	ldr	r2, [sp, #20]
 800781e:	1aed      	subs	r5, r5, r3
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	9305      	str	r3, [sp, #20]
 8007824:	9b07      	ldr	r3, [sp, #28]
 8007826:	b31b      	cbz	r3, 8007870 <_dtoa_r+0x7a0>
 8007828:	9b08      	ldr	r3, [sp, #32]
 800782a:	2b00      	cmp	r3, #0
 800782c:	f000 80af 	beq.w	800798e <_dtoa_r+0x8be>
 8007830:	2e00      	cmp	r6, #0
 8007832:	dd13      	ble.n	800785c <_dtoa_r+0x78c>
 8007834:	4639      	mov	r1, r7
 8007836:	4632      	mov	r2, r6
 8007838:	4620      	mov	r0, r4
 800783a:	f000 fc09 	bl	8008050 <__pow5mult>
 800783e:	ee18 2a10 	vmov	r2, s16
 8007842:	4601      	mov	r1, r0
 8007844:	4607      	mov	r7, r0
 8007846:	4620      	mov	r0, r4
 8007848:	f000 fb58 	bl	8007efc <__multiply>
 800784c:	ee18 1a10 	vmov	r1, s16
 8007850:	4680      	mov	r8, r0
 8007852:	4620      	mov	r0, r4
 8007854:	f000 fa84 	bl	8007d60 <_Bfree>
 8007858:	ee08 8a10 	vmov	s16, r8
 800785c:	9b07      	ldr	r3, [sp, #28]
 800785e:	1b9a      	subs	r2, r3, r6
 8007860:	d006      	beq.n	8007870 <_dtoa_r+0x7a0>
 8007862:	ee18 1a10 	vmov	r1, s16
 8007866:	4620      	mov	r0, r4
 8007868:	f000 fbf2 	bl	8008050 <__pow5mult>
 800786c:	ee08 0a10 	vmov	s16, r0
 8007870:	2101      	movs	r1, #1
 8007872:	4620      	mov	r0, r4
 8007874:	f000 fb2c 	bl	8007ed0 <__i2b>
 8007878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800787a:	2b00      	cmp	r3, #0
 800787c:	4606      	mov	r6, r0
 800787e:	f340 8088 	ble.w	8007992 <_dtoa_r+0x8c2>
 8007882:	461a      	mov	r2, r3
 8007884:	4601      	mov	r1, r0
 8007886:	4620      	mov	r0, r4
 8007888:	f000 fbe2 	bl	8008050 <__pow5mult>
 800788c:	9b06      	ldr	r3, [sp, #24]
 800788e:	2b01      	cmp	r3, #1
 8007890:	4606      	mov	r6, r0
 8007892:	f340 8081 	ble.w	8007998 <_dtoa_r+0x8c8>
 8007896:	f04f 0800 	mov.w	r8, #0
 800789a:	6933      	ldr	r3, [r6, #16]
 800789c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80078a0:	6918      	ldr	r0, [r3, #16]
 80078a2:	f000 fac5 	bl	8007e30 <__hi0bits>
 80078a6:	f1c0 0020 	rsb	r0, r0, #32
 80078aa:	9b05      	ldr	r3, [sp, #20]
 80078ac:	4418      	add	r0, r3
 80078ae:	f010 001f 	ands.w	r0, r0, #31
 80078b2:	f000 8092 	beq.w	80079da <_dtoa_r+0x90a>
 80078b6:	f1c0 0320 	rsb	r3, r0, #32
 80078ba:	2b04      	cmp	r3, #4
 80078bc:	f340 808a 	ble.w	80079d4 <_dtoa_r+0x904>
 80078c0:	f1c0 001c 	rsb	r0, r0, #28
 80078c4:	9b04      	ldr	r3, [sp, #16]
 80078c6:	4403      	add	r3, r0
 80078c8:	9304      	str	r3, [sp, #16]
 80078ca:	9b05      	ldr	r3, [sp, #20]
 80078cc:	4403      	add	r3, r0
 80078ce:	4405      	add	r5, r0
 80078d0:	9305      	str	r3, [sp, #20]
 80078d2:	9b04      	ldr	r3, [sp, #16]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	dd07      	ble.n	80078e8 <_dtoa_r+0x818>
 80078d8:	ee18 1a10 	vmov	r1, s16
 80078dc:	461a      	mov	r2, r3
 80078de:	4620      	mov	r0, r4
 80078e0:	f000 fc10 	bl	8008104 <__lshift>
 80078e4:	ee08 0a10 	vmov	s16, r0
 80078e8:	9b05      	ldr	r3, [sp, #20]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	dd05      	ble.n	80078fa <_dtoa_r+0x82a>
 80078ee:	4631      	mov	r1, r6
 80078f0:	461a      	mov	r2, r3
 80078f2:	4620      	mov	r0, r4
 80078f4:	f000 fc06 	bl	8008104 <__lshift>
 80078f8:	4606      	mov	r6, r0
 80078fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d06e      	beq.n	80079de <_dtoa_r+0x90e>
 8007900:	ee18 0a10 	vmov	r0, s16
 8007904:	4631      	mov	r1, r6
 8007906:	f000 fc6d 	bl	80081e4 <__mcmp>
 800790a:	2800      	cmp	r0, #0
 800790c:	da67      	bge.n	80079de <_dtoa_r+0x90e>
 800790e:	9b00      	ldr	r3, [sp, #0]
 8007910:	3b01      	subs	r3, #1
 8007912:	ee18 1a10 	vmov	r1, s16
 8007916:	9300      	str	r3, [sp, #0]
 8007918:	220a      	movs	r2, #10
 800791a:	2300      	movs	r3, #0
 800791c:	4620      	mov	r0, r4
 800791e:	f000 fa41 	bl	8007da4 <__multadd>
 8007922:	9b08      	ldr	r3, [sp, #32]
 8007924:	ee08 0a10 	vmov	s16, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 81b1 	beq.w	8007c90 <_dtoa_r+0xbc0>
 800792e:	2300      	movs	r3, #0
 8007930:	4639      	mov	r1, r7
 8007932:	220a      	movs	r2, #10
 8007934:	4620      	mov	r0, r4
 8007936:	f000 fa35 	bl	8007da4 <__multadd>
 800793a:	9b02      	ldr	r3, [sp, #8]
 800793c:	2b00      	cmp	r3, #0
 800793e:	4607      	mov	r7, r0
 8007940:	f300 808e 	bgt.w	8007a60 <_dtoa_r+0x990>
 8007944:	9b06      	ldr	r3, [sp, #24]
 8007946:	2b02      	cmp	r3, #2
 8007948:	dc51      	bgt.n	80079ee <_dtoa_r+0x91e>
 800794a:	e089      	b.n	8007a60 <_dtoa_r+0x990>
 800794c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800794e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007952:	e74b      	b.n	80077ec <_dtoa_r+0x71c>
 8007954:	9b03      	ldr	r3, [sp, #12]
 8007956:	1e5e      	subs	r6, r3, #1
 8007958:	9b07      	ldr	r3, [sp, #28]
 800795a:	42b3      	cmp	r3, r6
 800795c:	bfbf      	itttt	lt
 800795e:	9b07      	ldrlt	r3, [sp, #28]
 8007960:	9607      	strlt	r6, [sp, #28]
 8007962:	1af2      	sublt	r2, r6, r3
 8007964:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007966:	bfb6      	itet	lt
 8007968:	189b      	addlt	r3, r3, r2
 800796a:	1b9e      	subge	r6, r3, r6
 800796c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800796e:	9b03      	ldr	r3, [sp, #12]
 8007970:	bfb8      	it	lt
 8007972:	2600      	movlt	r6, #0
 8007974:	2b00      	cmp	r3, #0
 8007976:	bfb7      	itett	lt
 8007978:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800797c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007980:	1a9d      	sublt	r5, r3, r2
 8007982:	2300      	movlt	r3, #0
 8007984:	e734      	b.n	80077f0 <_dtoa_r+0x720>
 8007986:	9e07      	ldr	r6, [sp, #28]
 8007988:	9d04      	ldr	r5, [sp, #16]
 800798a:	9f08      	ldr	r7, [sp, #32]
 800798c:	e73b      	b.n	8007806 <_dtoa_r+0x736>
 800798e:	9a07      	ldr	r2, [sp, #28]
 8007990:	e767      	b.n	8007862 <_dtoa_r+0x792>
 8007992:	9b06      	ldr	r3, [sp, #24]
 8007994:	2b01      	cmp	r3, #1
 8007996:	dc18      	bgt.n	80079ca <_dtoa_r+0x8fa>
 8007998:	f1ba 0f00 	cmp.w	sl, #0
 800799c:	d115      	bne.n	80079ca <_dtoa_r+0x8fa>
 800799e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80079a2:	b993      	cbnz	r3, 80079ca <_dtoa_r+0x8fa>
 80079a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80079a8:	0d1b      	lsrs	r3, r3, #20
 80079aa:	051b      	lsls	r3, r3, #20
 80079ac:	b183      	cbz	r3, 80079d0 <_dtoa_r+0x900>
 80079ae:	9b04      	ldr	r3, [sp, #16]
 80079b0:	3301      	adds	r3, #1
 80079b2:	9304      	str	r3, [sp, #16]
 80079b4:	9b05      	ldr	r3, [sp, #20]
 80079b6:	3301      	adds	r3, #1
 80079b8:	9305      	str	r3, [sp, #20]
 80079ba:	f04f 0801 	mov.w	r8, #1
 80079be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f47f af6a 	bne.w	800789a <_dtoa_r+0x7ca>
 80079c6:	2001      	movs	r0, #1
 80079c8:	e76f      	b.n	80078aa <_dtoa_r+0x7da>
 80079ca:	f04f 0800 	mov.w	r8, #0
 80079ce:	e7f6      	b.n	80079be <_dtoa_r+0x8ee>
 80079d0:	4698      	mov	r8, r3
 80079d2:	e7f4      	b.n	80079be <_dtoa_r+0x8ee>
 80079d4:	f43f af7d 	beq.w	80078d2 <_dtoa_r+0x802>
 80079d8:	4618      	mov	r0, r3
 80079da:	301c      	adds	r0, #28
 80079dc:	e772      	b.n	80078c4 <_dtoa_r+0x7f4>
 80079de:	9b03      	ldr	r3, [sp, #12]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	dc37      	bgt.n	8007a54 <_dtoa_r+0x984>
 80079e4:	9b06      	ldr	r3, [sp, #24]
 80079e6:	2b02      	cmp	r3, #2
 80079e8:	dd34      	ble.n	8007a54 <_dtoa_r+0x984>
 80079ea:	9b03      	ldr	r3, [sp, #12]
 80079ec:	9302      	str	r3, [sp, #8]
 80079ee:	9b02      	ldr	r3, [sp, #8]
 80079f0:	b96b      	cbnz	r3, 8007a0e <_dtoa_r+0x93e>
 80079f2:	4631      	mov	r1, r6
 80079f4:	2205      	movs	r2, #5
 80079f6:	4620      	mov	r0, r4
 80079f8:	f000 f9d4 	bl	8007da4 <__multadd>
 80079fc:	4601      	mov	r1, r0
 80079fe:	4606      	mov	r6, r0
 8007a00:	ee18 0a10 	vmov	r0, s16
 8007a04:	f000 fbee 	bl	80081e4 <__mcmp>
 8007a08:	2800      	cmp	r0, #0
 8007a0a:	f73f adbb 	bgt.w	8007584 <_dtoa_r+0x4b4>
 8007a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a10:	9d01      	ldr	r5, [sp, #4]
 8007a12:	43db      	mvns	r3, r3
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	f04f 0800 	mov.w	r8, #0
 8007a1a:	4631      	mov	r1, r6
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	f000 f99f 	bl	8007d60 <_Bfree>
 8007a22:	2f00      	cmp	r7, #0
 8007a24:	f43f aea4 	beq.w	8007770 <_dtoa_r+0x6a0>
 8007a28:	f1b8 0f00 	cmp.w	r8, #0
 8007a2c:	d005      	beq.n	8007a3a <_dtoa_r+0x96a>
 8007a2e:	45b8      	cmp	r8, r7
 8007a30:	d003      	beq.n	8007a3a <_dtoa_r+0x96a>
 8007a32:	4641      	mov	r1, r8
 8007a34:	4620      	mov	r0, r4
 8007a36:	f000 f993 	bl	8007d60 <_Bfree>
 8007a3a:	4639      	mov	r1, r7
 8007a3c:	4620      	mov	r0, r4
 8007a3e:	f000 f98f 	bl	8007d60 <_Bfree>
 8007a42:	e695      	b.n	8007770 <_dtoa_r+0x6a0>
 8007a44:	2600      	movs	r6, #0
 8007a46:	4637      	mov	r7, r6
 8007a48:	e7e1      	b.n	8007a0e <_dtoa_r+0x93e>
 8007a4a:	9700      	str	r7, [sp, #0]
 8007a4c:	4637      	mov	r7, r6
 8007a4e:	e599      	b.n	8007584 <_dtoa_r+0x4b4>
 8007a50:	40240000 	.word	0x40240000
 8007a54:	9b08      	ldr	r3, [sp, #32]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	f000 80ca 	beq.w	8007bf0 <_dtoa_r+0xb20>
 8007a5c:	9b03      	ldr	r3, [sp, #12]
 8007a5e:	9302      	str	r3, [sp, #8]
 8007a60:	2d00      	cmp	r5, #0
 8007a62:	dd05      	ble.n	8007a70 <_dtoa_r+0x9a0>
 8007a64:	4639      	mov	r1, r7
 8007a66:	462a      	mov	r2, r5
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f000 fb4b 	bl	8008104 <__lshift>
 8007a6e:	4607      	mov	r7, r0
 8007a70:	f1b8 0f00 	cmp.w	r8, #0
 8007a74:	d05b      	beq.n	8007b2e <_dtoa_r+0xa5e>
 8007a76:	6879      	ldr	r1, [r7, #4]
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f000 f931 	bl	8007ce0 <_Balloc>
 8007a7e:	4605      	mov	r5, r0
 8007a80:	b928      	cbnz	r0, 8007a8e <_dtoa_r+0x9be>
 8007a82:	4b87      	ldr	r3, [pc, #540]	; (8007ca0 <_dtoa_r+0xbd0>)
 8007a84:	4602      	mov	r2, r0
 8007a86:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007a8a:	f7ff bb3b 	b.w	8007104 <_dtoa_r+0x34>
 8007a8e:	693a      	ldr	r2, [r7, #16]
 8007a90:	3202      	adds	r2, #2
 8007a92:	0092      	lsls	r2, r2, #2
 8007a94:	f107 010c 	add.w	r1, r7, #12
 8007a98:	300c      	adds	r0, #12
 8007a9a:	f000 f913 	bl	8007cc4 <memcpy>
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	f000 fb2e 	bl	8008104 <__lshift>
 8007aa8:	9b01      	ldr	r3, [sp, #4]
 8007aaa:	f103 0901 	add.w	r9, r3, #1
 8007aae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	9305      	str	r3, [sp, #20]
 8007ab6:	f00a 0301 	and.w	r3, sl, #1
 8007aba:	46b8      	mov	r8, r7
 8007abc:	9304      	str	r3, [sp, #16]
 8007abe:	4607      	mov	r7, r0
 8007ac0:	4631      	mov	r1, r6
 8007ac2:	ee18 0a10 	vmov	r0, s16
 8007ac6:	f7ff fa75 	bl	8006fb4 <quorem>
 8007aca:	4641      	mov	r1, r8
 8007acc:	9002      	str	r0, [sp, #8]
 8007ace:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007ad2:	ee18 0a10 	vmov	r0, s16
 8007ad6:	f000 fb85 	bl	80081e4 <__mcmp>
 8007ada:	463a      	mov	r2, r7
 8007adc:	9003      	str	r0, [sp, #12]
 8007ade:	4631      	mov	r1, r6
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	f000 fb9b 	bl	800821c <__mdiff>
 8007ae6:	68c2      	ldr	r2, [r0, #12]
 8007ae8:	f109 3bff 	add.w	fp, r9, #4294967295
 8007aec:	4605      	mov	r5, r0
 8007aee:	bb02      	cbnz	r2, 8007b32 <_dtoa_r+0xa62>
 8007af0:	4601      	mov	r1, r0
 8007af2:	ee18 0a10 	vmov	r0, s16
 8007af6:	f000 fb75 	bl	80081e4 <__mcmp>
 8007afa:	4602      	mov	r2, r0
 8007afc:	4629      	mov	r1, r5
 8007afe:	4620      	mov	r0, r4
 8007b00:	9207      	str	r2, [sp, #28]
 8007b02:	f000 f92d 	bl	8007d60 <_Bfree>
 8007b06:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007b0a:	ea43 0102 	orr.w	r1, r3, r2
 8007b0e:	9b04      	ldr	r3, [sp, #16]
 8007b10:	430b      	orrs	r3, r1
 8007b12:	464d      	mov	r5, r9
 8007b14:	d10f      	bne.n	8007b36 <_dtoa_r+0xa66>
 8007b16:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007b1a:	d02a      	beq.n	8007b72 <_dtoa_r+0xaa2>
 8007b1c:	9b03      	ldr	r3, [sp, #12]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	dd02      	ble.n	8007b28 <_dtoa_r+0xa58>
 8007b22:	9b02      	ldr	r3, [sp, #8]
 8007b24:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007b28:	f88b a000 	strb.w	sl, [fp]
 8007b2c:	e775      	b.n	8007a1a <_dtoa_r+0x94a>
 8007b2e:	4638      	mov	r0, r7
 8007b30:	e7ba      	b.n	8007aa8 <_dtoa_r+0x9d8>
 8007b32:	2201      	movs	r2, #1
 8007b34:	e7e2      	b.n	8007afc <_dtoa_r+0xa2c>
 8007b36:	9b03      	ldr	r3, [sp, #12]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	db04      	blt.n	8007b46 <_dtoa_r+0xa76>
 8007b3c:	9906      	ldr	r1, [sp, #24]
 8007b3e:	430b      	orrs	r3, r1
 8007b40:	9904      	ldr	r1, [sp, #16]
 8007b42:	430b      	orrs	r3, r1
 8007b44:	d122      	bne.n	8007b8c <_dtoa_r+0xabc>
 8007b46:	2a00      	cmp	r2, #0
 8007b48:	ddee      	ble.n	8007b28 <_dtoa_r+0xa58>
 8007b4a:	ee18 1a10 	vmov	r1, s16
 8007b4e:	2201      	movs	r2, #1
 8007b50:	4620      	mov	r0, r4
 8007b52:	f000 fad7 	bl	8008104 <__lshift>
 8007b56:	4631      	mov	r1, r6
 8007b58:	ee08 0a10 	vmov	s16, r0
 8007b5c:	f000 fb42 	bl	80081e4 <__mcmp>
 8007b60:	2800      	cmp	r0, #0
 8007b62:	dc03      	bgt.n	8007b6c <_dtoa_r+0xa9c>
 8007b64:	d1e0      	bne.n	8007b28 <_dtoa_r+0xa58>
 8007b66:	f01a 0f01 	tst.w	sl, #1
 8007b6a:	d0dd      	beq.n	8007b28 <_dtoa_r+0xa58>
 8007b6c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007b70:	d1d7      	bne.n	8007b22 <_dtoa_r+0xa52>
 8007b72:	2339      	movs	r3, #57	; 0x39
 8007b74:	f88b 3000 	strb.w	r3, [fp]
 8007b78:	462b      	mov	r3, r5
 8007b7a:	461d      	mov	r5, r3
 8007b7c:	3b01      	subs	r3, #1
 8007b7e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007b82:	2a39      	cmp	r2, #57	; 0x39
 8007b84:	d071      	beq.n	8007c6a <_dtoa_r+0xb9a>
 8007b86:	3201      	adds	r2, #1
 8007b88:	701a      	strb	r2, [r3, #0]
 8007b8a:	e746      	b.n	8007a1a <_dtoa_r+0x94a>
 8007b8c:	2a00      	cmp	r2, #0
 8007b8e:	dd07      	ble.n	8007ba0 <_dtoa_r+0xad0>
 8007b90:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007b94:	d0ed      	beq.n	8007b72 <_dtoa_r+0xaa2>
 8007b96:	f10a 0301 	add.w	r3, sl, #1
 8007b9a:	f88b 3000 	strb.w	r3, [fp]
 8007b9e:	e73c      	b.n	8007a1a <_dtoa_r+0x94a>
 8007ba0:	9b05      	ldr	r3, [sp, #20]
 8007ba2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007ba6:	4599      	cmp	r9, r3
 8007ba8:	d047      	beq.n	8007c3a <_dtoa_r+0xb6a>
 8007baa:	ee18 1a10 	vmov	r1, s16
 8007bae:	2300      	movs	r3, #0
 8007bb0:	220a      	movs	r2, #10
 8007bb2:	4620      	mov	r0, r4
 8007bb4:	f000 f8f6 	bl	8007da4 <__multadd>
 8007bb8:	45b8      	cmp	r8, r7
 8007bba:	ee08 0a10 	vmov	s16, r0
 8007bbe:	f04f 0300 	mov.w	r3, #0
 8007bc2:	f04f 020a 	mov.w	r2, #10
 8007bc6:	4641      	mov	r1, r8
 8007bc8:	4620      	mov	r0, r4
 8007bca:	d106      	bne.n	8007bda <_dtoa_r+0xb0a>
 8007bcc:	f000 f8ea 	bl	8007da4 <__multadd>
 8007bd0:	4680      	mov	r8, r0
 8007bd2:	4607      	mov	r7, r0
 8007bd4:	f109 0901 	add.w	r9, r9, #1
 8007bd8:	e772      	b.n	8007ac0 <_dtoa_r+0x9f0>
 8007bda:	f000 f8e3 	bl	8007da4 <__multadd>
 8007bde:	4639      	mov	r1, r7
 8007be0:	4680      	mov	r8, r0
 8007be2:	2300      	movs	r3, #0
 8007be4:	220a      	movs	r2, #10
 8007be6:	4620      	mov	r0, r4
 8007be8:	f000 f8dc 	bl	8007da4 <__multadd>
 8007bec:	4607      	mov	r7, r0
 8007bee:	e7f1      	b.n	8007bd4 <_dtoa_r+0xb04>
 8007bf0:	9b03      	ldr	r3, [sp, #12]
 8007bf2:	9302      	str	r3, [sp, #8]
 8007bf4:	9d01      	ldr	r5, [sp, #4]
 8007bf6:	ee18 0a10 	vmov	r0, s16
 8007bfa:	4631      	mov	r1, r6
 8007bfc:	f7ff f9da 	bl	8006fb4 <quorem>
 8007c00:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007c04:	9b01      	ldr	r3, [sp, #4]
 8007c06:	f805 ab01 	strb.w	sl, [r5], #1
 8007c0a:	1aea      	subs	r2, r5, r3
 8007c0c:	9b02      	ldr	r3, [sp, #8]
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	dd09      	ble.n	8007c26 <_dtoa_r+0xb56>
 8007c12:	ee18 1a10 	vmov	r1, s16
 8007c16:	2300      	movs	r3, #0
 8007c18:	220a      	movs	r2, #10
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	f000 f8c2 	bl	8007da4 <__multadd>
 8007c20:	ee08 0a10 	vmov	s16, r0
 8007c24:	e7e7      	b.n	8007bf6 <_dtoa_r+0xb26>
 8007c26:	9b02      	ldr	r3, [sp, #8]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	bfc8      	it	gt
 8007c2c:	461d      	movgt	r5, r3
 8007c2e:	9b01      	ldr	r3, [sp, #4]
 8007c30:	bfd8      	it	le
 8007c32:	2501      	movle	r5, #1
 8007c34:	441d      	add	r5, r3
 8007c36:	f04f 0800 	mov.w	r8, #0
 8007c3a:	ee18 1a10 	vmov	r1, s16
 8007c3e:	2201      	movs	r2, #1
 8007c40:	4620      	mov	r0, r4
 8007c42:	f000 fa5f 	bl	8008104 <__lshift>
 8007c46:	4631      	mov	r1, r6
 8007c48:	ee08 0a10 	vmov	s16, r0
 8007c4c:	f000 faca 	bl	80081e4 <__mcmp>
 8007c50:	2800      	cmp	r0, #0
 8007c52:	dc91      	bgt.n	8007b78 <_dtoa_r+0xaa8>
 8007c54:	d102      	bne.n	8007c5c <_dtoa_r+0xb8c>
 8007c56:	f01a 0f01 	tst.w	sl, #1
 8007c5a:	d18d      	bne.n	8007b78 <_dtoa_r+0xaa8>
 8007c5c:	462b      	mov	r3, r5
 8007c5e:	461d      	mov	r5, r3
 8007c60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c64:	2a30      	cmp	r2, #48	; 0x30
 8007c66:	d0fa      	beq.n	8007c5e <_dtoa_r+0xb8e>
 8007c68:	e6d7      	b.n	8007a1a <_dtoa_r+0x94a>
 8007c6a:	9a01      	ldr	r2, [sp, #4]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d184      	bne.n	8007b7a <_dtoa_r+0xaaa>
 8007c70:	9b00      	ldr	r3, [sp, #0]
 8007c72:	3301      	adds	r3, #1
 8007c74:	9300      	str	r3, [sp, #0]
 8007c76:	2331      	movs	r3, #49	; 0x31
 8007c78:	7013      	strb	r3, [r2, #0]
 8007c7a:	e6ce      	b.n	8007a1a <_dtoa_r+0x94a>
 8007c7c:	4b09      	ldr	r3, [pc, #36]	; (8007ca4 <_dtoa_r+0xbd4>)
 8007c7e:	f7ff ba95 	b.w	80071ac <_dtoa_r+0xdc>
 8007c82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f47f aa6e 	bne.w	8007166 <_dtoa_r+0x96>
 8007c8a:	4b07      	ldr	r3, [pc, #28]	; (8007ca8 <_dtoa_r+0xbd8>)
 8007c8c:	f7ff ba8e 	b.w	80071ac <_dtoa_r+0xdc>
 8007c90:	9b02      	ldr	r3, [sp, #8]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	dcae      	bgt.n	8007bf4 <_dtoa_r+0xb24>
 8007c96:	9b06      	ldr	r3, [sp, #24]
 8007c98:	2b02      	cmp	r3, #2
 8007c9a:	f73f aea8 	bgt.w	80079ee <_dtoa_r+0x91e>
 8007c9e:	e7a9      	b.n	8007bf4 <_dtoa_r+0xb24>
 8007ca0:	0800965f 	.word	0x0800965f
 8007ca4:	080095bc 	.word	0x080095bc
 8007ca8:	080095e0 	.word	0x080095e0

08007cac <_localeconv_r>:
 8007cac:	4800      	ldr	r0, [pc, #0]	; (8007cb0 <_localeconv_r+0x4>)
 8007cae:	4770      	bx	lr
 8007cb0:	20000160 	.word	0x20000160

08007cb4 <malloc>:
 8007cb4:	4b02      	ldr	r3, [pc, #8]	; (8007cc0 <malloc+0xc>)
 8007cb6:	4601      	mov	r1, r0
 8007cb8:	6818      	ldr	r0, [r3, #0]
 8007cba:	f000 bc17 	b.w	80084ec <_malloc_r>
 8007cbe:	bf00      	nop
 8007cc0:	2000000c 	.word	0x2000000c

08007cc4 <memcpy>:
 8007cc4:	440a      	add	r2, r1
 8007cc6:	4291      	cmp	r1, r2
 8007cc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ccc:	d100      	bne.n	8007cd0 <memcpy+0xc>
 8007cce:	4770      	bx	lr
 8007cd0:	b510      	push	{r4, lr}
 8007cd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cda:	4291      	cmp	r1, r2
 8007cdc:	d1f9      	bne.n	8007cd2 <memcpy+0xe>
 8007cde:	bd10      	pop	{r4, pc}

08007ce0 <_Balloc>:
 8007ce0:	b570      	push	{r4, r5, r6, lr}
 8007ce2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ce4:	4604      	mov	r4, r0
 8007ce6:	460d      	mov	r5, r1
 8007ce8:	b976      	cbnz	r6, 8007d08 <_Balloc+0x28>
 8007cea:	2010      	movs	r0, #16
 8007cec:	f7ff ffe2 	bl	8007cb4 <malloc>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	6260      	str	r0, [r4, #36]	; 0x24
 8007cf4:	b920      	cbnz	r0, 8007d00 <_Balloc+0x20>
 8007cf6:	4b18      	ldr	r3, [pc, #96]	; (8007d58 <_Balloc+0x78>)
 8007cf8:	4818      	ldr	r0, [pc, #96]	; (8007d5c <_Balloc+0x7c>)
 8007cfa:	2166      	movs	r1, #102	; 0x66
 8007cfc:	f000 fdd6 	bl	80088ac <__assert_func>
 8007d00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d04:	6006      	str	r6, [r0, #0]
 8007d06:	60c6      	str	r6, [r0, #12]
 8007d08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007d0a:	68f3      	ldr	r3, [r6, #12]
 8007d0c:	b183      	cbz	r3, 8007d30 <_Balloc+0x50>
 8007d0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d10:	68db      	ldr	r3, [r3, #12]
 8007d12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d16:	b9b8      	cbnz	r0, 8007d48 <_Balloc+0x68>
 8007d18:	2101      	movs	r1, #1
 8007d1a:	fa01 f605 	lsl.w	r6, r1, r5
 8007d1e:	1d72      	adds	r2, r6, #5
 8007d20:	0092      	lsls	r2, r2, #2
 8007d22:	4620      	mov	r0, r4
 8007d24:	f000 fb60 	bl	80083e8 <_calloc_r>
 8007d28:	b160      	cbz	r0, 8007d44 <_Balloc+0x64>
 8007d2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d2e:	e00e      	b.n	8007d4e <_Balloc+0x6e>
 8007d30:	2221      	movs	r2, #33	; 0x21
 8007d32:	2104      	movs	r1, #4
 8007d34:	4620      	mov	r0, r4
 8007d36:	f000 fb57 	bl	80083e8 <_calloc_r>
 8007d3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d3c:	60f0      	str	r0, [r6, #12]
 8007d3e:	68db      	ldr	r3, [r3, #12]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d1e4      	bne.n	8007d0e <_Balloc+0x2e>
 8007d44:	2000      	movs	r0, #0
 8007d46:	bd70      	pop	{r4, r5, r6, pc}
 8007d48:	6802      	ldr	r2, [r0, #0]
 8007d4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d54:	e7f7      	b.n	8007d46 <_Balloc+0x66>
 8007d56:	bf00      	nop
 8007d58:	080095ed 	.word	0x080095ed
 8007d5c:	08009670 	.word	0x08009670

08007d60 <_Bfree>:
 8007d60:	b570      	push	{r4, r5, r6, lr}
 8007d62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007d64:	4605      	mov	r5, r0
 8007d66:	460c      	mov	r4, r1
 8007d68:	b976      	cbnz	r6, 8007d88 <_Bfree+0x28>
 8007d6a:	2010      	movs	r0, #16
 8007d6c:	f7ff ffa2 	bl	8007cb4 <malloc>
 8007d70:	4602      	mov	r2, r0
 8007d72:	6268      	str	r0, [r5, #36]	; 0x24
 8007d74:	b920      	cbnz	r0, 8007d80 <_Bfree+0x20>
 8007d76:	4b09      	ldr	r3, [pc, #36]	; (8007d9c <_Bfree+0x3c>)
 8007d78:	4809      	ldr	r0, [pc, #36]	; (8007da0 <_Bfree+0x40>)
 8007d7a:	218a      	movs	r1, #138	; 0x8a
 8007d7c:	f000 fd96 	bl	80088ac <__assert_func>
 8007d80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d84:	6006      	str	r6, [r0, #0]
 8007d86:	60c6      	str	r6, [r0, #12]
 8007d88:	b13c      	cbz	r4, 8007d9a <_Bfree+0x3a>
 8007d8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007d8c:	6862      	ldr	r2, [r4, #4]
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d94:	6021      	str	r1, [r4, #0]
 8007d96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d9a:	bd70      	pop	{r4, r5, r6, pc}
 8007d9c:	080095ed 	.word	0x080095ed
 8007da0:	08009670 	.word	0x08009670

08007da4 <__multadd>:
 8007da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007da8:	690d      	ldr	r5, [r1, #16]
 8007daa:	4607      	mov	r7, r0
 8007dac:	460c      	mov	r4, r1
 8007dae:	461e      	mov	r6, r3
 8007db0:	f101 0c14 	add.w	ip, r1, #20
 8007db4:	2000      	movs	r0, #0
 8007db6:	f8dc 3000 	ldr.w	r3, [ip]
 8007dba:	b299      	uxth	r1, r3
 8007dbc:	fb02 6101 	mla	r1, r2, r1, r6
 8007dc0:	0c1e      	lsrs	r6, r3, #16
 8007dc2:	0c0b      	lsrs	r3, r1, #16
 8007dc4:	fb02 3306 	mla	r3, r2, r6, r3
 8007dc8:	b289      	uxth	r1, r1
 8007dca:	3001      	adds	r0, #1
 8007dcc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007dd0:	4285      	cmp	r5, r0
 8007dd2:	f84c 1b04 	str.w	r1, [ip], #4
 8007dd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007dda:	dcec      	bgt.n	8007db6 <__multadd+0x12>
 8007ddc:	b30e      	cbz	r6, 8007e22 <__multadd+0x7e>
 8007dde:	68a3      	ldr	r3, [r4, #8]
 8007de0:	42ab      	cmp	r3, r5
 8007de2:	dc19      	bgt.n	8007e18 <__multadd+0x74>
 8007de4:	6861      	ldr	r1, [r4, #4]
 8007de6:	4638      	mov	r0, r7
 8007de8:	3101      	adds	r1, #1
 8007dea:	f7ff ff79 	bl	8007ce0 <_Balloc>
 8007dee:	4680      	mov	r8, r0
 8007df0:	b928      	cbnz	r0, 8007dfe <__multadd+0x5a>
 8007df2:	4602      	mov	r2, r0
 8007df4:	4b0c      	ldr	r3, [pc, #48]	; (8007e28 <__multadd+0x84>)
 8007df6:	480d      	ldr	r0, [pc, #52]	; (8007e2c <__multadd+0x88>)
 8007df8:	21b5      	movs	r1, #181	; 0xb5
 8007dfa:	f000 fd57 	bl	80088ac <__assert_func>
 8007dfe:	6922      	ldr	r2, [r4, #16]
 8007e00:	3202      	adds	r2, #2
 8007e02:	f104 010c 	add.w	r1, r4, #12
 8007e06:	0092      	lsls	r2, r2, #2
 8007e08:	300c      	adds	r0, #12
 8007e0a:	f7ff ff5b 	bl	8007cc4 <memcpy>
 8007e0e:	4621      	mov	r1, r4
 8007e10:	4638      	mov	r0, r7
 8007e12:	f7ff ffa5 	bl	8007d60 <_Bfree>
 8007e16:	4644      	mov	r4, r8
 8007e18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e1c:	3501      	adds	r5, #1
 8007e1e:	615e      	str	r6, [r3, #20]
 8007e20:	6125      	str	r5, [r4, #16]
 8007e22:	4620      	mov	r0, r4
 8007e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e28:	0800965f 	.word	0x0800965f
 8007e2c:	08009670 	.word	0x08009670

08007e30 <__hi0bits>:
 8007e30:	0c03      	lsrs	r3, r0, #16
 8007e32:	041b      	lsls	r3, r3, #16
 8007e34:	b9d3      	cbnz	r3, 8007e6c <__hi0bits+0x3c>
 8007e36:	0400      	lsls	r0, r0, #16
 8007e38:	2310      	movs	r3, #16
 8007e3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007e3e:	bf04      	itt	eq
 8007e40:	0200      	lsleq	r0, r0, #8
 8007e42:	3308      	addeq	r3, #8
 8007e44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007e48:	bf04      	itt	eq
 8007e4a:	0100      	lsleq	r0, r0, #4
 8007e4c:	3304      	addeq	r3, #4
 8007e4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007e52:	bf04      	itt	eq
 8007e54:	0080      	lsleq	r0, r0, #2
 8007e56:	3302      	addeq	r3, #2
 8007e58:	2800      	cmp	r0, #0
 8007e5a:	db05      	blt.n	8007e68 <__hi0bits+0x38>
 8007e5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007e60:	f103 0301 	add.w	r3, r3, #1
 8007e64:	bf08      	it	eq
 8007e66:	2320      	moveq	r3, #32
 8007e68:	4618      	mov	r0, r3
 8007e6a:	4770      	bx	lr
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	e7e4      	b.n	8007e3a <__hi0bits+0xa>

08007e70 <__lo0bits>:
 8007e70:	6803      	ldr	r3, [r0, #0]
 8007e72:	f013 0207 	ands.w	r2, r3, #7
 8007e76:	4601      	mov	r1, r0
 8007e78:	d00b      	beq.n	8007e92 <__lo0bits+0x22>
 8007e7a:	07da      	lsls	r2, r3, #31
 8007e7c:	d423      	bmi.n	8007ec6 <__lo0bits+0x56>
 8007e7e:	0798      	lsls	r0, r3, #30
 8007e80:	bf49      	itett	mi
 8007e82:	085b      	lsrmi	r3, r3, #1
 8007e84:	089b      	lsrpl	r3, r3, #2
 8007e86:	2001      	movmi	r0, #1
 8007e88:	600b      	strmi	r3, [r1, #0]
 8007e8a:	bf5c      	itt	pl
 8007e8c:	600b      	strpl	r3, [r1, #0]
 8007e8e:	2002      	movpl	r0, #2
 8007e90:	4770      	bx	lr
 8007e92:	b298      	uxth	r0, r3
 8007e94:	b9a8      	cbnz	r0, 8007ec2 <__lo0bits+0x52>
 8007e96:	0c1b      	lsrs	r3, r3, #16
 8007e98:	2010      	movs	r0, #16
 8007e9a:	b2da      	uxtb	r2, r3
 8007e9c:	b90a      	cbnz	r2, 8007ea2 <__lo0bits+0x32>
 8007e9e:	3008      	adds	r0, #8
 8007ea0:	0a1b      	lsrs	r3, r3, #8
 8007ea2:	071a      	lsls	r2, r3, #28
 8007ea4:	bf04      	itt	eq
 8007ea6:	091b      	lsreq	r3, r3, #4
 8007ea8:	3004      	addeq	r0, #4
 8007eaa:	079a      	lsls	r2, r3, #30
 8007eac:	bf04      	itt	eq
 8007eae:	089b      	lsreq	r3, r3, #2
 8007eb0:	3002      	addeq	r0, #2
 8007eb2:	07da      	lsls	r2, r3, #31
 8007eb4:	d403      	bmi.n	8007ebe <__lo0bits+0x4e>
 8007eb6:	085b      	lsrs	r3, r3, #1
 8007eb8:	f100 0001 	add.w	r0, r0, #1
 8007ebc:	d005      	beq.n	8007eca <__lo0bits+0x5a>
 8007ebe:	600b      	str	r3, [r1, #0]
 8007ec0:	4770      	bx	lr
 8007ec2:	4610      	mov	r0, r2
 8007ec4:	e7e9      	b.n	8007e9a <__lo0bits+0x2a>
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	4770      	bx	lr
 8007eca:	2020      	movs	r0, #32
 8007ecc:	4770      	bx	lr
	...

08007ed0 <__i2b>:
 8007ed0:	b510      	push	{r4, lr}
 8007ed2:	460c      	mov	r4, r1
 8007ed4:	2101      	movs	r1, #1
 8007ed6:	f7ff ff03 	bl	8007ce0 <_Balloc>
 8007eda:	4602      	mov	r2, r0
 8007edc:	b928      	cbnz	r0, 8007eea <__i2b+0x1a>
 8007ede:	4b05      	ldr	r3, [pc, #20]	; (8007ef4 <__i2b+0x24>)
 8007ee0:	4805      	ldr	r0, [pc, #20]	; (8007ef8 <__i2b+0x28>)
 8007ee2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007ee6:	f000 fce1 	bl	80088ac <__assert_func>
 8007eea:	2301      	movs	r3, #1
 8007eec:	6144      	str	r4, [r0, #20]
 8007eee:	6103      	str	r3, [r0, #16]
 8007ef0:	bd10      	pop	{r4, pc}
 8007ef2:	bf00      	nop
 8007ef4:	0800965f 	.word	0x0800965f
 8007ef8:	08009670 	.word	0x08009670

08007efc <__multiply>:
 8007efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f00:	4691      	mov	r9, r2
 8007f02:	690a      	ldr	r2, [r1, #16]
 8007f04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	bfb8      	it	lt
 8007f0c:	460b      	movlt	r3, r1
 8007f0e:	460c      	mov	r4, r1
 8007f10:	bfbc      	itt	lt
 8007f12:	464c      	movlt	r4, r9
 8007f14:	4699      	movlt	r9, r3
 8007f16:	6927      	ldr	r7, [r4, #16]
 8007f18:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f1c:	68a3      	ldr	r3, [r4, #8]
 8007f1e:	6861      	ldr	r1, [r4, #4]
 8007f20:	eb07 060a 	add.w	r6, r7, sl
 8007f24:	42b3      	cmp	r3, r6
 8007f26:	b085      	sub	sp, #20
 8007f28:	bfb8      	it	lt
 8007f2a:	3101      	addlt	r1, #1
 8007f2c:	f7ff fed8 	bl	8007ce0 <_Balloc>
 8007f30:	b930      	cbnz	r0, 8007f40 <__multiply+0x44>
 8007f32:	4602      	mov	r2, r0
 8007f34:	4b44      	ldr	r3, [pc, #272]	; (8008048 <__multiply+0x14c>)
 8007f36:	4845      	ldr	r0, [pc, #276]	; (800804c <__multiply+0x150>)
 8007f38:	f240 115d 	movw	r1, #349	; 0x15d
 8007f3c:	f000 fcb6 	bl	80088ac <__assert_func>
 8007f40:	f100 0514 	add.w	r5, r0, #20
 8007f44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f48:	462b      	mov	r3, r5
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	4543      	cmp	r3, r8
 8007f4e:	d321      	bcc.n	8007f94 <__multiply+0x98>
 8007f50:	f104 0314 	add.w	r3, r4, #20
 8007f54:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007f58:	f109 0314 	add.w	r3, r9, #20
 8007f5c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007f60:	9202      	str	r2, [sp, #8]
 8007f62:	1b3a      	subs	r2, r7, r4
 8007f64:	3a15      	subs	r2, #21
 8007f66:	f022 0203 	bic.w	r2, r2, #3
 8007f6a:	3204      	adds	r2, #4
 8007f6c:	f104 0115 	add.w	r1, r4, #21
 8007f70:	428f      	cmp	r7, r1
 8007f72:	bf38      	it	cc
 8007f74:	2204      	movcc	r2, #4
 8007f76:	9201      	str	r2, [sp, #4]
 8007f78:	9a02      	ldr	r2, [sp, #8]
 8007f7a:	9303      	str	r3, [sp, #12]
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d80c      	bhi.n	8007f9a <__multiply+0x9e>
 8007f80:	2e00      	cmp	r6, #0
 8007f82:	dd03      	ble.n	8007f8c <__multiply+0x90>
 8007f84:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d05a      	beq.n	8008042 <__multiply+0x146>
 8007f8c:	6106      	str	r6, [r0, #16]
 8007f8e:	b005      	add	sp, #20
 8007f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f94:	f843 2b04 	str.w	r2, [r3], #4
 8007f98:	e7d8      	b.n	8007f4c <__multiply+0x50>
 8007f9a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007f9e:	f1ba 0f00 	cmp.w	sl, #0
 8007fa2:	d024      	beq.n	8007fee <__multiply+0xf2>
 8007fa4:	f104 0e14 	add.w	lr, r4, #20
 8007fa8:	46a9      	mov	r9, r5
 8007faa:	f04f 0c00 	mov.w	ip, #0
 8007fae:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007fb2:	f8d9 1000 	ldr.w	r1, [r9]
 8007fb6:	fa1f fb82 	uxth.w	fp, r2
 8007fba:	b289      	uxth	r1, r1
 8007fbc:	fb0a 110b 	mla	r1, sl, fp, r1
 8007fc0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007fc4:	f8d9 2000 	ldr.w	r2, [r9]
 8007fc8:	4461      	add	r1, ip
 8007fca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007fce:	fb0a c20b 	mla	r2, sl, fp, ip
 8007fd2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007fd6:	b289      	uxth	r1, r1
 8007fd8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007fdc:	4577      	cmp	r7, lr
 8007fde:	f849 1b04 	str.w	r1, [r9], #4
 8007fe2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007fe6:	d8e2      	bhi.n	8007fae <__multiply+0xb2>
 8007fe8:	9a01      	ldr	r2, [sp, #4]
 8007fea:	f845 c002 	str.w	ip, [r5, r2]
 8007fee:	9a03      	ldr	r2, [sp, #12]
 8007ff0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007ff4:	3304      	adds	r3, #4
 8007ff6:	f1b9 0f00 	cmp.w	r9, #0
 8007ffa:	d020      	beq.n	800803e <__multiply+0x142>
 8007ffc:	6829      	ldr	r1, [r5, #0]
 8007ffe:	f104 0c14 	add.w	ip, r4, #20
 8008002:	46ae      	mov	lr, r5
 8008004:	f04f 0a00 	mov.w	sl, #0
 8008008:	f8bc b000 	ldrh.w	fp, [ip]
 800800c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008010:	fb09 220b 	mla	r2, r9, fp, r2
 8008014:	4492      	add	sl, r2
 8008016:	b289      	uxth	r1, r1
 8008018:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800801c:	f84e 1b04 	str.w	r1, [lr], #4
 8008020:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008024:	f8be 1000 	ldrh.w	r1, [lr]
 8008028:	0c12      	lsrs	r2, r2, #16
 800802a:	fb09 1102 	mla	r1, r9, r2, r1
 800802e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008032:	4567      	cmp	r7, ip
 8008034:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008038:	d8e6      	bhi.n	8008008 <__multiply+0x10c>
 800803a:	9a01      	ldr	r2, [sp, #4]
 800803c:	50a9      	str	r1, [r5, r2]
 800803e:	3504      	adds	r5, #4
 8008040:	e79a      	b.n	8007f78 <__multiply+0x7c>
 8008042:	3e01      	subs	r6, #1
 8008044:	e79c      	b.n	8007f80 <__multiply+0x84>
 8008046:	bf00      	nop
 8008048:	0800965f 	.word	0x0800965f
 800804c:	08009670 	.word	0x08009670

08008050 <__pow5mult>:
 8008050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008054:	4615      	mov	r5, r2
 8008056:	f012 0203 	ands.w	r2, r2, #3
 800805a:	4606      	mov	r6, r0
 800805c:	460f      	mov	r7, r1
 800805e:	d007      	beq.n	8008070 <__pow5mult+0x20>
 8008060:	4c25      	ldr	r4, [pc, #148]	; (80080f8 <__pow5mult+0xa8>)
 8008062:	3a01      	subs	r2, #1
 8008064:	2300      	movs	r3, #0
 8008066:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800806a:	f7ff fe9b 	bl	8007da4 <__multadd>
 800806e:	4607      	mov	r7, r0
 8008070:	10ad      	asrs	r5, r5, #2
 8008072:	d03d      	beq.n	80080f0 <__pow5mult+0xa0>
 8008074:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008076:	b97c      	cbnz	r4, 8008098 <__pow5mult+0x48>
 8008078:	2010      	movs	r0, #16
 800807a:	f7ff fe1b 	bl	8007cb4 <malloc>
 800807e:	4602      	mov	r2, r0
 8008080:	6270      	str	r0, [r6, #36]	; 0x24
 8008082:	b928      	cbnz	r0, 8008090 <__pow5mult+0x40>
 8008084:	4b1d      	ldr	r3, [pc, #116]	; (80080fc <__pow5mult+0xac>)
 8008086:	481e      	ldr	r0, [pc, #120]	; (8008100 <__pow5mult+0xb0>)
 8008088:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800808c:	f000 fc0e 	bl	80088ac <__assert_func>
 8008090:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008094:	6004      	str	r4, [r0, #0]
 8008096:	60c4      	str	r4, [r0, #12]
 8008098:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800809c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80080a0:	b94c      	cbnz	r4, 80080b6 <__pow5mult+0x66>
 80080a2:	f240 2171 	movw	r1, #625	; 0x271
 80080a6:	4630      	mov	r0, r6
 80080a8:	f7ff ff12 	bl	8007ed0 <__i2b>
 80080ac:	2300      	movs	r3, #0
 80080ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80080b2:	4604      	mov	r4, r0
 80080b4:	6003      	str	r3, [r0, #0]
 80080b6:	f04f 0900 	mov.w	r9, #0
 80080ba:	07eb      	lsls	r3, r5, #31
 80080bc:	d50a      	bpl.n	80080d4 <__pow5mult+0x84>
 80080be:	4639      	mov	r1, r7
 80080c0:	4622      	mov	r2, r4
 80080c2:	4630      	mov	r0, r6
 80080c4:	f7ff ff1a 	bl	8007efc <__multiply>
 80080c8:	4639      	mov	r1, r7
 80080ca:	4680      	mov	r8, r0
 80080cc:	4630      	mov	r0, r6
 80080ce:	f7ff fe47 	bl	8007d60 <_Bfree>
 80080d2:	4647      	mov	r7, r8
 80080d4:	106d      	asrs	r5, r5, #1
 80080d6:	d00b      	beq.n	80080f0 <__pow5mult+0xa0>
 80080d8:	6820      	ldr	r0, [r4, #0]
 80080da:	b938      	cbnz	r0, 80080ec <__pow5mult+0x9c>
 80080dc:	4622      	mov	r2, r4
 80080de:	4621      	mov	r1, r4
 80080e0:	4630      	mov	r0, r6
 80080e2:	f7ff ff0b 	bl	8007efc <__multiply>
 80080e6:	6020      	str	r0, [r4, #0]
 80080e8:	f8c0 9000 	str.w	r9, [r0]
 80080ec:	4604      	mov	r4, r0
 80080ee:	e7e4      	b.n	80080ba <__pow5mult+0x6a>
 80080f0:	4638      	mov	r0, r7
 80080f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080f6:	bf00      	nop
 80080f8:	080097c0 	.word	0x080097c0
 80080fc:	080095ed 	.word	0x080095ed
 8008100:	08009670 	.word	0x08009670

08008104 <__lshift>:
 8008104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008108:	460c      	mov	r4, r1
 800810a:	6849      	ldr	r1, [r1, #4]
 800810c:	6923      	ldr	r3, [r4, #16]
 800810e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008112:	68a3      	ldr	r3, [r4, #8]
 8008114:	4607      	mov	r7, r0
 8008116:	4691      	mov	r9, r2
 8008118:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800811c:	f108 0601 	add.w	r6, r8, #1
 8008120:	42b3      	cmp	r3, r6
 8008122:	db0b      	blt.n	800813c <__lshift+0x38>
 8008124:	4638      	mov	r0, r7
 8008126:	f7ff fddb 	bl	8007ce0 <_Balloc>
 800812a:	4605      	mov	r5, r0
 800812c:	b948      	cbnz	r0, 8008142 <__lshift+0x3e>
 800812e:	4602      	mov	r2, r0
 8008130:	4b2a      	ldr	r3, [pc, #168]	; (80081dc <__lshift+0xd8>)
 8008132:	482b      	ldr	r0, [pc, #172]	; (80081e0 <__lshift+0xdc>)
 8008134:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008138:	f000 fbb8 	bl	80088ac <__assert_func>
 800813c:	3101      	adds	r1, #1
 800813e:	005b      	lsls	r3, r3, #1
 8008140:	e7ee      	b.n	8008120 <__lshift+0x1c>
 8008142:	2300      	movs	r3, #0
 8008144:	f100 0114 	add.w	r1, r0, #20
 8008148:	f100 0210 	add.w	r2, r0, #16
 800814c:	4618      	mov	r0, r3
 800814e:	4553      	cmp	r3, sl
 8008150:	db37      	blt.n	80081c2 <__lshift+0xbe>
 8008152:	6920      	ldr	r0, [r4, #16]
 8008154:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008158:	f104 0314 	add.w	r3, r4, #20
 800815c:	f019 091f 	ands.w	r9, r9, #31
 8008160:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008164:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008168:	d02f      	beq.n	80081ca <__lshift+0xc6>
 800816a:	f1c9 0e20 	rsb	lr, r9, #32
 800816e:	468a      	mov	sl, r1
 8008170:	f04f 0c00 	mov.w	ip, #0
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	fa02 f209 	lsl.w	r2, r2, r9
 800817a:	ea42 020c 	orr.w	r2, r2, ip
 800817e:	f84a 2b04 	str.w	r2, [sl], #4
 8008182:	f853 2b04 	ldr.w	r2, [r3], #4
 8008186:	4298      	cmp	r0, r3
 8008188:	fa22 fc0e 	lsr.w	ip, r2, lr
 800818c:	d8f2      	bhi.n	8008174 <__lshift+0x70>
 800818e:	1b03      	subs	r3, r0, r4
 8008190:	3b15      	subs	r3, #21
 8008192:	f023 0303 	bic.w	r3, r3, #3
 8008196:	3304      	adds	r3, #4
 8008198:	f104 0215 	add.w	r2, r4, #21
 800819c:	4290      	cmp	r0, r2
 800819e:	bf38      	it	cc
 80081a0:	2304      	movcc	r3, #4
 80081a2:	f841 c003 	str.w	ip, [r1, r3]
 80081a6:	f1bc 0f00 	cmp.w	ip, #0
 80081aa:	d001      	beq.n	80081b0 <__lshift+0xac>
 80081ac:	f108 0602 	add.w	r6, r8, #2
 80081b0:	3e01      	subs	r6, #1
 80081b2:	4638      	mov	r0, r7
 80081b4:	612e      	str	r6, [r5, #16]
 80081b6:	4621      	mov	r1, r4
 80081b8:	f7ff fdd2 	bl	8007d60 <_Bfree>
 80081bc:	4628      	mov	r0, r5
 80081be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80081c6:	3301      	adds	r3, #1
 80081c8:	e7c1      	b.n	800814e <__lshift+0x4a>
 80081ca:	3904      	subs	r1, #4
 80081cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80081d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80081d4:	4298      	cmp	r0, r3
 80081d6:	d8f9      	bhi.n	80081cc <__lshift+0xc8>
 80081d8:	e7ea      	b.n	80081b0 <__lshift+0xac>
 80081da:	bf00      	nop
 80081dc:	0800965f 	.word	0x0800965f
 80081e0:	08009670 	.word	0x08009670

080081e4 <__mcmp>:
 80081e4:	b530      	push	{r4, r5, lr}
 80081e6:	6902      	ldr	r2, [r0, #16]
 80081e8:	690c      	ldr	r4, [r1, #16]
 80081ea:	1b12      	subs	r2, r2, r4
 80081ec:	d10e      	bne.n	800820c <__mcmp+0x28>
 80081ee:	f100 0314 	add.w	r3, r0, #20
 80081f2:	3114      	adds	r1, #20
 80081f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80081f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80081fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008200:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008204:	42a5      	cmp	r5, r4
 8008206:	d003      	beq.n	8008210 <__mcmp+0x2c>
 8008208:	d305      	bcc.n	8008216 <__mcmp+0x32>
 800820a:	2201      	movs	r2, #1
 800820c:	4610      	mov	r0, r2
 800820e:	bd30      	pop	{r4, r5, pc}
 8008210:	4283      	cmp	r3, r0
 8008212:	d3f3      	bcc.n	80081fc <__mcmp+0x18>
 8008214:	e7fa      	b.n	800820c <__mcmp+0x28>
 8008216:	f04f 32ff 	mov.w	r2, #4294967295
 800821a:	e7f7      	b.n	800820c <__mcmp+0x28>

0800821c <__mdiff>:
 800821c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008220:	460c      	mov	r4, r1
 8008222:	4606      	mov	r6, r0
 8008224:	4611      	mov	r1, r2
 8008226:	4620      	mov	r0, r4
 8008228:	4690      	mov	r8, r2
 800822a:	f7ff ffdb 	bl	80081e4 <__mcmp>
 800822e:	1e05      	subs	r5, r0, #0
 8008230:	d110      	bne.n	8008254 <__mdiff+0x38>
 8008232:	4629      	mov	r1, r5
 8008234:	4630      	mov	r0, r6
 8008236:	f7ff fd53 	bl	8007ce0 <_Balloc>
 800823a:	b930      	cbnz	r0, 800824a <__mdiff+0x2e>
 800823c:	4b3a      	ldr	r3, [pc, #232]	; (8008328 <__mdiff+0x10c>)
 800823e:	4602      	mov	r2, r0
 8008240:	f240 2132 	movw	r1, #562	; 0x232
 8008244:	4839      	ldr	r0, [pc, #228]	; (800832c <__mdiff+0x110>)
 8008246:	f000 fb31 	bl	80088ac <__assert_func>
 800824a:	2301      	movs	r3, #1
 800824c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008250:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008254:	bfa4      	itt	ge
 8008256:	4643      	movge	r3, r8
 8008258:	46a0      	movge	r8, r4
 800825a:	4630      	mov	r0, r6
 800825c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008260:	bfa6      	itte	ge
 8008262:	461c      	movge	r4, r3
 8008264:	2500      	movge	r5, #0
 8008266:	2501      	movlt	r5, #1
 8008268:	f7ff fd3a 	bl	8007ce0 <_Balloc>
 800826c:	b920      	cbnz	r0, 8008278 <__mdiff+0x5c>
 800826e:	4b2e      	ldr	r3, [pc, #184]	; (8008328 <__mdiff+0x10c>)
 8008270:	4602      	mov	r2, r0
 8008272:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008276:	e7e5      	b.n	8008244 <__mdiff+0x28>
 8008278:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800827c:	6926      	ldr	r6, [r4, #16]
 800827e:	60c5      	str	r5, [r0, #12]
 8008280:	f104 0914 	add.w	r9, r4, #20
 8008284:	f108 0514 	add.w	r5, r8, #20
 8008288:	f100 0e14 	add.w	lr, r0, #20
 800828c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008290:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008294:	f108 0210 	add.w	r2, r8, #16
 8008298:	46f2      	mov	sl, lr
 800829a:	2100      	movs	r1, #0
 800829c:	f859 3b04 	ldr.w	r3, [r9], #4
 80082a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80082a4:	fa1f f883 	uxth.w	r8, r3
 80082a8:	fa11 f18b 	uxtah	r1, r1, fp
 80082ac:	0c1b      	lsrs	r3, r3, #16
 80082ae:	eba1 0808 	sub.w	r8, r1, r8
 80082b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80082b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80082ba:	fa1f f888 	uxth.w	r8, r8
 80082be:	1419      	asrs	r1, r3, #16
 80082c0:	454e      	cmp	r6, r9
 80082c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80082c6:	f84a 3b04 	str.w	r3, [sl], #4
 80082ca:	d8e7      	bhi.n	800829c <__mdiff+0x80>
 80082cc:	1b33      	subs	r3, r6, r4
 80082ce:	3b15      	subs	r3, #21
 80082d0:	f023 0303 	bic.w	r3, r3, #3
 80082d4:	3304      	adds	r3, #4
 80082d6:	3415      	adds	r4, #21
 80082d8:	42a6      	cmp	r6, r4
 80082da:	bf38      	it	cc
 80082dc:	2304      	movcc	r3, #4
 80082de:	441d      	add	r5, r3
 80082e0:	4473      	add	r3, lr
 80082e2:	469e      	mov	lr, r3
 80082e4:	462e      	mov	r6, r5
 80082e6:	4566      	cmp	r6, ip
 80082e8:	d30e      	bcc.n	8008308 <__mdiff+0xec>
 80082ea:	f10c 0203 	add.w	r2, ip, #3
 80082ee:	1b52      	subs	r2, r2, r5
 80082f0:	f022 0203 	bic.w	r2, r2, #3
 80082f4:	3d03      	subs	r5, #3
 80082f6:	45ac      	cmp	ip, r5
 80082f8:	bf38      	it	cc
 80082fa:	2200      	movcc	r2, #0
 80082fc:	441a      	add	r2, r3
 80082fe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008302:	b17b      	cbz	r3, 8008324 <__mdiff+0x108>
 8008304:	6107      	str	r7, [r0, #16]
 8008306:	e7a3      	b.n	8008250 <__mdiff+0x34>
 8008308:	f856 8b04 	ldr.w	r8, [r6], #4
 800830c:	fa11 f288 	uxtah	r2, r1, r8
 8008310:	1414      	asrs	r4, r2, #16
 8008312:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008316:	b292      	uxth	r2, r2
 8008318:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800831c:	f84e 2b04 	str.w	r2, [lr], #4
 8008320:	1421      	asrs	r1, r4, #16
 8008322:	e7e0      	b.n	80082e6 <__mdiff+0xca>
 8008324:	3f01      	subs	r7, #1
 8008326:	e7ea      	b.n	80082fe <__mdiff+0xe2>
 8008328:	0800965f 	.word	0x0800965f
 800832c:	08009670 	.word	0x08009670

08008330 <__d2b>:
 8008330:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008334:	4689      	mov	r9, r1
 8008336:	2101      	movs	r1, #1
 8008338:	ec57 6b10 	vmov	r6, r7, d0
 800833c:	4690      	mov	r8, r2
 800833e:	f7ff fccf 	bl	8007ce0 <_Balloc>
 8008342:	4604      	mov	r4, r0
 8008344:	b930      	cbnz	r0, 8008354 <__d2b+0x24>
 8008346:	4602      	mov	r2, r0
 8008348:	4b25      	ldr	r3, [pc, #148]	; (80083e0 <__d2b+0xb0>)
 800834a:	4826      	ldr	r0, [pc, #152]	; (80083e4 <__d2b+0xb4>)
 800834c:	f240 310a 	movw	r1, #778	; 0x30a
 8008350:	f000 faac 	bl	80088ac <__assert_func>
 8008354:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008358:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800835c:	bb35      	cbnz	r5, 80083ac <__d2b+0x7c>
 800835e:	2e00      	cmp	r6, #0
 8008360:	9301      	str	r3, [sp, #4]
 8008362:	d028      	beq.n	80083b6 <__d2b+0x86>
 8008364:	4668      	mov	r0, sp
 8008366:	9600      	str	r6, [sp, #0]
 8008368:	f7ff fd82 	bl	8007e70 <__lo0bits>
 800836c:	9900      	ldr	r1, [sp, #0]
 800836e:	b300      	cbz	r0, 80083b2 <__d2b+0x82>
 8008370:	9a01      	ldr	r2, [sp, #4]
 8008372:	f1c0 0320 	rsb	r3, r0, #32
 8008376:	fa02 f303 	lsl.w	r3, r2, r3
 800837a:	430b      	orrs	r3, r1
 800837c:	40c2      	lsrs	r2, r0
 800837e:	6163      	str	r3, [r4, #20]
 8008380:	9201      	str	r2, [sp, #4]
 8008382:	9b01      	ldr	r3, [sp, #4]
 8008384:	61a3      	str	r3, [r4, #24]
 8008386:	2b00      	cmp	r3, #0
 8008388:	bf14      	ite	ne
 800838a:	2202      	movne	r2, #2
 800838c:	2201      	moveq	r2, #1
 800838e:	6122      	str	r2, [r4, #16]
 8008390:	b1d5      	cbz	r5, 80083c8 <__d2b+0x98>
 8008392:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008396:	4405      	add	r5, r0
 8008398:	f8c9 5000 	str.w	r5, [r9]
 800839c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80083a0:	f8c8 0000 	str.w	r0, [r8]
 80083a4:	4620      	mov	r0, r4
 80083a6:	b003      	add	sp, #12
 80083a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80083b0:	e7d5      	b.n	800835e <__d2b+0x2e>
 80083b2:	6161      	str	r1, [r4, #20]
 80083b4:	e7e5      	b.n	8008382 <__d2b+0x52>
 80083b6:	a801      	add	r0, sp, #4
 80083b8:	f7ff fd5a 	bl	8007e70 <__lo0bits>
 80083bc:	9b01      	ldr	r3, [sp, #4]
 80083be:	6163      	str	r3, [r4, #20]
 80083c0:	2201      	movs	r2, #1
 80083c2:	6122      	str	r2, [r4, #16]
 80083c4:	3020      	adds	r0, #32
 80083c6:	e7e3      	b.n	8008390 <__d2b+0x60>
 80083c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80083d0:	f8c9 0000 	str.w	r0, [r9]
 80083d4:	6918      	ldr	r0, [r3, #16]
 80083d6:	f7ff fd2b 	bl	8007e30 <__hi0bits>
 80083da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083de:	e7df      	b.n	80083a0 <__d2b+0x70>
 80083e0:	0800965f 	.word	0x0800965f
 80083e4:	08009670 	.word	0x08009670

080083e8 <_calloc_r>:
 80083e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80083ea:	fba1 2402 	umull	r2, r4, r1, r2
 80083ee:	b94c      	cbnz	r4, 8008404 <_calloc_r+0x1c>
 80083f0:	4611      	mov	r1, r2
 80083f2:	9201      	str	r2, [sp, #4]
 80083f4:	f000 f87a 	bl	80084ec <_malloc_r>
 80083f8:	9a01      	ldr	r2, [sp, #4]
 80083fa:	4605      	mov	r5, r0
 80083fc:	b930      	cbnz	r0, 800840c <_calloc_r+0x24>
 80083fe:	4628      	mov	r0, r5
 8008400:	b003      	add	sp, #12
 8008402:	bd30      	pop	{r4, r5, pc}
 8008404:	220c      	movs	r2, #12
 8008406:	6002      	str	r2, [r0, #0]
 8008408:	2500      	movs	r5, #0
 800840a:	e7f8      	b.n	80083fe <_calloc_r+0x16>
 800840c:	4621      	mov	r1, r4
 800840e:	f7fe f93f 	bl	8006690 <memset>
 8008412:	e7f4      	b.n	80083fe <_calloc_r+0x16>

08008414 <_free_r>:
 8008414:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008416:	2900      	cmp	r1, #0
 8008418:	d044      	beq.n	80084a4 <_free_r+0x90>
 800841a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800841e:	9001      	str	r0, [sp, #4]
 8008420:	2b00      	cmp	r3, #0
 8008422:	f1a1 0404 	sub.w	r4, r1, #4
 8008426:	bfb8      	it	lt
 8008428:	18e4      	addlt	r4, r4, r3
 800842a:	f000 fa9b 	bl	8008964 <__malloc_lock>
 800842e:	4a1e      	ldr	r2, [pc, #120]	; (80084a8 <_free_r+0x94>)
 8008430:	9801      	ldr	r0, [sp, #4]
 8008432:	6813      	ldr	r3, [r2, #0]
 8008434:	b933      	cbnz	r3, 8008444 <_free_r+0x30>
 8008436:	6063      	str	r3, [r4, #4]
 8008438:	6014      	str	r4, [r2, #0]
 800843a:	b003      	add	sp, #12
 800843c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008440:	f000 ba96 	b.w	8008970 <__malloc_unlock>
 8008444:	42a3      	cmp	r3, r4
 8008446:	d908      	bls.n	800845a <_free_r+0x46>
 8008448:	6825      	ldr	r5, [r4, #0]
 800844a:	1961      	adds	r1, r4, r5
 800844c:	428b      	cmp	r3, r1
 800844e:	bf01      	itttt	eq
 8008450:	6819      	ldreq	r1, [r3, #0]
 8008452:	685b      	ldreq	r3, [r3, #4]
 8008454:	1949      	addeq	r1, r1, r5
 8008456:	6021      	streq	r1, [r4, #0]
 8008458:	e7ed      	b.n	8008436 <_free_r+0x22>
 800845a:	461a      	mov	r2, r3
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	b10b      	cbz	r3, 8008464 <_free_r+0x50>
 8008460:	42a3      	cmp	r3, r4
 8008462:	d9fa      	bls.n	800845a <_free_r+0x46>
 8008464:	6811      	ldr	r1, [r2, #0]
 8008466:	1855      	adds	r5, r2, r1
 8008468:	42a5      	cmp	r5, r4
 800846a:	d10b      	bne.n	8008484 <_free_r+0x70>
 800846c:	6824      	ldr	r4, [r4, #0]
 800846e:	4421      	add	r1, r4
 8008470:	1854      	adds	r4, r2, r1
 8008472:	42a3      	cmp	r3, r4
 8008474:	6011      	str	r1, [r2, #0]
 8008476:	d1e0      	bne.n	800843a <_free_r+0x26>
 8008478:	681c      	ldr	r4, [r3, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	6053      	str	r3, [r2, #4]
 800847e:	4421      	add	r1, r4
 8008480:	6011      	str	r1, [r2, #0]
 8008482:	e7da      	b.n	800843a <_free_r+0x26>
 8008484:	d902      	bls.n	800848c <_free_r+0x78>
 8008486:	230c      	movs	r3, #12
 8008488:	6003      	str	r3, [r0, #0]
 800848a:	e7d6      	b.n	800843a <_free_r+0x26>
 800848c:	6825      	ldr	r5, [r4, #0]
 800848e:	1961      	adds	r1, r4, r5
 8008490:	428b      	cmp	r3, r1
 8008492:	bf04      	itt	eq
 8008494:	6819      	ldreq	r1, [r3, #0]
 8008496:	685b      	ldreq	r3, [r3, #4]
 8008498:	6063      	str	r3, [r4, #4]
 800849a:	bf04      	itt	eq
 800849c:	1949      	addeq	r1, r1, r5
 800849e:	6021      	streq	r1, [r4, #0]
 80084a0:	6054      	str	r4, [r2, #4]
 80084a2:	e7ca      	b.n	800843a <_free_r+0x26>
 80084a4:	b003      	add	sp, #12
 80084a6:	bd30      	pop	{r4, r5, pc}
 80084a8:	2000075c 	.word	0x2000075c

080084ac <sbrk_aligned>:
 80084ac:	b570      	push	{r4, r5, r6, lr}
 80084ae:	4e0e      	ldr	r6, [pc, #56]	; (80084e8 <sbrk_aligned+0x3c>)
 80084b0:	460c      	mov	r4, r1
 80084b2:	6831      	ldr	r1, [r6, #0]
 80084b4:	4605      	mov	r5, r0
 80084b6:	b911      	cbnz	r1, 80084be <sbrk_aligned+0x12>
 80084b8:	f000 f9e8 	bl	800888c <_sbrk_r>
 80084bc:	6030      	str	r0, [r6, #0]
 80084be:	4621      	mov	r1, r4
 80084c0:	4628      	mov	r0, r5
 80084c2:	f000 f9e3 	bl	800888c <_sbrk_r>
 80084c6:	1c43      	adds	r3, r0, #1
 80084c8:	d00a      	beq.n	80084e0 <sbrk_aligned+0x34>
 80084ca:	1cc4      	adds	r4, r0, #3
 80084cc:	f024 0403 	bic.w	r4, r4, #3
 80084d0:	42a0      	cmp	r0, r4
 80084d2:	d007      	beq.n	80084e4 <sbrk_aligned+0x38>
 80084d4:	1a21      	subs	r1, r4, r0
 80084d6:	4628      	mov	r0, r5
 80084d8:	f000 f9d8 	bl	800888c <_sbrk_r>
 80084dc:	3001      	adds	r0, #1
 80084de:	d101      	bne.n	80084e4 <sbrk_aligned+0x38>
 80084e0:	f04f 34ff 	mov.w	r4, #4294967295
 80084e4:	4620      	mov	r0, r4
 80084e6:	bd70      	pop	{r4, r5, r6, pc}
 80084e8:	20000760 	.word	0x20000760

080084ec <_malloc_r>:
 80084ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084f0:	1ccd      	adds	r5, r1, #3
 80084f2:	f025 0503 	bic.w	r5, r5, #3
 80084f6:	3508      	adds	r5, #8
 80084f8:	2d0c      	cmp	r5, #12
 80084fa:	bf38      	it	cc
 80084fc:	250c      	movcc	r5, #12
 80084fe:	2d00      	cmp	r5, #0
 8008500:	4607      	mov	r7, r0
 8008502:	db01      	blt.n	8008508 <_malloc_r+0x1c>
 8008504:	42a9      	cmp	r1, r5
 8008506:	d905      	bls.n	8008514 <_malloc_r+0x28>
 8008508:	230c      	movs	r3, #12
 800850a:	603b      	str	r3, [r7, #0]
 800850c:	2600      	movs	r6, #0
 800850e:	4630      	mov	r0, r6
 8008510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008514:	4e2e      	ldr	r6, [pc, #184]	; (80085d0 <_malloc_r+0xe4>)
 8008516:	f000 fa25 	bl	8008964 <__malloc_lock>
 800851a:	6833      	ldr	r3, [r6, #0]
 800851c:	461c      	mov	r4, r3
 800851e:	bb34      	cbnz	r4, 800856e <_malloc_r+0x82>
 8008520:	4629      	mov	r1, r5
 8008522:	4638      	mov	r0, r7
 8008524:	f7ff ffc2 	bl	80084ac <sbrk_aligned>
 8008528:	1c43      	adds	r3, r0, #1
 800852a:	4604      	mov	r4, r0
 800852c:	d14d      	bne.n	80085ca <_malloc_r+0xde>
 800852e:	6834      	ldr	r4, [r6, #0]
 8008530:	4626      	mov	r6, r4
 8008532:	2e00      	cmp	r6, #0
 8008534:	d140      	bne.n	80085b8 <_malloc_r+0xcc>
 8008536:	6823      	ldr	r3, [r4, #0]
 8008538:	4631      	mov	r1, r6
 800853a:	4638      	mov	r0, r7
 800853c:	eb04 0803 	add.w	r8, r4, r3
 8008540:	f000 f9a4 	bl	800888c <_sbrk_r>
 8008544:	4580      	cmp	r8, r0
 8008546:	d13a      	bne.n	80085be <_malloc_r+0xd2>
 8008548:	6821      	ldr	r1, [r4, #0]
 800854a:	3503      	adds	r5, #3
 800854c:	1a6d      	subs	r5, r5, r1
 800854e:	f025 0503 	bic.w	r5, r5, #3
 8008552:	3508      	adds	r5, #8
 8008554:	2d0c      	cmp	r5, #12
 8008556:	bf38      	it	cc
 8008558:	250c      	movcc	r5, #12
 800855a:	4629      	mov	r1, r5
 800855c:	4638      	mov	r0, r7
 800855e:	f7ff ffa5 	bl	80084ac <sbrk_aligned>
 8008562:	3001      	adds	r0, #1
 8008564:	d02b      	beq.n	80085be <_malloc_r+0xd2>
 8008566:	6823      	ldr	r3, [r4, #0]
 8008568:	442b      	add	r3, r5
 800856a:	6023      	str	r3, [r4, #0]
 800856c:	e00e      	b.n	800858c <_malloc_r+0xa0>
 800856e:	6822      	ldr	r2, [r4, #0]
 8008570:	1b52      	subs	r2, r2, r5
 8008572:	d41e      	bmi.n	80085b2 <_malloc_r+0xc6>
 8008574:	2a0b      	cmp	r2, #11
 8008576:	d916      	bls.n	80085a6 <_malloc_r+0xba>
 8008578:	1961      	adds	r1, r4, r5
 800857a:	42a3      	cmp	r3, r4
 800857c:	6025      	str	r5, [r4, #0]
 800857e:	bf18      	it	ne
 8008580:	6059      	strne	r1, [r3, #4]
 8008582:	6863      	ldr	r3, [r4, #4]
 8008584:	bf08      	it	eq
 8008586:	6031      	streq	r1, [r6, #0]
 8008588:	5162      	str	r2, [r4, r5]
 800858a:	604b      	str	r3, [r1, #4]
 800858c:	4638      	mov	r0, r7
 800858e:	f104 060b 	add.w	r6, r4, #11
 8008592:	f000 f9ed 	bl	8008970 <__malloc_unlock>
 8008596:	f026 0607 	bic.w	r6, r6, #7
 800859a:	1d23      	adds	r3, r4, #4
 800859c:	1af2      	subs	r2, r6, r3
 800859e:	d0b6      	beq.n	800850e <_malloc_r+0x22>
 80085a0:	1b9b      	subs	r3, r3, r6
 80085a2:	50a3      	str	r3, [r4, r2]
 80085a4:	e7b3      	b.n	800850e <_malloc_r+0x22>
 80085a6:	6862      	ldr	r2, [r4, #4]
 80085a8:	42a3      	cmp	r3, r4
 80085aa:	bf0c      	ite	eq
 80085ac:	6032      	streq	r2, [r6, #0]
 80085ae:	605a      	strne	r2, [r3, #4]
 80085b0:	e7ec      	b.n	800858c <_malloc_r+0xa0>
 80085b2:	4623      	mov	r3, r4
 80085b4:	6864      	ldr	r4, [r4, #4]
 80085b6:	e7b2      	b.n	800851e <_malloc_r+0x32>
 80085b8:	4634      	mov	r4, r6
 80085ba:	6876      	ldr	r6, [r6, #4]
 80085bc:	e7b9      	b.n	8008532 <_malloc_r+0x46>
 80085be:	230c      	movs	r3, #12
 80085c0:	603b      	str	r3, [r7, #0]
 80085c2:	4638      	mov	r0, r7
 80085c4:	f000 f9d4 	bl	8008970 <__malloc_unlock>
 80085c8:	e7a1      	b.n	800850e <_malloc_r+0x22>
 80085ca:	6025      	str	r5, [r4, #0]
 80085cc:	e7de      	b.n	800858c <_malloc_r+0xa0>
 80085ce:	bf00      	nop
 80085d0:	2000075c 	.word	0x2000075c

080085d4 <__ssputs_r>:
 80085d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085d8:	688e      	ldr	r6, [r1, #8]
 80085da:	429e      	cmp	r6, r3
 80085dc:	4682      	mov	sl, r0
 80085de:	460c      	mov	r4, r1
 80085e0:	4690      	mov	r8, r2
 80085e2:	461f      	mov	r7, r3
 80085e4:	d838      	bhi.n	8008658 <__ssputs_r+0x84>
 80085e6:	898a      	ldrh	r2, [r1, #12]
 80085e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80085ec:	d032      	beq.n	8008654 <__ssputs_r+0x80>
 80085ee:	6825      	ldr	r5, [r4, #0]
 80085f0:	6909      	ldr	r1, [r1, #16]
 80085f2:	eba5 0901 	sub.w	r9, r5, r1
 80085f6:	6965      	ldr	r5, [r4, #20]
 80085f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008600:	3301      	adds	r3, #1
 8008602:	444b      	add	r3, r9
 8008604:	106d      	asrs	r5, r5, #1
 8008606:	429d      	cmp	r5, r3
 8008608:	bf38      	it	cc
 800860a:	461d      	movcc	r5, r3
 800860c:	0553      	lsls	r3, r2, #21
 800860e:	d531      	bpl.n	8008674 <__ssputs_r+0xa0>
 8008610:	4629      	mov	r1, r5
 8008612:	f7ff ff6b 	bl	80084ec <_malloc_r>
 8008616:	4606      	mov	r6, r0
 8008618:	b950      	cbnz	r0, 8008630 <__ssputs_r+0x5c>
 800861a:	230c      	movs	r3, #12
 800861c:	f8ca 3000 	str.w	r3, [sl]
 8008620:	89a3      	ldrh	r3, [r4, #12]
 8008622:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008626:	81a3      	strh	r3, [r4, #12]
 8008628:	f04f 30ff 	mov.w	r0, #4294967295
 800862c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008630:	6921      	ldr	r1, [r4, #16]
 8008632:	464a      	mov	r2, r9
 8008634:	f7ff fb46 	bl	8007cc4 <memcpy>
 8008638:	89a3      	ldrh	r3, [r4, #12]
 800863a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800863e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008642:	81a3      	strh	r3, [r4, #12]
 8008644:	6126      	str	r6, [r4, #16]
 8008646:	6165      	str	r5, [r4, #20]
 8008648:	444e      	add	r6, r9
 800864a:	eba5 0509 	sub.w	r5, r5, r9
 800864e:	6026      	str	r6, [r4, #0]
 8008650:	60a5      	str	r5, [r4, #8]
 8008652:	463e      	mov	r6, r7
 8008654:	42be      	cmp	r6, r7
 8008656:	d900      	bls.n	800865a <__ssputs_r+0x86>
 8008658:	463e      	mov	r6, r7
 800865a:	6820      	ldr	r0, [r4, #0]
 800865c:	4632      	mov	r2, r6
 800865e:	4641      	mov	r1, r8
 8008660:	f000 f966 	bl	8008930 <memmove>
 8008664:	68a3      	ldr	r3, [r4, #8]
 8008666:	1b9b      	subs	r3, r3, r6
 8008668:	60a3      	str	r3, [r4, #8]
 800866a:	6823      	ldr	r3, [r4, #0]
 800866c:	4433      	add	r3, r6
 800866e:	6023      	str	r3, [r4, #0]
 8008670:	2000      	movs	r0, #0
 8008672:	e7db      	b.n	800862c <__ssputs_r+0x58>
 8008674:	462a      	mov	r2, r5
 8008676:	f000 f981 	bl	800897c <_realloc_r>
 800867a:	4606      	mov	r6, r0
 800867c:	2800      	cmp	r0, #0
 800867e:	d1e1      	bne.n	8008644 <__ssputs_r+0x70>
 8008680:	6921      	ldr	r1, [r4, #16]
 8008682:	4650      	mov	r0, sl
 8008684:	f7ff fec6 	bl	8008414 <_free_r>
 8008688:	e7c7      	b.n	800861a <__ssputs_r+0x46>
	...

0800868c <_svfiprintf_r>:
 800868c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008690:	4698      	mov	r8, r3
 8008692:	898b      	ldrh	r3, [r1, #12]
 8008694:	061b      	lsls	r3, r3, #24
 8008696:	b09d      	sub	sp, #116	; 0x74
 8008698:	4607      	mov	r7, r0
 800869a:	460d      	mov	r5, r1
 800869c:	4614      	mov	r4, r2
 800869e:	d50e      	bpl.n	80086be <_svfiprintf_r+0x32>
 80086a0:	690b      	ldr	r3, [r1, #16]
 80086a2:	b963      	cbnz	r3, 80086be <_svfiprintf_r+0x32>
 80086a4:	2140      	movs	r1, #64	; 0x40
 80086a6:	f7ff ff21 	bl	80084ec <_malloc_r>
 80086aa:	6028      	str	r0, [r5, #0]
 80086ac:	6128      	str	r0, [r5, #16]
 80086ae:	b920      	cbnz	r0, 80086ba <_svfiprintf_r+0x2e>
 80086b0:	230c      	movs	r3, #12
 80086b2:	603b      	str	r3, [r7, #0]
 80086b4:	f04f 30ff 	mov.w	r0, #4294967295
 80086b8:	e0d1      	b.n	800885e <_svfiprintf_r+0x1d2>
 80086ba:	2340      	movs	r3, #64	; 0x40
 80086bc:	616b      	str	r3, [r5, #20]
 80086be:	2300      	movs	r3, #0
 80086c0:	9309      	str	r3, [sp, #36]	; 0x24
 80086c2:	2320      	movs	r3, #32
 80086c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80086cc:	2330      	movs	r3, #48	; 0x30
 80086ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008878 <_svfiprintf_r+0x1ec>
 80086d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086d6:	f04f 0901 	mov.w	r9, #1
 80086da:	4623      	mov	r3, r4
 80086dc:	469a      	mov	sl, r3
 80086de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086e2:	b10a      	cbz	r2, 80086e8 <_svfiprintf_r+0x5c>
 80086e4:	2a25      	cmp	r2, #37	; 0x25
 80086e6:	d1f9      	bne.n	80086dc <_svfiprintf_r+0x50>
 80086e8:	ebba 0b04 	subs.w	fp, sl, r4
 80086ec:	d00b      	beq.n	8008706 <_svfiprintf_r+0x7a>
 80086ee:	465b      	mov	r3, fp
 80086f0:	4622      	mov	r2, r4
 80086f2:	4629      	mov	r1, r5
 80086f4:	4638      	mov	r0, r7
 80086f6:	f7ff ff6d 	bl	80085d4 <__ssputs_r>
 80086fa:	3001      	adds	r0, #1
 80086fc:	f000 80aa 	beq.w	8008854 <_svfiprintf_r+0x1c8>
 8008700:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008702:	445a      	add	r2, fp
 8008704:	9209      	str	r2, [sp, #36]	; 0x24
 8008706:	f89a 3000 	ldrb.w	r3, [sl]
 800870a:	2b00      	cmp	r3, #0
 800870c:	f000 80a2 	beq.w	8008854 <_svfiprintf_r+0x1c8>
 8008710:	2300      	movs	r3, #0
 8008712:	f04f 32ff 	mov.w	r2, #4294967295
 8008716:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800871a:	f10a 0a01 	add.w	sl, sl, #1
 800871e:	9304      	str	r3, [sp, #16]
 8008720:	9307      	str	r3, [sp, #28]
 8008722:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008726:	931a      	str	r3, [sp, #104]	; 0x68
 8008728:	4654      	mov	r4, sl
 800872a:	2205      	movs	r2, #5
 800872c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008730:	4851      	ldr	r0, [pc, #324]	; (8008878 <_svfiprintf_r+0x1ec>)
 8008732:	f7f7 fd75 	bl	8000220 <memchr>
 8008736:	9a04      	ldr	r2, [sp, #16]
 8008738:	b9d8      	cbnz	r0, 8008772 <_svfiprintf_r+0xe6>
 800873a:	06d0      	lsls	r0, r2, #27
 800873c:	bf44      	itt	mi
 800873e:	2320      	movmi	r3, #32
 8008740:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008744:	0711      	lsls	r1, r2, #28
 8008746:	bf44      	itt	mi
 8008748:	232b      	movmi	r3, #43	; 0x2b
 800874a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800874e:	f89a 3000 	ldrb.w	r3, [sl]
 8008752:	2b2a      	cmp	r3, #42	; 0x2a
 8008754:	d015      	beq.n	8008782 <_svfiprintf_r+0xf6>
 8008756:	9a07      	ldr	r2, [sp, #28]
 8008758:	4654      	mov	r4, sl
 800875a:	2000      	movs	r0, #0
 800875c:	f04f 0c0a 	mov.w	ip, #10
 8008760:	4621      	mov	r1, r4
 8008762:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008766:	3b30      	subs	r3, #48	; 0x30
 8008768:	2b09      	cmp	r3, #9
 800876a:	d94e      	bls.n	800880a <_svfiprintf_r+0x17e>
 800876c:	b1b0      	cbz	r0, 800879c <_svfiprintf_r+0x110>
 800876e:	9207      	str	r2, [sp, #28]
 8008770:	e014      	b.n	800879c <_svfiprintf_r+0x110>
 8008772:	eba0 0308 	sub.w	r3, r0, r8
 8008776:	fa09 f303 	lsl.w	r3, r9, r3
 800877a:	4313      	orrs	r3, r2
 800877c:	9304      	str	r3, [sp, #16]
 800877e:	46a2      	mov	sl, r4
 8008780:	e7d2      	b.n	8008728 <_svfiprintf_r+0x9c>
 8008782:	9b03      	ldr	r3, [sp, #12]
 8008784:	1d19      	adds	r1, r3, #4
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	9103      	str	r1, [sp, #12]
 800878a:	2b00      	cmp	r3, #0
 800878c:	bfbb      	ittet	lt
 800878e:	425b      	neglt	r3, r3
 8008790:	f042 0202 	orrlt.w	r2, r2, #2
 8008794:	9307      	strge	r3, [sp, #28]
 8008796:	9307      	strlt	r3, [sp, #28]
 8008798:	bfb8      	it	lt
 800879a:	9204      	strlt	r2, [sp, #16]
 800879c:	7823      	ldrb	r3, [r4, #0]
 800879e:	2b2e      	cmp	r3, #46	; 0x2e
 80087a0:	d10c      	bne.n	80087bc <_svfiprintf_r+0x130>
 80087a2:	7863      	ldrb	r3, [r4, #1]
 80087a4:	2b2a      	cmp	r3, #42	; 0x2a
 80087a6:	d135      	bne.n	8008814 <_svfiprintf_r+0x188>
 80087a8:	9b03      	ldr	r3, [sp, #12]
 80087aa:	1d1a      	adds	r2, r3, #4
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	9203      	str	r2, [sp, #12]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	bfb8      	it	lt
 80087b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80087b8:	3402      	adds	r4, #2
 80087ba:	9305      	str	r3, [sp, #20]
 80087bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008888 <_svfiprintf_r+0x1fc>
 80087c0:	7821      	ldrb	r1, [r4, #0]
 80087c2:	2203      	movs	r2, #3
 80087c4:	4650      	mov	r0, sl
 80087c6:	f7f7 fd2b 	bl	8000220 <memchr>
 80087ca:	b140      	cbz	r0, 80087de <_svfiprintf_r+0x152>
 80087cc:	2340      	movs	r3, #64	; 0x40
 80087ce:	eba0 000a 	sub.w	r0, r0, sl
 80087d2:	fa03 f000 	lsl.w	r0, r3, r0
 80087d6:	9b04      	ldr	r3, [sp, #16]
 80087d8:	4303      	orrs	r3, r0
 80087da:	3401      	adds	r4, #1
 80087dc:	9304      	str	r3, [sp, #16]
 80087de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087e2:	4826      	ldr	r0, [pc, #152]	; (800887c <_svfiprintf_r+0x1f0>)
 80087e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087e8:	2206      	movs	r2, #6
 80087ea:	f7f7 fd19 	bl	8000220 <memchr>
 80087ee:	2800      	cmp	r0, #0
 80087f0:	d038      	beq.n	8008864 <_svfiprintf_r+0x1d8>
 80087f2:	4b23      	ldr	r3, [pc, #140]	; (8008880 <_svfiprintf_r+0x1f4>)
 80087f4:	bb1b      	cbnz	r3, 800883e <_svfiprintf_r+0x1b2>
 80087f6:	9b03      	ldr	r3, [sp, #12]
 80087f8:	3307      	adds	r3, #7
 80087fa:	f023 0307 	bic.w	r3, r3, #7
 80087fe:	3308      	adds	r3, #8
 8008800:	9303      	str	r3, [sp, #12]
 8008802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008804:	4433      	add	r3, r6
 8008806:	9309      	str	r3, [sp, #36]	; 0x24
 8008808:	e767      	b.n	80086da <_svfiprintf_r+0x4e>
 800880a:	fb0c 3202 	mla	r2, ip, r2, r3
 800880e:	460c      	mov	r4, r1
 8008810:	2001      	movs	r0, #1
 8008812:	e7a5      	b.n	8008760 <_svfiprintf_r+0xd4>
 8008814:	2300      	movs	r3, #0
 8008816:	3401      	adds	r4, #1
 8008818:	9305      	str	r3, [sp, #20]
 800881a:	4619      	mov	r1, r3
 800881c:	f04f 0c0a 	mov.w	ip, #10
 8008820:	4620      	mov	r0, r4
 8008822:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008826:	3a30      	subs	r2, #48	; 0x30
 8008828:	2a09      	cmp	r2, #9
 800882a:	d903      	bls.n	8008834 <_svfiprintf_r+0x1a8>
 800882c:	2b00      	cmp	r3, #0
 800882e:	d0c5      	beq.n	80087bc <_svfiprintf_r+0x130>
 8008830:	9105      	str	r1, [sp, #20]
 8008832:	e7c3      	b.n	80087bc <_svfiprintf_r+0x130>
 8008834:	fb0c 2101 	mla	r1, ip, r1, r2
 8008838:	4604      	mov	r4, r0
 800883a:	2301      	movs	r3, #1
 800883c:	e7f0      	b.n	8008820 <_svfiprintf_r+0x194>
 800883e:	ab03      	add	r3, sp, #12
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	462a      	mov	r2, r5
 8008844:	4b0f      	ldr	r3, [pc, #60]	; (8008884 <_svfiprintf_r+0x1f8>)
 8008846:	a904      	add	r1, sp, #16
 8008848:	4638      	mov	r0, r7
 800884a:	f7fd ffc9 	bl	80067e0 <_printf_float>
 800884e:	1c42      	adds	r2, r0, #1
 8008850:	4606      	mov	r6, r0
 8008852:	d1d6      	bne.n	8008802 <_svfiprintf_r+0x176>
 8008854:	89ab      	ldrh	r3, [r5, #12]
 8008856:	065b      	lsls	r3, r3, #25
 8008858:	f53f af2c 	bmi.w	80086b4 <_svfiprintf_r+0x28>
 800885c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800885e:	b01d      	add	sp, #116	; 0x74
 8008860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008864:	ab03      	add	r3, sp, #12
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	462a      	mov	r2, r5
 800886a:	4b06      	ldr	r3, [pc, #24]	; (8008884 <_svfiprintf_r+0x1f8>)
 800886c:	a904      	add	r1, sp, #16
 800886e:	4638      	mov	r0, r7
 8008870:	f7fe fa5a 	bl	8006d28 <_printf_i>
 8008874:	e7eb      	b.n	800884e <_svfiprintf_r+0x1c2>
 8008876:	bf00      	nop
 8008878:	080097cc 	.word	0x080097cc
 800887c:	080097d6 	.word	0x080097d6
 8008880:	080067e1 	.word	0x080067e1
 8008884:	080085d5 	.word	0x080085d5
 8008888:	080097d2 	.word	0x080097d2

0800888c <_sbrk_r>:
 800888c:	b538      	push	{r3, r4, r5, lr}
 800888e:	4d06      	ldr	r5, [pc, #24]	; (80088a8 <_sbrk_r+0x1c>)
 8008890:	2300      	movs	r3, #0
 8008892:	4604      	mov	r4, r0
 8008894:	4608      	mov	r0, r1
 8008896:	602b      	str	r3, [r5, #0]
 8008898:	f000 fe1e 	bl	80094d8 <_sbrk>
 800889c:	1c43      	adds	r3, r0, #1
 800889e:	d102      	bne.n	80088a6 <_sbrk_r+0x1a>
 80088a0:	682b      	ldr	r3, [r5, #0]
 80088a2:	b103      	cbz	r3, 80088a6 <_sbrk_r+0x1a>
 80088a4:	6023      	str	r3, [r4, #0]
 80088a6:	bd38      	pop	{r3, r4, r5, pc}
 80088a8:	20000764 	.word	0x20000764

080088ac <__assert_func>:
 80088ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088ae:	4614      	mov	r4, r2
 80088b0:	461a      	mov	r2, r3
 80088b2:	4b09      	ldr	r3, [pc, #36]	; (80088d8 <__assert_func+0x2c>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4605      	mov	r5, r0
 80088b8:	68d8      	ldr	r0, [r3, #12]
 80088ba:	b14c      	cbz	r4, 80088d0 <__assert_func+0x24>
 80088bc:	4b07      	ldr	r3, [pc, #28]	; (80088dc <__assert_func+0x30>)
 80088be:	9100      	str	r1, [sp, #0]
 80088c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80088c4:	4906      	ldr	r1, [pc, #24]	; (80088e0 <__assert_func+0x34>)
 80088c6:	462b      	mov	r3, r5
 80088c8:	f000 f80e 	bl	80088e8 <fiprintf>
 80088cc:	f000 faac 	bl	8008e28 <abort>
 80088d0:	4b04      	ldr	r3, [pc, #16]	; (80088e4 <__assert_func+0x38>)
 80088d2:	461c      	mov	r4, r3
 80088d4:	e7f3      	b.n	80088be <__assert_func+0x12>
 80088d6:	bf00      	nop
 80088d8:	2000000c 	.word	0x2000000c
 80088dc:	080097dd 	.word	0x080097dd
 80088e0:	080097ea 	.word	0x080097ea
 80088e4:	08009818 	.word	0x08009818

080088e8 <fiprintf>:
 80088e8:	b40e      	push	{r1, r2, r3}
 80088ea:	b503      	push	{r0, r1, lr}
 80088ec:	4601      	mov	r1, r0
 80088ee:	ab03      	add	r3, sp, #12
 80088f0:	4805      	ldr	r0, [pc, #20]	; (8008908 <fiprintf+0x20>)
 80088f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80088f6:	6800      	ldr	r0, [r0, #0]
 80088f8:	9301      	str	r3, [sp, #4]
 80088fa:	f000 f897 	bl	8008a2c <_vfiprintf_r>
 80088fe:	b002      	add	sp, #8
 8008900:	f85d eb04 	ldr.w	lr, [sp], #4
 8008904:	b003      	add	sp, #12
 8008906:	4770      	bx	lr
 8008908:	2000000c 	.word	0x2000000c

0800890c <__ascii_mbtowc>:
 800890c:	b082      	sub	sp, #8
 800890e:	b901      	cbnz	r1, 8008912 <__ascii_mbtowc+0x6>
 8008910:	a901      	add	r1, sp, #4
 8008912:	b142      	cbz	r2, 8008926 <__ascii_mbtowc+0x1a>
 8008914:	b14b      	cbz	r3, 800892a <__ascii_mbtowc+0x1e>
 8008916:	7813      	ldrb	r3, [r2, #0]
 8008918:	600b      	str	r3, [r1, #0]
 800891a:	7812      	ldrb	r2, [r2, #0]
 800891c:	1e10      	subs	r0, r2, #0
 800891e:	bf18      	it	ne
 8008920:	2001      	movne	r0, #1
 8008922:	b002      	add	sp, #8
 8008924:	4770      	bx	lr
 8008926:	4610      	mov	r0, r2
 8008928:	e7fb      	b.n	8008922 <__ascii_mbtowc+0x16>
 800892a:	f06f 0001 	mvn.w	r0, #1
 800892e:	e7f8      	b.n	8008922 <__ascii_mbtowc+0x16>

08008930 <memmove>:
 8008930:	4288      	cmp	r0, r1
 8008932:	b510      	push	{r4, lr}
 8008934:	eb01 0402 	add.w	r4, r1, r2
 8008938:	d902      	bls.n	8008940 <memmove+0x10>
 800893a:	4284      	cmp	r4, r0
 800893c:	4623      	mov	r3, r4
 800893e:	d807      	bhi.n	8008950 <memmove+0x20>
 8008940:	1e43      	subs	r3, r0, #1
 8008942:	42a1      	cmp	r1, r4
 8008944:	d008      	beq.n	8008958 <memmove+0x28>
 8008946:	f811 2b01 	ldrb.w	r2, [r1], #1
 800894a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800894e:	e7f8      	b.n	8008942 <memmove+0x12>
 8008950:	4402      	add	r2, r0
 8008952:	4601      	mov	r1, r0
 8008954:	428a      	cmp	r2, r1
 8008956:	d100      	bne.n	800895a <memmove+0x2a>
 8008958:	bd10      	pop	{r4, pc}
 800895a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800895e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008962:	e7f7      	b.n	8008954 <memmove+0x24>

08008964 <__malloc_lock>:
 8008964:	4801      	ldr	r0, [pc, #4]	; (800896c <__malloc_lock+0x8>)
 8008966:	f000 bc1f 	b.w	80091a8 <__retarget_lock_acquire_recursive>
 800896a:	bf00      	nop
 800896c:	20000768 	.word	0x20000768

08008970 <__malloc_unlock>:
 8008970:	4801      	ldr	r0, [pc, #4]	; (8008978 <__malloc_unlock+0x8>)
 8008972:	f000 bc1a 	b.w	80091aa <__retarget_lock_release_recursive>
 8008976:	bf00      	nop
 8008978:	20000768 	.word	0x20000768

0800897c <_realloc_r>:
 800897c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008980:	4680      	mov	r8, r0
 8008982:	4614      	mov	r4, r2
 8008984:	460e      	mov	r6, r1
 8008986:	b921      	cbnz	r1, 8008992 <_realloc_r+0x16>
 8008988:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800898c:	4611      	mov	r1, r2
 800898e:	f7ff bdad 	b.w	80084ec <_malloc_r>
 8008992:	b92a      	cbnz	r2, 80089a0 <_realloc_r+0x24>
 8008994:	f7ff fd3e 	bl	8008414 <_free_r>
 8008998:	4625      	mov	r5, r4
 800899a:	4628      	mov	r0, r5
 800899c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089a0:	f000 fc6a 	bl	8009278 <_malloc_usable_size_r>
 80089a4:	4284      	cmp	r4, r0
 80089a6:	4607      	mov	r7, r0
 80089a8:	d802      	bhi.n	80089b0 <_realloc_r+0x34>
 80089aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089ae:	d812      	bhi.n	80089d6 <_realloc_r+0x5a>
 80089b0:	4621      	mov	r1, r4
 80089b2:	4640      	mov	r0, r8
 80089b4:	f7ff fd9a 	bl	80084ec <_malloc_r>
 80089b8:	4605      	mov	r5, r0
 80089ba:	2800      	cmp	r0, #0
 80089bc:	d0ed      	beq.n	800899a <_realloc_r+0x1e>
 80089be:	42bc      	cmp	r4, r7
 80089c0:	4622      	mov	r2, r4
 80089c2:	4631      	mov	r1, r6
 80089c4:	bf28      	it	cs
 80089c6:	463a      	movcs	r2, r7
 80089c8:	f7ff f97c 	bl	8007cc4 <memcpy>
 80089cc:	4631      	mov	r1, r6
 80089ce:	4640      	mov	r0, r8
 80089d0:	f7ff fd20 	bl	8008414 <_free_r>
 80089d4:	e7e1      	b.n	800899a <_realloc_r+0x1e>
 80089d6:	4635      	mov	r5, r6
 80089d8:	e7df      	b.n	800899a <_realloc_r+0x1e>

080089da <__sfputc_r>:
 80089da:	6893      	ldr	r3, [r2, #8]
 80089dc:	3b01      	subs	r3, #1
 80089de:	2b00      	cmp	r3, #0
 80089e0:	b410      	push	{r4}
 80089e2:	6093      	str	r3, [r2, #8]
 80089e4:	da08      	bge.n	80089f8 <__sfputc_r+0x1e>
 80089e6:	6994      	ldr	r4, [r2, #24]
 80089e8:	42a3      	cmp	r3, r4
 80089ea:	db01      	blt.n	80089f0 <__sfputc_r+0x16>
 80089ec:	290a      	cmp	r1, #10
 80089ee:	d103      	bne.n	80089f8 <__sfputc_r+0x1e>
 80089f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089f4:	f000 b94a 	b.w	8008c8c <__swbuf_r>
 80089f8:	6813      	ldr	r3, [r2, #0]
 80089fa:	1c58      	adds	r0, r3, #1
 80089fc:	6010      	str	r0, [r2, #0]
 80089fe:	7019      	strb	r1, [r3, #0]
 8008a00:	4608      	mov	r0, r1
 8008a02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <__sfputs_r>:
 8008a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a0a:	4606      	mov	r6, r0
 8008a0c:	460f      	mov	r7, r1
 8008a0e:	4614      	mov	r4, r2
 8008a10:	18d5      	adds	r5, r2, r3
 8008a12:	42ac      	cmp	r4, r5
 8008a14:	d101      	bne.n	8008a1a <__sfputs_r+0x12>
 8008a16:	2000      	movs	r0, #0
 8008a18:	e007      	b.n	8008a2a <__sfputs_r+0x22>
 8008a1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a1e:	463a      	mov	r2, r7
 8008a20:	4630      	mov	r0, r6
 8008a22:	f7ff ffda 	bl	80089da <__sfputc_r>
 8008a26:	1c43      	adds	r3, r0, #1
 8008a28:	d1f3      	bne.n	8008a12 <__sfputs_r+0xa>
 8008a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a2c <_vfiprintf_r>:
 8008a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a30:	460d      	mov	r5, r1
 8008a32:	b09d      	sub	sp, #116	; 0x74
 8008a34:	4614      	mov	r4, r2
 8008a36:	4698      	mov	r8, r3
 8008a38:	4606      	mov	r6, r0
 8008a3a:	b118      	cbz	r0, 8008a44 <_vfiprintf_r+0x18>
 8008a3c:	6983      	ldr	r3, [r0, #24]
 8008a3e:	b90b      	cbnz	r3, 8008a44 <_vfiprintf_r+0x18>
 8008a40:	f000 fb14 	bl	800906c <__sinit>
 8008a44:	4b89      	ldr	r3, [pc, #548]	; (8008c6c <_vfiprintf_r+0x240>)
 8008a46:	429d      	cmp	r5, r3
 8008a48:	d11b      	bne.n	8008a82 <_vfiprintf_r+0x56>
 8008a4a:	6875      	ldr	r5, [r6, #4]
 8008a4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a4e:	07d9      	lsls	r1, r3, #31
 8008a50:	d405      	bmi.n	8008a5e <_vfiprintf_r+0x32>
 8008a52:	89ab      	ldrh	r3, [r5, #12]
 8008a54:	059a      	lsls	r2, r3, #22
 8008a56:	d402      	bmi.n	8008a5e <_vfiprintf_r+0x32>
 8008a58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a5a:	f000 fba5 	bl	80091a8 <__retarget_lock_acquire_recursive>
 8008a5e:	89ab      	ldrh	r3, [r5, #12]
 8008a60:	071b      	lsls	r3, r3, #28
 8008a62:	d501      	bpl.n	8008a68 <_vfiprintf_r+0x3c>
 8008a64:	692b      	ldr	r3, [r5, #16]
 8008a66:	b9eb      	cbnz	r3, 8008aa4 <_vfiprintf_r+0x78>
 8008a68:	4629      	mov	r1, r5
 8008a6a:	4630      	mov	r0, r6
 8008a6c:	f000 f96e 	bl	8008d4c <__swsetup_r>
 8008a70:	b1c0      	cbz	r0, 8008aa4 <_vfiprintf_r+0x78>
 8008a72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a74:	07dc      	lsls	r4, r3, #31
 8008a76:	d50e      	bpl.n	8008a96 <_vfiprintf_r+0x6a>
 8008a78:	f04f 30ff 	mov.w	r0, #4294967295
 8008a7c:	b01d      	add	sp, #116	; 0x74
 8008a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a82:	4b7b      	ldr	r3, [pc, #492]	; (8008c70 <_vfiprintf_r+0x244>)
 8008a84:	429d      	cmp	r5, r3
 8008a86:	d101      	bne.n	8008a8c <_vfiprintf_r+0x60>
 8008a88:	68b5      	ldr	r5, [r6, #8]
 8008a8a:	e7df      	b.n	8008a4c <_vfiprintf_r+0x20>
 8008a8c:	4b79      	ldr	r3, [pc, #484]	; (8008c74 <_vfiprintf_r+0x248>)
 8008a8e:	429d      	cmp	r5, r3
 8008a90:	bf08      	it	eq
 8008a92:	68f5      	ldreq	r5, [r6, #12]
 8008a94:	e7da      	b.n	8008a4c <_vfiprintf_r+0x20>
 8008a96:	89ab      	ldrh	r3, [r5, #12]
 8008a98:	0598      	lsls	r0, r3, #22
 8008a9a:	d4ed      	bmi.n	8008a78 <_vfiprintf_r+0x4c>
 8008a9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a9e:	f000 fb84 	bl	80091aa <__retarget_lock_release_recursive>
 8008aa2:	e7e9      	b.n	8008a78 <_vfiprintf_r+0x4c>
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	9309      	str	r3, [sp, #36]	; 0x24
 8008aa8:	2320      	movs	r3, #32
 8008aaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008aae:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ab2:	2330      	movs	r3, #48	; 0x30
 8008ab4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008c78 <_vfiprintf_r+0x24c>
 8008ab8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008abc:	f04f 0901 	mov.w	r9, #1
 8008ac0:	4623      	mov	r3, r4
 8008ac2:	469a      	mov	sl, r3
 8008ac4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ac8:	b10a      	cbz	r2, 8008ace <_vfiprintf_r+0xa2>
 8008aca:	2a25      	cmp	r2, #37	; 0x25
 8008acc:	d1f9      	bne.n	8008ac2 <_vfiprintf_r+0x96>
 8008ace:	ebba 0b04 	subs.w	fp, sl, r4
 8008ad2:	d00b      	beq.n	8008aec <_vfiprintf_r+0xc0>
 8008ad4:	465b      	mov	r3, fp
 8008ad6:	4622      	mov	r2, r4
 8008ad8:	4629      	mov	r1, r5
 8008ada:	4630      	mov	r0, r6
 8008adc:	f7ff ff94 	bl	8008a08 <__sfputs_r>
 8008ae0:	3001      	adds	r0, #1
 8008ae2:	f000 80aa 	beq.w	8008c3a <_vfiprintf_r+0x20e>
 8008ae6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ae8:	445a      	add	r2, fp
 8008aea:	9209      	str	r2, [sp, #36]	; 0x24
 8008aec:	f89a 3000 	ldrb.w	r3, [sl]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f000 80a2 	beq.w	8008c3a <_vfiprintf_r+0x20e>
 8008af6:	2300      	movs	r3, #0
 8008af8:	f04f 32ff 	mov.w	r2, #4294967295
 8008afc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b00:	f10a 0a01 	add.w	sl, sl, #1
 8008b04:	9304      	str	r3, [sp, #16]
 8008b06:	9307      	str	r3, [sp, #28]
 8008b08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b0c:	931a      	str	r3, [sp, #104]	; 0x68
 8008b0e:	4654      	mov	r4, sl
 8008b10:	2205      	movs	r2, #5
 8008b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b16:	4858      	ldr	r0, [pc, #352]	; (8008c78 <_vfiprintf_r+0x24c>)
 8008b18:	f7f7 fb82 	bl	8000220 <memchr>
 8008b1c:	9a04      	ldr	r2, [sp, #16]
 8008b1e:	b9d8      	cbnz	r0, 8008b58 <_vfiprintf_r+0x12c>
 8008b20:	06d1      	lsls	r1, r2, #27
 8008b22:	bf44      	itt	mi
 8008b24:	2320      	movmi	r3, #32
 8008b26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b2a:	0713      	lsls	r3, r2, #28
 8008b2c:	bf44      	itt	mi
 8008b2e:	232b      	movmi	r3, #43	; 0x2b
 8008b30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b34:	f89a 3000 	ldrb.w	r3, [sl]
 8008b38:	2b2a      	cmp	r3, #42	; 0x2a
 8008b3a:	d015      	beq.n	8008b68 <_vfiprintf_r+0x13c>
 8008b3c:	9a07      	ldr	r2, [sp, #28]
 8008b3e:	4654      	mov	r4, sl
 8008b40:	2000      	movs	r0, #0
 8008b42:	f04f 0c0a 	mov.w	ip, #10
 8008b46:	4621      	mov	r1, r4
 8008b48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b4c:	3b30      	subs	r3, #48	; 0x30
 8008b4e:	2b09      	cmp	r3, #9
 8008b50:	d94e      	bls.n	8008bf0 <_vfiprintf_r+0x1c4>
 8008b52:	b1b0      	cbz	r0, 8008b82 <_vfiprintf_r+0x156>
 8008b54:	9207      	str	r2, [sp, #28]
 8008b56:	e014      	b.n	8008b82 <_vfiprintf_r+0x156>
 8008b58:	eba0 0308 	sub.w	r3, r0, r8
 8008b5c:	fa09 f303 	lsl.w	r3, r9, r3
 8008b60:	4313      	orrs	r3, r2
 8008b62:	9304      	str	r3, [sp, #16]
 8008b64:	46a2      	mov	sl, r4
 8008b66:	e7d2      	b.n	8008b0e <_vfiprintf_r+0xe2>
 8008b68:	9b03      	ldr	r3, [sp, #12]
 8008b6a:	1d19      	adds	r1, r3, #4
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	9103      	str	r1, [sp, #12]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	bfbb      	ittet	lt
 8008b74:	425b      	neglt	r3, r3
 8008b76:	f042 0202 	orrlt.w	r2, r2, #2
 8008b7a:	9307      	strge	r3, [sp, #28]
 8008b7c:	9307      	strlt	r3, [sp, #28]
 8008b7e:	bfb8      	it	lt
 8008b80:	9204      	strlt	r2, [sp, #16]
 8008b82:	7823      	ldrb	r3, [r4, #0]
 8008b84:	2b2e      	cmp	r3, #46	; 0x2e
 8008b86:	d10c      	bne.n	8008ba2 <_vfiprintf_r+0x176>
 8008b88:	7863      	ldrb	r3, [r4, #1]
 8008b8a:	2b2a      	cmp	r3, #42	; 0x2a
 8008b8c:	d135      	bne.n	8008bfa <_vfiprintf_r+0x1ce>
 8008b8e:	9b03      	ldr	r3, [sp, #12]
 8008b90:	1d1a      	adds	r2, r3, #4
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	9203      	str	r2, [sp, #12]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	bfb8      	it	lt
 8008b9a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b9e:	3402      	adds	r4, #2
 8008ba0:	9305      	str	r3, [sp, #20]
 8008ba2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008c88 <_vfiprintf_r+0x25c>
 8008ba6:	7821      	ldrb	r1, [r4, #0]
 8008ba8:	2203      	movs	r2, #3
 8008baa:	4650      	mov	r0, sl
 8008bac:	f7f7 fb38 	bl	8000220 <memchr>
 8008bb0:	b140      	cbz	r0, 8008bc4 <_vfiprintf_r+0x198>
 8008bb2:	2340      	movs	r3, #64	; 0x40
 8008bb4:	eba0 000a 	sub.w	r0, r0, sl
 8008bb8:	fa03 f000 	lsl.w	r0, r3, r0
 8008bbc:	9b04      	ldr	r3, [sp, #16]
 8008bbe:	4303      	orrs	r3, r0
 8008bc0:	3401      	adds	r4, #1
 8008bc2:	9304      	str	r3, [sp, #16]
 8008bc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bc8:	482c      	ldr	r0, [pc, #176]	; (8008c7c <_vfiprintf_r+0x250>)
 8008bca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008bce:	2206      	movs	r2, #6
 8008bd0:	f7f7 fb26 	bl	8000220 <memchr>
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	d03f      	beq.n	8008c58 <_vfiprintf_r+0x22c>
 8008bd8:	4b29      	ldr	r3, [pc, #164]	; (8008c80 <_vfiprintf_r+0x254>)
 8008bda:	bb1b      	cbnz	r3, 8008c24 <_vfiprintf_r+0x1f8>
 8008bdc:	9b03      	ldr	r3, [sp, #12]
 8008bde:	3307      	adds	r3, #7
 8008be0:	f023 0307 	bic.w	r3, r3, #7
 8008be4:	3308      	adds	r3, #8
 8008be6:	9303      	str	r3, [sp, #12]
 8008be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bea:	443b      	add	r3, r7
 8008bec:	9309      	str	r3, [sp, #36]	; 0x24
 8008bee:	e767      	b.n	8008ac0 <_vfiprintf_r+0x94>
 8008bf0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bf4:	460c      	mov	r4, r1
 8008bf6:	2001      	movs	r0, #1
 8008bf8:	e7a5      	b.n	8008b46 <_vfiprintf_r+0x11a>
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	3401      	adds	r4, #1
 8008bfe:	9305      	str	r3, [sp, #20]
 8008c00:	4619      	mov	r1, r3
 8008c02:	f04f 0c0a 	mov.w	ip, #10
 8008c06:	4620      	mov	r0, r4
 8008c08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c0c:	3a30      	subs	r2, #48	; 0x30
 8008c0e:	2a09      	cmp	r2, #9
 8008c10:	d903      	bls.n	8008c1a <_vfiprintf_r+0x1ee>
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d0c5      	beq.n	8008ba2 <_vfiprintf_r+0x176>
 8008c16:	9105      	str	r1, [sp, #20]
 8008c18:	e7c3      	b.n	8008ba2 <_vfiprintf_r+0x176>
 8008c1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c1e:	4604      	mov	r4, r0
 8008c20:	2301      	movs	r3, #1
 8008c22:	e7f0      	b.n	8008c06 <_vfiprintf_r+0x1da>
 8008c24:	ab03      	add	r3, sp, #12
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	462a      	mov	r2, r5
 8008c2a:	4b16      	ldr	r3, [pc, #88]	; (8008c84 <_vfiprintf_r+0x258>)
 8008c2c:	a904      	add	r1, sp, #16
 8008c2e:	4630      	mov	r0, r6
 8008c30:	f7fd fdd6 	bl	80067e0 <_printf_float>
 8008c34:	4607      	mov	r7, r0
 8008c36:	1c78      	adds	r0, r7, #1
 8008c38:	d1d6      	bne.n	8008be8 <_vfiprintf_r+0x1bc>
 8008c3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c3c:	07d9      	lsls	r1, r3, #31
 8008c3e:	d405      	bmi.n	8008c4c <_vfiprintf_r+0x220>
 8008c40:	89ab      	ldrh	r3, [r5, #12]
 8008c42:	059a      	lsls	r2, r3, #22
 8008c44:	d402      	bmi.n	8008c4c <_vfiprintf_r+0x220>
 8008c46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c48:	f000 faaf 	bl	80091aa <__retarget_lock_release_recursive>
 8008c4c:	89ab      	ldrh	r3, [r5, #12]
 8008c4e:	065b      	lsls	r3, r3, #25
 8008c50:	f53f af12 	bmi.w	8008a78 <_vfiprintf_r+0x4c>
 8008c54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c56:	e711      	b.n	8008a7c <_vfiprintf_r+0x50>
 8008c58:	ab03      	add	r3, sp, #12
 8008c5a:	9300      	str	r3, [sp, #0]
 8008c5c:	462a      	mov	r2, r5
 8008c5e:	4b09      	ldr	r3, [pc, #36]	; (8008c84 <_vfiprintf_r+0x258>)
 8008c60:	a904      	add	r1, sp, #16
 8008c62:	4630      	mov	r0, r6
 8008c64:	f7fe f860 	bl	8006d28 <_printf_i>
 8008c68:	e7e4      	b.n	8008c34 <_vfiprintf_r+0x208>
 8008c6a:	bf00      	nop
 8008c6c:	08009944 	.word	0x08009944
 8008c70:	08009964 	.word	0x08009964
 8008c74:	08009924 	.word	0x08009924
 8008c78:	080097cc 	.word	0x080097cc
 8008c7c:	080097d6 	.word	0x080097d6
 8008c80:	080067e1 	.word	0x080067e1
 8008c84:	08008a09 	.word	0x08008a09
 8008c88:	080097d2 	.word	0x080097d2

08008c8c <__swbuf_r>:
 8008c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c8e:	460e      	mov	r6, r1
 8008c90:	4614      	mov	r4, r2
 8008c92:	4605      	mov	r5, r0
 8008c94:	b118      	cbz	r0, 8008c9e <__swbuf_r+0x12>
 8008c96:	6983      	ldr	r3, [r0, #24]
 8008c98:	b90b      	cbnz	r3, 8008c9e <__swbuf_r+0x12>
 8008c9a:	f000 f9e7 	bl	800906c <__sinit>
 8008c9e:	4b21      	ldr	r3, [pc, #132]	; (8008d24 <__swbuf_r+0x98>)
 8008ca0:	429c      	cmp	r4, r3
 8008ca2:	d12b      	bne.n	8008cfc <__swbuf_r+0x70>
 8008ca4:	686c      	ldr	r4, [r5, #4]
 8008ca6:	69a3      	ldr	r3, [r4, #24]
 8008ca8:	60a3      	str	r3, [r4, #8]
 8008caa:	89a3      	ldrh	r3, [r4, #12]
 8008cac:	071a      	lsls	r2, r3, #28
 8008cae:	d52f      	bpl.n	8008d10 <__swbuf_r+0x84>
 8008cb0:	6923      	ldr	r3, [r4, #16]
 8008cb2:	b36b      	cbz	r3, 8008d10 <__swbuf_r+0x84>
 8008cb4:	6923      	ldr	r3, [r4, #16]
 8008cb6:	6820      	ldr	r0, [r4, #0]
 8008cb8:	1ac0      	subs	r0, r0, r3
 8008cba:	6963      	ldr	r3, [r4, #20]
 8008cbc:	b2f6      	uxtb	r6, r6
 8008cbe:	4283      	cmp	r3, r0
 8008cc0:	4637      	mov	r7, r6
 8008cc2:	dc04      	bgt.n	8008cce <__swbuf_r+0x42>
 8008cc4:	4621      	mov	r1, r4
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	f000 f93c 	bl	8008f44 <_fflush_r>
 8008ccc:	bb30      	cbnz	r0, 8008d1c <__swbuf_r+0x90>
 8008cce:	68a3      	ldr	r3, [r4, #8]
 8008cd0:	3b01      	subs	r3, #1
 8008cd2:	60a3      	str	r3, [r4, #8]
 8008cd4:	6823      	ldr	r3, [r4, #0]
 8008cd6:	1c5a      	adds	r2, r3, #1
 8008cd8:	6022      	str	r2, [r4, #0]
 8008cda:	701e      	strb	r6, [r3, #0]
 8008cdc:	6963      	ldr	r3, [r4, #20]
 8008cde:	3001      	adds	r0, #1
 8008ce0:	4283      	cmp	r3, r0
 8008ce2:	d004      	beq.n	8008cee <__swbuf_r+0x62>
 8008ce4:	89a3      	ldrh	r3, [r4, #12]
 8008ce6:	07db      	lsls	r3, r3, #31
 8008ce8:	d506      	bpl.n	8008cf8 <__swbuf_r+0x6c>
 8008cea:	2e0a      	cmp	r6, #10
 8008cec:	d104      	bne.n	8008cf8 <__swbuf_r+0x6c>
 8008cee:	4621      	mov	r1, r4
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	f000 f927 	bl	8008f44 <_fflush_r>
 8008cf6:	b988      	cbnz	r0, 8008d1c <__swbuf_r+0x90>
 8008cf8:	4638      	mov	r0, r7
 8008cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cfc:	4b0a      	ldr	r3, [pc, #40]	; (8008d28 <__swbuf_r+0x9c>)
 8008cfe:	429c      	cmp	r4, r3
 8008d00:	d101      	bne.n	8008d06 <__swbuf_r+0x7a>
 8008d02:	68ac      	ldr	r4, [r5, #8]
 8008d04:	e7cf      	b.n	8008ca6 <__swbuf_r+0x1a>
 8008d06:	4b09      	ldr	r3, [pc, #36]	; (8008d2c <__swbuf_r+0xa0>)
 8008d08:	429c      	cmp	r4, r3
 8008d0a:	bf08      	it	eq
 8008d0c:	68ec      	ldreq	r4, [r5, #12]
 8008d0e:	e7ca      	b.n	8008ca6 <__swbuf_r+0x1a>
 8008d10:	4621      	mov	r1, r4
 8008d12:	4628      	mov	r0, r5
 8008d14:	f000 f81a 	bl	8008d4c <__swsetup_r>
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	d0cb      	beq.n	8008cb4 <__swbuf_r+0x28>
 8008d1c:	f04f 37ff 	mov.w	r7, #4294967295
 8008d20:	e7ea      	b.n	8008cf8 <__swbuf_r+0x6c>
 8008d22:	bf00      	nop
 8008d24:	08009944 	.word	0x08009944
 8008d28:	08009964 	.word	0x08009964
 8008d2c:	08009924 	.word	0x08009924

08008d30 <__ascii_wctomb>:
 8008d30:	b149      	cbz	r1, 8008d46 <__ascii_wctomb+0x16>
 8008d32:	2aff      	cmp	r2, #255	; 0xff
 8008d34:	bf85      	ittet	hi
 8008d36:	238a      	movhi	r3, #138	; 0x8a
 8008d38:	6003      	strhi	r3, [r0, #0]
 8008d3a:	700a      	strbls	r2, [r1, #0]
 8008d3c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008d40:	bf98      	it	ls
 8008d42:	2001      	movls	r0, #1
 8008d44:	4770      	bx	lr
 8008d46:	4608      	mov	r0, r1
 8008d48:	4770      	bx	lr
	...

08008d4c <__swsetup_r>:
 8008d4c:	4b32      	ldr	r3, [pc, #200]	; (8008e18 <__swsetup_r+0xcc>)
 8008d4e:	b570      	push	{r4, r5, r6, lr}
 8008d50:	681d      	ldr	r5, [r3, #0]
 8008d52:	4606      	mov	r6, r0
 8008d54:	460c      	mov	r4, r1
 8008d56:	b125      	cbz	r5, 8008d62 <__swsetup_r+0x16>
 8008d58:	69ab      	ldr	r3, [r5, #24]
 8008d5a:	b913      	cbnz	r3, 8008d62 <__swsetup_r+0x16>
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	f000 f985 	bl	800906c <__sinit>
 8008d62:	4b2e      	ldr	r3, [pc, #184]	; (8008e1c <__swsetup_r+0xd0>)
 8008d64:	429c      	cmp	r4, r3
 8008d66:	d10f      	bne.n	8008d88 <__swsetup_r+0x3c>
 8008d68:	686c      	ldr	r4, [r5, #4]
 8008d6a:	89a3      	ldrh	r3, [r4, #12]
 8008d6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d70:	0719      	lsls	r1, r3, #28
 8008d72:	d42c      	bmi.n	8008dce <__swsetup_r+0x82>
 8008d74:	06dd      	lsls	r5, r3, #27
 8008d76:	d411      	bmi.n	8008d9c <__swsetup_r+0x50>
 8008d78:	2309      	movs	r3, #9
 8008d7a:	6033      	str	r3, [r6, #0]
 8008d7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008d80:	81a3      	strh	r3, [r4, #12]
 8008d82:	f04f 30ff 	mov.w	r0, #4294967295
 8008d86:	e03e      	b.n	8008e06 <__swsetup_r+0xba>
 8008d88:	4b25      	ldr	r3, [pc, #148]	; (8008e20 <__swsetup_r+0xd4>)
 8008d8a:	429c      	cmp	r4, r3
 8008d8c:	d101      	bne.n	8008d92 <__swsetup_r+0x46>
 8008d8e:	68ac      	ldr	r4, [r5, #8]
 8008d90:	e7eb      	b.n	8008d6a <__swsetup_r+0x1e>
 8008d92:	4b24      	ldr	r3, [pc, #144]	; (8008e24 <__swsetup_r+0xd8>)
 8008d94:	429c      	cmp	r4, r3
 8008d96:	bf08      	it	eq
 8008d98:	68ec      	ldreq	r4, [r5, #12]
 8008d9a:	e7e6      	b.n	8008d6a <__swsetup_r+0x1e>
 8008d9c:	0758      	lsls	r0, r3, #29
 8008d9e:	d512      	bpl.n	8008dc6 <__swsetup_r+0x7a>
 8008da0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008da2:	b141      	cbz	r1, 8008db6 <__swsetup_r+0x6a>
 8008da4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008da8:	4299      	cmp	r1, r3
 8008daa:	d002      	beq.n	8008db2 <__swsetup_r+0x66>
 8008dac:	4630      	mov	r0, r6
 8008dae:	f7ff fb31 	bl	8008414 <_free_r>
 8008db2:	2300      	movs	r3, #0
 8008db4:	6363      	str	r3, [r4, #52]	; 0x34
 8008db6:	89a3      	ldrh	r3, [r4, #12]
 8008db8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008dbc:	81a3      	strh	r3, [r4, #12]
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	6063      	str	r3, [r4, #4]
 8008dc2:	6923      	ldr	r3, [r4, #16]
 8008dc4:	6023      	str	r3, [r4, #0]
 8008dc6:	89a3      	ldrh	r3, [r4, #12]
 8008dc8:	f043 0308 	orr.w	r3, r3, #8
 8008dcc:	81a3      	strh	r3, [r4, #12]
 8008dce:	6923      	ldr	r3, [r4, #16]
 8008dd0:	b94b      	cbnz	r3, 8008de6 <__swsetup_r+0x9a>
 8008dd2:	89a3      	ldrh	r3, [r4, #12]
 8008dd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008dd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ddc:	d003      	beq.n	8008de6 <__swsetup_r+0x9a>
 8008dde:	4621      	mov	r1, r4
 8008de0:	4630      	mov	r0, r6
 8008de2:	f000 fa09 	bl	80091f8 <__smakebuf_r>
 8008de6:	89a0      	ldrh	r0, [r4, #12]
 8008de8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dec:	f010 0301 	ands.w	r3, r0, #1
 8008df0:	d00a      	beq.n	8008e08 <__swsetup_r+0xbc>
 8008df2:	2300      	movs	r3, #0
 8008df4:	60a3      	str	r3, [r4, #8]
 8008df6:	6963      	ldr	r3, [r4, #20]
 8008df8:	425b      	negs	r3, r3
 8008dfa:	61a3      	str	r3, [r4, #24]
 8008dfc:	6923      	ldr	r3, [r4, #16]
 8008dfe:	b943      	cbnz	r3, 8008e12 <__swsetup_r+0xc6>
 8008e00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e04:	d1ba      	bne.n	8008d7c <__swsetup_r+0x30>
 8008e06:	bd70      	pop	{r4, r5, r6, pc}
 8008e08:	0781      	lsls	r1, r0, #30
 8008e0a:	bf58      	it	pl
 8008e0c:	6963      	ldrpl	r3, [r4, #20]
 8008e0e:	60a3      	str	r3, [r4, #8]
 8008e10:	e7f4      	b.n	8008dfc <__swsetup_r+0xb0>
 8008e12:	2000      	movs	r0, #0
 8008e14:	e7f7      	b.n	8008e06 <__swsetup_r+0xba>
 8008e16:	bf00      	nop
 8008e18:	2000000c 	.word	0x2000000c
 8008e1c:	08009944 	.word	0x08009944
 8008e20:	08009964 	.word	0x08009964
 8008e24:	08009924 	.word	0x08009924

08008e28 <abort>:
 8008e28:	b508      	push	{r3, lr}
 8008e2a:	2006      	movs	r0, #6
 8008e2c:	f000 fa54 	bl	80092d8 <raise>
 8008e30:	2001      	movs	r0, #1
 8008e32:	f000 fb67 	bl	8009504 <_exit>
	...

08008e38 <__sflush_r>:
 8008e38:	898a      	ldrh	r2, [r1, #12]
 8008e3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e3e:	4605      	mov	r5, r0
 8008e40:	0710      	lsls	r0, r2, #28
 8008e42:	460c      	mov	r4, r1
 8008e44:	d458      	bmi.n	8008ef8 <__sflush_r+0xc0>
 8008e46:	684b      	ldr	r3, [r1, #4]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	dc05      	bgt.n	8008e58 <__sflush_r+0x20>
 8008e4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	dc02      	bgt.n	8008e58 <__sflush_r+0x20>
 8008e52:	2000      	movs	r0, #0
 8008e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e5a:	2e00      	cmp	r6, #0
 8008e5c:	d0f9      	beq.n	8008e52 <__sflush_r+0x1a>
 8008e5e:	2300      	movs	r3, #0
 8008e60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e64:	682f      	ldr	r7, [r5, #0]
 8008e66:	602b      	str	r3, [r5, #0]
 8008e68:	d032      	beq.n	8008ed0 <__sflush_r+0x98>
 8008e6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e6c:	89a3      	ldrh	r3, [r4, #12]
 8008e6e:	075a      	lsls	r2, r3, #29
 8008e70:	d505      	bpl.n	8008e7e <__sflush_r+0x46>
 8008e72:	6863      	ldr	r3, [r4, #4]
 8008e74:	1ac0      	subs	r0, r0, r3
 8008e76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e78:	b10b      	cbz	r3, 8008e7e <__sflush_r+0x46>
 8008e7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e7c:	1ac0      	subs	r0, r0, r3
 8008e7e:	2300      	movs	r3, #0
 8008e80:	4602      	mov	r2, r0
 8008e82:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e84:	6a21      	ldr	r1, [r4, #32]
 8008e86:	4628      	mov	r0, r5
 8008e88:	47b0      	blx	r6
 8008e8a:	1c43      	adds	r3, r0, #1
 8008e8c:	89a3      	ldrh	r3, [r4, #12]
 8008e8e:	d106      	bne.n	8008e9e <__sflush_r+0x66>
 8008e90:	6829      	ldr	r1, [r5, #0]
 8008e92:	291d      	cmp	r1, #29
 8008e94:	d82c      	bhi.n	8008ef0 <__sflush_r+0xb8>
 8008e96:	4a2a      	ldr	r2, [pc, #168]	; (8008f40 <__sflush_r+0x108>)
 8008e98:	40ca      	lsrs	r2, r1
 8008e9a:	07d6      	lsls	r6, r2, #31
 8008e9c:	d528      	bpl.n	8008ef0 <__sflush_r+0xb8>
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	6062      	str	r2, [r4, #4]
 8008ea2:	04d9      	lsls	r1, r3, #19
 8008ea4:	6922      	ldr	r2, [r4, #16]
 8008ea6:	6022      	str	r2, [r4, #0]
 8008ea8:	d504      	bpl.n	8008eb4 <__sflush_r+0x7c>
 8008eaa:	1c42      	adds	r2, r0, #1
 8008eac:	d101      	bne.n	8008eb2 <__sflush_r+0x7a>
 8008eae:	682b      	ldr	r3, [r5, #0]
 8008eb0:	b903      	cbnz	r3, 8008eb4 <__sflush_r+0x7c>
 8008eb2:	6560      	str	r0, [r4, #84]	; 0x54
 8008eb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008eb6:	602f      	str	r7, [r5, #0]
 8008eb8:	2900      	cmp	r1, #0
 8008eba:	d0ca      	beq.n	8008e52 <__sflush_r+0x1a>
 8008ebc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ec0:	4299      	cmp	r1, r3
 8008ec2:	d002      	beq.n	8008eca <__sflush_r+0x92>
 8008ec4:	4628      	mov	r0, r5
 8008ec6:	f7ff faa5 	bl	8008414 <_free_r>
 8008eca:	2000      	movs	r0, #0
 8008ecc:	6360      	str	r0, [r4, #52]	; 0x34
 8008ece:	e7c1      	b.n	8008e54 <__sflush_r+0x1c>
 8008ed0:	6a21      	ldr	r1, [r4, #32]
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	47b0      	blx	r6
 8008ed8:	1c41      	adds	r1, r0, #1
 8008eda:	d1c7      	bne.n	8008e6c <__sflush_r+0x34>
 8008edc:	682b      	ldr	r3, [r5, #0]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d0c4      	beq.n	8008e6c <__sflush_r+0x34>
 8008ee2:	2b1d      	cmp	r3, #29
 8008ee4:	d001      	beq.n	8008eea <__sflush_r+0xb2>
 8008ee6:	2b16      	cmp	r3, #22
 8008ee8:	d101      	bne.n	8008eee <__sflush_r+0xb6>
 8008eea:	602f      	str	r7, [r5, #0]
 8008eec:	e7b1      	b.n	8008e52 <__sflush_r+0x1a>
 8008eee:	89a3      	ldrh	r3, [r4, #12]
 8008ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ef4:	81a3      	strh	r3, [r4, #12]
 8008ef6:	e7ad      	b.n	8008e54 <__sflush_r+0x1c>
 8008ef8:	690f      	ldr	r7, [r1, #16]
 8008efa:	2f00      	cmp	r7, #0
 8008efc:	d0a9      	beq.n	8008e52 <__sflush_r+0x1a>
 8008efe:	0793      	lsls	r3, r2, #30
 8008f00:	680e      	ldr	r6, [r1, #0]
 8008f02:	bf08      	it	eq
 8008f04:	694b      	ldreq	r3, [r1, #20]
 8008f06:	600f      	str	r7, [r1, #0]
 8008f08:	bf18      	it	ne
 8008f0a:	2300      	movne	r3, #0
 8008f0c:	eba6 0807 	sub.w	r8, r6, r7
 8008f10:	608b      	str	r3, [r1, #8]
 8008f12:	f1b8 0f00 	cmp.w	r8, #0
 8008f16:	dd9c      	ble.n	8008e52 <__sflush_r+0x1a>
 8008f18:	6a21      	ldr	r1, [r4, #32]
 8008f1a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f1c:	4643      	mov	r3, r8
 8008f1e:	463a      	mov	r2, r7
 8008f20:	4628      	mov	r0, r5
 8008f22:	47b0      	blx	r6
 8008f24:	2800      	cmp	r0, #0
 8008f26:	dc06      	bgt.n	8008f36 <__sflush_r+0xfe>
 8008f28:	89a3      	ldrh	r3, [r4, #12]
 8008f2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f2e:	81a3      	strh	r3, [r4, #12]
 8008f30:	f04f 30ff 	mov.w	r0, #4294967295
 8008f34:	e78e      	b.n	8008e54 <__sflush_r+0x1c>
 8008f36:	4407      	add	r7, r0
 8008f38:	eba8 0800 	sub.w	r8, r8, r0
 8008f3c:	e7e9      	b.n	8008f12 <__sflush_r+0xda>
 8008f3e:	bf00      	nop
 8008f40:	20400001 	.word	0x20400001

08008f44 <_fflush_r>:
 8008f44:	b538      	push	{r3, r4, r5, lr}
 8008f46:	690b      	ldr	r3, [r1, #16]
 8008f48:	4605      	mov	r5, r0
 8008f4a:	460c      	mov	r4, r1
 8008f4c:	b913      	cbnz	r3, 8008f54 <_fflush_r+0x10>
 8008f4e:	2500      	movs	r5, #0
 8008f50:	4628      	mov	r0, r5
 8008f52:	bd38      	pop	{r3, r4, r5, pc}
 8008f54:	b118      	cbz	r0, 8008f5e <_fflush_r+0x1a>
 8008f56:	6983      	ldr	r3, [r0, #24]
 8008f58:	b90b      	cbnz	r3, 8008f5e <_fflush_r+0x1a>
 8008f5a:	f000 f887 	bl	800906c <__sinit>
 8008f5e:	4b14      	ldr	r3, [pc, #80]	; (8008fb0 <_fflush_r+0x6c>)
 8008f60:	429c      	cmp	r4, r3
 8008f62:	d11b      	bne.n	8008f9c <_fflush_r+0x58>
 8008f64:	686c      	ldr	r4, [r5, #4]
 8008f66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d0ef      	beq.n	8008f4e <_fflush_r+0xa>
 8008f6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008f70:	07d0      	lsls	r0, r2, #31
 8008f72:	d404      	bmi.n	8008f7e <_fflush_r+0x3a>
 8008f74:	0599      	lsls	r1, r3, #22
 8008f76:	d402      	bmi.n	8008f7e <_fflush_r+0x3a>
 8008f78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f7a:	f000 f915 	bl	80091a8 <__retarget_lock_acquire_recursive>
 8008f7e:	4628      	mov	r0, r5
 8008f80:	4621      	mov	r1, r4
 8008f82:	f7ff ff59 	bl	8008e38 <__sflush_r>
 8008f86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f88:	07da      	lsls	r2, r3, #31
 8008f8a:	4605      	mov	r5, r0
 8008f8c:	d4e0      	bmi.n	8008f50 <_fflush_r+0xc>
 8008f8e:	89a3      	ldrh	r3, [r4, #12]
 8008f90:	059b      	lsls	r3, r3, #22
 8008f92:	d4dd      	bmi.n	8008f50 <_fflush_r+0xc>
 8008f94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f96:	f000 f908 	bl	80091aa <__retarget_lock_release_recursive>
 8008f9a:	e7d9      	b.n	8008f50 <_fflush_r+0xc>
 8008f9c:	4b05      	ldr	r3, [pc, #20]	; (8008fb4 <_fflush_r+0x70>)
 8008f9e:	429c      	cmp	r4, r3
 8008fa0:	d101      	bne.n	8008fa6 <_fflush_r+0x62>
 8008fa2:	68ac      	ldr	r4, [r5, #8]
 8008fa4:	e7df      	b.n	8008f66 <_fflush_r+0x22>
 8008fa6:	4b04      	ldr	r3, [pc, #16]	; (8008fb8 <_fflush_r+0x74>)
 8008fa8:	429c      	cmp	r4, r3
 8008faa:	bf08      	it	eq
 8008fac:	68ec      	ldreq	r4, [r5, #12]
 8008fae:	e7da      	b.n	8008f66 <_fflush_r+0x22>
 8008fb0:	08009944 	.word	0x08009944
 8008fb4:	08009964 	.word	0x08009964
 8008fb8:	08009924 	.word	0x08009924

08008fbc <std>:
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	b510      	push	{r4, lr}
 8008fc0:	4604      	mov	r4, r0
 8008fc2:	e9c0 3300 	strd	r3, r3, [r0]
 8008fc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008fca:	6083      	str	r3, [r0, #8]
 8008fcc:	8181      	strh	r1, [r0, #12]
 8008fce:	6643      	str	r3, [r0, #100]	; 0x64
 8008fd0:	81c2      	strh	r2, [r0, #14]
 8008fd2:	6183      	str	r3, [r0, #24]
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	2208      	movs	r2, #8
 8008fd8:	305c      	adds	r0, #92	; 0x5c
 8008fda:	f7fd fb59 	bl	8006690 <memset>
 8008fde:	4b05      	ldr	r3, [pc, #20]	; (8008ff4 <std+0x38>)
 8008fe0:	6263      	str	r3, [r4, #36]	; 0x24
 8008fe2:	4b05      	ldr	r3, [pc, #20]	; (8008ff8 <std+0x3c>)
 8008fe4:	62a3      	str	r3, [r4, #40]	; 0x28
 8008fe6:	4b05      	ldr	r3, [pc, #20]	; (8008ffc <std+0x40>)
 8008fe8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008fea:	4b05      	ldr	r3, [pc, #20]	; (8009000 <std+0x44>)
 8008fec:	6224      	str	r4, [r4, #32]
 8008fee:	6323      	str	r3, [r4, #48]	; 0x30
 8008ff0:	bd10      	pop	{r4, pc}
 8008ff2:	bf00      	nop
 8008ff4:	08009311 	.word	0x08009311
 8008ff8:	08009333 	.word	0x08009333
 8008ffc:	0800936b 	.word	0x0800936b
 8009000:	0800938f 	.word	0x0800938f

08009004 <_cleanup_r>:
 8009004:	4901      	ldr	r1, [pc, #4]	; (800900c <_cleanup_r+0x8>)
 8009006:	f000 b8af 	b.w	8009168 <_fwalk_reent>
 800900a:	bf00      	nop
 800900c:	08008f45 	.word	0x08008f45

08009010 <__sfmoreglue>:
 8009010:	b570      	push	{r4, r5, r6, lr}
 8009012:	2268      	movs	r2, #104	; 0x68
 8009014:	1e4d      	subs	r5, r1, #1
 8009016:	4355      	muls	r5, r2
 8009018:	460e      	mov	r6, r1
 800901a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800901e:	f7ff fa65 	bl	80084ec <_malloc_r>
 8009022:	4604      	mov	r4, r0
 8009024:	b140      	cbz	r0, 8009038 <__sfmoreglue+0x28>
 8009026:	2100      	movs	r1, #0
 8009028:	e9c0 1600 	strd	r1, r6, [r0]
 800902c:	300c      	adds	r0, #12
 800902e:	60a0      	str	r0, [r4, #8]
 8009030:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009034:	f7fd fb2c 	bl	8006690 <memset>
 8009038:	4620      	mov	r0, r4
 800903a:	bd70      	pop	{r4, r5, r6, pc}

0800903c <__sfp_lock_acquire>:
 800903c:	4801      	ldr	r0, [pc, #4]	; (8009044 <__sfp_lock_acquire+0x8>)
 800903e:	f000 b8b3 	b.w	80091a8 <__retarget_lock_acquire_recursive>
 8009042:	bf00      	nop
 8009044:	20000769 	.word	0x20000769

08009048 <__sfp_lock_release>:
 8009048:	4801      	ldr	r0, [pc, #4]	; (8009050 <__sfp_lock_release+0x8>)
 800904a:	f000 b8ae 	b.w	80091aa <__retarget_lock_release_recursive>
 800904e:	bf00      	nop
 8009050:	20000769 	.word	0x20000769

08009054 <__sinit_lock_acquire>:
 8009054:	4801      	ldr	r0, [pc, #4]	; (800905c <__sinit_lock_acquire+0x8>)
 8009056:	f000 b8a7 	b.w	80091a8 <__retarget_lock_acquire_recursive>
 800905a:	bf00      	nop
 800905c:	2000076a 	.word	0x2000076a

08009060 <__sinit_lock_release>:
 8009060:	4801      	ldr	r0, [pc, #4]	; (8009068 <__sinit_lock_release+0x8>)
 8009062:	f000 b8a2 	b.w	80091aa <__retarget_lock_release_recursive>
 8009066:	bf00      	nop
 8009068:	2000076a 	.word	0x2000076a

0800906c <__sinit>:
 800906c:	b510      	push	{r4, lr}
 800906e:	4604      	mov	r4, r0
 8009070:	f7ff fff0 	bl	8009054 <__sinit_lock_acquire>
 8009074:	69a3      	ldr	r3, [r4, #24]
 8009076:	b11b      	cbz	r3, 8009080 <__sinit+0x14>
 8009078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800907c:	f7ff bff0 	b.w	8009060 <__sinit_lock_release>
 8009080:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009084:	6523      	str	r3, [r4, #80]	; 0x50
 8009086:	4b13      	ldr	r3, [pc, #76]	; (80090d4 <__sinit+0x68>)
 8009088:	4a13      	ldr	r2, [pc, #76]	; (80090d8 <__sinit+0x6c>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	62a2      	str	r2, [r4, #40]	; 0x28
 800908e:	42a3      	cmp	r3, r4
 8009090:	bf04      	itt	eq
 8009092:	2301      	moveq	r3, #1
 8009094:	61a3      	streq	r3, [r4, #24]
 8009096:	4620      	mov	r0, r4
 8009098:	f000 f820 	bl	80090dc <__sfp>
 800909c:	6060      	str	r0, [r4, #4]
 800909e:	4620      	mov	r0, r4
 80090a0:	f000 f81c 	bl	80090dc <__sfp>
 80090a4:	60a0      	str	r0, [r4, #8]
 80090a6:	4620      	mov	r0, r4
 80090a8:	f000 f818 	bl	80090dc <__sfp>
 80090ac:	2200      	movs	r2, #0
 80090ae:	60e0      	str	r0, [r4, #12]
 80090b0:	2104      	movs	r1, #4
 80090b2:	6860      	ldr	r0, [r4, #4]
 80090b4:	f7ff ff82 	bl	8008fbc <std>
 80090b8:	68a0      	ldr	r0, [r4, #8]
 80090ba:	2201      	movs	r2, #1
 80090bc:	2109      	movs	r1, #9
 80090be:	f7ff ff7d 	bl	8008fbc <std>
 80090c2:	68e0      	ldr	r0, [r4, #12]
 80090c4:	2202      	movs	r2, #2
 80090c6:	2112      	movs	r1, #18
 80090c8:	f7ff ff78 	bl	8008fbc <std>
 80090cc:	2301      	movs	r3, #1
 80090ce:	61a3      	str	r3, [r4, #24]
 80090d0:	e7d2      	b.n	8009078 <__sinit+0xc>
 80090d2:	bf00      	nop
 80090d4:	080095a8 	.word	0x080095a8
 80090d8:	08009005 	.word	0x08009005

080090dc <__sfp>:
 80090dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090de:	4607      	mov	r7, r0
 80090e0:	f7ff ffac 	bl	800903c <__sfp_lock_acquire>
 80090e4:	4b1e      	ldr	r3, [pc, #120]	; (8009160 <__sfp+0x84>)
 80090e6:	681e      	ldr	r6, [r3, #0]
 80090e8:	69b3      	ldr	r3, [r6, #24]
 80090ea:	b913      	cbnz	r3, 80090f2 <__sfp+0x16>
 80090ec:	4630      	mov	r0, r6
 80090ee:	f7ff ffbd 	bl	800906c <__sinit>
 80090f2:	3648      	adds	r6, #72	; 0x48
 80090f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80090f8:	3b01      	subs	r3, #1
 80090fa:	d503      	bpl.n	8009104 <__sfp+0x28>
 80090fc:	6833      	ldr	r3, [r6, #0]
 80090fe:	b30b      	cbz	r3, 8009144 <__sfp+0x68>
 8009100:	6836      	ldr	r6, [r6, #0]
 8009102:	e7f7      	b.n	80090f4 <__sfp+0x18>
 8009104:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009108:	b9d5      	cbnz	r5, 8009140 <__sfp+0x64>
 800910a:	4b16      	ldr	r3, [pc, #88]	; (8009164 <__sfp+0x88>)
 800910c:	60e3      	str	r3, [r4, #12]
 800910e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009112:	6665      	str	r5, [r4, #100]	; 0x64
 8009114:	f000 f847 	bl	80091a6 <__retarget_lock_init_recursive>
 8009118:	f7ff ff96 	bl	8009048 <__sfp_lock_release>
 800911c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009120:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009124:	6025      	str	r5, [r4, #0]
 8009126:	61a5      	str	r5, [r4, #24]
 8009128:	2208      	movs	r2, #8
 800912a:	4629      	mov	r1, r5
 800912c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009130:	f7fd faae 	bl	8006690 <memset>
 8009134:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009138:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800913c:	4620      	mov	r0, r4
 800913e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009140:	3468      	adds	r4, #104	; 0x68
 8009142:	e7d9      	b.n	80090f8 <__sfp+0x1c>
 8009144:	2104      	movs	r1, #4
 8009146:	4638      	mov	r0, r7
 8009148:	f7ff ff62 	bl	8009010 <__sfmoreglue>
 800914c:	4604      	mov	r4, r0
 800914e:	6030      	str	r0, [r6, #0]
 8009150:	2800      	cmp	r0, #0
 8009152:	d1d5      	bne.n	8009100 <__sfp+0x24>
 8009154:	f7ff ff78 	bl	8009048 <__sfp_lock_release>
 8009158:	230c      	movs	r3, #12
 800915a:	603b      	str	r3, [r7, #0]
 800915c:	e7ee      	b.n	800913c <__sfp+0x60>
 800915e:	bf00      	nop
 8009160:	080095a8 	.word	0x080095a8
 8009164:	ffff0001 	.word	0xffff0001

08009168 <_fwalk_reent>:
 8009168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800916c:	4606      	mov	r6, r0
 800916e:	4688      	mov	r8, r1
 8009170:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009174:	2700      	movs	r7, #0
 8009176:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800917a:	f1b9 0901 	subs.w	r9, r9, #1
 800917e:	d505      	bpl.n	800918c <_fwalk_reent+0x24>
 8009180:	6824      	ldr	r4, [r4, #0]
 8009182:	2c00      	cmp	r4, #0
 8009184:	d1f7      	bne.n	8009176 <_fwalk_reent+0xe>
 8009186:	4638      	mov	r0, r7
 8009188:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800918c:	89ab      	ldrh	r3, [r5, #12]
 800918e:	2b01      	cmp	r3, #1
 8009190:	d907      	bls.n	80091a2 <_fwalk_reent+0x3a>
 8009192:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009196:	3301      	adds	r3, #1
 8009198:	d003      	beq.n	80091a2 <_fwalk_reent+0x3a>
 800919a:	4629      	mov	r1, r5
 800919c:	4630      	mov	r0, r6
 800919e:	47c0      	blx	r8
 80091a0:	4307      	orrs	r7, r0
 80091a2:	3568      	adds	r5, #104	; 0x68
 80091a4:	e7e9      	b.n	800917a <_fwalk_reent+0x12>

080091a6 <__retarget_lock_init_recursive>:
 80091a6:	4770      	bx	lr

080091a8 <__retarget_lock_acquire_recursive>:
 80091a8:	4770      	bx	lr

080091aa <__retarget_lock_release_recursive>:
 80091aa:	4770      	bx	lr

080091ac <__swhatbuf_r>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	460e      	mov	r6, r1
 80091b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091b4:	2900      	cmp	r1, #0
 80091b6:	b096      	sub	sp, #88	; 0x58
 80091b8:	4614      	mov	r4, r2
 80091ba:	461d      	mov	r5, r3
 80091bc:	da08      	bge.n	80091d0 <__swhatbuf_r+0x24>
 80091be:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80091c2:	2200      	movs	r2, #0
 80091c4:	602a      	str	r2, [r5, #0]
 80091c6:	061a      	lsls	r2, r3, #24
 80091c8:	d410      	bmi.n	80091ec <__swhatbuf_r+0x40>
 80091ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091ce:	e00e      	b.n	80091ee <__swhatbuf_r+0x42>
 80091d0:	466a      	mov	r2, sp
 80091d2:	f000 f903 	bl	80093dc <_fstat_r>
 80091d6:	2800      	cmp	r0, #0
 80091d8:	dbf1      	blt.n	80091be <__swhatbuf_r+0x12>
 80091da:	9a01      	ldr	r2, [sp, #4]
 80091dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80091e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80091e4:	425a      	negs	r2, r3
 80091e6:	415a      	adcs	r2, r3
 80091e8:	602a      	str	r2, [r5, #0]
 80091ea:	e7ee      	b.n	80091ca <__swhatbuf_r+0x1e>
 80091ec:	2340      	movs	r3, #64	; 0x40
 80091ee:	2000      	movs	r0, #0
 80091f0:	6023      	str	r3, [r4, #0]
 80091f2:	b016      	add	sp, #88	; 0x58
 80091f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080091f8 <__smakebuf_r>:
 80091f8:	898b      	ldrh	r3, [r1, #12]
 80091fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80091fc:	079d      	lsls	r5, r3, #30
 80091fe:	4606      	mov	r6, r0
 8009200:	460c      	mov	r4, r1
 8009202:	d507      	bpl.n	8009214 <__smakebuf_r+0x1c>
 8009204:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009208:	6023      	str	r3, [r4, #0]
 800920a:	6123      	str	r3, [r4, #16]
 800920c:	2301      	movs	r3, #1
 800920e:	6163      	str	r3, [r4, #20]
 8009210:	b002      	add	sp, #8
 8009212:	bd70      	pop	{r4, r5, r6, pc}
 8009214:	ab01      	add	r3, sp, #4
 8009216:	466a      	mov	r2, sp
 8009218:	f7ff ffc8 	bl	80091ac <__swhatbuf_r>
 800921c:	9900      	ldr	r1, [sp, #0]
 800921e:	4605      	mov	r5, r0
 8009220:	4630      	mov	r0, r6
 8009222:	f7ff f963 	bl	80084ec <_malloc_r>
 8009226:	b948      	cbnz	r0, 800923c <__smakebuf_r+0x44>
 8009228:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800922c:	059a      	lsls	r2, r3, #22
 800922e:	d4ef      	bmi.n	8009210 <__smakebuf_r+0x18>
 8009230:	f023 0303 	bic.w	r3, r3, #3
 8009234:	f043 0302 	orr.w	r3, r3, #2
 8009238:	81a3      	strh	r3, [r4, #12]
 800923a:	e7e3      	b.n	8009204 <__smakebuf_r+0xc>
 800923c:	4b0d      	ldr	r3, [pc, #52]	; (8009274 <__smakebuf_r+0x7c>)
 800923e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009240:	89a3      	ldrh	r3, [r4, #12]
 8009242:	6020      	str	r0, [r4, #0]
 8009244:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009248:	81a3      	strh	r3, [r4, #12]
 800924a:	9b00      	ldr	r3, [sp, #0]
 800924c:	6163      	str	r3, [r4, #20]
 800924e:	9b01      	ldr	r3, [sp, #4]
 8009250:	6120      	str	r0, [r4, #16]
 8009252:	b15b      	cbz	r3, 800926c <__smakebuf_r+0x74>
 8009254:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009258:	4630      	mov	r0, r6
 800925a:	f000 f8d1 	bl	8009400 <_isatty_r>
 800925e:	b128      	cbz	r0, 800926c <__smakebuf_r+0x74>
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	f023 0303 	bic.w	r3, r3, #3
 8009266:	f043 0301 	orr.w	r3, r3, #1
 800926a:	81a3      	strh	r3, [r4, #12]
 800926c:	89a0      	ldrh	r0, [r4, #12]
 800926e:	4305      	orrs	r5, r0
 8009270:	81a5      	strh	r5, [r4, #12]
 8009272:	e7cd      	b.n	8009210 <__smakebuf_r+0x18>
 8009274:	08009005 	.word	0x08009005

08009278 <_malloc_usable_size_r>:
 8009278:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800927c:	1f18      	subs	r0, r3, #4
 800927e:	2b00      	cmp	r3, #0
 8009280:	bfbc      	itt	lt
 8009282:	580b      	ldrlt	r3, [r1, r0]
 8009284:	18c0      	addlt	r0, r0, r3
 8009286:	4770      	bx	lr

08009288 <_raise_r>:
 8009288:	291f      	cmp	r1, #31
 800928a:	b538      	push	{r3, r4, r5, lr}
 800928c:	4604      	mov	r4, r0
 800928e:	460d      	mov	r5, r1
 8009290:	d904      	bls.n	800929c <_raise_r+0x14>
 8009292:	2316      	movs	r3, #22
 8009294:	6003      	str	r3, [r0, #0]
 8009296:	f04f 30ff 	mov.w	r0, #4294967295
 800929a:	bd38      	pop	{r3, r4, r5, pc}
 800929c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800929e:	b112      	cbz	r2, 80092a6 <_raise_r+0x1e>
 80092a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092a4:	b94b      	cbnz	r3, 80092ba <_raise_r+0x32>
 80092a6:	4620      	mov	r0, r4
 80092a8:	f000 f830 	bl	800930c <_getpid_r>
 80092ac:	462a      	mov	r2, r5
 80092ae:	4601      	mov	r1, r0
 80092b0:	4620      	mov	r0, r4
 80092b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092b6:	f000 b817 	b.w	80092e8 <_kill_r>
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d00a      	beq.n	80092d4 <_raise_r+0x4c>
 80092be:	1c59      	adds	r1, r3, #1
 80092c0:	d103      	bne.n	80092ca <_raise_r+0x42>
 80092c2:	2316      	movs	r3, #22
 80092c4:	6003      	str	r3, [r0, #0]
 80092c6:	2001      	movs	r0, #1
 80092c8:	e7e7      	b.n	800929a <_raise_r+0x12>
 80092ca:	2400      	movs	r4, #0
 80092cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80092d0:	4628      	mov	r0, r5
 80092d2:	4798      	blx	r3
 80092d4:	2000      	movs	r0, #0
 80092d6:	e7e0      	b.n	800929a <_raise_r+0x12>

080092d8 <raise>:
 80092d8:	4b02      	ldr	r3, [pc, #8]	; (80092e4 <raise+0xc>)
 80092da:	4601      	mov	r1, r0
 80092dc:	6818      	ldr	r0, [r3, #0]
 80092de:	f7ff bfd3 	b.w	8009288 <_raise_r>
 80092e2:	bf00      	nop
 80092e4:	2000000c 	.word	0x2000000c

080092e8 <_kill_r>:
 80092e8:	b538      	push	{r3, r4, r5, lr}
 80092ea:	4d07      	ldr	r5, [pc, #28]	; (8009308 <_kill_r+0x20>)
 80092ec:	2300      	movs	r3, #0
 80092ee:	4604      	mov	r4, r0
 80092f0:	4608      	mov	r0, r1
 80092f2:	4611      	mov	r1, r2
 80092f4:	602b      	str	r3, [r5, #0]
 80092f6:	f000 f8d7 	bl	80094a8 <_kill>
 80092fa:	1c43      	adds	r3, r0, #1
 80092fc:	d102      	bne.n	8009304 <_kill_r+0x1c>
 80092fe:	682b      	ldr	r3, [r5, #0]
 8009300:	b103      	cbz	r3, 8009304 <_kill_r+0x1c>
 8009302:	6023      	str	r3, [r4, #0]
 8009304:	bd38      	pop	{r3, r4, r5, pc}
 8009306:	bf00      	nop
 8009308:	20000764 	.word	0x20000764

0800930c <_getpid_r>:
 800930c:	f000 b8bc 	b.w	8009488 <_getpid>

08009310 <__sread>:
 8009310:	b510      	push	{r4, lr}
 8009312:	460c      	mov	r4, r1
 8009314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009318:	f000 f894 	bl	8009444 <_read_r>
 800931c:	2800      	cmp	r0, #0
 800931e:	bfab      	itete	ge
 8009320:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009322:	89a3      	ldrhlt	r3, [r4, #12]
 8009324:	181b      	addge	r3, r3, r0
 8009326:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800932a:	bfac      	ite	ge
 800932c:	6563      	strge	r3, [r4, #84]	; 0x54
 800932e:	81a3      	strhlt	r3, [r4, #12]
 8009330:	bd10      	pop	{r4, pc}

08009332 <__swrite>:
 8009332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009336:	461f      	mov	r7, r3
 8009338:	898b      	ldrh	r3, [r1, #12]
 800933a:	05db      	lsls	r3, r3, #23
 800933c:	4605      	mov	r5, r0
 800933e:	460c      	mov	r4, r1
 8009340:	4616      	mov	r6, r2
 8009342:	d505      	bpl.n	8009350 <__swrite+0x1e>
 8009344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009348:	2302      	movs	r3, #2
 800934a:	2200      	movs	r2, #0
 800934c:	f000 f868 	bl	8009420 <_lseek_r>
 8009350:	89a3      	ldrh	r3, [r4, #12]
 8009352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009356:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800935a:	81a3      	strh	r3, [r4, #12]
 800935c:	4632      	mov	r2, r6
 800935e:	463b      	mov	r3, r7
 8009360:	4628      	mov	r0, r5
 8009362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009366:	f000 b817 	b.w	8009398 <_write_r>

0800936a <__sseek>:
 800936a:	b510      	push	{r4, lr}
 800936c:	460c      	mov	r4, r1
 800936e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009372:	f000 f855 	bl	8009420 <_lseek_r>
 8009376:	1c43      	adds	r3, r0, #1
 8009378:	89a3      	ldrh	r3, [r4, #12]
 800937a:	bf15      	itete	ne
 800937c:	6560      	strne	r0, [r4, #84]	; 0x54
 800937e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009382:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009386:	81a3      	strheq	r3, [r4, #12]
 8009388:	bf18      	it	ne
 800938a:	81a3      	strhne	r3, [r4, #12]
 800938c:	bd10      	pop	{r4, pc}

0800938e <__sclose>:
 800938e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009392:	f000 b813 	b.w	80093bc <_close_r>
	...

08009398 <_write_r>:
 8009398:	b538      	push	{r3, r4, r5, lr}
 800939a:	4d07      	ldr	r5, [pc, #28]	; (80093b8 <_write_r+0x20>)
 800939c:	4604      	mov	r4, r0
 800939e:	4608      	mov	r0, r1
 80093a0:	4611      	mov	r1, r2
 80093a2:	2200      	movs	r2, #0
 80093a4:	602a      	str	r2, [r5, #0]
 80093a6:	461a      	mov	r2, r3
 80093a8:	f000 f8a4 	bl	80094f4 <_write>
 80093ac:	1c43      	adds	r3, r0, #1
 80093ae:	d102      	bne.n	80093b6 <_write_r+0x1e>
 80093b0:	682b      	ldr	r3, [r5, #0]
 80093b2:	b103      	cbz	r3, 80093b6 <_write_r+0x1e>
 80093b4:	6023      	str	r3, [r4, #0]
 80093b6:	bd38      	pop	{r3, r4, r5, pc}
 80093b8:	20000764 	.word	0x20000764

080093bc <_close_r>:
 80093bc:	b538      	push	{r3, r4, r5, lr}
 80093be:	4d06      	ldr	r5, [pc, #24]	; (80093d8 <_close_r+0x1c>)
 80093c0:	2300      	movs	r3, #0
 80093c2:	4604      	mov	r4, r0
 80093c4:	4608      	mov	r0, r1
 80093c6:	602b      	str	r3, [r5, #0]
 80093c8:	f000 f84e 	bl	8009468 <_close>
 80093cc:	1c43      	adds	r3, r0, #1
 80093ce:	d102      	bne.n	80093d6 <_close_r+0x1a>
 80093d0:	682b      	ldr	r3, [r5, #0]
 80093d2:	b103      	cbz	r3, 80093d6 <_close_r+0x1a>
 80093d4:	6023      	str	r3, [r4, #0]
 80093d6:	bd38      	pop	{r3, r4, r5, pc}
 80093d8:	20000764 	.word	0x20000764

080093dc <_fstat_r>:
 80093dc:	b538      	push	{r3, r4, r5, lr}
 80093de:	4d07      	ldr	r5, [pc, #28]	; (80093fc <_fstat_r+0x20>)
 80093e0:	2300      	movs	r3, #0
 80093e2:	4604      	mov	r4, r0
 80093e4:	4608      	mov	r0, r1
 80093e6:	4611      	mov	r1, r2
 80093e8:	602b      	str	r3, [r5, #0]
 80093ea:	f000 f845 	bl	8009478 <_fstat>
 80093ee:	1c43      	adds	r3, r0, #1
 80093f0:	d102      	bne.n	80093f8 <_fstat_r+0x1c>
 80093f2:	682b      	ldr	r3, [r5, #0]
 80093f4:	b103      	cbz	r3, 80093f8 <_fstat_r+0x1c>
 80093f6:	6023      	str	r3, [r4, #0]
 80093f8:	bd38      	pop	{r3, r4, r5, pc}
 80093fa:	bf00      	nop
 80093fc:	20000764 	.word	0x20000764

08009400 <_isatty_r>:
 8009400:	b538      	push	{r3, r4, r5, lr}
 8009402:	4d06      	ldr	r5, [pc, #24]	; (800941c <_isatty_r+0x1c>)
 8009404:	2300      	movs	r3, #0
 8009406:	4604      	mov	r4, r0
 8009408:	4608      	mov	r0, r1
 800940a:	602b      	str	r3, [r5, #0]
 800940c:	f000 f844 	bl	8009498 <_isatty>
 8009410:	1c43      	adds	r3, r0, #1
 8009412:	d102      	bne.n	800941a <_isatty_r+0x1a>
 8009414:	682b      	ldr	r3, [r5, #0]
 8009416:	b103      	cbz	r3, 800941a <_isatty_r+0x1a>
 8009418:	6023      	str	r3, [r4, #0]
 800941a:	bd38      	pop	{r3, r4, r5, pc}
 800941c:	20000764 	.word	0x20000764

08009420 <_lseek_r>:
 8009420:	b538      	push	{r3, r4, r5, lr}
 8009422:	4d07      	ldr	r5, [pc, #28]	; (8009440 <_lseek_r+0x20>)
 8009424:	4604      	mov	r4, r0
 8009426:	4608      	mov	r0, r1
 8009428:	4611      	mov	r1, r2
 800942a:	2200      	movs	r2, #0
 800942c:	602a      	str	r2, [r5, #0]
 800942e:	461a      	mov	r2, r3
 8009430:	f000 f842 	bl	80094b8 <_lseek>
 8009434:	1c43      	adds	r3, r0, #1
 8009436:	d102      	bne.n	800943e <_lseek_r+0x1e>
 8009438:	682b      	ldr	r3, [r5, #0]
 800943a:	b103      	cbz	r3, 800943e <_lseek_r+0x1e>
 800943c:	6023      	str	r3, [r4, #0]
 800943e:	bd38      	pop	{r3, r4, r5, pc}
 8009440:	20000764 	.word	0x20000764

08009444 <_read_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	4d07      	ldr	r5, [pc, #28]	; (8009464 <_read_r+0x20>)
 8009448:	4604      	mov	r4, r0
 800944a:	4608      	mov	r0, r1
 800944c:	4611      	mov	r1, r2
 800944e:	2200      	movs	r2, #0
 8009450:	602a      	str	r2, [r5, #0]
 8009452:	461a      	mov	r2, r3
 8009454:	f000 f838 	bl	80094c8 <_read>
 8009458:	1c43      	adds	r3, r0, #1
 800945a:	d102      	bne.n	8009462 <_read_r+0x1e>
 800945c:	682b      	ldr	r3, [r5, #0]
 800945e:	b103      	cbz	r3, 8009462 <_read_r+0x1e>
 8009460:	6023      	str	r3, [r4, #0]
 8009462:	bd38      	pop	{r3, r4, r5, pc}
 8009464:	20000764 	.word	0x20000764

08009468 <_close>:
 8009468:	4b02      	ldr	r3, [pc, #8]	; (8009474 <_close+0xc>)
 800946a:	2258      	movs	r2, #88	; 0x58
 800946c:	601a      	str	r2, [r3, #0]
 800946e:	f04f 30ff 	mov.w	r0, #4294967295
 8009472:	4770      	bx	lr
 8009474:	20000764 	.word	0x20000764

08009478 <_fstat>:
 8009478:	4b02      	ldr	r3, [pc, #8]	; (8009484 <_fstat+0xc>)
 800947a:	2258      	movs	r2, #88	; 0x58
 800947c:	601a      	str	r2, [r3, #0]
 800947e:	f04f 30ff 	mov.w	r0, #4294967295
 8009482:	4770      	bx	lr
 8009484:	20000764 	.word	0x20000764

08009488 <_getpid>:
 8009488:	4b02      	ldr	r3, [pc, #8]	; (8009494 <_getpid+0xc>)
 800948a:	2258      	movs	r2, #88	; 0x58
 800948c:	601a      	str	r2, [r3, #0]
 800948e:	f04f 30ff 	mov.w	r0, #4294967295
 8009492:	4770      	bx	lr
 8009494:	20000764 	.word	0x20000764

08009498 <_isatty>:
 8009498:	4b02      	ldr	r3, [pc, #8]	; (80094a4 <_isatty+0xc>)
 800949a:	2258      	movs	r2, #88	; 0x58
 800949c:	601a      	str	r2, [r3, #0]
 800949e:	2000      	movs	r0, #0
 80094a0:	4770      	bx	lr
 80094a2:	bf00      	nop
 80094a4:	20000764 	.word	0x20000764

080094a8 <_kill>:
 80094a8:	4b02      	ldr	r3, [pc, #8]	; (80094b4 <_kill+0xc>)
 80094aa:	2258      	movs	r2, #88	; 0x58
 80094ac:	601a      	str	r2, [r3, #0]
 80094ae:	f04f 30ff 	mov.w	r0, #4294967295
 80094b2:	4770      	bx	lr
 80094b4:	20000764 	.word	0x20000764

080094b8 <_lseek>:
 80094b8:	4b02      	ldr	r3, [pc, #8]	; (80094c4 <_lseek+0xc>)
 80094ba:	2258      	movs	r2, #88	; 0x58
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	f04f 30ff 	mov.w	r0, #4294967295
 80094c2:	4770      	bx	lr
 80094c4:	20000764 	.word	0x20000764

080094c8 <_read>:
 80094c8:	4b02      	ldr	r3, [pc, #8]	; (80094d4 <_read+0xc>)
 80094ca:	2258      	movs	r2, #88	; 0x58
 80094cc:	601a      	str	r2, [r3, #0]
 80094ce:	f04f 30ff 	mov.w	r0, #4294967295
 80094d2:	4770      	bx	lr
 80094d4:	20000764 	.word	0x20000764

080094d8 <_sbrk>:
 80094d8:	4a04      	ldr	r2, [pc, #16]	; (80094ec <_sbrk+0x14>)
 80094da:	6811      	ldr	r1, [r2, #0]
 80094dc:	4603      	mov	r3, r0
 80094de:	b909      	cbnz	r1, 80094e4 <_sbrk+0xc>
 80094e0:	4903      	ldr	r1, [pc, #12]	; (80094f0 <_sbrk+0x18>)
 80094e2:	6011      	str	r1, [r2, #0]
 80094e4:	6810      	ldr	r0, [r2, #0]
 80094e6:	4403      	add	r3, r0
 80094e8:	6013      	str	r3, [r2, #0]
 80094ea:	4770      	bx	lr
 80094ec:	2000076c 	.word	0x2000076c
 80094f0:	20000770 	.word	0x20000770

080094f4 <_write>:
 80094f4:	4b02      	ldr	r3, [pc, #8]	; (8009500 <_write+0xc>)
 80094f6:	2258      	movs	r2, #88	; 0x58
 80094f8:	601a      	str	r2, [r3, #0]
 80094fa:	f04f 30ff 	mov.w	r0, #4294967295
 80094fe:	4770      	bx	lr
 8009500:	20000764 	.word	0x20000764

08009504 <_exit>:
 8009504:	e7fe      	b.n	8009504 <_exit>
	...

08009508 <_init>:
 8009508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800950a:	bf00      	nop
 800950c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800950e:	bc08      	pop	{r3}
 8009510:	469e      	mov	lr, r3
 8009512:	4770      	bx	lr

08009514 <_fini>:
 8009514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009516:	bf00      	nop
 8009518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800951a:	bc08      	pop	{r3}
 800951c:	469e      	mov	lr, r3
 800951e:	4770      	bx	lr
