
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v
# synth_design -part xc7z020clg484-3 -top signal_width_reducer -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top signal_width_reducer -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 161795 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 24.895 ; free physical = 223909 ; free virtual = 290338
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'signal_width_reducer' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipelined_xor_tree_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:225]
WARNING: [Synth 8-6014] Unused sequential element pipeline_1_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:287]
WARNING: [Synth 8-6014] Unused sequential element pipeline_1_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:288]
WARNING: [Synth 8-6014] Unused sequential element pipeline_2_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:290]
WARNING: [Synth 8-6014] Unused sequential element pipeline_2_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:291]
WARNING: [Synth 8-6014] Unused sequential element pipeline_3_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:293]
WARNING: [Synth 8-6014] Unused sequential element pipeline_3_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:294]
WARNING: [Synth 8-6014] Unused sequential element pipeline_4_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:297]
WARNING: [Synth 8-6014] Unused sequential element pipeline_5_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:299]
WARNING: [Synth 8-6014] Unused sequential element pipeline_5_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:300]
WARNING: [Synth 8-6014] Unused sequential element pipeline_6_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:302]
WARNING: [Synth 8-6014] Unused sequential element pipeline_6_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:303]
WARNING: [Synth 8-6014] Unused sequential element pipeline_7_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:305]
WARNING: [Synth 8-6014] Unused sequential element pipeline_7_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:306]
WARNING: [Synth 8-6014] Unused sequential element pipeline_8_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:309]
WARNING: [Synth 8-6014] Unused sequential element pipeline_9_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:311]
WARNING: [Synth 8-6014] Unused sequential element pipeline_9_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:312]
WARNING: [Synth 8-6014] Unused sequential element pipeline_10_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:314]
WARNING: [Synth 8-6014] Unused sequential element pipeline_10_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:315]
WARNING: [Synth 8-6014] Unused sequential element pipeline_11_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:317]
WARNING: [Synth 8-6014] Unused sequential element pipeline_11_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:318]
WARNING: [Synth 8-6014] Unused sequential element pipeline_12_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:321]
WARNING: [Synth 8-6014] Unused sequential element pipeline_13_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:323]
WARNING: [Synth 8-6014] Unused sequential element pipeline_13_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:324]
WARNING: [Synth 8-6014] Unused sequential element pipeline_14_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:326]
WARNING: [Synth 8-6014] Unused sequential element pipeline_14_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:327]
WARNING: [Synth 8-6014] Unused sequential element pipeline_15_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:329]
WARNING: [Synth 8-6014] Unused sequential element pipeline_15_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:330]
INFO: [Synth 8-6155] done synthesizing module 'pipelined_xor_tree_16' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:225]
INFO: [Synth 8-6155] done synthesizing module 'signal_width_reducer' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 223847 ; free virtual = 290276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 223836 ; free virtual = 290265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 223836 ; free virtual = 290265
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 86.660 ; free physical = 223830 ; free virtual = 290259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 120   
+---Registers : 
	                1 Bit    Registers := 504   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipelined_xor_tree_16 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 21    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1686.898 ; gain = 211.258 ; free physical = 223365 ; free virtual = 289798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223361 ; free virtual = 289794
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223362 ; free virtual = 289795
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223261 ; free virtual = 289696
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223260 ; free virtual = 289695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223257 ; free virtual = 289692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223256 ; free virtual = 289691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223253 ; free virtual = 289688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223261 ; free virtual = 289696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   120|
|2     |FDRE |   504|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------+------+
|      |Instance                         |Module                   |Cells |
+------+---------------------------------+-------------------------+------+
|1     |top                              |                         |   624|
|2     |  pipelined_xor_tree_16_inst_0_0 |pipelined_xor_tree_16    |    26|
|3     |  pipelined_xor_tree_16_inst_0_1 |pipelined_xor_tree_16_0  |    26|
|4     |  pipelined_xor_tree_16_inst_0_2 |pipelined_xor_tree_16_1  |    26|
|5     |  pipelined_xor_tree_16_inst_0_3 |pipelined_xor_tree_16_2  |    26|
|6     |  pipelined_xor_tree_16_inst_1_0 |pipelined_xor_tree_16_3  |    26|
|7     |  pipelined_xor_tree_16_inst_1_1 |pipelined_xor_tree_16_4  |    26|
|8     |  pipelined_xor_tree_16_inst_1_2 |pipelined_xor_tree_16_5  |    26|
|9     |  pipelined_xor_tree_16_inst_1_3 |pipelined_xor_tree_16_6  |    26|
|10    |  pipelined_xor_tree_16_inst_2_0 |pipelined_xor_tree_16_7  |    26|
|11    |  pipelined_xor_tree_16_inst_2_1 |pipelined_xor_tree_16_8  |    26|
|12    |  pipelined_xor_tree_16_inst_2_2 |pipelined_xor_tree_16_9  |    26|
|13    |  pipelined_xor_tree_16_inst_2_3 |pipelined_xor_tree_16_10 |    26|
|14    |  pipelined_xor_tree_16_inst_3_0 |pipelined_xor_tree_16_11 |    26|
|15    |  pipelined_xor_tree_16_inst_3_1 |pipelined_xor_tree_16_12 |    26|
|16    |  pipelined_xor_tree_16_inst_3_2 |pipelined_xor_tree_16_13 |    26|
|17    |  pipelined_xor_tree_16_inst_3_3 |pipelined_xor_tree_16_14 |    26|
|18    |  pipelined_xor_tree_16_inst_4_0 |pipelined_xor_tree_16_15 |    26|
|19    |  pipelined_xor_tree_16_inst_4_1 |pipelined_xor_tree_16_16 |    26|
|20    |  pipelined_xor_tree_16_inst_4_2 |pipelined_xor_tree_16_17 |    26|
|21    |  pipelined_xor_tree_16_inst_4_3 |pipelined_xor_tree_16_18 |    26|
|22    |  pipelined_xor_tree_16_inst_5_0 |pipelined_xor_tree_16_19 |    26|
|23    |  pipelined_xor_tree_16_inst_5_1 |pipelined_xor_tree_16_20 |    26|
|24    |  pipelined_xor_tree_16_inst_5_2 |pipelined_xor_tree_16_21 |    26|
|25    |  pipelined_xor_tree_16_inst_5_3 |pipelined_xor_tree_16_22 |    26|
+------+---------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223264 ; free virtual = 289699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.902 ; gain = 211.262 ; free physical = 223268 ; free virtual = 289703
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.906 ; gain = 211.262 ; free physical = 223268 ; free virtual = 289703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.066 ; gain = 0.000 ; free physical = 223093 ; free virtual = 289527
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.066 ; gain = 306.523 ; free physical = 223141 ; free virtual = 289576
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.758 ; gain = 626.691 ; free physical = 222491 ; free virtual = 288918
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.758 ; gain = 0.000 ; free physical = 222490 ; free virtual = 288916
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.766 ; gain = 0.000 ; free physical = 222476 ; free virtual = 288903
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2533.031 ; gain = 0.004 ; free physical = 222052 ; free virtual = 288478

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: aecf51c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222052 ; free virtual = 288478

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aecf51c5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222032 ; free virtual = 288458
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: aecf51c5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222032 ; free virtual = 288458
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: aecf51c5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222031 ; free virtual = 288457
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: aecf51c5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222031 ; free virtual = 288457
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: aecf51c5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222028 ; free virtual = 288454
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: aecf51c5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222027 ; free virtual = 288453
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222027 ; free virtual = 288453
Ending Logic Optimization Task | Checksum: aecf51c5

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222027 ; free virtual = 288453

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: aecf51c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222022 ; free virtual = 288448

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aecf51c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222022 ; free virtual = 288448

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222022 ; free virtual = 288448
Ending Netlist Obfuscation Task | Checksum: aecf51c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.031 ; gain = 0.000 ; free physical = 222022 ; free virtual = 288448
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.031 ; gain = 0.004 ; free physical = 222022 ; free virtual = 288448
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: aecf51c5
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module signal_width_reducer ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2565.016 ; gain = 0.000 ; free physical = 222006 ; free virtual = 288432
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2565.016 ; gain = 0.000 ; free physical = 221983 ; free virtual = 288409
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.887 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2565.016 ; gain = 0.000 ; free physical = 221986 ; free virtual = 288412
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2752.191 ; gain = 187.176 ; free physical = 221985 ; free virtual = 288411
Power optimization passes: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2752.191 ; gain = 187.176 ; free physical = 221985 ; free virtual = 288411

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221991 ; free virtual = 288417


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design signal_width_reducer ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 504
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: aecf51c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221991 ; free virtual = 288416
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: aecf51c5
Power optimization: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2752.191 ; gain = 219.160 ; free physical = 221993 ; free virtual = 288419
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27656568 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aecf51c5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 222018 ; free virtual = 288444
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: aecf51c5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 222017 ; free virtual = 288442
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: aecf51c5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 222017 ; free virtual = 288442
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: aecf51c5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 222016 ; free virtual = 288442
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: aecf51c5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 222014 ; free virtual = 288440

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 222014 ; free virtual = 288439
Ending Netlist Obfuscation Task | Checksum: aecf51c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 222013 ; free virtual = 288439
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221753 ; free virtual = 288179
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221753 ; free virtual = 288179
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221754 ; free virtual = 288180

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a5345512

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221754 ; free virtual = 288180

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14781e8d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221754 ; free virtual = 288180

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14781e8d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221754 ; free virtual = 288180
Phase 1 Placer Initialization | Checksum: 14781e8d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221754 ; free virtual = 288180

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1611faa93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221753 ; free virtual = 288179

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221726 ; free virtual = 288151

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: b9242086

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221732 ; free virtual = 288158
Phase 2 Global Placement | Checksum: 111230c41

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221727 ; free virtual = 288153

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 111230c41

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221728 ; free virtual = 288154

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 184b874a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221725 ; free virtual = 288151

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a7041418

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221719 ; free virtual = 288145

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18fe53a12

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221716 ; free virtual = 288142

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 220798090

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221704 ; free virtual = 288130

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 220798090

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221707 ; free virtual = 288133

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 205dc3a96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221707 ; free virtual = 288133
Phase 3 Detail Placement | Checksum: 205dc3a96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221708 ; free virtual = 288134

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 210c00984

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 210c00984

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221712 ; free virtual = 288138
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.851. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2237dcd3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221712 ; free virtual = 288138
Phase 4.1 Post Commit Optimization | Checksum: 2237dcd3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221713 ; free virtual = 288139

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2237dcd3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221712 ; free virtual = 288138

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2237dcd3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221711 ; free virtual = 288137

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221711 ; free virtual = 288137
Phase 4.4 Final Placement Cleanup | Checksum: 17e49782a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221709 ; free virtual = 288135
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17e49782a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221707 ; free virtual = 288133
Ending Placer Task | Checksum: e7b65716

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221719 ; free virtual = 288145
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221720 ; free virtual = 288146
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221685 ; free virtual = 288111
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221672 ; free virtual = 288098
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221656 ; free virtual = 288084
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e7b65716 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "signals_1_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_0_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_0_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_4_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_4_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_1_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_1_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "signals_3_3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "signals_3_3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1126a3f0e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221038 ; free virtual = 287465
Post Restoration Checksum: NetGraph: f8db30ac NumContArr: 198f0e62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1126a3f0e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221031 ; free virtual = 287459

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1126a3f0e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220997 ; free virtual = 287425

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1126a3f0e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220997 ; free virtual = 287425

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 172fcb873

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220994 ; free virtual = 287422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.851  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1786c03d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220990 ; free virtual = 287418

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18ea4adcb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220981 ; free virtual = 287409

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.762  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 143a8b2fc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220979 ; free virtual = 287406
Phase 4 Rip-up And Reroute | Checksum: 143a8b2fc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220978 ; free virtual = 287406

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 143a8b2fc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220978 ; free virtual = 287405

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 143a8b2fc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220978 ; free virtual = 287405
Phase 5 Delay and Skew Optimization | Checksum: 143a8b2fc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220978 ; free virtual = 287405

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d36921b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220975 ; free virtual = 287402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.762  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d36921b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220975 ; free virtual = 287402
Phase 6 Post Hold Fix | Checksum: 1d36921b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220975 ; free virtual = 287402

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00336543 %
  Global Horizontal Routing Utilization  = 0.00811359 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d36921b5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220986 ; free virtual = 287414

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d36921b5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220985 ; free virtual = 287413

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e30690c8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220982 ; free virtual = 287409

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.762  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e30690c8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 220982 ; free virtual = 287409
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221013 ; free virtual = 287440

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221014 ; free virtual = 287441
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221012 ; free virtual = 287440
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221016 ; free virtual = 287445
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2752.191 ; gain = 0.000 ; free physical = 221007 ; free virtual = 287436
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2886.684 ; gain = 0.000 ; free physical = 220844 ; free virtual = 287271
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 01:51:42 2022...
