// Seed: 160226209
module module_0 ();
  for (genvar id_1 = id_1; id_1 ? id_1 : -1; id_1 = -1'b0 * id_1) logic id_2;
  supply0 [1 'b0 *  1 : 1 'b0 -  1 'b0] id_3;
  wire id_4;
  logic id_5;
  ;
  logic id_6;
  assign id_3 = -1;
  assign id_1 = id_4;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output supply0 id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_6 = 1;
  logic id_8;
  wire  id_9;
endmodule
