Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jororoc\Documents\QDesign\Tarea3\tangente_PWL_vhd-1\tangente_PWL_vhd.qsys --block-symbol-file --output-directory=C:\Users\jororoc\Documents\QDesign\Tarea3\tangente_PWL_vhd-1\tangente_PWL_vhd --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading tangente_PWL_vhd-1/tangente_PWL_vhd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jororoc\Documents\QDesign\Tarea3\tangente_PWL_vhd-1\tangente_PWL_vhd.qsys --synthesis=VERILOG --output-directory=C:\Users\jororoc\Documents\QDesign\Tarea3\tangente_PWL_vhd-1\tangente_PWL_vhd\synthesis --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading tangente_PWL_vhd-1/tangente_PWL_vhd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tangente_PWL_vhd: Generating tangente_PWL_vhd "tangente_PWL_vhd" for QUARTUS_SYNTH
Info: tangente_PWL_vhd: Done "tangente_PWL_vhd" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
