{"vcs1":{"timestamp_begin":1679794868.561231335, "rt":0.53, "ut":0.20, "st":0.10}}
{"vcselab":{"timestamp_begin":1679794869.156921654, "rt":0.47, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1679794869.677889971, "rt":0.20, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794868.211595817}
{"VCS_COMP_START_TIME": 1679794868.211595817}
{"VCS_COMP_END_TIME": 1679794869.943828601}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339044}}
{"stitch_vcselab": {"peak_mem": 230988}}
