
FLP_terminal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000742c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  08007540  08007540  00008540  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a78  08007a78  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007a78  08007a78  00008a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a80  08007a80  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a80  08007a80  00008a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a84  08007a84  00008a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007a88  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  200001d4  08007c5c  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  08007c5c  00009474  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097cd  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b36  00000000  00000000  000129ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  00014500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000754  00000000  00000000  00014e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f04  00000000  00000000  000155e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ae37  00000000  00000000  0002d4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085d6e  00000000  00000000  0003831f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000be08d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a70  00000000  00000000  000be0d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000c1b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007524 	.word	0x08007524

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007524 	.word	0x08007524

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <lora_write_register>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_SPI1_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
void lora_write_register(uint8_t reg, uint8_t value) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	460a      	mov	r2, r1
 8000bde:	71fb      	strb	r3, [r7, #7]
 8000be0:	4613      	mov	r3, r2
 8000be2:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_buf[2] = { (reg | 0x80), value };
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	733b      	strb	r3, [r7, #12]
 8000bee:	79bb      	ldrb	r3, [r7, #6]
 8000bf0:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(GPIOA, SX1278_NSS_Pin, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2110      	movs	r1, #16
 8000bf6:	480a      	ldr	r0, [pc, #40]	@ (8000c20 <lora_write_register+0x4c>)
 8000bf8:	f001 f8c2 	bl	8001d80 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx_buf, 2, HAL_MAX_DELAY);
 8000bfc:	f107 010c 	add.w	r1, r7, #12
 8000c00:	f04f 33ff 	mov.w	r3, #4294967295
 8000c04:	2202      	movs	r2, #2
 8000c06:	4807      	ldr	r0, [pc, #28]	@ (8000c24 <lora_write_register+0x50>)
 8000c08:	f001 fd66 	bl	80026d8 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOA, SX1278_NSS_Pin, GPIO_PIN_SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	2110      	movs	r1, #16
 8000c10:	4803      	ldr	r0, [pc, #12]	@ (8000c20 <lora_write_register+0x4c>)
 8000c12:	f001 f8b5 	bl	8001d80 <HAL_GPIO_WritePin>
}
 8000c16:	bf00      	nop
 8000c18:	3710      	adds	r7, #16
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40010800 	.word	0x40010800
 8000c24:	200001f0 	.word	0x200001f0

08000c28 <lora_init>:
    HAL_GPIO_WritePin(GPIOA, SX1278_NSS_Pin, GPIO_PIN_SET);

    return rx_buf[1];
}

void lora_init(void) {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, SX1278_RESET_Pin, GPIO_PIN_RESET);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c34:	4827      	ldr	r0, [pc, #156]	@ (8000cd4 <lora_init+0xac>)
 8000c36:	f001 f8a3 	bl	8001d80 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000c3a:	200a      	movs	r0, #10
 8000c3c:	f000 fd38 	bl	80016b0 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, SX1278_RESET_Pin, GPIO_PIN_SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c46:	4823      	ldr	r0, [pc, #140]	@ (8000cd4 <lora_init+0xac>)
 8000c48:	f001 f89a 	bl	8001d80 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000c4c:	200a      	movs	r0, #10
 8000c4e:	f000 fd2f 	bl	80016b0 <HAL_Delay>

    lora_write_register(0x01, 0x81);
 8000c52:	2181      	movs	r1, #129	@ 0x81
 8000c54:	2001      	movs	r0, #1
 8000c56:	f7ff ffbd 	bl	8000bd4 <lora_write_register>

    uint64_t frf = ((uint64_t)433000000 << 19) / 32000000;
 8000c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8000cd8 <lora_init+0xb0>)
 8000c5c:	f04f 0300 	mov.w	r3, #0
 8000c60:	e9c7 2300 	strd	r2, r3, [r7]
    lora_write_register(0x06, (frf >> 16) & 0xFF);
 8000c64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000c68:	f04f 0200 	mov.w	r2, #0
 8000c6c:	f04f 0300 	mov.w	r3, #0
 8000c70:	0c02      	lsrs	r2, r0, #16
 8000c72:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c76:	0c0b      	lsrs	r3, r1, #16
 8000c78:	b2d3      	uxtb	r3, r2
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	2006      	movs	r0, #6
 8000c7e:	f7ff ffa9 	bl	8000bd4 <lora_write_register>
    lora_write_register(0x07, (frf >> 8) & 0xFF);
 8000c82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000c86:	f04f 0200 	mov.w	r2, #0
 8000c8a:	f04f 0300 	mov.w	r3, #0
 8000c8e:	0a02      	lsrs	r2, r0, #8
 8000c90:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000c94:	0a0b      	lsrs	r3, r1, #8
 8000c96:	b2d3      	uxtb	r3, r2
 8000c98:	4619      	mov	r1, r3
 8000c9a:	2007      	movs	r0, #7
 8000c9c:	f7ff ff9a 	bl	8000bd4 <lora_write_register>
    lora_write_register(0x08, (frf >> 0) & 0xFF);
 8000ca0:	783b      	ldrb	r3, [r7, #0]
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	2008      	movs	r0, #8
 8000ca6:	f7ff ff95 	bl	8000bd4 <lora_write_register>

    lora_write_register(0x1D, 0x72);
 8000caa:	2172      	movs	r1, #114	@ 0x72
 8000cac:	201d      	movs	r0, #29
 8000cae:	f7ff ff91 	bl	8000bd4 <lora_write_register>
    lora_write_register(0x1E, 0xC4);
 8000cb2:	21c4      	movs	r1, #196	@ 0xc4
 8000cb4:	201e      	movs	r0, #30
 8000cb6:	f7ff ff8d 	bl	8000bd4 <lora_write_register>
    lora_write_register(0x22, LORA_MAX_PACKET_SIZE);
 8000cba:	21ff      	movs	r1, #255	@ 0xff
 8000cbc:	2022      	movs	r0, #34	@ 0x22
 8000cbe:	f7ff ff89 	bl	8000bd4 <lora_write_register>


    lora_write_register(0x12, 0xFF);
 8000cc2:	21ff      	movs	r1, #255	@ 0xff
 8000cc4:	2012      	movs	r0, #18
 8000cc6:	f7ff ff85 	bl	8000bd4 <lora_write_register>
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40010c00 	.word	0x40010c00
 8000cd8:	006c4000 	.word	0x006c4000

08000cdc <convert_to_decimal_degrees>:

double convert_to_decimal_degrees(const char* nmea_coord, char direction) {
 8000cdc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000ce0:	b08a      	sub	sp, #40	@ 0x28
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	70fb      	strb	r3, [r7, #3]
    double raw = atof(nmea_coord);
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	f002 fc78 	bl	80035e0 <atof>
 8000cf0:	e9c7 0106 	strd	r0, r1, [r7, #24]
    int degrees = (int)(raw / 100);
 8000cf4:	f04f 0200 	mov.w	r2, #0
 8000cf8:	4b23      	ldr	r3, [pc, #140]	@ (8000d88 <convert_to_decimal_degrees+0xac>)
 8000cfa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000cfe:	f7ff fd15 	bl	800072c <__aeabi_ddiv>
 8000d02:	4602      	mov	r2, r0
 8000d04:	460b      	mov	r3, r1
 8000d06:	4610      	mov	r0, r2
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f7ff fe95 	bl	8000a38 <__aeabi_d2iz>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	617b      	str	r3, [r7, #20]
    double minutes = raw - (degrees * 100);
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	2264      	movs	r2, #100	@ 0x64
 8000d16:	fb02 f303 	mul.w	r3, r2, r3
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fb72 	bl	8000404 <__aeabi_i2d>
 8000d20:	4602      	mov	r2, r0
 8000d22:	460b      	mov	r3, r1
 8000d24:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000d28:	f7ff fa1e 	bl	8000168 <__aeabi_dsub>
 8000d2c:	4602      	mov	r2, r0
 8000d2e:	460b      	mov	r3, r1
 8000d30:	e9c7 2302 	strd	r2, r3, [r7, #8]
    double decimal_degrees = degrees + (minutes / 60.0);
 8000d34:	6978      	ldr	r0, [r7, #20]
 8000d36:	f7ff fb65 	bl	8000404 <__aeabi_i2d>
 8000d3a:	4680      	mov	r8, r0
 8000d3c:	4689      	mov	r9, r1
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	4b12      	ldr	r3, [pc, #72]	@ (8000d8c <convert_to_decimal_degrees+0xb0>)
 8000d44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d48:	f7ff fcf0 	bl	800072c <__aeabi_ddiv>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	460b      	mov	r3, r1
 8000d50:	4640      	mov	r0, r8
 8000d52:	4649      	mov	r1, r9
 8000d54:	f7ff fa0a 	bl	800016c <__adddf3>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (direction == 'S' || direction == 'W') {
 8000d60:	78fb      	ldrb	r3, [r7, #3]
 8000d62:	2b53      	cmp	r3, #83	@ 0x53
 8000d64:	d002      	beq.n	8000d6c <convert_to_decimal_degrees+0x90>
 8000d66:	78fb      	ldrb	r3, [r7, #3]
 8000d68:	2b57      	cmp	r3, #87	@ 0x57
 8000d6a:	d105      	bne.n	8000d78 <convert_to_decimal_degrees+0x9c>
        decimal_degrees *= -1.0;
 8000d6c:	6a3c      	ldr	r4, [r7, #32]
 8000d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d70:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8000d74:	e9c7 4508 	strd	r4, r5, [r7, #32]
    }

    return decimal_degrees;
 8000d78:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
}
 8000d7c:	4610      	mov	r0, r2
 8000d7e:	4619      	mov	r1, r3
 8000d80:	3728      	adds	r7, #40	@ 0x28
 8000d82:	46bd      	mov	sp, r7
 8000d84:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000d88:	40590000 	.word	0x40590000
 8000d8c:	404e0000 	.word	0x404e0000

08000d90 <parse_gps_sentence>:

void parse_gps_sentence(char* gps_input) {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b092      	sub	sp, #72	@ 0x48
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
    if (!(strstr(gps_input, "$GPGGA") || strstr(gps_input, "$GPRMC"))) {
 8000d98:	4959      	ldr	r1, [pc, #356]	@ (8000f00 <parse_gps_sentence+0x170>)
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f004 f822 	bl	8004de4 <strstr>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d107      	bne.n	8000db6 <parse_gps_sentence+0x26>
 8000da6:	4957      	ldr	r1, [pc, #348]	@ (8000f04 <parse_gps_sentence+0x174>)
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f004 f81b 	bl	8004de4 <strstr>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	f000 80a1 	beq.w	8000ef8 <parse_gps_sentence+0x168>
        return;
    }

    char *token;
    int field_index = 0;
 8000db6:	2300      	movs	r3, #0
 8000db8:	643b      	str	r3, [r7, #64]	@ 0x40
    char lat[16] = {0}, lon[16] = {0};
 8000dba:	f107 0318 	add.w	r3, r7, #24
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
 8000dc8:	f107 0308 	add.w	r3, r7, #8
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
    char lat_dir = 0, lon_dir = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000ddc:	2300      	movs	r3, #0
 8000dde:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    token = strtok(gps_input, ",");
 8000de2:	4949      	ldr	r1, [pc, #292]	@ (8000f08 <parse_gps_sentence+0x178>)
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f003 ffa1 	bl	8004d2c <strtok>
 8000dea:	6478      	str	r0, [r7, #68]	@ 0x44

    while (token != NULL) {
 8000dec:	e02c      	b.n	8000e48 <parse_gps_sentence+0xb8>
        field_index++;
 8000dee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000df0:	3301      	adds	r3, #1
 8000df2:	643b      	str	r3, [r7, #64]	@ 0x40

        if (field_index == 3) {
 8000df4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000df6:	2b03      	cmp	r3, #3
 8000df8:	d107      	bne.n	8000e0a <parse_gps_sentence+0x7a>
            strncpy(lat, token, sizeof(lat) - 1);
 8000dfa:	f107 0318 	add.w	r3, r7, #24
 8000dfe:	220f      	movs	r2, #15
 8000e00:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000e02:	4618      	mov	r0, r3
 8000e04:	f003 ff7f 	bl	8004d06 <strncpy>
 8000e08:	e019      	b.n	8000e3e <parse_gps_sentence+0xae>
        }
        else if (field_index == 4) {
 8000e0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e0c:	2b04      	cmp	r3, #4
 8000e0e:	d104      	bne.n	8000e1a <parse_gps_sentence+0x8a>
            lat_dir = token[0];
 8000e10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000e18:	e011      	b.n	8000e3e <parse_gps_sentence+0xae>
        }
        else if (field_index == 5) {
 8000e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e1c:	2b05      	cmp	r3, #5
 8000e1e:	d107      	bne.n	8000e30 <parse_gps_sentence+0xa0>
            strncpy(lon, token, sizeof(lon) - 1);
 8000e20:	f107 0308 	add.w	r3, r7, #8
 8000e24:	220f      	movs	r2, #15
 8000e26:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f003 ff6c 	bl	8004d06 <strncpy>
 8000e2e:	e006      	b.n	8000e3e <parse_gps_sentence+0xae>
        }
        else if (field_index == 6) {
 8000e30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e32:	2b06      	cmp	r3, #6
 8000e34:	d103      	bne.n	8000e3e <parse_gps_sentence+0xae>
            lon_dir = token[0];
 8000e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
        }

        token = strtok(NULL, ",");
 8000e3e:	4932      	ldr	r1, [pc, #200]	@ (8000f08 <parse_gps_sentence+0x178>)
 8000e40:	2000      	movs	r0, #0
 8000e42:	f003 ff73 	bl	8004d2c <strtok>
 8000e46:	6478      	str	r0, [r7, #68]	@ 0x44
    while (token != NULL) {
 8000e48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d1cf      	bne.n	8000dee <parse_gps_sentence+0x5e>
    }

    if (strlen(lat) > 0 && strlen(lon) > 0) {
 8000e4e:	f107 0318 	add.w	r3, r7, #24
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d050      	beq.n	8000efa <parse_gps_sentence+0x16a>
 8000e58:	f107 0308 	add.w	r3, r7, #8
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d04b      	beq.n	8000efa <parse_gps_sentence+0x16a>
        double conv_lat = convert_to_decimal_degrees(lat, lat_dir);
 8000e62:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8000e66:	f107 0318 	add.w	r3, r7, #24
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff35 	bl	8000cdc <convert_to_decimal_degrees>
 8000e72:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
        double conv_lon = convert_to_decimal_degrees(lon, lon_dir);
 8000e76:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8000e7a:	f107 0308 	add.w	r3, r7, #8
 8000e7e:	4611      	mov	r1, r2
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff ff2b 	bl	8000cdc <convert_to_decimal_degrees>
 8000e86:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28

        if (conv_lat >= -90 && conv_lat <= 90 && conv_lon >= -180 && conv_lon <= 180) {
 8000e8a:	f04f 0200 	mov.w	r2, #0
 8000e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000f0c <parse_gps_sentence+0x17c>)
 8000e90:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8000e94:	f7ff fda6 	bl	80009e4 <__aeabi_dcmpge>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d02d      	beq.n	8000efa <parse_gps_sentence+0x16a>
 8000e9e:	f04f 0200 	mov.w	r2, #0
 8000ea2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f10 <parse_gps_sentence+0x180>)
 8000ea4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8000ea8:	f7ff fd92 	bl	80009d0 <__aeabi_dcmple>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d023      	beq.n	8000efa <parse_gps_sentence+0x16a>
 8000eb2:	f04f 0200 	mov.w	r2, #0
 8000eb6:	4b17      	ldr	r3, [pc, #92]	@ (8000f14 <parse_gps_sentence+0x184>)
 8000eb8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000ebc:	f7ff fd92 	bl	80009e4 <__aeabi_dcmpge>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d019      	beq.n	8000efa <parse_gps_sentence+0x16a>
 8000ec6:	f04f 0200 	mov.w	r2, #0
 8000eca:	4b13      	ldr	r3, [pc, #76]	@ (8000f18 <parse_gps_sentence+0x188>)
 8000ecc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000ed0:	f7ff fd7e 	bl	80009d0 <__aeabi_dcmple>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d00f      	beq.n	8000efa <parse_gps_sentence+0x16a>
            SaveGpsData.latitude = conv_lat;
 8000eda:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8000ede:	f7ff fdf3 	bl	8000ac8 <__aeabi_d2f>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	4a0d      	ldr	r2, [pc, #52]	@ (8000f1c <parse_gps_sentence+0x18c>)
 8000ee6:	6013      	str	r3, [r2, #0]
            SaveGpsData.longitude = conv_lon;
 8000ee8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000eec:	f7ff fdec 	bl	8000ac8 <__aeabi_d2f>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <parse_gps_sentence+0x18c>)
 8000ef4:	6053      	str	r3, [r2, #4]
 8000ef6:	e000      	b.n	8000efa <parse_gps_sentence+0x16a>
        return;
 8000ef8:	bf00      	nop
        }
    }
}
 8000efa:	3748      	adds	r7, #72	@ 0x48
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	08007540 	.word	0x08007540
 8000f04:	08007548 	.word	0x08007548
 8000f08:	08007550 	.word	0x08007550
 8000f0c:	c0568000 	.word	0xc0568000
 8000f10:	40568000 	.word	0x40568000
 8000f14:	c0668000 	.word	0xc0668000
 8000f18:	40668000 	.word	0x40668000
 8000f1c:	20000318 	.word	0x20000318

08000f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f24:	f000 fb62 	bl	80015ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f28:	f000 f814 	bl	8000f54 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  lora_init();
 8000f2c:	f7ff fe7c 	bl	8000c28 <lora_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f30:	f000 f8b0 	bl	8001094 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000f34:	f000 f84e 	bl	8000fd4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000f38:	f000 f882 	bl	8001040 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, gps_rx_buffer, 1);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	4903      	ldr	r1, [pc, #12]	@ (8000f4c <main+0x2c>)
 8000f40:	4803      	ldr	r0, [pc, #12]	@ (8000f50 <main+0x30>)
 8000f42:	f001 fe16 	bl	8002b72 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f46:	bf00      	nop
 8000f48:	e7fd      	b.n	8000f46 <main+0x26>
 8000f4a:	bf00      	nop
 8000f4c:	20000290 	.word	0x20000290
 8000f50:	20000248 	.word	0x20000248

08000f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b090      	sub	sp, #64	@ 0x40
 8000f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5a:	f107 0318 	add.w	r3, r7, #24
 8000f5e:	2228      	movs	r2, #40	@ 0x28
 8000f60:	2100      	movs	r1, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f003 feb5 	bl	8004cd2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
 8000f70:	609a      	str	r2, [r3, #8]
 8000f72:	60da      	str	r2, [r3, #12]
 8000f74:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f76:	2302      	movs	r3, #2
 8000f78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f7e:	2310      	movs	r3, #16
 8000f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f82:	2302      	movs	r3, #2
 8000f84:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000f86:	2300      	movs	r3, #0
 8000f88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f8a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f90:	f107 0318 	add.w	r3, r7, #24
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 ff0b 	bl	8001db0 <HAL_RCC_OscConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000fa0:	f000 f928 	bl	80011f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa4:	230f      	movs	r3, #15
 8000fa6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	2101      	movs	r1, #1
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f001 f979 	bl	80022b4 <HAL_RCC_ClockConfig>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000fc8:	f000 f914 	bl	80011f4 <Error_Handler>
  }
}
 8000fcc:	bf00      	nop
 8000fce:	3740      	adds	r7, #64	@ 0x40
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fd8:	4b17      	ldr	r3, [pc, #92]	@ (8001038 <MX_SPI1_Init+0x64>)
 8000fda:	4a18      	ldr	r2, [pc, #96]	@ (800103c <MX_SPI1_Init+0x68>)
 8000fdc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fde:	4b16      	ldr	r3, [pc, #88]	@ (8001038 <MX_SPI1_Init+0x64>)
 8000fe0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fe4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fe6:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <MX_SPI1_Init+0x64>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fec:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <MX_SPI1_Init+0x64>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ff2:	4b11      	ldr	r3, [pc, #68]	@ (8001038 <MX_SPI1_Init+0x64>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ff8:	4b0f      	ldr	r3, [pc, #60]	@ (8001038 <MX_SPI1_Init+0x64>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <MX_SPI1_Init+0x64>)
 8001000:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001004:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <MX_SPI1_Init+0x64>)
 8001008:	2220      	movs	r2, #32
 800100a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800100c:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <MX_SPI1_Init+0x64>)
 800100e:	2200      	movs	r2, #0
 8001010:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001012:	4b09      	ldr	r3, [pc, #36]	@ (8001038 <MX_SPI1_Init+0x64>)
 8001014:	2200      	movs	r2, #0
 8001016:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001018:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <MX_SPI1_Init+0x64>)
 800101a:	2200      	movs	r2, #0
 800101c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800101e:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <MX_SPI1_Init+0x64>)
 8001020:	220a      	movs	r2, #10
 8001022:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001024:	4804      	ldr	r0, [pc, #16]	@ (8001038 <MX_SPI1_Init+0x64>)
 8001026:	f001 fad3 	bl	80025d0 <HAL_SPI_Init>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001030:	f000 f8e0 	bl	80011f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}
 8001038:	200001f0 	.word	0x200001f0
 800103c:	40013000 	.word	0x40013000

08001040 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001044:	4b11      	ldr	r3, [pc, #68]	@ (800108c <MX_USART2_UART_Init+0x4c>)
 8001046:	4a12      	ldr	r2, [pc, #72]	@ (8001090 <MX_USART2_UART_Init+0x50>)
 8001048:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800104a:	4b10      	ldr	r3, [pc, #64]	@ (800108c <MX_USART2_UART_Init+0x4c>)
 800104c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001050:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001052:	4b0e      	ldr	r3, [pc, #56]	@ (800108c <MX_USART2_UART_Init+0x4c>)
 8001054:	2200      	movs	r2, #0
 8001056:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001058:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <MX_USART2_UART_Init+0x4c>)
 800105a:	2200      	movs	r2, #0
 800105c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800105e:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <MX_USART2_UART_Init+0x4c>)
 8001060:	2200      	movs	r2, #0
 8001062:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001064:	4b09      	ldr	r3, [pc, #36]	@ (800108c <MX_USART2_UART_Init+0x4c>)
 8001066:	220c      	movs	r2, #12
 8001068:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800106a:	4b08      	ldr	r3, [pc, #32]	@ (800108c <MX_USART2_UART_Init+0x4c>)
 800106c:	2200      	movs	r2, #0
 800106e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <MX_USART2_UART_Init+0x4c>)
 8001072:	2200      	movs	r2, #0
 8001074:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001076:	4805      	ldr	r0, [pc, #20]	@ (800108c <MX_USART2_UART_Init+0x4c>)
 8001078:	f001 fd2b 	bl	8002ad2 <HAL_UART_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001082:	f000 f8b7 	bl	80011f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000248 	.word	0x20000248
 8001090:	40004400 	.word	0x40004400

08001094 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001164 <MX_GPIO_Init+0xd0>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	4a2d      	ldr	r2, [pc, #180]	@ (8001164 <MX_GPIO_Init+0xd0>)
 80010ae:	f043 0304 	orr.w	r3, r3, #4
 80010b2:	6193      	str	r3, [r2, #24]
 80010b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001164 <MX_GPIO_Init+0xd0>)
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	f003 0304 	and.w	r3, r3, #4
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c0:	4b28      	ldr	r3, [pc, #160]	@ (8001164 <MX_GPIO_Init+0xd0>)
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	4a27      	ldr	r2, [pc, #156]	@ (8001164 <MX_GPIO_Init+0xd0>)
 80010c6:	f043 0308 	orr.w	r3, r3, #8
 80010ca:	6193      	str	r3, [r2, #24]
 80010cc:	4b25      	ldr	r3, [pc, #148]	@ (8001164 <MX_GPIO_Init+0xd0>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	f003 0308 	and.w	r3, r3, #8
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SX1278_NSS_Pin|buzzer_Pin, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f44f 6101 	mov.w	r1, #2064	@ 0x810
 80010de:	4822      	ldr	r0, [pc, #136]	@ (8001168 <MX_GPIO_Init+0xd4>)
 80010e0:	f000 fe4e 	bl	8001d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ID_Pin|SX1278_RESET_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80010ea:	4820      	ldr	r0, [pc, #128]	@ (800116c <MX_GPIO_Init+0xd8>)
 80010ec:	f000 fe48 	bl	8001d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SX1278_NSS_Pin buzzer_Pin */
  GPIO_InitStruct.Pin = SX1278_NSS_Pin|buzzer_Pin;
 80010f0:	f44f 6301 	mov.w	r3, #2064	@ 0x810
 80010f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f6:	2301      	movs	r3, #1
 80010f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fe:	2302      	movs	r3, #2
 8001100:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001102:	f107 0308 	add.w	r3, r7, #8
 8001106:	4619      	mov	r1, r3
 8001108:	4817      	ldr	r0, [pc, #92]	@ (8001168 <MX_GPIO_Init+0xd4>)
 800110a:	f000 fcb5 	bl	8001a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 800110e:	2302      	movs	r3, #2
 8001110:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001112:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <MX_GPIO_Init+0xdc>)
 8001114:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 800111a:	f107 0308 	add.w	r3, r7, #8
 800111e:	4619      	mov	r1, r3
 8001120:	4812      	ldr	r0, [pc, #72]	@ (800116c <MX_GPIO_Init+0xd8>)
 8001122:	f000 fca9 	bl	8001a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : find_host_Pin */
  GPIO_InitStruct.Pin = find_host_Pin;
 8001126:	2308      	movs	r3, #8
 8001128:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(find_host_GPIO_Port, &GPIO_InitStruct);
 8001132:	f107 0308 	add.w	r3, r7, #8
 8001136:	4619      	mov	r1, r3
 8001138:	480c      	ldr	r0, [pc, #48]	@ (800116c <MX_GPIO_Init+0xd8>)
 800113a:	f000 fc9d 	bl	8001a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ID_Pin SX1278_RESET_Pin */
  GPIO_InitStruct.Pin = ID_Pin|SX1278_RESET_Pin;
 800113e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001142:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001144:	2301      	movs	r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001148:	2300      	movs	r3, #0
 800114a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114c:	2302      	movs	r3, #2
 800114e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001150:	f107 0308 	add.w	r3, r7, #8
 8001154:	4619      	mov	r1, r3
 8001156:	4805      	ldr	r0, [pc, #20]	@ (800116c <MX_GPIO_Init+0xd8>)
 8001158:	f000 fc8e 	bl	8001a78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800115c:	bf00      	nop
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40021000 	.word	0x40021000
 8001168:	40010800 	.word	0x40010800
 800116c:	40010c00 	.word	0x40010c00
 8001170:	10110000 	.word	0x10110000

08001174 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a17      	ldr	r2, [pc, #92]	@ (80011e0 <HAL_UART_RxCpltCallback+0x6c>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d127      	bne.n	80011d6 <HAL_UART_RxCpltCallback+0x62>
        if (gps_rx_buffer[0] == '\n') {
 8001186:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <HAL_UART_RxCpltCallback+0x70>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b0a      	cmp	r3, #10
 800118c:	d10c      	bne.n	80011a8 <HAL_UART_RxCpltCallback+0x34>
            gps_sentence[gps_index] = '\0';
 800118e:	4b16      	ldr	r3, [pc, #88]	@ (80011e8 <HAL_UART_RxCpltCallback+0x74>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	461a      	mov	r2, r3
 8001194:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <HAL_UART_RxCpltCallback+0x78>)
 8001196:	2100      	movs	r1, #0
 8001198:	5499      	strb	r1, [r3, r2]
            gps_index = 0;
 800119a:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <HAL_UART_RxCpltCallback+0x74>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
            parse_gps_sentence(gps_sentence);
 80011a0:	4812      	ldr	r0, [pc, #72]	@ (80011ec <HAL_UART_RxCpltCallback+0x78>)
 80011a2:	f7ff fdf5 	bl	8000d90 <parse_gps_sentence>
 80011a6:	e011      	b.n	80011cc <HAL_UART_RxCpltCallback+0x58>
        } else {
            gps_sentence[gps_index++] = gps_rx_buffer[0];
 80011a8:	4b0f      	ldr	r3, [pc, #60]	@ (80011e8 <HAL_UART_RxCpltCallback+0x74>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	1c5a      	adds	r2, r3, #1
 80011ae:	b2d1      	uxtb	r1, r2
 80011b0:	4a0d      	ldr	r2, [pc, #52]	@ (80011e8 <HAL_UART_RxCpltCallback+0x74>)
 80011b2:	7011      	strb	r1, [r2, #0]
 80011b4:	461a      	mov	r2, r3
 80011b6:	4b0b      	ldr	r3, [pc, #44]	@ (80011e4 <HAL_UART_RxCpltCallback+0x70>)
 80011b8:	7819      	ldrb	r1, [r3, #0]
 80011ba:	4b0c      	ldr	r3, [pc, #48]	@ (80011ec <HAL_UART_RxCpltCallback+0x78>)
 80011bc:	5499      	strb	r1, [r3, r2]
            if (gps_index >= 127) gps_index = 0;
 80011be:	4b0a      	ldr	r3, [pc, #40]	@ (80011e8 <HAL_UART_RxCpltCallback+0x74>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	2b7e      	cmp	r3, #126	@ 0x7e
 80011c4:	d902      	bls.n	80011cc <HAL_UART_RxCpltCallback+0x58>
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <HAL_UART_RxCpltCallback+0x74>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart2, gps_rx_buffer, 1);
 80011cc:	2201      	movs	r2, #1
 80011ce:	4905      	ldr	r1, [pc, #20]	@ (80011e4 <HAL_UART_RxCpltCallback+0x70>)
 80011d0:	4807      	ldr	r0, [pc, #28]	@ (80011f0 <HAL_UART_RxCpltCallback+0x7c>)
 80011d2:	f001 fcce 	bl	8002b72 <HAL_UART_Receive_IT>
    }
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40004400 	.word	0x40004400
 80011e4:	20000290 	.word	0x20000290
 80011e8:	20000314 	.word	0x20000314
 80011ec:	20000294 	.word	0x20000294
 80011f0:	20000248 	.word	0x20000248

080011f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f8:	b672      	cpsid	i
}
 80011fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  printf("fucking error");
 80011fc:	4801      	ldr	r0, [pc, #4]	@ (8001204 <Error_Handler+0x10>)
 80011fe:	f003 fd13 	bl	8004c28 <iprintf>
 8001202:	e7fb      	b.n	80011fc <Error_Handler+0x8>
 8001204:	080075c0 	.word	0x080075c0

08001208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800120e:	4b15      	ldr	r3, [pc, #84]	@ (8001264 <HAL_MspInit+0x5c>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	4a14      	ldr	r2, [pc, #80]	@ (8001264 <HAL_MspInit+0x5c>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	6193      	str	r3, [r2, #24]
 800121a:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <HAL_MspInit+0x5c>)
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <HAL_MspInit+0x5c>)
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	4a0e      	ldr	r2, [pc, #56]	@ (8001264 <HAL_MspInit+0x5c>)
 800122c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001230:	61d3      	str	r3, [r2, #28]
 8001232:	4b0c      	ldr	r3, [pc, #48]	@ (8001264 <HAL_MspInit+0x5c>)
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800123e:	4b0a      	ldr	r3, [pc, #40]	@ (8001268 <HAL_MspInit+0x60>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	4a04      	ldr	r2, [pc, #16]	@ (8001268 <HAL_MspInit+0x60>)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800125a:	bf00      	nop
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr
 8001264:	40021000 	.word	0x40021000
 8001268:	40010000 	.word	0x40010000

0800126c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	f107 0310 	add.w	r3, r7, #16
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a1b      	ldr	r2, [pc, #108]	@ (80012f4 <HAL_SPI_MspInit+0x88>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d12f      	bne.n	80012ec <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800128c:	4b1a      	ldr	r3, [pc, #104]	@ (80012f8 <HAL_SPI_MspInit+0x8c>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	4a19      	ldr	r2, [pc, #100]	@ (80012f8 <HAL_SPI_MspInit+0x8c>)
 8001292:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001296:	6193      	str	r3, [r2, #24]
 8001298:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <HAL_SPI_MspInit+0x8c>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a4:	4b14      	ldr	r3, [pc, #80]	@ (80012f8 <HAL_SPI_MspInit+0x8c>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	4a13      	ldr	r2, [pc, #76]	@ (80012f8 <HAL_SPI_MspInit+0x8c>)
 80012aa:	f043 0304 	orr.w	r3, r3, #4
 80012ae:	6193      	str	r3, [r2, #24]
 80012b0:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <HAL_SPI_MspInit+0x8c>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	f003 0304 	and.w	r3, r3, #4
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SX1278_SCK_Pin|SX1278_MOSI_Pin;
 80012bc:	23a0      	movs	r3, #160	@ 0xa0
 80012be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012c4:	2303      	movs	r3, #3
 80012c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c8:	f107 0310 	add.w	r3, r7, #16
 80012cc:	4619      	mov	r1, r3
 80012ce:	480b      	ldr	r0, [pc, #44]	@ (80012fc <HAL_SPI_MspInit+0x90>)
 80012d0:	f000 fbd2 	bl	8001a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SX1278_MISO_Pin;
 80012d4:	2340      	movs	r3, #64	@ 0x40
 80012d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SX1278_MISO_GPIO_Port, &GPIO_InitStruct);
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	4619      	mov	r1, r3
 80012e6:	4805      	ldr	r0, [pc, #20]	@ (80012fc <HAL_SPI_MspInit+0x90>)
 80012e8:	f000 fbc6 	bl	8001a78 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80012ec:	bf00      	nop
 80012ee:	3720      	adds	r7, #32
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40013000 	.word	0x40013000
 80012f8:	40021000 	.word	0x40021000
 80012fc:	40010800 	.word	0x40010800

08001300 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b088      	sub	sp, #32
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	f107 0310 	add.w	r3, r7, #16
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a1f      	ldr	r2, [pc, #124]	@ (8001398 <HAL_UART_MspInit+0x98>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d137      	bne.n	8001390 <HAL_UART_MspInit+0x90>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001320:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <HAL_UART_MspInit+0x9c>)
 8001322:	69db      	ldr	r3, [r3, #28]
 8001324:	4a1d      	ldr	r2, [pc, #116]	@ (800139c <HAL_UART_MspInit+0x9c>)
 8001326:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800132a:	61d3      	str	r3, [r2, #28]
 800132c:	4b1b      	ldr	r3, [pc, #108]	@ (800139c <HAL_UART_MspInit+0x9c>)
 800132e:	69db      	ldr	r3, [r3, #28]
 8001330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001338:	4b18      	ldr	r3, [pc, #96]	@ (800139c <HAL_UART_MspInit+0x9c>)
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	4a17      	ldr	r2, [pc, #92]	@ (800139c <HAL_UART_MspInit+0x9c>)
 800133e:	f043 0304 	orr.w	r3, r3, #4
 8001342:	6193      	str	r3, [r2, #24]
 8001344:	4b15      	ldr	r3, [pc, #84]	@ (800139c <HAL_UART_MspInit+0x9c>)
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPS_Rx_Pin;
 8001350:	2304      	movs	r3, #4
 8001352:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001354:	2302      	movs	r3, #2
 8001356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001358:	2303      	movs	r3, #3
 800135a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPS_Rx_GPIO_Port, &GPIO_InitStruct);
 800135c:	f107 0310 	add.w	r3, r7, #16
 8001360:	4619      	mov	r1, r3
 8001362:	480f      	ldr	r0, [pc, #60]	@ (80013a0 <HAL_UART_MspInit+0xa0>)
 8001364:	f000 fb88 	bl	8001a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPS_Tx_Pin;
 8001368:	2308      	movs	r3, #8
 800136a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPS_Tx_GPIO_Port, &GPIO_InitStruct);
 8001374:	f107 0310 	add.w	r3, r7, #16
 8001378:	4619      	mov	r1, r3
 800137a:	4809      	ldr	r0, [pc, #36]	@ (80013a0 <HAL_UART_MspInit+0xa0>)
 800137c:	f000 fb7c 	bl	8001a78 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001380:	2200      	movs	r2, #0
 8001382:	2100      	movs	r1, #0
 8001384:	2026      	movs	r0, #38	@ 0x26
 8001386:	f000 fa8e 	bl	80018a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800138a:	2026      	movs	r0, #38	@ 0x26
 800138c:	f000 faa7 	bl	80018de <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001390:	bf00      	nop
 8001392:	3720      	adds	r7, #32
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40004400 	.word	0x40004400
 800139c:	40021000 	.word	0x40021000
 80013a0:	40010800 	.word	0x40010800

080013a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <NMI_Handler+0x4>

080013ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <HardFault_Handler+0x4>

080013b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <MemManage_Handler+0x4>

080013bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <BusFault_Handler+0x4>

080013c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <UsageFault_Handler+0x4>

080013cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr

080013d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr

080013f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013f4:	f000 f940 	bl	8001678 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013f8:	bf00      	nop
 80013fa:	bd80      	pop	{r7, pc}

080013fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001400:	4802      	ldr	r0, [pc, #8]	@ (800140c <USART2_IRQHandler+0x10>)
 8001402:	f001 fbdb 	bl	8002bbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000248 	.word	0x20000248

08001410 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return 1;
 8001414:	2301      	movs	r3, #1
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr

0800141e <_kill>:

int _kill(int pid, int sig)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b082      	sub	sp, #8
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001428:	f003 fd3c 	bl	8004ea4 <__errno>
 800142c:	4603      	mov	r3, r0
 800142e:	2216      	movs	r2, #22
 8001430:	601a      	str	r2, [r3, #0]
  return -1;
 8001432:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <_exit>:

void _exit (int status)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b082      	sub	sp, #8
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001446:	f04f 31ff 	mov.w	r1, #4294967295
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff ffe7 	bl	800141e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001450:	bf00      	nop
 8001452:	e7fd      	b.n	8001450 <_exit+0x12>

08001454 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
 8001464:	e00a      	b.n	800147c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001466:	f3af 8000 	nop.w
 800146a:	4601      	mov	r1, r0
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	1c5a      	adds	r2, r3, #1
 8001470:	60ba      	str	r2, [r7, #8]
 8001472:	b2ca      	uxtb	r2, r1
 8001474:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	3301      	adds	r3, #1
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	429a      	cmp	r2, r3
 8001482:	dbf0      	blt.n	8001466 <_read+0x12>
  }

  return len;
 8001484:	687b      	ldr	r3, [r7, #4]
}
 8001486:	4618      	mov	r0, r3
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b086      	sub	sp, #24
 8001492:	af00      	add	r7, sp, #0
 8001494:	60f8      	str	r0, [r7, #12]
 8001496:	60b9      	str	r1, [r7, #8]
 8001498:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
 800149e:	e009      	b.n	80014b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	1c5a      	adds	r2, r3, #1
 80014a4:	60ba      	str	r2, [r7, #8]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	3301      	adds	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	dbf1      	blt.n	80014a0 <_write+0x12>
  }
  return len;
 80014bc:	687b      	ldr	r3, [r7, #4]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3718      	adds	r7, #24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <_close>:

int _close(int file)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b083      	sub	sp, #12
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr

080014dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014ec:	605a      	str	r2, [r3, #4]
  return 0;
 80014ee:	2300      	movs	r3, #0
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr

080014fa <_isatty>:

int _isatty(int file)
{
 80014fa:	b480      	push	{r7}
 80014fc:	b083      	sub	sp, #12
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001502:	2301      	movs	r3, #1
}
 8001504:	4618      	mov	r0, r3
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr

0800150e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800150e:	b480      	push	{r7}
 8001510:	b085      	sub	sp, #20
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800151a:	2300      	movs	r3, #0
}
 800151c:	4618      	mov	r0, r3
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	bc80      	pop	{r7}
 8001524:	4770      	bx	lr
	...

08001528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001530:	4a14      	ldr	r2, [pc, #80]	@ (8001584 <_sbrk+0x5c>)
 8001532:	4b15      	ldr	r3, [pc, #84]	@ (8001588 <_sbrk+0x60>)
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <_sbrk+0x64>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d102      	bne.n	800154a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <_sbrk+0x64>)
 8001546:	4a12      	ldr	r2, [pc, #72]	@ (8001590 <_sbrk+0x68>)
 8001548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800154a:	4b10      	ldr	r3, [pc, #64]	@ (800158c <_sbrk+0x64>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	429a      	cmp	r2, r3
 8001556:	d207      	bcs.n	8001568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001558:	f003 fca4 	bl	8004ea4 <__errno>
 800155c:	4603      	mov	r3, r0
 800155e:	220c      	movs	r2, #12
 8001560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001562:	f04f 33ff 	mov.w	r3, #4294967295
 8001566:	e009      	b.n	800157c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001568:	4b08      	ldr	r3, [pc, #32]	@ (800158c <_sbrk+0x64>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156e:	4b07      	ldr	r3, [pc, #28]	@ (800158c <_sbrk+0x64>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	4a05      	ldr	r2, [pc, #20]	@ (800158c <_sbrk+0x64>)
 8001578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800157a:	68fb      	ldr	r3, [r7, #12]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3718      	adds	r7, #24
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20005000 	.word	0x20005000
 8001588:	00000400 	.word	0x00000400
 800158c:	20000320 	.word	0x20000320
 8001590:	20000478 	.word	0x20000478

08001594 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015a0:	f7ff fff8 	bl	8001594 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015a4:	480b      	ldr	r0, [pc, #44]	@ (80015d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015a6:	490c      	ldr	r1, [pc, #48]	@ (80015d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015a8:	4a0c      	ldr	r2, [pc, #48]	@ (80015dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80015aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015ac:	e002      	b.n	80015b4 <LoopCopyDataInit>

080015ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015b2:	3304      	adds	r3, #4

080015b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015b8:	d3f9      	bcc.n	80015ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ba:	4a09      	ldr	r2, [pc, #36]	@ (80015e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015bc:	4c09      	ldr	r4, [pc, #36]	@ (80015e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c0:	e001      	b.n	80015c6 <LoopFillZerobss>

080015c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c4:	3204      	adds	r2, #4

080015c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015c8:	d3fb      	bcc.n	80015c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ca:	f003 fc71 	bl	8004eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015ce:	f7ff fca7 	bl	8000f20 <main>
  bx lr
 80015d2:	4770      	bx	lr
  ldr r0, =_sdata
 80015d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015d8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80015dc:	08007a88 	.word	0x08007a88
  ldr r2, =_sbss
 80015e0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80015e4:	20000474 	.word	0x20000474

080015e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015e8:	e7fe      	b.n	80015e8 <ADC1_2_IRQHandler>
	...

080015ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015f0:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <HAL_Init+0x28>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a07      	ldr	r2, [pc, #28]	@ (8001614 <HAL_Init+0x28>)
 80015f6:	f043 0310 	orr.w	r3, r3, #16
 80015fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015fc:	2003      	movs	r0, #3
 80015fe:	f000 f947 	bl	8001890 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001602:	200f      	movs	r0, #15
 8001604:	f000 f808 	bl	8001618 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001608:	f7ff fdfe 	bl	8001208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40022000 	.word	0x40022000

08001618 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001620:	4b12      	ldr	r3, [pc, #72]	@ (800166c <HAL_InitTick+0x54>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b12      	ldr	r3, [pc, #72]	@ (8001670 <HAL_InitTick+0x58>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	4619      	mov	r1, r3
 800162a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800162e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001632:	fbb2 f3f3 	udiv	r3, r2, r3
 8001636:	4618      	mov	r0, r3
 8001638:	f000 f95f 	bl	80018fa <HAL_SYSTICK_Config>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e00e      	b.n	8001664 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b0f      	cmp	r3, #15
 800164a:	d80a      	bhi.n	8001662 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800164c:	2200      	movs	r2, #0
 800164e:	6879      	ldr	r1, [r7, #4]
 8001650:	f04f 30ff 	mov.w	r0, #4294967295
 8001654:	f000 f927 	bl	80018a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001658:	4a06      	ldr	r2, [pc, #24]	@ (8001674 <HAL_InitTick+0x5c>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800165e:	2300      	movs	r3, #0
 8001660:	e000      	b.n	8001664 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
}
 8001664:	4618      	mov	r0, r3
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000000 	.word	0x20000000
 8001670:	20000008 	.word	0x20000008
 8001674:	20000004 	.word	0x20000004

08001678 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800167c:	4b05      	ldr	r3, [pc, #20]	@ (8001694 <HAL_IncTick+0x1c>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	461a      	mov	r2, r3
 8001682:	4b05      	ldr	r3, [pc, #20]	@ (8001698 <HAL_IncTick+0x20>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4413      	add	r3, r2
 8001688:	4a03      	ldr	r2, [pc, #12]	@ (8001698 <HAL_IncTick+0x20>)
 800168a:	6013      	str	r3, [r2, #0]
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr
 8001694:	20000008 	.word	0x20000008
 8001698:	20000324 	.word	0x20000324

0800169c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return uwTick;
 80016a0:	4b02      	ldr	r3, [pc, #8]	@ (80016ac <HAL_GetTick+0x10>)
 80016a2:	681b      	ldr	r3, [r3, #0]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr
 80016ac:	20000324 	.word	0x20000324

080016b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b8:	f7ff fff0 	bl	800169c <HAL_GetTick>
 80016bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c8:	d005      	beq.n	80016d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ca:	4b0a      	ldr	r3, [pc, #40]	@ (80016f4 <HAL_Delay+0x44>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	461a      	mov	r2, r3
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	4413      	add	r3, r2
 80016d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016d6:	bf00      	nop
 80016d8:	f7ff ffe0 	bl	800169c <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d8f7      	bhi.n	80016d8 <HAL_Delay+0x28>
  {
  }
}
 80016e8:	bf00      	nop
 80016ea:	bf00      	nop
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000008 	.word	0x20000008

080016f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001708:	4b0c      	ldr	r3, [pc, #48]	@ (800173c <__NVIC_SetPriorityGrouping+0x44>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001714:	4013      	ands	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001720:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001724:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001728:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800172a:	4a04      	ldr	r2, [pc, #16]	@ (800173c <__NVIC_SetPriorityGrouping+0x44>)
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	60d3      	str	r3, [r2, #12]
}
 8001730:	bf00      	nop
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	bc80      	pop	{r7}
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001744:	4b04      	ldr	r3, [pc, #16]	@ (8001758 <__NVIC_GetPriorityGrouping+0x18>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	0a1b      	lsrs	r3, r3, #8
 800174a:	f003 0307 	and.w	r3, r3, #7
}
 800174e:	4618      	mov	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	bc80      	pop	{r7}
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	2b00      	cmp	r3, #0
 800176c:	db0b      	blt.n	8001786 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	f003 021f 	and.w	r2, r3, #31
 8001774:	4906      	ldr	r1, [pc, #24]	@ (8001790 <__NVIC_EnableIRQ+0x34>)
 8001776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177a:	095b      	lsrs	r3, r3, #5
 800177c:	2001      	movs	r0, #1
 800177e:	fa00 f202 	lsl.w	r2, r0, r2
 8001782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr
 8001790:	e000e100 	.word	0xe000e100

08001794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	db0a      	blt.n	80017be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	490c      	ldr	r1, [pc, #48]	@ (80017e0 <__NVIC_SetPriority+0x4c>)
 80017ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b2:	0112      	lsls	r2, r2, #4
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	440b      	add	r3, r1
 80017b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017bc:	e00a      	b.n	80017d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4908      	ldr	r1, [pc, #32]	@ (80017e4 <__NVIC_SetPriority+0x50>)
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	f003 030f 	and.w	r3, r3, #15
 80017ca:	3b04      	subs	r3, #4
 80017cc:	0112      	lsls	r2, r2, #4
 80017ce:	b2d2      	uxtb	r2, r2
 80017d0:	440b      	add	r3, r1
 80017d2:	761a      	strb	r2, [r3, #24]
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	e000e100 	.word	0xe000e100
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b089      	sub	sp, #36	@ 0x24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	f1c3 0307 	rsb	r3, r3, #7
 8001802:	2b04      	cmp	r3, #4
 8001804:	bf28      	it	cs
 8001806:	2304      	movcs	r3, #4
 8001808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	3304      	adds	r3, #4
 800180e:	2b06      	cmp	r3, #6
 8001810:	d902      	bls.n	8001818 <NVIC_EncodePriority+0x30>
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	3b03      	subs	r3, #3
 8001816:	e000      	b.n	800181a <NVIC_EncodePriority+0x32>
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800181c:	f04f 32ff 	mov.w	r2, #4294967295
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	43da      	mvns	r2, r3
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	401a      	ands	r2, r3
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001830:	f04f 31ff 	mov.w	r1, #4294967295
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	fa01 f303 	lsl.w	r3, r1, r3
 800183a:	43d9      	mvns	r1, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001840:	4313      	orrs	r3, r2
         );
}
 8001842:	4618      	mov	r0, r3
 8001844:	3724      	adds	r7, #36	@ 0x24
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr

0800184c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3b01      	subs	r3, #1
 8001858:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800185c:	d301      	bcc.n	8001862 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800185e:	2301      	movs	r3, #1
 8001860:	e00f      	b.n	8001882 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001862:	4a0a      	ldr	r2, [pc, #40]	@ (800188c <SysTick_Config+0x40>)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	3b01      	subs	r3, #1
 8001868:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800186a:	210f      	movs	r1, #15
 800186c:	f04f 30ff 	mov.w	r0, #4294967295
 8001870:	f7ff ff90 	bl	8001794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001874:	4b05      	ldr	r3, [pc, #20]	@ (800188c <SysTick_Config+0x40>)
 8001876:	2200      	movs	r2, #0
 8001878:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800187a:	4b04      	ldr	r3, [pc, #16]	@ (800188c <SysTick_Config+0x40>)
 800187c:	2207      	movs	r2, #7
 800187e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	e000e010 	.word	0xe000e010

08001890 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f7ff ff2d 	bl	80016f8 <__NVIC_SetPriorityGrouping>
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b086      	sub	sp, #24
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	4603      	mov	r3, r0
 80018ae:	60b9      	str	r1, [r7, #8]
 80018b0:	607a      	str	r2, [r7, #4]
 80018b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018b8:	f7ff ff42 	bl	8001740 <__NVIC_GetPriorityGrouping>
 80018bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	68b9      	ldr	r1, [r7, #8]
 80018c2:	6978      	ldr	r0, [r7, #20]
 80018c4:	f7ff ff90 	bl	80017e8 <NVIC_EncodePriority>
 80018c8:	4602      	mov	r2, r0
 80018ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ce:	4611      	mov	r1, r2
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff ff5f 	bl	8001794 <__NVIC_SetPriority>
}
 80018d6:	bf00      	nop
 80018d8:	3718      	adds	r7, #24
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b082      	sub	sp, #8
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	4603      	mov	r3, r0
 80018e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff ff35 	bl	800175c <__NVIC_EnableIRQ>
}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b082      	sub	sp, #8
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f7ff ffa2 	bl	800184c <SysTick_Config>
 8001908:	4603      	mov	r3, r0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001912:	b480      	push	{r7}
 8001914:	b085      	sub	sp, #20
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800191a:	2300      	movs	r3, #0
 800191c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b02      	cmp	r3, #2
 8001928:	d008      	beq.n	800193c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2204      	movs	r2, #4
 800192e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e020      	b.n	800197e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f022 020e 	bic.w	r2, r2, #14
 800194a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f022 0201 	bic.w	r2, r2, #1
 800195a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001964:	2101      	movs	r1, #1
 8001966:	fa01 f202 	lsl.w	r2, r1, r2
 800196a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800197c:	7bfb      	ldrb	r3, [r7, #15]
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	bc80      	pop	{r7}
 8001986:	4770      	bx	lr

08001988 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001990:	2300      	movs	r3, #0
 8001992:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800199a:	b2db      	uxtb	r3, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d005      	beq.n	80019ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2204      	movs	r2, #4
 80019a4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	73fb      	strb	r3, [r7, #15]
 80019aa:	e051      	b.n	8001a50 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f022 020e 	bic.w	r2, r2, #14
 80019ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 0201 	bic.w	r2, r2, #1
 80019ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a22      	ldr	r2, [pc, #136]	@ (8001a5c <HAL_DMA_Abort_IT+0xd4>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d029      	beq.n	8001a2a <HAL_DMA_Abort_IT+0xa2>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a21      	ldr	r2, [pc, #132]	@ (8001a60 <HAL_DMA_Abort_IT+0xd8>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d022      	beq.n	8001a26 <HAL_DMA_Abort_IT+0x9e>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a1f      	ldr	r2, [pc, #124]	@ (8001a64 <HAL_DMA_Abort_IT+0xdc>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d01a      	beq.n	8001a20 <HAL_DMA_Abort_IT+0x98>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001a68 <HAL_DMA_Abort_IT+0xe0>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d012      	beq.n	8001a1a <HAL_DMA_Abort_IT+0x92>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a6c <HAL_DMA_Abort_IT+0xe4>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d00a      	beq.n	8001a14 <HAL_DMA_Abort_IT+0x8c>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a1b      	ldr	r2, [pc, #108]	@ (8001a70 <HAL_DMA_Abort_IT+0xe8>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d102      	bne.n	8001a0e <HAL_DMA_Abort_IT+0x86>
 8001a08:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001a0c:	e00e      	b.n	8001a2c <HAL_DMA_Abort_IT+0xa4>
 8001a0e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a12:	e00b      	b.n	8001a2c <HAL_DMA_Abort_IT+0xa4>
 8001a14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a18:	e008      	b.n	8001a2c <HAL_DMA_Abort_IT+0xa4>
 8001a1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a1e:	e005      	b.n	8001a2c <HAL_DMA_Abort_IT+0xa4>
 8001a20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a24:	e002      	b.n	8001a2c <HAL_DMA_Abort_IT+0xa4>
 8001a26:	2310      	movs	r3, #16
 8001a28:	e000      	b.n	8001a2c <HAL_DMA_Abort_IT+0xa4>
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	4a11      	ldr	r2, [pc, #68]	@ (8001a74 <HAL_DMA_Abort_IT+0xec>)
 8001a2e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d003      	beq.n	8001a50 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	4798      	blx	r3
    } 
  }
  return status;
 8001a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40020008 	.word	0x40020008
 8001a60:	4002001c 	.word	0x4002001c
 8001a64:	40020030 	.word	0x40020030
 8001a68:	40020044 	.word	0x40020044
 8001a6c:	40020058 	.word	0x40020058
 8001a70:	4002006c 	.word	0x4002006c
 8001a74:	40020000 	.word	0x40020000

08001a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b08b      	sub	sp, #44	@ 0x2c
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a82:	2300      	movs	r3, #0
 8001a84:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a86:	2300      	movs	r3, #0
 8001a88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a8a:	e169      	b.n	8001d60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	69fa      	ldr	r2, [r7, #28]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	f040 8158 	bne.w	8001d5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	4a9a      	ldr	r2, [pc, #616]	@ (8001d18 <HAL_GPIO_Init+0x2a0>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d05e      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001ab4:	4a98      	ldr	r2, [pc, #608]	@ (8001d18 <HAL_GPIO_Init+0x2a0>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d875      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001aba:	4a98      	ldr	r2, [pc, #608]	@ (8001d1c <HAL_GPIO_Init+0x2a4>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d058      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001ac0:	4a96      	ldr	r2, [pc, #600]	@ (8001d1c <HAL_GPIO_Init+0x2a4>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d86f      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001ac6:	4a96      	ldr	r2, [pc, #600]	@ (8001d20 <HAL_GPIO_Init+0x2a8>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d052      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001acc:	4a94      	ldr	r2, [pc, #592]	@ (8001d20 <HAL_GPIO_Init+0x2a8>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d869      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001ad2:	4a94      	ldr	r2, [pc, #592]	@ (8001d24 <HAL_GPIO_Init+0x2ac>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d04c      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001ad8:	4a92      	ldr	r2, [pc, #584]	@ (8001d24 <HAL_GPIO_Init+0x2ac>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d863      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001ade:	4a92      	ldr	r2, [pc, #584]	@ (8001d28 <HAL_GPIO_Init+0x2b0>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d046      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
 8001ae4:	4a90      	ldr	r2, [pc, #576]	@ (8001d28 <HAL_GPIO_Init+0x2b0>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d85d      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001aea:	2b12      	cmp	r3, #18
 8001aec:	d82a      	bhi.n	8001b44 <HAL_GPIO_Init+0xcc>
 8001aee:	2b12      	cmp	r3, #18
 8001af0:	d859      	bhi.n	8001ba6 <HAL_GPIO_Init+0x12e>
 8001af2:	a201      	add	r2, pc, #4	@ (adr r2, 8001af8 <HAL_GPIO_Init+0x80>)
 8001af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af8:	08001b73 	.word	0x08001b73
 8001afc:	08001b4d 	.word	0x08001b4d
 8001b00:	08001b5f 	.word	0x08001b5f
 8001b04:	08001ba1 	.word	0x08001ba1
 8001b08:	08001ba7 	.word	0x08001ba7
 8001b0c:	08001ba7 	.word	0x08001ba7
 8001b10:	08001ba7 	.word	0x08001ba7
 8001b14:	08001ba7 	.word	0x08001ba7
 8001b18:	08001ba7 	.word	0x08001ba7
 8001b1c:	08001ba7 	.word	0x08001ba7
 8001b20:	08001ba7 	.word	0x08001ba7
 8001b24:	08001ba7 	.word	0x08001ba7
 8001b28:	08001ba7 	.word	0x08001ba7
 8001b2c:	08001ba7 	.word	0x08001ba7
 8001b30:	08001ba7 	.word	0x08001ba7
 8001b34:	08001ba7 	.word	0x08001ba7
 8001b38:	08001ba7 	.word	0x08001ba7
 8001b3c:	08001b55 	.word	0x08001b55
 8001b40:	08001b69 	.word	0x08001b69
 8001b44:	4a79      	ldr	r2, [pc, #484]	@ (8001d2c <HAL_GPIO_Init+0x2b4>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d013      	beq.n	8001b72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b4a:	e02c      	b.n	8001ba6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	623b      	str	r3, [r7, #32]
          break;
 8001b52:	e029      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	3304      	adds	r3, #4
 8001b5a:	623b      	str	r3, [r7, #32]
          break;
 8001b5c:	e024      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	3308      	adds	r3, #8
 8001b64:	623b      	str	r3, [r7, #32]
          break;
 8001b66:	e01f      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	330c      	adds	r3, #12
 8001b6e:	623b      	str	r3, [r7, #32]
          break;
 8001b70:	e01a      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b7a:	2304      	movs	r3, #4
 8001b7c:	623b      	str	r3, [r7, #32]
          break;
 8001b7e:	e013      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d105      	bne.n	8001b94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b88:	2308      	movs	r3, #8
 8001b8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69fa      	ldr	r2, [r7, #28]
 8001b90:	611a      	str	r2, [r3, #16]
          break;
 8001b92:	e009      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b94:	2308      	movs	r3, #8
 8001b96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	69fa      	ldr	r2, [r7, #28]
 8001b9c:	615a      	str	r2, [r3, #20]
          break;
 8001b9e:	e003      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	623b      	str	r3, [r7, #32]
          break;
 8001ba4:	e000      	b.n	8001ba8 <HAL_GPIO_Init+0x130>
          break;
 8001ba6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	2bff      	cmp	r3, #255	@ 0xff
 8001bac:	d801      	bhi.n	8001bb2 <HAL_GPIO_Init+0x13a>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	e001      	b.n	8001bb6 <HAL_GPIO_Init+0x13e>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	2bff      	cmp	r3, #255	@ 0xff
 8001bbc:	d802      	bhi.n	8001bc4 <HAL_GPIO_Init+0x14c>
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	e002      	b.n	8001bca <HAL_GPIO_Init+0x152>
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc6:	3b08      	subs	r3, #8
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	210f      	movs	r1, #15
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	401a      	ands	r2, r3
 8001bdc:	6a39      	ldr	r1, [r7, #32]
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	fa01 f303 	lsl.w	r3, r1, r3
 8001be4:	431a      	orrs	r2, r3
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	f000 80b1 	beq.w	8001d5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bf8:	4b4d      	ldr	r3, [pc, #308]	@ (8001d30 <HAL_GPIO_Init+0x2b8>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	4a4c      	ldr	r2, [pc, #304]	@ (8001d30 <HAL_GPIO_Init+0x2b8>)
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	6193      	str	r3, [r2, #24]
 8001c04:	4b4a      	ldr	r3, [pc, #296]	@ (8001d30 <HAL_GPIO_Init+0x2b8>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c10:	4a48      	ldr	r2, [pc, #288]	@ (8001d34 <HAL_GPIO_Init+0x2bc>)
 8001c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c14:	089b      	lsrs	r3, r3, #2
 8001c16:	3302      	adds	r3, #2
 8001c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	220f      	movs	r2, #15
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	4013      	ands	r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a40      	ldr	r2, [pc, #256]	@ (8001d38 <HAL_GPIO_Init+0x2c0>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d013      	beq.n	8001c64 <HAL_GPIO_Init+0x1ec>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a3f      	ldr	r2, [pc, #252]	@ (8001d3c <HAL_GPIO_Init+0x2c4>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d00d      	beq.n	8001c60 <HAL_GPIO_Init+0x1e8>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a3e      	ldr	r2, [pc, #248]	@ (8001d40 <HAL_GPIO_Init+0x2c8>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d007      	beq.n	8001c5c <HAL_GPIO_Init+0x1e4>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a3d      	ldr	r2, [pc, #244]	@ (8001d44 <HAL_GPIO_Init+0x2cc>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d101      	bne.n	8001c58 <HAL_GPIO_Init+0x1e0>
 8001c54:	2303      	movs	r3, #3
 8001c56:	e006      	b.n	8001c66 <HAL_GPIO_Init+0x1ee>
 8001c58:	2304      	movs	r3, #4
 8001c5a:	e004      	b.n	8001c66 <HAL_GPIO_Init+0x1ee>
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	e002      	b.n	8001c66 <HAL_GPIO_Init+0x1ee>
 8001c60:	2301      	movs	r3, #1
 8001c62:	e000      	b.n	8001c66 <HAL_GPIO_Init+0x1ee>
 8001c64:	2300      	movs	r3, #0
 8001c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c68:	f002 0203 	and.w	r2, r2, #3
 8001c6c:	0092      	lsls	r2, r2, #2
 8001c6e:	4093      	lsls	r3, r2
 8001c70:	68fa      	ldr	r2, [r7, #12]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c76:	492f      	ldr	r1, [pc, #188]	@ (8001d34 <HAL_GPIO_Init+0x2bc>)
 8001c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7a:	089b      	lsrs	r3, r3, #2
 8001c7c:	3302      	adds	r3, #2
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d006      	beq.n	8001c9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c90:	4b2d      	ldr	r3, [pc, #180]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001c92:	689a      	ldr	r2, [r3, #8]
 8001c94:	492c      	ldr	r1, [pc, #176]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	608b      	str	r3, [r1, #8]
 8001c9c:	e006      	b.n	8001cac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c9e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	4928      	ldr	r1, [pc, #160]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001ca8:	4013      	ands	r3, r2
 8001caa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d006      	beq.n	8001cc6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cb8:	4b23      	ldr	r3, [pc, #140]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001cba:	68da      	ldr	r2, [r3, #12]
 8001cbc:	4922      	ldr	r1, [pc, #136]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	60cb      	str	r3, [r1, #12]
 8001cc4:	e006      	b.n	8001cd4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cc6:	4b20      	ldr	r3, [pc, #128]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001cc8:	68da      	ldr	r2, [r3, #12]
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	491e      	ldr	r1, [pc, #120]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d006      	beq.n	8001cee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ce0:	4b19      	ldr	r3, [pc, #100]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	4918      	ldr	r1, [pc, #96]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	604b      	str	r3, [r1, #4]
 8001cec:	e006      	b.n	8001cfc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cee:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001cf0:	685a      	ldr	r2, [r3, #4]
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	4914      	ldr	r1, [pc, #80]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d021      	beq.n	8001d4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d08:	4b0f      	ldr	r3, [pc, #60]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	490e      	ldr	r1, [pc, #56]	@ (8001d48 <HAL_GPIO_Init+0x2d0>)
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	600b      	str	r3, [r1, #0]
 8001d14:	e021      	b.n	8001d5a <HAL_GPIO_Init+0x2e2>
 8001d16:	bf00      	nop
 8001d18:	10320000 	.word	0x10320000
 8001d1c:	10310000 	.word	0x10310000
 8001d20:	10220000 	.word	0x10220000
 8001d24:	10210000 	.word	0x10210000
 8001d28:	10120000 	.word	0x10120000
 8001d2c:	10110000 	.word	0x10110000
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40010000 	.word	0x40010000
 8001d38:	40010800 	.word	0x40010800
 8001d3c:	40010c00 	.word	0x40010c00
 8001d40:	40011000 	.word	0x40011000
 8001d44:	40011400 	.word	0x40011400
 8001d48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	43db      	mvns	r3, r3
 8001d54:	4909      	ldr	r1, [pc, #36]	@ (8001d7c <HAL_GPIO_Init+0x304>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d66:	fa22 f303 	lsr.w	r3, r2, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f47f ae8e 	bne.w	8001a8c <HAL_GPIO_Init+0x14>
  }
}
 8001d70:	bf00      	nop
 8001d72:	bf00      	nop
 8001d74:	372c      	adds	r7, #44	@ 0x2c
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr
 8001d7c:	40010400 	.word	0x40010400

08001d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	807b      	strh	r3, [r7, #2]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d90:	787b      	ldrb	r3, [r7, #1]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d96:	887a      	ldrh	r2, [r7, #2]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d9c:	e003      	b.n	8001da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d9e:	887b      	ldrh	r3, [r7, #2]
 8001da0:	041a      	lsls	r2, r3, #16
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	611a      	str	r2, [r3, #16]
}
 8001da6:	bf00      	nop
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr

08001db0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e272      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f000 8087 	beq.w	8001ede <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dd0:	4b92      	ldr	r3, [pc, #584]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f003 030c 	and.w	r3, r3, #12
 8001dd8:	2b04      	cmp	r3, #4
 8001dda:	d00c      	beq.n	8001df6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ddc:	4b8f      	ldr	r3, [pc, #572]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f003 030c 	and.w	r3, r3, #12
 8001de4:	2b08      	cmp	r3, #8
 8001de6:	d112      	bne.n	8001e0e <HAL_RCC_OscConfig+0x5e>
 8001de8:	4b8c      	ldr	r3, [pc, #560]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001df4:	d10b      	bne.n	8001e0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df6:	4b89      	ldr	r3, [pc, #548]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d06c      	beq.n	8001edc <HAL_RCC_OscConfig+0x12c>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d168      	bne.n	8001edc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e24c      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e16:	d106      	bne.n	8001e26 <HAL_RCC_OscConfig+0x76>
 8001e18:	4b80      	ldr	r3, [pc, #512]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a7f      	ldr	r2, [pc, #508]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e22:	6013      	str	r3, [r2, #0]
 8001e24:	e02e      	b.n	8001e84 <HAL_RCC_OscConfig+0xd4>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d10c      	bne.n	8001e48 <HAL_RCC_OscConfig+0x98>
 8001e2e:	4b7b      	ldr	r3, [pc, #492]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a7a      	ldr	r2, [pc, #488]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e38:	6013      	str	r3, [r2, #0]
 8001e3a:	4b78      	ldr	r3, [pc, #480]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a77      	ldr	r2, [pc, #476]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e40:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	e01d      	b.n	8001e84 <HAL_RCC_OscConfig+0xd4>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e50:	d10c      	bne.n	8001e6c <HAL_RCC_OscConfig+0xbc>
 8001e52:	4b72      	ldr	r3, [pc, #456]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a71      	ldr	r2, [pc, #452]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e5c:	6013      	str	r3, [r2, #0]
 8001e5e:	4b6f      	ldr	r3, [pc, #444]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a6e      	ldr	r2, [pc, #440]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e68:	6013      	str	r3, [r2, #0]
 8001e6a:	e00b      	b.n	8001e84 <HAL_RCC_OscConfig+0xd4>
 8001e6c:	4b6b      	ldr	r3, [pc, #428]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a6a      	ldr	r2, [pc, #424]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e76:	6013      	str	r3, [r2, #0]
 8001e78:	4b68      	ldr	r3, [pc, #416]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a67      	ldr	r2, [pc, #412]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d013      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8c:	f7ff fc06 	bl	800169c <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e94:	f7ff fc02 	bl	800169c <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e200      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ea6:	4b5d      	ldr	r3, [pc, #372]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0f0      	beq.n	8001e94 <HAL_RCC_OscConfig+0xe4>
 8001eb2:	e014      	b.n	8001ede <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7ff fbf2 	bl	800169c <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ebc:	f7ff fbee 	bl	800169c <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b64      	cmp	r3, #100	@ 0x64
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e1ec      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ece:	4b53      	ldr	r3, [pc, #332]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x10c>
 8001eda:	e000      	b.n	8001ede <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d063      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001eea:	4b4c      	ldr	r3, [pc, #304]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 030c 	and.w	r3, r3, #12
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d00b      	beq.n	8001f0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ef6:	4b49      	ldr	r3, [pc, #292]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f003 030c 	and.w	r3, r3, #12
 8001efe:	2b08      	cmp	r3, #8
 8001f00:	d11c      	bne.n	8001f3c <HAL_RCC_OscConfig+0x18c>
 8001f02:	4b46      	ldr	r3, [pc, #280]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d116      	bne.n	8001f3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f0e:	4b43      	ldr	r3, [pc, #268]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d005      	beq.n	8001f26 <HAL_RCC_OscConfig+0x176>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d001      	beq.n	8001f26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e1c0      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f26:	4b3d      	ldr	r3, [pc, #244]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	4939      	ldr	r1, [pc, #228]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f3a:	e03a      	b.n	8001fb2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d020      	beq.n	8001f86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f44:	4b36      	ldr	r3, [pc, #216]	@ (8002020 <HAL_RCC_OscConfig+0x270>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4a:	f7ff fba7 	bl	800169c <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f52:	f7ff fba3 	bl	800169c <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e1a1      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f64:	4b2d      	ldr	r3, [pc, #180]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d0f0      	beq.n	8001f52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f70:	4b2a      	ldr	r3, [pc, #168]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	695b      	ldr	r3, [r3, #20]
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	4927      	ldr	r1, [pc, #156]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	600b      	str	r3, [r1, #0]
 8001f84:	e015      	b.n	8001fb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f86:	4b26      	ldr	r3, [pc, #152]	@ (8002020 <HAL_RCC_OscConfig+0x270>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fb86 	bl	800169c <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f94:	f7ff fb82 	bl	800169c <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e180      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d03a      	beq.n	8002034 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d019      	beq.n	8001ffa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fc6:	4b17      	ldr	r3, [pc, #92]	@ (8002024 <HAL_RCC_OscConfig+0x274>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fcc:	f7ff fb66 	bl	800169c <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd4:	f7ff fb62 	bl	800169c <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e160      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d0f0      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ff2:	2001      	movs	r0, #1
 8001ff4:	f000 face 	bl	8002594 <RCC_Delay>
 8001ff8:	e01c      	b.n	8002034 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8002024 <HAL_RCC_OscConfig+0x274>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002000:	f7ff fb4c 	bl	800169c <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002006:	e00f      	b.n	8002028 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002008:	f7ff fb48 	bl	800169c <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d908      	bls.n	8002028 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e146      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
 800201a:	bf00      	nop
 800201c:	40021000 	.word	0x40021000
 8002020:	42420000 	.word	0x42420000
 8002024:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002028:	4b92      	ldr	r3, [pc, #584]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800202a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1e9      	bne.n	8002008 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	2b00      	cmp	r3, #0
 800203e:	f000 80a6 	beq.w	800218e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002042:	2300      	movs	r3, #0
 8002044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002046:	4b8b      	ldr	r3, [pc, #556]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10d      	bne.n	800206e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	4b88      	ldr	r3, [pc, #544]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	4a87      	ldr	r2, [pc, #540]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800205c:	61d3      	str	r3, [r2, #28]
 800205e:	4b85      	ldr	r3, [pc, #532]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002066:	60bb      	str	r3, [r7, #8]
 8002068:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800206a:	2301      	movs	r3, #1
 800206c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206e:	4b82      	ldr	r3, [pc, #520]	@ (8002278 <HAL_RCC_OscConfig+0x4c8>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002076:	2b00      	cmp	r3, #0
 8002078:	d118      	bne.n	80020ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800207a:	4b7f      	ldr	r3, [pc, #508]	@ (8002278 <HAL_RCC_OscConfig+0x4c8>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a7e      	ldr	r2, [pc, #504]	@ (8002278 <HAL_RCC_OscConfig+0x4c8>)
 8002080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002086:	f7ff fb09 	bl	800169c <HAL_GetTick>
 800208a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800208c:	e008      	b.n	80020a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800208e:	f7ff fb05 	bl	800169c <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b64      	cmp	r3, #100	@ 0x64
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e103      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a0:	4b75      	ldr	r3, [pc, #468]	@ (8002278 <HAL_RCC_OscConfig+0x4c8>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0f0      	beq.n	800208e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d106      	bne.n	80020c2 <HAL_RCC_OscConfig+0x312>
 80020b4:	4b6f      	ldr	r3, [pc, #444]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	4a6e      	ldr	r2, [pc, #440]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020ba:	f043 0301 	orr.w	r3, r3, #1
 80020be:	6213      	str	r3, [r2, #32]
 80020c0:	e02d      	b.n	800211e <HAL_RCC_OscConfig+0x36e>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10c      	bne.n	80020e4 <HAL_RCC_OscConfig+0x334>
 80020ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	4a69      	ldr	r2, [pc, #420]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020d0:	f023 0301 	bic.w	r3, r3, #1
 80020d4:	6213      	str	r3, [r2, #32]
 80020d6:	4b67      	ldr	r3, [pc, #412]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	4a66      	ldr	r2, [pc, #408]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020dc:	f023 0304 	bic.w	r3, r3, #4
 80020e0:	6213      	str	r3, [r2, #32]
 80020e2:	e01c      	b.n	800211e <HAL_RCC_OscConfig+0x36e>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	2b05      	cmp	r3, #5
 80020ea:	d10c      	bne.n	8002106 <HAL_RCC_OscConfig+0x356>
 80020ec:	4b61      	ldr	r3, [pc, #388]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	4a60      	ldr	r2, [pc, #384]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020f2:	f043 0304 	orr.w	r3, r3, #4
 80020f6:	6213      	str	r3, [r2, #32]
 80020f8:	4b5e      	ldr	r3, [pc, #376]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	4a5d      	ldr	r2, [pc, #372]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	6213      	str	r3, [r2, #32]
 8002104:	e00b      	b.n	800211e <HAL_RCC_OscConfig+0x36e>
 8002106:	4b5b      	ldr	r3, [pc, #364]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	4a5a      	ldr	r2, [pc, #360]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	6213      	str	r3, [r2, #32]
 8002112:	4b58      	ldr	r3, [pc, #352]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	4a57      	ldr	r2, [pc, #348]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002118:	f023 0304 	bic.w	r3, r3, #4
 800211c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d015      	beq.n	8002152 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002126:	f7ff fab9 	bl	800169c <HAL_GetTick>
 800212a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800212c:	e00a      	b.n	8002144 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800212e:	f7ff fab5 	bl	800169c <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800213c:	4293      	cmp	r3, r2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e0b1      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002144:	4b4b      	ldr	r3, [pc, #300]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002146:	6a1b      	ldr	r3, [r3, #32]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0ee      	beq.n	800212e <HAL_RCC_OscConfig+0x37e>
 8002150:	e014      	b.n	800217c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002152:	f7ff faa3 	bl	800169c <HAL_GetTick>
 8002156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002158:	e00a      	b.n	8002170 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800215a:	f7ff fa9f 	bl	800169c <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002168:	4293      	cmp	r3, r2
 800216a:	d901      	bls.n	8002170 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e09b      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002170:	4b40      	ldr	r3, [pc, #256]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	2b00      	cmp	r3, #0
 800217a:	d1ee      	bne.n	800215a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800217c:	7dfb      	ldrb	r3, [r7, #23]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d105      	bne.n	800218e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002182:	4b3c      	ldr	r3, [pc, #240]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	4a3b      	ldr	r2, [pc, #236]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002188:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800218c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 8087 	beq.w	80022a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002198:	4b36      	ldr	r3, [pc, #216]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 030c 	and.w	r3, r3, #12
 80021a0:	2b08      	cmp	r3, #8
 80021a2:	d061      	beq.n	8002268 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	69db      	ldr	r3, [r3, #28]
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d146      	bne.n	800223a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ac:	4b33      	ldr	r3, [pc, #204]	@ (800227c <HAL_RCC_OscConfig+0x4cc>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b2:	f7ff fa73 	bl	800169c <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b8:	e008      	b.n	80021cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ba:	f7ff fa6f 	bl	800169c <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d901      	bls.n	80021cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e06d      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021cc:	4b29      	ldr	r3, [pc, #164]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1f0      	bne.n	80021ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e0:	d108      	bne.n	80021f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021e2:	4b24      	ldr	r3, [pc, #144]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	4921      	ldr	r1, [pc, #132]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a19      	ldr	r1, [r3, #32]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002204:	430b      	orrs	r3, r1
 8002206:	491b      	ldr	r1, [pc, #108]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002208:	4313      	orrs	r3, r2
 800220a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800220c:	4b1b      	ldr	r3, [pc, #108]	@ (800227c <HAL_RCC_OscConfig+0x4cc>)
 800220e:	2201      	movs	r2, #1
 8002210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002212:	f7ff fa43 	bl	800169c <HAL_GetTick>
 8002216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002218:	e008      	b.n	800222c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221a:	f7ff fa3f 	bl	800169c <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	2b02      	cmp	r3, #2
 8002226:	d901      	bls.n	800222c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002228:	2303      	movs	r3, #3
 800222a:	e03d      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800222c:	4b11      	ldr	r3, [pc, #68]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0f0      	beq.n	800221a <HAL_RCC_OscConfig+0x46a>
 8002238:	e035      	b.n	80022a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800223a:	4b10      	ldr	r3, [pc, #64]	@ (800227c <HAL_RCC_OscConfig+0x4cc>)
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002240:	f7ff fa2c 	bl	800169c <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002248:	f7ff fa28 	bl	800169c <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b02      	cmp	r3, #2
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e026      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800225a:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1f0      	bne.n	8002248 <HAL_RCC_OscConfig+0x498>
 8002266:	e01e      	b.n	80022a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	69db      	ldr	r3, [r3, #28]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d107      	bne.n	8002280 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e019      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
 8002274:	40021000 	.word	0x40021000
 8002278:	40007000 	.word	0x40007000
 800227c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002280:	4b0b      	ldr	r3, [pc, #44]	@ (80022b0 <HAL_RCC_OscConfig+0x500>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	429a      	cmp	r2, r3
 8002292:	d106      	bne.n	80022a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229e:	429a      	cmp	r2, r3
 80022a0:	d001      	beq.n	80022a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3718      	adds	r7, #24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40021000 	.word	0x40021000

080022b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0d0      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022c8:	4b6a      	ldr	r3, [pc, #424]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d910      	bls.n	80022f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d6:	4b67      	ldr	r3, [pc, #412]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f023 0207 	bic.w	r2, r3, #7
 80022de:	4965      	ldr	r1, [pc, #404]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022e6:	4b63      	ldr	r3, [pc, #396]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d001      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e0b8      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0302 	and.w	r3, r3, #2
 8002300:	2b00      	cmp	r3, #0
 8002302:	d020      	beq.n	8002346 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0304 	and.w	r3, r3, #4
 800230c:	2b00      	cmp	r3, #0
 800230e:	d005      	beq.n	800231c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002310:	4b59      	ldr	r3, [pc, #356]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	4a58      	ldr	r2, [pc, #352]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800231a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0308 	and.w	r3, r3, #8
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002328:	4b53      	ldr	r3, [pc, #332]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	4a52      	ldr	r2, [pc, #328]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800232e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002332:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002334:	4b50      	ldr	r3, [pc, #320]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	494d      	ldr	r1, [pc, #308]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	4313      	orrs	r3, r2
 8002344:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b00      	cmp	r3, #0
 8002350:	d040      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d107      	bne.n	800236a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800235a:	4b47      	ldr	r3, [pc, #284]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d115      	bne.n	8002392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e07f      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b02      	cmp	r3, #2
 8002370:	d107      	bne.n	8002382 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002372:	4b41      	ldr	r3, [pc, #260]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d109      	bne.n	8002392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e073      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002382:	4b3d      	ldr	r3, [pc, #244]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e06b      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002392:	4b39      	ldr	r3, [pc, #228]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f023 0203 	bic.w	r2, r3, #3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	4936      	ldr	r1, [pc, #216]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023a4:	f7ff f97a 	bl	800169c <HAL_GetTick>
 80023a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023aa:	e00a      	b.n	80023c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023ac:	f7ff f976 	bl	800169c <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e053      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f003 020c 	and.w	r2, r3, #12
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d1eb      	bne.n	80023ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023d4:	4b27      	ldr	r3, [pc, #156]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d210      	bcs.n	8002404 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e2:	4b24      	ldr	r3, [pc, #144]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f023 0207 	bic.w	r2, r3, #7
 80023ea:	4922      	ldr	r1, [pc, #136]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f2:	4b20      	ldr	r3, [pc, #128]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d001      	beq.n	8002404 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e032      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0304 	and.w	r3, r3, #4
 800240c:	2b00      	cmp	r3, #0
 800240e:	d008      	beq.n	8002422 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002410:	4b19      	ldr	r3, [pc, #100]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	4916      	ldr	r1, [pc, #88]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800241e:	4313      	orrs	r3, r2
 8002420:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0308 	and.w	r3, r3, #8
 800242a:	2b00      	cmp	r3, #0
 800242c:	d009      	beq.n	8002442 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800242e:	4b12      	ldr	r3, [pc, #72]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	691b      	ldr	r3, [r3, #16]
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	490e      	ldr	r1, [pc, #56]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	4313      	orrs	r3, r2
 8002440:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002442:	f000 f821 	bl	8002488 <HAL_RCC_GetSysClockFreq>
 8002446:	4602      	mov	r2, r0
 8002448:	4b0b      	ldr	r3, [pc, #44]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	091b      	lsrs	r3, r3, #4
 800244e:	f003 030f 	and.w	r3, r3, #15
 8002452:	490a      	ldr	r1, [pc, #40]	@ (800247c <HAL_RCC_ClockConfig+0x1c8>)
 8002454:	5ccb      	ldrb	r3, [r1, r3]
 8002456:	fa22 f303 	lsr.w	r3, r2, r3
 800245a:	4a09      	ldr	r2, [pc, #36]	@ (8002480 <HAL_RCC_ClockConfig+0x1cc>)
 800245c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800245e:	4b09      	ldr	r3, [pc, #36]	@ (8002484 <HAL_RCC_ClockConfig+0x1d0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff f8d8 	bl	8001618 <HAL_InitTick>

  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40022000 	.word	0x40022000
 8002478:	40021000 	.word	0x40021000
 800247c:	080075d0 	.word	0x080075d0
 8002480:	20000000 	.word	0x20000000
 8002484:	20000004 	.word	0x20000004

08002488 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002488:	b480      	push	{r7}
 800248a:	b087      	sub	sp, #28
 800248c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	2300      	movs	r3, #0
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	2300      	movs	r3, #0
 8002498:	617b      	str	r3, [r7, #20]
 800249a:	2300      	movs	r3, #0
 800249c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800249e:	2300      	movs	r3, #0
 80024a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024a2:	4b1e      	ldr	r3, [pc, #120]	@ (800251c <HAL_RCC_GetSysClockFreq+0x94>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f003 030c 	and.w	r3, r3, #12
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	d002      	beq.n	80024b8 <HAL_RCC_GetSysClockFreq+0x30>
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d003      	beq.n	80024be <HAL_RCC_GetSysClockFreq+0x36>
 80024b6:	e027      	b.n	8002508 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024b8:	4b19      	ldr	r3, [pc, #100]	@ (8002520 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ba:	613b      	str	r3, [r7, #16]
      break;
 80024bc:	e027      	b.n	800250e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	0c9b      	lsrs	r3, r3, #18
 80024c2:	f003 030f 	and.w	r3, r3, #15
 80024c6:	4a17      	ldr	r2, [pc, #92]	@ (8002524 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024c8:	5cd3      	ldrb	r3, [r2, r3]
 80024ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d010      	beq.n	80024f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024d6:	4b11      	ldr	r3, [pc, #68]	@ (800251c <HAL_RCC_GetSysClockFreq+0x94>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	0c5b      	lsrs	r3, r3, #17
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	4a11      	ldr	r2, [pc, #68]	@ (8002528 <HAL_RCC_GetSysClockFreq+0xa0>)
 80024e2:	5cd3      	ldrb	r3, [r2, r3]
 80024e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002520 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ea:	fb03 f202 	mul.w	r2, r3, r2
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	e004      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a0c      	ldr	r2, [pc, #48]	@ (800252c <HAL_RCC_GetSysClockFreq+0xa4>)
 80024fc:	fb02 f303 	mul.w	r3, r2, r3
 8002500:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	613b      	str	r3, [r7, #16]
      break;
 8002506:	e002      	b.n	800250e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002508:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <HAL_RCC_GetSysClockFreq+0x98>)
 800250a:	613b      	str	r3, [r7, #16]
      break;
 800250c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800250e:	693b      	ldr	r3, [r7, #16]
}
 8002510:	4618      	mov	r0, r3
 8002512:	371c      	adds	r7, #28
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	007a1200 	.word	0x007a1200
 8002524:	080075e8 	.word	0x080075e8
 8002528:	080075f8 	.word	0x080075f8
 800252c:	003d0900 	.word	0x003d0900

08002530 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002534:	4b02      	ldr	r3, [pc, #8]	@ (8002540 <HAL_RCC_GetHCLKFreq+0x10>)
 8002536:	681b      	ldr	r3, [r3, #0]
}
 8002538:	4618      	mov	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr
 8002540:	20000000 	.word	0x20000000

08002544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002548:	f7ff fff2 	bl	8002530 <HAL_RCC_GetHCLKFreq>
 800254c:	4602      	mov	r2, r0
 800254e:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	0a1b      	lsrs	r3, r3, #8
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	4903      	ldr	r1, [pc, #12]	@ (8002568 <HAL_RCC_GetPCLK1Freq+0x24>)
 800255a:	5ccb      	ldrb	r3, [r1, r3]
 800255c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002560:	4618      	mov	r0, r3
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40021000 	.word	0x40021000
 8002568:	080075e0 	.word	0x080075e0

0800256c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002570:	f7ff ffde 	bl	8002530 <HAL_RCC_GetHCLKFreq>
 8002574:	4602      	mov	r2, r0
 8002576:	4b05      	ldr	r3, [pc, #20]	@ (800258c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	0adb      	lsrs	r3, r3, #11
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	4903      	ldr	r1, [pc, #12]	@ (8002590 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002582:	5ccb      	ldrb	r3, [r1, r3]
 8002584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002588:	4618      	mov	r0, r3
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40021000 	.word	0x40021000
 8002590:	080075e0 	.word	0x080075e0

08002594 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800259c:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <RCC_Delay+0x34>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a0a      	ldr	r2, [pc, #40]	@ (80025cc <RCC_Delay+0x38>)
 80025a2:	fba2 2303 	umull	r2, r3, r2, r3
 80025a6:	0a5b      	lsrs	r3, r3, #9
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025b0:	bf00      	nop
  }
  while (Delay --);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	1e5a      	subs	r2, r3, #1
 80025b6:	60fa      	str	r2, [r7, #12]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1f9      	bne.n	80025b0 <RCC_Delay+0x1c>
}
 80025bc:	bf00      	nop
 80025be:	bf00      	nop
 80025c0:	3714      	adds	r7, #20
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr
 80025c8:	20000000 	.word	0x20000000
 80025cc:	10624dd3 	.word	0x10624dd3

080025d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e076      	b.n	80026d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d108      	bne.n	80025fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80025f2:	d009      	beq.n	8002608 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
 80025fa:	e005      	b.n	8002608 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d106      	bne.n	8002628 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7fe fe22 	bl	800126c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2202      	movs	r2, #2
 800262c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800263e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002650:	431a      	orrs	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	431a      	orrs	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002678:	431a      	orrs	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002682:	431a      	orrs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6a1b      	ldr	r3, [r3, #32]
 8002688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800268c:	ea42 0103 	orr.w	r1, r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002694:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	430a      	orrs	r2, r1
 800269e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	0c1a      	lsrs	r2, r3, #16
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f002 0204 	and.w	r2, r2, #4
 80026ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	69da      	ldr	r2, [r3, #28]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2200      	movs	r2, #0
 80026c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2201      	movs	r2, #1
 80026ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b088      	sub	sp, #32
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	603b      	str	r3, [r7, #0]
 80026e4:	4613      	mov	r3, r2
 80026e6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026e8:	f7fe ffd8 	bl	800169c <HAL_GetTick>
 80026ec:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80026ee:	88fb      	ldrh	r3, [r7, #6]
 80026f0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d001      	beq.n	8002702 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80026fe:	2302      	movs	r3, #2
 8002700:	e12a      	b.n	8002958 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d002      	beq.n	800270e <HAL_SPI_Transmit+0x36>
 8002708:	88fb      	ldrh	r3, [r7, #6]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e122      	b.n	8002958 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002718:	2b01      	cmp	r3, #1
 800271a:	d101      	bne.n	8002720 <HAL_SPI_Transmit+0x48>
 800271c:	2302      	movs	r3, #2
 800271e:	e11b      	b.n	8002958 <HAL_SPI_Transmit+0x280>
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2203      	movs	r2, #3
 800272c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	88fa      	ldrh	r2, [r7, #6]
 8002740:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	88fa      	ldrh	r2, [r7, #6]
 8002746:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2200      	movs	r2, #0
 8002758:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2200      	movs	r2, #0
 800275e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800276e:	d10f      	bne.n	8002790 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800277e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800278e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800279a:	2b40      	cmp	r3, #64	@ 0x40
 800279c:	d007      	beq.n	80027ae <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80027b6:	d152      	bne.n	800285e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d002      	beq.n	80027c6 <HAL_SPI_Transmit+0xee>
 80027c0:	8b7b      	ldrh	r3, [r7, #26]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d145      	bne.n	8002852 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	881a      	ldrh	r2, [r3, #0]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	1c9a      	adds	r2, r3, #2
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	3b01      	subs	r3, #1
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80027ea:	e032      	b.n	8002852 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d112      	bne.n	8002820 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fe:	881a      	ldrh	r2, [r3, #0]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280a:	1c9a      	adds	r2, r3, #2
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002814:	b29b      	uxth	r3, r3
 8002816:	3b01      	subs	r3, #1
 8002818:	b29a      	uxth	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800281e:	e018      	b.n	8002852 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002820:	f7fe ff3c 	bl	800169c <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	429a      	cmp	r2, r3
 800282e:	d803      	bhi.n	8002838 <HAL_SPI_Transmit+0x160>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002836:	d102      	bne.n	800283e <HAL_SPI_Transmit+0x166>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d109      	bne.n	8002852 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e082      	b.n	8002958 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002856:	b29b      	uxth	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1c7      	bne.n	80027ec <HAL_SPI_Transmit+0x114>
 800285c:	e053      	b.n	8002906 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d002      	beq.n	800286c <HAL_SPI_Transmit+0x194>
 8002866:	8b7b      	ldrh	r3, [r7, #26]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d147      	bne.n	80028fc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	330c      	adds	r3, #12
 8002876:	7812      	ldrb	r2, [r2, #0]
 8002878:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	1c5a      	adds	r2, r3, #1
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002888:	b29b      	uxth	r3, r3
 800288a:	3b01      	subs	r3, #1
 800288c:	b29a      	uxth	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002892:	e033      	b.n	80028fc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d113      	bne.n	80028ca <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	330c      	adds	r3, #12
 80028ac:	7812      	ldrb	r2, [r2, #0]
 80028ae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b4:	1c5a      	adds	r2, r3, #1
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028be:	b29b      	uxth	r3, r3
 80028c0:	3b01      	subs	r3, #1
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80028c8:	e018      	b.n	80028fc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028ca:	f7fe fee7 	bl	800169c <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d803      	bhi.n	80028e2 <HAL_SPI_Transmit+0x20a>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e0:	d102      	bne.n	80028e8 <HAL_SPI_Transmit+0x210>
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d109      	bne.n	80028fc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e02d      	b.n	8002958 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002900:	b29b      	uxth	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1c6      	bne.n	8002894 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002906:	69fa      	ldr	r2, [r7, #28]
 8002908:	6839      	ldr	r1, [r7, #0]
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f000 f8b0 	bl	8002a70 <SPI_EndRxTxTransaction>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d002      	beq.n	800291c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2220      	movs	r2, #32
 800291a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d10a      	bne.n	800293a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	617b      	str	r3, [r7, #20]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	617b      	str	r3, [r7, #20]
 8002938:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e000      	b.n	8002958 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002956:	2300      	movs	r3, #0
  }
}
 8002958:	4618      	mov	r0, r3
 800295a:	3720      	adds	r7, #32
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	4613      	mov	r3, r2
 800296e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002970:	f7fe fe94 	bl	800169c <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002978:	1a9b      	subs	r3, r3, r2
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	4413      	add	r3, r2
 800297e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002980:	f7fe fe8c 	bl	800169c <HAL_GetTick>
 8002984:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002986:	4b39      	ldr	r3, [pc, #228]	@ (8002a6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	015b      	lsls	r3, r3, #5
 800298c:	0d1b      	lsrs	r3, r3, #20
 800298e:	69fa      	ldr	r2, [r7, #28]
 8002990:	fb02 f303 	mul.w	r3, r2, r3
 8002994:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002996:	e054      	b.n	8002a42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800299e:	d050      	beq.n	8002a42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80029a0:	f7fe fe7c 	bl	800169c <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	69fa      	ldr	r2, [r7, #28]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d902      	bls.n	80029b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d13d      	bne.n	8002a32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80029c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029ce:	d111      	bne.n	80029f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029d8:	d004      	beq.n	80029e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029e2:	d107      	bne.n	80029f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029fc:	d10f      	bne.n	8002a1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e017      	b.n	8002a62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	bf0c      	ite	eq
 8002a52:	2301      	moveq	r3, #1
 8002a54:	2300      	movne	r3, #0
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	461a      	mov	r2, r3
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d19b      	bne.n	8002998 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3720      	adds	r7, #32
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000000 	.word	0x20000000

08002a70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af02      	add	r7, sp, #8
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	9300      	str	r3, [sp, #0]
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	2201      	movs	r2, #1
 8002a84:	2102      	movs	r1, #2
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	f7ff ff6a 	bl	8002960 <SPI_WaitFlagStateUntilTimeout>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d007      	beq.n	8002aa2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a96:	f043 0220 	orr.w	r2, r3, #32
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e013      	b.n	8002aca <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2180      	movs	r1, #128	@ 0x80
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f7ff ff57 	bl	8002960 <SPI_WaitFlagStateUntilTimeout>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d007      	beq.n	8002ac8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002abc:	f043 0220 	orr.w	r2, r3, #32
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e000      	b.n	8002aca <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b082      	sub	sp, #8
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e042      	b.n	8002b6a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d106      	bne.n	8002afe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7fe fc01 	bl	8001300 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2224      	movs	r2, #36	@ 0x24
 8002b02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68da      	ldr	r2, [r3, #12]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b14:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 fcd4 	bl	80034c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	691a      	ldr	r2, [r3, #16]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b2a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	695a      	ldr	r2, [r3, #20]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b3a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68da      	ldr	r2, [r3, #12]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b4a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2220      	movs	r2, #32
 8002b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2220      	movs	r2, #32
 8002b5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b084      	sub	sp, #16
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	60f8      	str	r0, [r7, #12]
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b20      	cmp	r3, #32
 8002b8a:	d112      	bne.n	8002bb2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <HAL_UART_Receive_IT+0x26>
 8002b92:	88fb      	ldrh	r3, [r7, #6]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e00b      	b.n	8002bb4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002ba2:	88fb      	ldrh	r3, [r7, #6]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	68b9      	ldr	r1, [r7, #8]
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f000 fab6 	bl	800311a <UART_Start_Receive_IT>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	e000      	b.n	8002bb4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002bb2:	2302      	movs	r3, #2
  }
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b0ba      	sub	sp, #232	@ 0xe8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002be2:	2300      	movs	r3, #0
 8002be4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002be8:	2300      	movs	r3, #0
 8002bea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bf2:	f003 030f 	and.w	r3, r3, #15
 8002bf6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002bfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10f      	bne.n	8002c22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c06:	f003 0320 	and.w	r3, r3, #32
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d009      	beq.n	8002c22 <HAL_UART_IRQHandler+0x66>
 8002c0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c12:	f003 0320 	and.w	r3, r3, #32
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 fb93 	bl	8003346 <UART_Receive_IT>
      return;
 8002c20:	e25b      	b.n	80030da <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002c22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f000 80de 	beq.w	8002de8 <HAL_UART_IRQHandler+0x22c>
 8002c2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d106      	bne.n	8002c46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c3c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f000 80d1 	beq.w	8002de8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c4a:	f003 0301 	and.w	r3, r3, #1
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00b      	beq.n	8002c6a <HAL_UART_IRQHandler+0xae>
 8002c52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d005      	beq.n	8002c6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c62:	f043 0201 	orr.w	r2, r3, #1
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00b      	beq.n	8002c8e <HAL_UART_IRQHandler+0xd2>
 8002c76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d005      	beq.n	8002c8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c86:	f043 0202 	orr.w	r2, r3, #2
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00b      	beq.n	8002cb2 <HAL_UART_IRQHandler+0xf6>
 8002c9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d005      	beq.n	8002cb2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002caa:	f043 0204 	orr.w	r2, r3, #4
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cb6:	f003 0308 	and.w	r3, r3, #8
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d011      	beq.n	8002ce2 <HAL_UART_IRQHandler+0x126>
 8002cbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cc2:	f003 0320 	and.w	r3, r3, #32
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d105      	bne.n	8002cd6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002cca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cda:	f043 0208 	orr.w	r2, r3, #8
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 81f2 	beq.w	80030d0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cf0:	f003 0320 	and.w	r3, r3, #32
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d008      	beq.n	8002d0a <HAL_UART_IRQHandler+0x14e>
 8002cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d002      	beq.n	8002d0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 fb1e 	bl	8003346 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	695b      	ldr	r3, [r3, #20]
 8002d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	bf14      	ite	ne
 8002d18:	2301      	movne	r3, #1
 8002d1a:	2300      	moveq	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d26:	f003 0308 	and.w	r3, r3, #8
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d103      	bne.n	8002d36 <HAL_UART_IRQHandler+0x17a>
 8002d2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d04f      	beq.n	8002dd6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 fa28 	bl	800318c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d041      	beq.n	8002dce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	3314      	adds	r3, #20
 8002d50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d58:	e853 3f00 	ldrex	r3, [r3]
 8002d5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002d60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	3314      	adds	r3, #20
 8002d72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002d76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002d7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002d82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002d86:	e841 2300 	strex	r3, r2, [r1]
 8002d8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002d8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1d9      	bne.n	8002d4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d013      	beq.n	8002dc6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da2:	4a7e      	ldr	r2, [pc, #504]	@ (8002f9c <HAL_UART_IRQHandler+0x3e0>)
 8002da4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fe fdec 	bl	8001988 <HAL_DMA_Abort_IT>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d016      	beq.n	8002de4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dc4:	e00e      	b.n	8002de4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 f993 	bl	80030f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dcc:	e00a      	b.n	8002de4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 f98f 	bl	80030f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dd4:	e006      	b.n	8002de4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 f98b 	bl	80030f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002de2:	e175      	b.n	80030d0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002de4:	bf00      	nop
    return;
 8002de6:	e173      	b.n	80030d0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	f040 814f 	bne.w	8003090 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002df6:	f003 0310 	and.w	r3, r3, #16
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f000 8148 	beq.w	8003090 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e04:	f003 0310 	and.w	r3, r3, #16
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 8141 	beq.w	8003090 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60bb      	str	r3, [r7, #8]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f000 80b6 	beq.w	8002fa0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f000 8145 	beq.w	80030d4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e52:	429a      	cmp	r2, r3
 8002e54:	f080 813e 	bcs.w	80030d4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	2b20      	cmp	r3, #32
 8002e68:	f000 8088 	beq.w	8002f7c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	330c      	adds	r3, #12
 8002e72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e76:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e7a:	e853 3f00 	ldrex	r3, [r3]
 8002e7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002e82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e8a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	330c      	adds	r3, #12
 8002e94:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002e98:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002ea4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002ea8:	e841 2300 	strex	r3, r2, [r1]
 8002eac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002eb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1d9      	bne.n	8002e6c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	3314      	adds	r3, #20
 8002ebe:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ec2:	e853 3f00 	ldrex	r3, [r3]
 8002ec6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002ec8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002eca:	f023 0301 	bic.w	r3, r3, #1
 8002ece:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	3314      	adds	r3, #20
 8002ed8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002edc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ee0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002ee4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ee8:	e841 2300 	strex	r3, r2, [r1]
 8002eec:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002eee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1e1      	bne.n	8002eb8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	3314      	adds	r3, #20
 8002efa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002efc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002efe:	e853 3f00 	ldrex	r3, [r3]
 8002f02:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002f04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	3314      	adds	r3, #20
 8002f14:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002f18:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002f1a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002f1e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f20:	e841 2300 	strex	r3, r2, [r1]
 8002f24:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002f26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1e3      	bne.n	8002ef4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2220      	movs	r2, #32
 8002f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	330c      	adds	r3, #12
 8002f40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f44:	e853 3f00 	ldrex	r3, [r3]
 8002f48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002f4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f4c:	f023 0310 	bic.w	r3, r3, #16
 8002f50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	330c      	adds	r3, #12
 8002f5a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002f5e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002f60:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002f64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f66:	e841 2300 	strex	r3, r2, [r1]
 8002f6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002f6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1e3      	bne.n	8002f3a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fe fccb 	bl	8001912 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	4619      	mov	r1, r3
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 f8b6 	bl	8003104 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f98:	e09c      	b.n	80030d4 <HAL_UART_IRQHandler+0x518>
 8002f9a:	bf00      	nop
 8002f9c:	08003251 	.word	0x08003251
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f000 808e 	beq.w	80030d8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002fbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 8089 	beq.w	80030d8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	330c      	adds	r3, #12
 8002fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd0:	e853 3f00 	ldrex	r3, [r3]
 8002fd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fdc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	330c      	adds	r3, #12
 8002fe6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002fea:	647a      	str	r2, [r7, #68]	@ 0x44
 8002fec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002ff0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ff2:	e841 2300 	strex	r3, r2, [r1]
 8002ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002ff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1e3      	bne.n	8002fc6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	3314      	adds	r3, #20
 8003004:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003008:	e853 3f00 	ldrex	r3, [r3]
 800300c:	623b      	str	r3, [r7, #32]
   return(result);
 800300e:	6a3b      	ldr	r3, [r7, #32]
 8003010:	f023 0301 	bic.w	r3, r3, #1
 8003014:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3314      	adds	r3, #20
 800301e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003022:	633a      	str	r2, [r7, #48]	@ 0x30
 8003024:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003026:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003028:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800302a:	e841 2300 	strex	r3, r2, [r1]
 800302e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1e3      	bne.n	8002ffe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2220      	movs	r2, #32
 800303a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	330c      	adds	r3, #12
 800304a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	e853 3f00 	ldrex	r3, [r3]
 8003052:	60fb      	str	r3, [r7, #12]
   return(result);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f023 0310 	bic.w	r3, r3, #16
 800305a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	330c      	adds	r3, #12
 8003064:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003068:	61fa      	str	r2, [r7, #28]
 800306a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800306c:	69b9      	ldr	r1, [r7, #24]
 800306e:	69fa      	ldr	r2, [r7, #28]
 8003070:	e841 2300 	strex	r3, r2, [r1]
 8003074:	617b      	str	r3, [r7, #20]
   return(result);
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1e3      	bne.n	8003044 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2202      	movs	r2, #2
 8003080:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003082:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003086:	4619      	mov	r1, r3
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 f83b 	bl	8003104 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800308e:	e023      	b.n	80030d8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003098:	2b00      	cmp	r3, #0
 800309a:	d009      	beq.n	80030b0 <HAL_UART_IRQHandler+0x4f4>
 800309c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d003      	beq.n	80030b0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f000 f8e5 	bl	8003278 <UART_Transmit_IT>
    return;
 80030ae:	e014      	b.n	80030da <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80030b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00e      	beq.n	80030da <HAL_UART_IRQHandler+0x51e>
 80030bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d008      	beq.n	80030da <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f924 	bl	8003316 <UART_EndTransmit_IT>
    return;
 80030ce:	e004      	b.n	80030da <HAL_UART_IRQHandler+0x51e>
    return;
 80030d0:	bf00      	nop
 80030d2:	e002      	b.n	80030da <HAL_UART_IRQHandler+0x51e>
      return;
 80030d4:	bf00      	nop
 80030d6:	e000      	b.n	80030da <HAL_UART_IRQHandler+0x51e>
      return;
 80030d8:	bf00      	nop
  }
}
 80030da:	37e8      	adds	r7, #232	@ 0xe8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr

080030f2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	bc80      	pop	{r7}
 8003102:	4770      	bx	lr

08003104 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800311a:	b480      	push	{r7}
 800311c:	b085      	sub	sp, #20
 800311e:	af00      	add	r7, sp, #0
 8003120:	60f8      	str	r0, [r7, #12]
 8003122:	60b9      	str	r1, [r7, #8]
 8003124:	4613      	mov	r3, r2
 8003126:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	88fa      	ldrh	r2, [r7, #6]
 8003132:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	88fa      	ldrh	r2, [r7, #6]
 8003138:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2200      	movs	r2, #0
 800313e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2222      	movs	r2, #34	@ 0x22
 8003144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d007      	beq.n	8003160 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68da      	ldr	r2, [r3, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800315e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	695a      	ldr	r2, [r3, #20]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0201 	orr.w	r2, r2, #1
 800316e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68da      	ldr	r2, [r3, #12]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0220 	orr.w	r2, r2, #32
 800317e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3714      	adds	r7, #20
 8003186:	46bd      	mov	sp, r7
 8003188:	bc80      	pop	{r7}
 800318a:	4770      	bx	lr

0800318c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800318c:	b480      	push	{r7}
 800318e:	b095      	sub	sp, #84	@ 0x54
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	330c      	adds	r3, #12
 800319a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800319c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800319e:	e853 3f00 	ldrex	r3, [r3]
 80031a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80031aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	330c      	adds	r3, #12
 80031b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80031b4:	643a      	str	r2, [r7, #64]	@ 0x40
 80031b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80031ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80031bc:	e841 2300 	strex	r3, r2, [r1]
 80031c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80031c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1e5      	bne.n	8003194 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	3314      	adds	r3, #20
 80031ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031d0:	6a3b      	ldr	r3, [r7, #32]
 80031d2:	e853 3f00 	ldrex	r3, [r3]
 80031d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	f023 0301 	bic.w	r3, r3, #1
 80031de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	3314      	adds	r3, #20
 80031e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031f0:	e841 2300 	strex	r3, r2, [r1]
 80031f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80031f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1e5      	bne.n	80031c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003200:	2b01      	cmp	r3, #1
 8003202:	d119      	bne.n	8003238 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	330c      	adds	r3, #12
 800320a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	e853 3f00 	ldrex	r3, [r3]
 8003212:	60bb      	str	r3, [r7, #8]
   return(result);
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	f023 0310 	bic.w	r3, r3, #16
 800321a:	647b      	str	r3, [r7, #68]	@ 0x44
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	330c      	adds	r3, #12
 8003222:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003224:	61ba      	str	r2, [r7, #24]
 8003226:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003228:	6979      	ldr	r1, [r7, #20]
 800322a:	69ba      	ldr	r2, [r7, #24]
 800322c:	e841 2300 	strex	r3, r2, [r1]
 8003230:	613b      	str	r3, [r7, #16]
   return(result);
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1e5      	bne.n	8003204 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2220      	movs	r2, #32
 800323c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003246:	bf00      	nop
 8003248:	3754      	adds	r7, #84	@ 0x54
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr

08003250 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f7ff ff41 	bl	80030f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003270:	bf00      	nop
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b21      	cmp	r3, #33	@ 0x21
 800328a:	d13e      	bne.n	800330a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003294:	d114      	bne.n	80032c0 <UART_Transmit_IT+0x48>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d110      	bne.n	80032c0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	461a      	mov	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032b2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	1c9a      	adds	r2, r3, #2
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	621a      	str	r2, [r3, #32]
 80032be:	e008      	b.n	80032d2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	1c59      	adds	r1, r3, #1
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6211      	str	r1, [r2, #32]
 80032ca:	781a      	ldrb	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	3b01      	subs	r3, #1
 80032da:	b29b      	uxth	r3, r3
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	4619      	mov	r1, r3
 80032e0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10f      	bne.n	8003306 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68da      	ldr	r2, [r3, #12]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68da      	ldr	r2, [r3, #12]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003304:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003306:	2300      	movs	r3, #0
 8003308:	e000      	b.n	800330c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800330a:	2302      	movs	r3, #2
  }
}
 800330c:	4618      	mov	r0, r3
 800330e:	3714      	adds	r7, #20
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr

08003316 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b082      	sub	sp, #8
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68da      	ldr	r2, [r3, #12]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800332c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2220      	movs	r2, #32
 8003332:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff fed2 	bl	80030e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3708      	adds	r7, #8
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003346:	b580      	push	{r7, lr}
 8003348:	b08c      	sub	sp, #48	@ 0x30
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b22      	cmp	r3, #34	@ 0x22
 8003358:	f040 80ae 	bne.w	80034b8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003364:	d117      	bne.n	8003396 <UART_Receive_IT+0x50>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d113      	bne.n	8003396 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800336e:	2300      	movs	r3, #0
 8003370:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003376:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	b29b      	uxth	r3, r3
 8003380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003384:	b29a      	uxth	r2, r3
 8003386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003388:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338e:	1c9a      	adds	r2, r3, #2
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	629a      	str	r2, [r3, #40]	@ 0x28
 8003394:	e026      	b.n	80033e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800339c:	2300      	movs	r3, #0
 800339e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033a8:	d007      	beq.n	80033ba <UART_Receive_IT+0x74>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10a      	bne.n	80033c8 <UART_Receive_IT+0x82>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d106      	bne.n	80033c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	b2da      	uxtb	r2, r3
 80033c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	e008      	b.n	80033da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033d4:	b2da      	uxtb	r2, r3
 80033d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	4619      	mov	r1, r3
 80033f2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d15d      	bne.n	80034b4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68da      	ldr	r2, [r3, #12]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0220 	bic.w	r2, r2, #32
 8003406:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68da      	ldr	r2, [r3, #12]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003416:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695a      	ldr	r2, [r3, #20]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 0201 	bic.w	r2, r2, #1
 8003426:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2220      	movs	r2, #32
 800342c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	2b01      	cmp	r3, #1
 800343c:	d135      	bne.n	80034aa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	330c      	adds	r3, #12
 800344a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	e853 3f00 	ldrex	r3, [r3]
 8003452:	613b      	str	r3, [r7, #16]
   return(result);
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	f023 0310 	bic.w	r3, r3, #16
 800345a:	627b      	str	r3, [r7, #36]	@ 0x24
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	330c      	adds	r3, #12
 8003462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003464:	623a      	str	r2, [r7, #32]
 8003466:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003468:	69f9      	ldr	r1, [r7, #28]
 800346a:	6a3a      	ldr	r2, [r7, #32]
 800346c:	e841 2300 	strex	r3, r2, [r1]
 8003470:	61bb      	str	r3, [r7, #24]
   return(result);
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1e5      	bne.n	8003444 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0310 	and.w	r3, r3, #16
 8003482:	2b10      	cmp	r3, #16
 8003484:	d10a      	bne.n	800349c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003486:	2300      	movs	r3, #0
 8003488:	60fb      	str	r3, [r7, #12]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	60fb      	str	r3, [r7, #12]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	60fb      	str	r3, [r7, #12]
 800349a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034a0:	4619      	mov	r1, r3
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff fe2e 	bl	8003104 <HAL_UARTEx_RxEventCallback>
 80034a8:	e002      	b.n	80034b0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7fd fe62 	bl	8001174 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80034b0:	2300      	movs	r3, #0
 80034b2:	e002      	b.n	80034ba <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80034b4:	2300      	movs	r3, #0
 80034b6:	e000      	b.n	80034ba <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80034b8:	2302      	movs	r3, #2
  }
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3730      	adds	r7, #48	@ 0x30
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68da      	ldr	r2, [r3, #12]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	430a      	orrs	r2, r1
 80034e0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	431a      	orrs	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80034fe:	f023 030c 	bic.w	r3, r3, #12
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6812      	ldr	r2, [r2, #0]
 8003506:	68b9      	ldr	r1, [r7, #8]
 8003508:	430b      	orrs	r3, r1
 800350a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	699a      	ldr	r2, [r3, #24]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	430a      	orrs	r2, r1
 8003520:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a2c      	ldr	r2, [pc, #176]	@ (80035d8 <UART_SetConfig+0x114>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d103      	bne.n	8003534 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800352c:	f7ff f81e 	bl	800256c <HAL_RCC_GetPCLK2Freq>
 8003530:	60f8      	str	r0, [r7, #12]
 8003532:	e002      	b.n	800353a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003534:	f7ff f806 	bl	8002544 <HAL_RCC_GetPCLK1Freq>
 8003538:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	4613      	mov	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4413      	add	r3, r2
 8003542:	009a      	lsls	r2, r3, #2
 8003544:	441a      	add	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003550:	4a22      	ldr	r2, [pc, #136]	@ (80035dc <UART_SetConfig+0x118>)
 8003552:	fba2 2303 	umull	r2, r3, r2, r3
 8003556:	095b      	lsrs	r3, r3, #5
 8003558:	0119      	lsls	r1, r3, #4
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	4613      	mov	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4413      	add	r3, r2
 8003562:	009a      	lsls	r2, r3, #2
 8003564:	441a      	add	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003570:	4b1a      	ldr	r3, [pc, #104]	@ (80035dc <UART_SetConfig+0x118>)
 8003572:	fba3 0302 	umull	r0, r3, r3, r2
 8003576:	095b      	lsrs	r3, r3, #5
 8003578:	2064      	movs	r0, #100	@ 0x64
 800357a:	fb00 f303 	mul.w	r3, r0, r3
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	011b      	lsls	r3, r3, #4
 8003582:	3332      	adds	r3, #50	@ 0x32
 8003584:	4a15      	ldr	r2, [pc, #84]	@ (80035dc <UART_SetConfig+0x118>)
 8003586:	fba2 2303 	umull	r2, r3, r2, r3
 800358a:	095b      	lsrs	r3, r3, #5
 800358c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003590:	4419      	add	r1, r3
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	4613      	mov	r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	4413      	add	r3, r2
 800359a:	009a      	lsls	r2, r3, #2
 800359c:	441a      	add	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80035a8:	4b0c      	ldr	r3, [pc, #48]	@ (80035dc <UART_SetConfig+0x118>)
 80035aa:	fba3 0302 	umull	r0, r3, r3, r2
 80035ae:	095b      	lsrs	r3, r3, #5
 80035b0:	2064      	movs	r0, #100	@ 0x64
 80035b2:	fb00 f303 	mul.w	r3, r0, r3
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	3332      	adds	r3, #50	@ 0x32
 80035bc:	4a07      	ldr	r2, [pc, #28]	@ (80035dc <UART_SetConfig+0x118>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	095b      	lsrs	r3, r3, #5
 80035c4:	f003 020f 	and.w	r2, r3, #15
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	440a      	add	r2, r1
 80035ce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80035d0:	bf00      	nop
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	40013800 	.word	0x40013800
 80035dc:	51eb851f 	.word	0x51eb851f

080035e0 <atof>:
 80035e0:	2100      	movs	r1, #0
 80035e2:	f000 bdf9 	b.w	80041d8 <strtod>

080035e6 <sulp>:
 80035e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ea:	460f      	mov	r7, r1
 80035ec:	4690      	mov	r8, r2
 80035ee:	f003 fad9 	bl	8006ba4 <__ulp>
 80035f2:	4604      	mov	r4, r0
 80035f4:	460d      	mov	r5, r1
 80035f6:	f1b8 0f00 	cmp.w	r8, #0
 80035fa:	d011      	beq.n	8003620 <sulp+0x3a>
 80035fc:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8003600:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8003604:	2b00      	cmp	r3, #0
 8003606:	dd0b      	ble.n	8003620 <sulp+0x3a>
 8003608:	2400      	movs	r4, #0
 800360a:	051b      	lsls	r3, r3, #20
 800360c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8003610:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8003614:	4622      	mov	r2, r4
 8003616:	462b      	mov	r3, r5
 8003618:	f7fc ff5e 	bl	80004d8 <__aeabi_dmul>
 800361c:	4604      	mov	r4, r0
 800361e:	460d      	mov	r5, r1
 8003620:	4620      	mov	r0, r4
 8003622:	4629      	mov	r1, r5
 8003624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003628 <_strtod_l>:
 8003628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800362c:	b09f      	sub	sp, #124	@ 0x7c
 800362e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8003630:	2200      	movs	r2, #0
 8003632:	460c      	mov	r4, r1
 8003634:	921a      	str	r2, [sp, #104]	@ 0x68
 8003636:	f04f 0a00 	mov.w	sl, #0
 800363a:	f04f 0b00 	mov.w	fp, #0
 800363e:	460a      	mov	r2, r1
 8003640:	9005      	str	r0, [sp, #20]
 8003642:	9219      	str	r2, [sp, #100]	@ 0x64
 8003644:	7811      	ldrb	r1, [r2, #0]
 8003646:	292b      	cmp	r1, #43	@ 0x2b
 8003648:	d048      	beq.n	80036dc <_strtod_l+0xb4>
 800364a:	d836      	bhi.n	80036ba <_strtod_l+0x92>
 800364c:	290d      	cmp	r1, #13
 800364e:	d830      	bhi.n	80036b2 <_strtod_l+0x8a>
 8003650:	2908      	cmp	r1, #8
 8003652:	d830      	bhi.n	80036b6 <_strtod_l+0x8e>
 8003654:	2900      	cmp	r1, #0
 8003656:	d039      	beq.n	80036cc <_strtod_l+0xa4>
 8003658:	2200      	movs	r2, #0
 800365a:	920e      	str	r2, [sp, #56]	@ 0x38
 800365c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800365e:	782a      	ldrb	r2, [r5, #0]
 8003660:	2a30      	cmp	r2, #48	@ 0x30
 8003662:	f040 80b0 	bne.w	80037c6 <_strtod_l+0x19e>
 8003666:	786a      	ldrb	r2, [r5, #1]
 8003668:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800366c:	2a58      	cmp	r2, #88	@ 0x58
 800366e:	d16c      	bne.n	800374a <_strtod_l+0x122>
 8003670:	9302      	str	r3, [sp, #8]
 8003672:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003674:	4a8f      	ldr	r2, [pc, #572]	@ (80038b4 <_strtod_l+0x28c>)
 8003676:	9301      	str	r3, [sp, #4]
 8003678:	ab1a      	add	r3, sp, #104	@ 0x68
 800367a:	9300      	str	r3, [sp, #0]
 800367c:	9805      	ldr	r0, [sp, #20]
 800367e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8003680:	a919      	add	r1, sp, #100	@ 0x64
 8003682:	f002 fb89 	bl	8005d98 <__gethex>
 8003686:	f010 060f 	ands.w	r6, r0, #15
 800368a:	4604      	mov	r4, r0
 800368c:	d005      	beq.n	800369a <_strtod_l+0x72>
 800368e:	2e06      	cmp	r6, #6
 8003690:	d126      	bne.n	80036e0 <_strtod_l+0xb8>
 8003692:	2300      	movs	r3, #0
 8003694:	3501      	adds	r5, #1
 8003696:	9519      	str	r5, [sp, #100]	@ 0x64
 8003698:	930e      	str	r3, [sp, #56]	@ 0x38
 800369a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800369c:	2b00      	cmp	r3, #0
 800369e:	f040 8582 	bne.w	80041a6 <_strtod_l+0xb7e>
 80036a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80036a4:	b1bb      	cbz	r3, 80036d6 <_strtod_l+0xae>
 80036a6:	4650      	mov	r0, sl
 80036a8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80036ac:	b01f      	add	sp, #124	@ 0x7c
 80036ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036b2:	2920      	cmp	r1, #32
 80036b4:	d1d0      	bne.n	8003658 <_strtod_l+0x30>
 80036b6:	3201      	adds	r2, #1
 80036b8:	e7c3      	b.n	8003642 <_strtod_l+0x1a>
 80036ba:	292d      	cmp	r1, #45	@ 0x2d
 80036bc:	d1cc      	bne.n	8003658 <_strtod_l+0x30>
 80036be:	2101      	movs	r1, #1
 80036c0:	910e      	str	r1, [sp, #56]	@ 0x38
 80036c2:	1c51      	adds	r1, r2, #1
 80036c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80036c6:	7852      	ldrb	r2, [r2, #1]
 80036c8:	2a00      	cmp	r2, #0
 80036ca:	d1c7      	bne.n	800365c <_strtod_l+0x34>
 80036cc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80036ce:	9419      	str	r4, [sp, #100]	@ 0x64
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f040 8566 	bne.w	80041a2 <_strtod_l+0xb7a>
 80036d6:	4650      	mov	r0, sl
 80036d8:	4659      	mov	r1, fp
 80036da:	e7e7      	b.n	80036ac <_strtod_l+0x84>
 80036dc:	2100      	movs	r1, #0
 80036de:	e7ef      	b.n	80036c0 <_strtod_l+0x98>
 80036e0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80036e2:	b13a      	cbz	r2, 80036f4 <_strtod_l+0xcc>
 80036e4:	2135      	movs	r1, #53	@ 0x35
 80036e6:	a81c      	add	r0, sp, #112	@ 0x70
 80036e8:	f003 fb4c 	bl	8006d84 <__copybits>
 80036ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80036ee:	9805      	ldr	r0, [sp, #20]
 80036f0:	f002 ff2c 	bl	800654c <_Bfree>
 80036f4:	3e01      	subs	r6, #1
 80036f6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80036f8:	2e04      	cmp	r6, #4
 80036fa:	d806      	bhi.n	800370a <_strtod_l+0xe2>
 80036fc:	e8df f006 	tbb	[pc, r6]
 8003700:	201d0314 	.word	0x201d0314
 8003704:	14          	.byte	0x14
 8003705:	00          	.byte	0x00
 8003706:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800370a:	05e1      	lsls	r1, r4, #23
 800370c:	bf48      	it	mi
 800370e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8003712:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8003716:	0d1b      	lsrs	r3, r3, #20
 8003718:	051b      	lsls	r3, r3, #20
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1bd      	bne.n	800369a <_strtod_l+0x72>
 800371e:	f001 fbc1 	bl	8004ea4 <__errno>
 8003722:	2322      	movs	r3, #34	@ 0x22
 8003724:	6003      	str	r3, [r0, #0]
 8003726:	e7b8      	b.n	800369a <_strtod_l+0x72>
 8003728:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800372c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8003730:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003734:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8003738:	e7e7      	b.n	800370a <_strtod_l+0xe2>
 800373a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80038b8 <_strtod_l+0x290>
 800373e:	e7e4      	b.n	800370a <_strtod_l+0xe2>
 8003740:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8003744:	f04f 3aff 	mov.w	sl, #4294967295
 8003748:	e7df      	b.n	800370a <_strtod_l+0xe2>
 800374a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800374c:	1c5a      	adds	r2, r3, #1
 800374e:	9219      	str	r2, [sp, #100]	@ 0x64
 8003750:	785b      	ldrb	r3, [r3, #1]
 8003752:	2b30      	cmp	r3, #48	@ 0x30
 8003754:	d0f9      	beq.n	800374a <_strtod_l+0x122>
 8003756:	2b00      	cmp	r3, #0
 8003758:	d09f      	beq.n	800369a <_strtod_l+0x72>
 800375a:	2301      	movs	r3, #1
 800375c:	2700      	movs	r7, #0
 800375e:	220a      	movs	r2, #10
 8003760:	46b9      	mov	r9, r7
 8003762:	9308      	str	r3, [sp, #32]
 8003764:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8003766:	970b      	str	r7, [sp, #44]	@ 0x2c
 8003768:	930c      	str	r3, [sp, #48]	@ 0x30
 800376a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800376c:	7805      	ldrb	r5, [r0, #0]
 800376e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8003772:	b2d9      	uxtb	r1, r3
 8003774:	2909      	cmp	r1, #9
 8003776:	d928      	bls.n	80037ca <_strtod_l+0x1a2>
 8003778:	2201      	movs	r2, #1
 800377a:	4950      	ldr	r1, [pc, #320]	@ (80038bc <_strtod_l+0x294>)
 800377c:	f001 fab1 	bl	8004ce2 <strncmp>
 8003780:	2800      	cmp	r0, #0
 8003782:	d032      	beq.n	80037ea <_strtod_l+0x1c2>
 8003784:	2000      	movs	r0, #0
 8003786:	462a      	mov	r2, r5
 8003788:	4603      	mov	r3, r0
 800378a:	464d      	mov	r5, r9
 800378c:	900a      	str	r0, [sp, #40]	@ 0x28
 800378e:	2a65      	cmp	r2, #101	@ 0x65
 8003790:	d001      	beq.n	8003796 <_strtod_l+0x16e>
 8003792:	2a45      	cmp	r2, #69	@ 0x45
 8003794:	d114      	bne.n	80037c0 <_strtod_l+0x198>
 8003796:	b91d      	cbnz	r5, 80037a0 <_strtod_l+0x178>
 8003798:	9a08      	ldr	r2, [sp, #32]
 800379a:	4302      	orrs	r2, r0
 800379c:	d096      	beq.n	80036cc <_strtod_l+0xa4>
 800379e:	2500      	movs	r5, #0
 80037a0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80037a2:	1c62      	adds	r2, r4, #1
 80037a4:	9219      	str	r2, [sp, #100]	@ 0x64
 80037a6:	7862      	ldrb	r2, [r4, #1]
 80037a8:	2a2b      	cmp	r2, #43	@ 0x2b
 80037aa:	d07a      	beq.n	80038a2 <_strtod_l+0x27a>
 80037ac:	2a2d      	cmp	r2, #45	@ 0x2d
 80037ae:	d07e      	beq.n	80038ae <_strtod_l+0x286>
 80037b0:	f04f 0c00 	mov.w	ip, #0
 80037b4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80037b8:	2909      	cmp	r1, #9
 80037ba:	f240 8085 	bls.w	80038c8 <_strtod_l+0x2a0>
 80037be:	9419      	str	r4, [sp, #100]	@ 0x64
 80037c0:	f04f 0800 	mov.w	r8, #0
 80037c4:	e0a5      	b.n	8003912 <_strtod_l+0x2ea>
 80037c6:	2300      	movs	r3, #0
 80037c8:	e7c8      	b.n	800375c <_strtod_l+0x134>
 80037ca:	f1b9 0f08 	cmp.w	r9, #8
 80037ce:	bfd8      	it	le
 80037d0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80037d2:	f100 0001 	add.w	r0, r0, #1
 80037d6:	bfd6      	itet	le
 80037d8:	fb02 3301 	mlale	r3, r2, r1, r3
 80037dc:	fb02 3707 	mlagt	r7, r2, r7, r3
 80037e0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80037e2:	f109 0901 	add.w	r9, r9, #1
 80037e6:	9019      	str	r0, [sp, #100]	@ 0x64
 80037e8:	e7bf      	b.n	800376a <_strtod_l+0x142>
 80037ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80037ec:	1c5a      	adds	r2, r3, #1
 80037ee:	9219      	str	r2, [sp, #100]	@ 0x64
 80037f0:	785a      	ldrb	r2, [r3, #1]
 80037f2:	f1b9 0f00 	cmp.w	r9, #0
 80037f6:	d03b      	beq.n	8003870 <_strtod_l+0x248>
 80037f8:	464d      	mov	r5, r9
 80037fa:	900a      	str	r0, [sp, #40]	@ 0x28
 80037fc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8003800:	2b09      	cmp	r3, #9
 8003802:	d912      	bls.n	800382a <_strtod_l+0x202>
 8003804:	2301      	movs	r3, #1
 8003806:	e7c2      	b.n	800378e <_strtod_l+0x166>
 8003808:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800380a:	3001      	adds	r0, #1
 800380c:	1c5a      	adds	r2, r3, #1
 800380e:	9219      	str	r2, [sp, #100]	@ 0x64
 8003810:	785a      	ldrb	r2, [r3, #1]
 8003812:	2a30      	cmp	r2, #48	@ 0x30
 8003814:	d0f8      	beq.n	8003808 <_strtod_l+0x1e0>
 8003816:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800381a:	2b08      	cmp	r3, #8
 800381c:	f200 84c8 	bhi.w	80041b0 <_strtod_l+0xb88>
 8003820:	900a      	str	r0, [sp, #40]	@ 0x28
 8003822:	2000      	movs	r0, #0
 8003824:	4605      	mov	r5, r0
 8003826:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8003828:	930c      	str	r3, [sp, #48]	@ 0x30
 800382a:	3a30      	subs	r2, #48	@ 0x30
 800382c:	f100 0301 	add.w	r3, r0, #1
 8003830:	d018      	beq.n	8003864 <_strtod_l+0x23c>
 8003832:	462e      	mov	r6, r5
 8003834:	f04f 0e0a 	mov.w	lr, #10
 8003838:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800383a:	4419      	add	r1, r3
 800383c:	910a      	str	r1, [sp, #40]	@ 0x28
 800383e:	1c71      	adds	r1, r6, #1
 8003840:	eba1 0c05 	sub.w	ip, r1, r5
 8003844:	4563      	cmp	r3, ip
 8003846:	dc15      	bgt.n	8003874 <_strtod_l+0x24c>
 8003848:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800384c:	182b      	adds	r3, r5, r0
 800384e:	2b08      	cmp	r3, #8
 8003850:	f105 0501 	add.w	r5, r5, #1
 8003854:	4405      	add	r5, r0
 8003856:	dc1a      	bgt.n	800388e <_strtod_l+0x266>
 8003858:	230a      	movs	r3, #10
 800385a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800385c:	fb03 2301 	mla	r3, r3, r1, r2
 8003860:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003862:	2300      	movs	r3, #0
 8003864:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8003866:	4618      	mov	r0, r3
 8003868:	1c51      	adds	r1, r2, #1
 800386a:	9119      	str	r1, [sp, #100]	@ 0x64
 800386c:	7852      	ldrb	r2, [r2, #1]
 800386e:	e7c5      	b.n	80037fc <_strtod_l+0x1d4>
 8003870:	4648      	mov	r0, r9
 8003872:	e7ce      	b.n	8003812 <_strtod_l+0x1ea>
 8003874:	2e08      	cmp	r6, #8
 8003876:	dc05      	bgt.n	8003884 <_strtod_l+0x25c>
 8003878:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800387a:	fb0e f606 	mul.w	r6, lr, r6
 800387e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8003880:	460e      	mov	r6, r1
 8003882:	e7dc      	b.n	800383e <_strtod_l+0x216>
 8003884:	2910      	cmp	r1, #16
 8003886:	bfd8      	it	le
 8003888:	fb0e f707 	mulle.w	r7, lr, r7
 800388c:	e7f8      	b.n	8003880 <_strtod_l+0x258>
 800388e:	2b0f      	cmp	r3, #15
 8003890:	bfdc      	itt	le
 8003892:	230a      	movle	r3, #10
 8003894:	fb03 2707 	mlale	r7, r3, r7, r2
 8003898:	e7e3      	b.n	8003862 <_strtod_l+0x23a>
 800389a:	2300      	movs	r3, #0
 800389c:	930a      	str	r3, [sp, #40]	@ 0x28
 800389e:	2301      	movs	r3, #1
 80038a0:	e77a      	b.n	8003798 <_strtod_l+0x170>
 80038a2:	f04f 0c00 	mov.w	ip, #0
 80038a6:	1ca2      	adds	r2, r4, #2
 80038a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80038aa:	78a2      	ldrb	r2, [r4, #2]
 80038ac:	e782      	b.n	80037b4 <_strtod_l+0x18c>
 80038ae:	f04f 0c01 	mov.w	ip, #1
 80038b2:	e7f8      	b.n	80038a6 <_strtod_l+0x27e>
 80038b4:	0800783c 	.word	0x0800783c
 80038b8:	7ff00000 	.word	0x7ff00000
 80038bc:	080075fa 	.word	0x080075fa
 80038c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80038c2:	1c51      	adds	r1, r2, #1
 80038c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80038c6:	7852      	ldrb	r2, [r2, #1]
 80038c8:	2a30      	cmp	r2, #48	@ 0x30
 80038ca:	d0f9      	beq.n	80038c0 <_strtod_l+0x298>
 80038cc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80038d0:	2908      	cmp	r1, #8
 80038d2:	f63f af75 	bhi.w	80037c0 <_strtod_l+0x198>
 80038d6:	f04f 080a 	mov.w	r8, #10
 80038da:	3a30      	subs	r2, #48	@ 0x30
 80038dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80038de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80038e0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80038e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80038e4:	1c56      	adds	r6, r2, #1
 80038e6:	9619      	str	r6, [sp, #100]	@ 0x64
 80038e8:	7852      	ldrb	r2, [r2, #1]
 80038ea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80038ee:	f1be 0f09 	cmp.w	lr, #9
 80038f2:	d939      	bls.n	8003968 <_strtod_l+0x340>
 80038f4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80038f6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80038fa:	1a76      	subs	r6, r6, r1
 80038fc:	2e08      	cmp	r6, #8
 80038fe:	dc03      	bgt.n	8003908 <_strtod_l+0x2e0>
 8003900:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003902:	4588      	cmp	r8, r1
 8003904:	bfa8      	it	ge
 8003906:	4688      	movge	r8, r1
 8003908:	f1bc 0f00 	cmp.w	ip, #0
 800390c:	d001      	beq.n	8003912 <_strtod_l+0x2ea>
 800390e:	f1c8 0800 	rsb	r8, r8, #0
 8003912:	2d00      	cmp	r5, #0
 8003914:	d14e      	bne.n	80039b4 <_strtod_l+0x38c>
 8003916:	9908      	ldr	r1, [sp, #32]
 8003918:	4308      	orrs	r0, r1
 800391a:	f47f aebe 	bne.w	800369a <_strtod_l+0x72>
 800391e:	2b00      	cmp	r3, #0
 8003920:	f47f aed4 	bne.w	80036cc <_strtod_l+0xa4>
 8003924:	2a69      	cmp	r2, #105	@ 0x69
 8003926:	d028      	beq.n	800397a <_strtod_l+0x352>
 8003928:	dc25      	bgt.n	8003976 <_strtod_l+0x34e>
 800392a:	2a49      	cmp	r2, #73	@ 0x49
 800392c:	d025      	beq.n	800397a <_strtod_l+0x352>
 800392e:	2a4e      	cmp	r2, #78	@ 0x4e
 8003930:	f47f aecc 	bne.w	80036cc <_strtod_l+0xa4>
 8003934:	4999      	ldr	r1, [pc, #612]	@ (8003b9c <_strtod_l+0x574>)
 8003936:	a819      	add	r0, sp, #100	@ 0x64
 8003938:	f002 fc50 	bl	80061dc <__match>
 800393c:	2800      	cmp	r0, #0
 800393e:	f43f aec5 	beq.w	80036cc <_strtod_l+0xa4>
 8003942:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2b28      	cmp	r3, #40	@ 0x28
 8003948:	d12e      	bne.n	80039a8 <_strtod_l+0x380>
 800394a:	4995      	ldr	r1, [pc, #596]	@ (8003ba0 <_strtod_l+0x578>)
 800394c:	aa1c      	add	r2, sp, #112	@ 0x70
 800394e:	a819      	add	r0, sp, #100	@ 0x64
 8003950:	f002 fc58 	bl	8006204 <__hexnan>
 8003954:	2805      	cmp	r0, #5
 8003956:	d127      	bne.n	80039a8 <_strtod_l+0x380>
 8003958:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800395a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800395e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8003962:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8003966:	e698      	b.n	800369a <_strtod_l+0x72>
 8003968:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800396a:	fb08 2101 	mla	r1, r8, r1, r2
 800396e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8003972:	9209      	str	r2, [sp, #36]	@ 0x24
 8003974:	e7b5      	b.n	80038e2 <_strtod_l+0x2ba>
 8003976:	2a6e      	cmp	r2, #110	@ 0x6e
 8003978:	e7da      	b.n	8003930 <_strtod_l+0x308>
 800397a:	498a      	ldr	r1, [pc, #552]	@ (8003ba4 <_strtod_l+0x57c>)
 800397c:	a819      	add	r0, sp, #100	@ 0x64
 800397e:	f002 fc2d 	bl	80061dc <__match>
 8003982:	2800      	cmp	r0, #0
 8003984:	f43f aea2 	beq.w	80036cc <_strtod_l+0xa4>
 8003988:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800398a:	4987      	ldr	r1, [pc, #540]	@ (8003ba8 <_strtod_l+0x580>)
 800398c:	3b01      	subs	r3, #1
 800398e:	a819      	add	r0, sp, #100	@ 0x64
 8003990:	9319      	str	r3, [sp, #100]	@ 0x64
 8003992:	f002 fc23 	bl	80061dc <__match>
 8003996:	b910      	cbnz	r0, 800399e <_strtod_l+0x376>
 8003998:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800399a:	3301      	adds	r3, #1
 800399c:	9319      	str	r3, [sp, #100]	@ 0x64
 800399e:	f04f 0a00 	mov.w	sl, #0
 80039a2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8003bac <_strtod_l+0x584>
 80039a6:	e678      	b.n	800369a <_strtod_l+0x72>
 80039a8:	4881      	ldr	r0, [pc, #516]	@ (8003bb0 <_strtod_l+0x588>)
 80039aa:	f001 fac5 	bl	8004f38 <nan>
 80039ae:	4682      	mov	sl, r0
 80039b0:	468b      	mov	fp, r1
 80039b2:	e672      	b.n	800369a <_strtod_l+0x72>
 80039b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80039b6:	f1b9 0f00 	cmp.w	r9, #0
 80039ba:	bf08      	it	eq
 80039bc:	46a9      	moveq	r9, r5
 80039be:	eba8 0303 	sub.w	r3, r8, r3
 80039c2:	2d10      	cmp	r5, #16
 80039c4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80039c6:	462c      	mov	r4, r5
 80039c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80039ca:	bfa8      	it	ge
 80039cc:	2410      	movge	r4, #16
 80039ce:	f7fc fd09 	bl	80003e4 <__aeabi_ui2d>
 80039d2:	2d09      	cmp	r5, #9
 80039d4:	4682      	mov	sl, r0
 80039d6:	468b      	mov	fp, r1
 80039d8:	dc11      	bgt.n	80039fe <_strtod_l+0x3d6>
 80039da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f43f ae5c 	beq.w	800369a <_strtod_l+0x72>
 80039e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039e4:	dd76      	ble.n	8003ad4 <_strtod_l+0x4ac>
 80039e6:	2b16      	cmp	r3, #22
 80039e8:	dc5d      	bgt.n	8003aa6 <_strtod_l+0x47e>
 80039ea:	4972      	ldr	r1, [pc, #456]	@ (8003bb4 <_strtod_l+0x58c>)
 80039ec:	4652      	mov	r2, sl
 80039ee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80039f2:	465b      	mov	r3, fp
 80039f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80039f8:	f7fc fd6e 	bl	80004d8 <__aeabi_dmul>
 80039fc:	e7d7      	b.n	80039ae <_strtod_l+0x386>
 80039fe:	4b6d      	ldr	r3, [pc, #436]	@ (8003bb4 <_strtod_l+0x58c>)
 8003a00:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003a04:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8003a08:	f7fc fd66 	bl	80004d8 <__aeabi_dmul>
 8003a0c:	4682      	mov	sl, r0
 8003a0e:	4638      	mov	r0, r7
 8003a10:	468b      	mov	fp, r1
 8003a12:	f7fc fce7 	bl	80003e4 <__aeabi_ui2d>
 8003a16:	4602      	mov	r2, r0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	4650      	mov	r0, sl
 8003a1c:	4659      	mov	r1, fp
 8003a1e:	f7fc fba5 	bl	800016c <__adddf3>
 8003a22:	2d0f      	cmp	r5, #15
 8003a24:	4682      	mov	sl, r0
 8003a26:	468b      	mov	fp, r1
 8003a28:	ddd7      	ble.n	80039da <_strtod_l+0x3b2>
 8003a2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a2c:	1b2c      	subs	r4, r5, r4
 8003a2e:	441c      	add	r4, r3
 8003a30:	2c00      	cmp	r4, #0
 8003a32:	f340 8093 	ble.w	8003b5c <_strtod_l+0x534>
 8003a36:	f014 030f 	ands.w	r3, r4, #15
 8003a3a:	d00a      	beq.n	8003a52 <_strtod_l+0x42a>
 8003a3c:	495d      	ldr	r1, [pc, #372]	@ (8003bb4 <_strtod_l+0x58c>)
 8003a3e:	4652      	mov	r2, sl
 8003a40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003a44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a48:	465b      	mov	r3, fp
 8003a4a:	f7fc fd45 	bl	80004d8 <__aeabi_dmul>
 8003a4e:	4682      	mov	sl, r0
 8003a50:	468b      	mov	fp, r1
 8003a52:	f034 040f 	bics.w	r4, r4, #15
 8003a56:	d073      	beq.n	8003b40 <_strtod_l+0x518>
 8003a58:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8003a5c:	dd49      	ble.n	8003af2 <_strtod_l+0x4ca>
 8003a5e:	2400      	movs	r4, #0
 8003a60:	46a0      	mov	r8, r4
 8003a62:	46a1      	mov	r9, r4
 8003a64:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003a66:	2322      	movs	r3, #34	@ 0x22
 8003a68:	f04f 0a00 	mov.w	sl, #0
 8003a6c:	9a05      	ldr	r2, [sp, #20]
 8003a6e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8003bac <_strtod_l+0x584>
 8003a72:	6013      	str	r3, [r2, #0]
 8003a74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f43f ae0f 	beq.w	800369a <_strtod_l+0x72>
 8003a7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8003a7e:	9805      	ldr	r0, [sp, #20]
 8003a80:	f002 fd64 	bl	800654c <_Bfree>
 8003a84:	4649      	mov	r1, r9
 8003a86:	9805      	ldr	r0, [sp, #20]
 8003a88:	f002 fd60 	bl	800654c <_Bfree>
 8003a8c:	4641      	mov	r1, r8
 8003a8e:	9805      	ldr	r0, [sp, #20]
 8003a90:	f002 fd5c 	bl	800654c <_Bfree>
 8003a94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003a96:	9805      	ldr	r0, [sp, #20]
 8003a98:	f002 fd58 	bl	800654c <_Bfree>
 8003a9c:	4621      	mov	r1, r4
 8003a9e:	9805      	ldr	r0, [sp, #20]
 8003aa0:	f002 fd54 	bl	800654c <_Bfree>
 8003aa4:	e5f9      	b.n	800369a <_strtod_l+0x72>
 8003aa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003aa8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8003aac:	4293      	cmp	r3, r2
 8003aae:	dbbc      	blt.n	8003a2a <_strtod_l+0x402>
 8003ab0:	4c40      	ldr	r4, [pc, #256]	@ (8003bb4 <_strtod_l+0x58c>)
 8003ab2:	f1c5 050f 	rsb	r5, r5, #15
 8003ab6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8003aba:	4652      	mov	r2, sl
 8003abc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ac0:	465b      	mov	r3, fp
 8003ac2:	f7fc fd09 	bl	80004d8 <__aeabi_dmul>
 8003ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ac8:	1b5d      	subs	r5, r3, r5
 8003aca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8003ace:	e9d4 2300 	ldrd	r2, r3, [r4]
 8003ad2:	e791      	b.n	80039f8 <_strtod_l+0x3d0>
 8003ad4:	3316      	adds	r3, #22
 8003ad6:	dba8      	blt.n	8003a2a <_strtod_l+0x402>
 8003ad8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003ada:	4650      	mov	r0, sl
 8003adc:	eba3 0808 	sub.w	r8, r3, r8
 8003ae0:	4b34      	ldr	r3, [pc, #208]	@ (8003bb4 <_strtod_l+0x58c>)
 8003ae2:	4659      	mov	r1, fp
 8003ae4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8003ae8:	e9d8 2300 	ldrd	r2, r3, [r8]
 8003aec:	f7fc fe1e 	bl	800072c <__aeabi_ddiv>
 8003af0:	e75d      	b.n	80039ae <_strtod_l+0x386>
 8003af2:	2300      	movs	r3, #0
 8003af4:	4650      	mov	r0, sl
 8003af6:	4659      	mov	r1, fp
 8003af8:	461e      	mov	r6, r3
 8003afa:	4f2f      	ldr	r7, [pc, #188]	@ (8003bb8 <_strtod_l+0x590>)
 8003afc:	1124      	asrs	r4, r4, #4
 8003afe:	2c01      	cmp	r4, #1
 8003b00:	dc21      	bgt.n	8003b46 <_strtod_l+0x51e>
 8003b02:	b10b      	cbz	r3, 8003b08 <_strtod_l+0x4e0>
 8003b04:	4682      	mov	sl, r0
 8003b06:	468b      	mov	fp, r1
 8003b08:	492b      	ldr	r1, [pc, #172]	@ (8003bb8 <_strtod_l+0x590>)
 8003b0a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8003b0e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8003b12:	4652      	mov	r2, sl
 8003b14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b18:	465b      	mov	r3, fp
 8003b1a:	f7fc fcdd 	bl	80004d8 <__aeabi_dmul>
 8003b1e:	4b23      	ldr	r3, [pc, #140]	@ (8003bac <_strtod_l+0x584>)
 8003b20:	460a      	mov	r2, r1
 8003b22:	400b      	ands	r3, r1
 8003b24:	4925      	ldr	r1, [pc, #148]	@ (8003bbc <_strtod_l+0x594>)
 8003b26:	4682      	mov	sl, r0
 8003b28:	428b      	cmp	r3, r1
 8003b2a:	d898      	bhi.n	8003a5e <_strtod_l+0x436>
 8003b2c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8003b30:	428b      	cmp	r3, r1
 8003b32:	bf86      	itte	hi
 8003b34:	f04f 3aff 	movhi.w	sl, #4294967295
 8003b38:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8003bc0 <_strtod_l+0x598>
 8003b3c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8003b40:	2300      	movs	r3, #0
 8003b42:	9308      	str	r3, [sp, #32]
 8003b44:	e076      	b.n	8003c34 <_strtod_l+0x60c>
 8003b46:	07e2      	lsls	r2, r4, #31
 8003b48:	d504      	bpl.n	8003b54 <_strtod_l+0x52c>
 8003b4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b4e:	f7fc fcc3 	bl	80004d8 <__aeabi_dmul>
 8003b52:	2301      	movs	r3, #1
 8003b54:	3601      	adds	r6, #1
 8003b56:	1064      	asrs	r4, r4, #1
 8003b58:	3708      	adds	r7, #8
 8003b5a:	e7d0      	b.n	8003afe <_strtod_l+0x4d6>
 8003b5c:	d0f0      	beq.n	8003b40 <_strtod_l+0x518>
 8003b5e:	4264      	negs	r4, r4
 8003b60:	f014 020f 	ands.w	r2, r4, #15
 8003b64:	d00a      	beq.n	8003b7c <_strtod_l+0x554>
 8003b66:	4b13      	ldr	r3, [pc, #76]	@ (8003bb4 <_strtod_l+0x58c>)
 8003b68:	4650      	mov	r0, sl
 8003b6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003b6e:	4659      	mov	r1, fp
 8003b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b74:	f7fc fdda 	bl	800072c <__aeabi_ddiv>
 8003b78:	4682      	mov	sl, r0
 8003b7a:	468b      	mov	fp, r1
 8003b7c:	1124      	asrs	r4, r4, #4
 8003b7e:	d0df      	beq.n	8003b40 <_strtod_l+0x518>
 8003b80:	2c1f      	cmp	r4, #31
 8003b82:	dd1f      	ble.n	8003bc4 <_strtod_l+0x59c>
 8003b84:	2400      	movs	r4, #0
 8003b86:	46a0      	mov	r8, r4
 8003b88:	46a1      	mov	r9, r4
 8003b8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003b8c:	2322      	movs	r3, #34	@ 0x22
 8003b8e:	9a05      	ldr	r2, [sp, #20]
 8003b90:	f04f 0a00 	mov.w	sl, #0
 8003b94:	f04f 0b00 	mov.w	fp, #0
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	e76b      	b.n	8003a74 <_strtod_l+0x44c>
 8003b9c:	08007609 	.word	0x08007609
 8003ba0:	08007828 	.word	0x08007828
 8003ba4:	08007601 	.word	0x08007601
 8003ba8:	080076e8 	.word	0x080076e8
 8003bac:	7ff00000 	.word	0x7ff00000
 8003bb0:	080076e4 	.word	0x080076e4
 8003bb4:	080079b0 	.word	0x080079b0
 8003bb8:	08007988 	.word	0x08007988
 8003bbc:	7ca00000 	.word	0x7ca00000
 8003bc0:	7fefffff 	.word	0x7fefffff
 8003bc4:	f014 0310 	ands.w	r3, r4, #16
 8003bc8:	bf18      	it	ne
 8003bca:	236a      	movne	r3, #106	@ 0x6a
 8003bcc:	4650      	mov	r0, sl
 8003bce:	9308      	str	r3, [sp, #32]
 8003bd0:	4659      	mov	r1, fp
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	4e77      	ldr	r6, [pc, #476]	@ (8003db4 <_strtod_l+0x78c>)
 8003bd6:	07e7      	lsls	r7, r4, #31
 8003bd8:	d504      	bpl.n	8003be4 <_strtod_l+0x5bc>
 8003bda:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003bde:	f7fc fc7b 	bl	80004d8 <__aeabi_dmul>
 8003be2:	2301      	movs	r3, #1
 8003be4:	1064      	asrs	r4, r4, #1
 8003be6:	f106 0608 	add.w	r6, r6, #8
 8003bea:	d1f4      	bne.n	8003bd6 <_strtod_l+0x5ae>
 8003bec:	b10b      	cbz	r3, 8003bf2 <_strtod_l+0x5ca>
 8003bee:	4682      	mov	sl, r0
 8003bf0:	468b      	mov	fp, r1
 8003bf2:	9b08      	ldr	r3, [sp, #32]
 8003bf4:	b1b3      	cbz	r3, 8003c24 <_strtod_l+0x5fc>
 8003bf6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8003bfa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	4659      	mov	r1, fp
 8003c02:	dd0f      	ble.n	8003c24 <_strtod_l+0x5fc>
 8003c04:	2b1f      	cmp	r3, #31
 8003c06:	dd58      	ble.n	8003cba <_strtod_l+0x692>
 8003c08:	2b34      	cmp	r3, #52	@ 0x34
 8003c0a:	bfd8      	it	le
 8003c0c:	f04f 33ff 	movle.w	r3, #4294967295
 8003c10:	f04f 0a00 	mov.w	sl, #0
 8003c14:	bfcf      	iteee	gt
 8003c16:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8003c1a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8003c1e:	4093      	lslle	r3, r2
 8003c20:	ea03 0b01 	andle.w	fp, r3, r1
 8003c24:	2200      	movs	r2, #0
 8003c26:	2300      	movs	r3, #0
 8003c28:	4650      	mov	r0, sl
 8003c2a:	4659      	mov	r1, fp
 8003c2c:	f7fc febc 	bl	80009a8 <__aeabi_dcmpeq>
 8003c30:	2800      	cmp	r0, #0
 8003c32:	d1a7      	bne.n	8003b84 <_strtod_l+0x55c>
 8003c34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003c36:	464a      	mov	r2, r9
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8003c3c:	462b      	mov	r3, r5
 8003c3e:	9805      	ldr	r0, [sp, #20]
 8003c40:	f002 fcec 	bl	800661c <__s2b>
 8003c44:	900b      	str	r0, [sp, #44]	@ 0x2c
 8003c46:	2800      	cmp	r0, #0
 8003c48:	f43f af09 	beq.w	8003a5e <_strtod_l+0x436>
 8003c4c:	2400      	movs	r4, #0
 8003c4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c52:	2a00      	cmp	r2, #0
 8003c54:	eba3 0308 	sub.w	r3, r3, r8
 8003c58:	bfa8      	it	ge
 8003c5a:	2300      	movge	r3, #0
 8003c5c:	46a0      	mov	r8, r4
 8003c5e:	9312      	str	r3, [sp, #72]	@ 0x48
 8003c60:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8003c64:	9316      	str	r3, [sp, #88]	@ 0x58
 8003c66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003c68:	9805      	ldr	r0, [sp, #20]
 8003c6a:	6859      	ldr	r1, [r3, #4]
 8003c6c:	f002 fc2e 	bl	80064cc <_Balloc>
 8003c70:	4681      	mov	r9, r0
 8003c72:	2800      	cmp	r0, #0
 8003c74:	f43f aef7 	beq.w	8003a66 <_strtod_l+0x43e>
 8003c78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003c7a:	300c      	adds	r0, #12
 8003c7c:	691a      	ldr	r2, [r3, #16]
 8003c7e:	f103 010c 	add.w	r1, r3, #12
 8003c82:	3202      	adds	r2, #2
 8003c84:	0092      	lsls	r2, r2, #2
 8003c86:	f001 f948 	bl	8004f1a <memcpy>
 8003c8a:	ab1c      	add	r3, sp, #112	@ 0x70
 8003c8c:	9301      	str	r3, [sp, #4]
 8003c8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8003c90:	9300      	str	r3, [sp, #0]
 8003c92:	4652      	mov	r2, sl
 8003c94:	465b      	mov	r3, fp
 8003c96:	9805      	ldr	r0, [sp, #20]
 8003c98:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8003c9c:	f002 ffea 	bl	8006c74 <__d2b>
 8003ca0:	901a      	str	r0, [sp, #104]	@ 0x68
 8003ca2:	2800      	cmp	r0, #0
 8003ca4:	f43f aedf 	beq.w	8003a66 <_strtod_l+0x43e>
 8003ca8:	2101      	movs	r1, #1
 8003caa:	9805      	ldr	r0, [sp, #20]
 8003cac:	f002 fd4c 	bl	8006748 <__i2b>
 8003cb0:	4680      	mov	r8, r0
 8003cb2:	b948      	cbnz	r0, 8003cc8 <_strtod_l+0x6a0>
 8003cb4:	f04f 0800 	mov.w	r8, #0
 8003cb8:	e6d5      	b.n	8003a66 <_strtod_l+0x43e>
 8003cba:	f04f 32ff 	mov.w	r2, #4294967295
 8003cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc2:	ea03 0a0a 	and.w	sl, r3, sl
 8003cc6:	e7ad      	b.n	8003c24 <_strtod_l+0x5fc>
 8003cc8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8003cca:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8003ccc:	2d00      	cmp	r5, #0
 8003cce:	bfab      	itete	ge
 8003cd0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8003cd2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8003cd4:	18ef      	addge	r7, r5, r3
 8003cd6:	1b5e      	sublt	r6, r3, r5
 8003cd8:	9b08      	ldr	r3, [sp, #32]
 8003cda:	bfa8      	it	ge
 8003cdc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8003cde:	eba5 0503 	sub.w	r5, r5, r3
 8003ce2:	4415      	add	r5, r2
 8003ce4:	4b34      	ldr	r3, [pc, #208]	@ (8003db8 <_strtod_l+0x790>)
 8003ce6:	f105 35ff 	add.w	r5, r5, #4294967295
 8003cea:	bfb8      	it	lt
 8003cec:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8003cee:	429d      	cmp	r5, r3
 8003cf0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8003cf4:	da50      	bge.n	8003d98 <_strtod_l+0x770>
 8003cf6:	1b5b      	subs	r3, r3, r5
 8003cf8:	2b1f      	cmp	r3, #31
 8003cfa:	f04f 0101 	mov.w	r1, #1
 8003cfe:	eba2 0203 	sub.w	r2, r2, r3
 8003d02:	dc3d      	bgt.n	8003d80 <_strtod_l+0x758>
 8003d04:	fa01 f303 	lsl.w	r3, r1, r3
 8003d08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	9310      	str	r3, [sp, #64]	@ 0x40
 8003d0e:	18bd      	adds	r5, r7, r2
 8003d10:	9b08      	ldr	r3, [sp, #32]
 8003d12:	42af      	cmp	r7, r5
 8003d14:	4416      	add	r6, r2
 8003d16:	441e      	add	r6, r3
 8003d18:	463b      	mov	r3, r7
 8003d1a:	bfa8      	it	ge
 8003d1c:	462b      	movge	r3, r5
 8003d1e:	42b3      	cmp	r3, r6
 8003d20:	bfa8      	it	ge
 8003d22:	4633      	movge	r3, r6
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	bfc2      	ittt	gt
 8003d28:	1aed      	subgt	r5, r5, r3
 8003d2a:	1af6      	subgt	r6, r6, r3
 8003d2c:	1aff      	subgt	r7, r7, r3
 8003d2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	dd16      	ble.n	8003d62 <_strtod_l+0x73a>
 8003d34:	4641      	mov	r1, r8
 8003d36:	461a      	mov	r2, r3
 8003d38:	9805      	ldr	r0, [sp, #20]
 8003d3a:	f002 fdbd 	bl	80068b8 <__pow5mult>
 8003d3e:	4680      	mov	r8, r0
 8003d40:	2800      	cmp	r0, #0
 8003d42:	d0b7      	beq.n	8003cb4 <_strtod_l+0x68c>
 8003d44:	4601      	mov	r1, r0
 8003d46:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8003d48:	9805      	ldr	r0, [sp, #20]
 8003d4a:	f002 fd13 	bl	8006774 <__multiply>
 8003d4e:	900a      	str	r0, [sp, #40]	@ 0x28
 8003d50:	2800      	cmp	r0, #0
 8003d52:	f43f ae88 	beq.w	8003a66 <_strtod_l+0x43e>
 8003d56:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8003d58:	9805      	ldr	r0, [sp, #20]
 8003d5a:	f002 fbf7 	bl	800654c <_Bfree>
 8003d5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003d60:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d62:	2d00      	cmp	r5, #0
 8003d64:	dc1d      	bgt.n	8003da2 <_strtod_l+0x77a>
 8003d66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	dd27      	ble.n	8003dbc <_strtod_l+0x794>
 8003d6c:	4649      	mov	r1, r9
 8003d6e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8003d70:	9805      	ldr	r0, [sp, #20]
 8003d72:	f002 fda1 	bl	80068b8 <__pow5mult>
 8003d76:	4681      	mov	r9, r0
 8003d78:	bb00      	cbnz	r0, 8003dbc <_strtod_l+0x794>
 8003d7a:	f04f 0900 	mov.w	r9, #0
 8003d7e:	e672      	b.n	8003a66 <_strtod_l+0x43e>
 8003d80:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8003d84:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8003d88:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8003d8c:	35e2      	adds	r5, #226	@ 0xe2
 8003d8e:	fa01 f305 	lsl.w	r3, r1, r5
 8003d92:	9310      	str	r3, [sp, #64]	@ 0x40
 8003d94:	9113      	str	r1, [sp, #76]	@ 0x4c
 8003d96:	e7ba      	b.n	8003d0e <_strtod_l+0x6e6>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	9310      	str	r3, [sp, #64]	@ 0x40
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003da0:	e7b5      	b.n	8003d0e <_strtod_l+0x6e6>
 8003da2:	462a      	mov	r2, r5
 8003da4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8003da6:	9805      	ldr	r0, [sp, #20]
 8003da8:	f002 fde0 	bl	800696c <__lshift>
 8003dac:	901a      	str	r0, [sp, #104]	@ 0x68
 8003dae:	2800      	cmp	r0, #0
 8003db0:	d1d9      	bne.n	8003d66 <_strtod_l+0x73e>
 8003db2:	e658      	b.n	8003a66 <_strtod_l+0x43e>
 8003db4:	08007850 	.word	0x08007850
 8003db8:	fffffc02 	.word	0xfffffc02
 8003dbc:	2e00      	cmp	r6, #0
 8003dbe:	dd07      	ble.n	8003dd0 <_strtod_l+0x7a8>
 8003dc0:	4649      	mov	r1, r9
 8003dc2:	4632      	mov	r2, r6
 8003dc4:	9805      	ldr	r0, [sp, #20]
 8003dc6:	f002 fdd1 	bl	800696c <__lshift>
 8003dca:	4681      	mov	r9, r0
 8003dcc:	2800      	cmp	r0, #0
 8003dce:	d0d4      	beq.n	8003d7a <_strtod_l+0x752>
 8003dd0:	2f00      	cmp	r7, #0
 8003dd2:	dd08      	ble.n	8003de6 <_strtod_l+0x7be>
 8003dd4:	4641      	mov	r1, r8
 8003dd6:	463a      	mov	r2, r7
 8003dd8:	9805      	ldr	r0, [sp, #20]
 8003dda:	f002 fdc7 	bl	800696c <__lshift>
 8003dde:	4680      	mov	r8, r0
 8003de0:	2800      	cmp	r0, #0
 8003de2:	f43f ae40 	beq.w	8003a66 <_strtod_l+0x43e>
 8003de6:	464a      	mov	r2, r9
 8003de8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8003dea:	9805      	ldr	r0, [sp, #20]
 8003dec:	f002 fe46 	bl	8006a7c <__mdiff>
 8003df0:	4604      	mov	r4, r0
 8003df2:	2800      	cmp	r0, #0
 8003df4:	f43f ae37 	beq.w	8003a66 <_strtod_l+0x43e>
 8003df8:	68c3      	ldr	r3, [r0, #12]
 8003dfa:	4641      	mov	r1, r8
 8003dfc:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60c3      	str	r3, [r0, #12]
 8003e02:	f002 fe1f 	bl	8006a44 <__mcmp>
 8003e06:	2800      	cmp	r0, #0
 8003e08:	da3d      	bge.n	8003e86 <_strtod_l+0x85e>
 8003e0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003e0c:	ea53 030a 	orrs.w	r3, r3, sl
 8003e10:	d163      	bne.n	8003eda <_strtod_l+0x8b2>
 8003e12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d15f      	bne.n	8003eda <_strtod_l+0x8b2>
 8003e1a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8003e1e:	0d1b      	lsrs	r3, r3, #20
 8003e20:	051b      	lsls	r3, r3, #20
 8003e22:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8003e26:	d958      	bls.n	8003eda <_strtod_l+0x8b2>
 8003e28:	6963      	ldr	r3, [r4, #20]
 8003e2a:	b913      	cbnz	r3, 8003e32 <_strtod_l+0x80a>
 8003e2c:	6923      	ldr	r3, [r4, #16]
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	dd53      	ble.n	8003eda <_strtod_l+0x8b2>
 8003e32:	4621      	mov	r1, r4
 8003e34:	2201      	movs	r2, #1
 8003e36:	9805      	ldr	r0, [sp, #20]
 8003e38:	f002 fd98 	bl	800696c <__lshift>
 8003e3c:	4641      	mov	r1, r8
 8003e3e:	4604      	mov	r4, r0
 8003e40:	f002 fe00 	bl	8006a44 <__mcmp>
 8003e44:	2800      	cmp	r0, #0
 8003e46:	dd48      	ble.n	8003eda <_strtod_l+0x8b2>
 8003e48:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8003e4c:	9a08      	ldr	r2, [sp, #32]
 8003e4e:	0d1b      	lsrs	r3, r3, #20
 8003e50:	051b      	lsls	r3, r3, #20
 8003e52:	2a00      	cmp	r2, #0
 8003e54:	d062      	beq.n	8003f1c <_strtod_l+0x8f4>
 8003e56:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8003e5a:	d85f      	bhi.n	8003f1c <_strtod_l+0x8f4>
 8003e5c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8003e60:	f67f ae94 	bls.w	8003b8c <_strtod_l+0x564>
 8003e64:	4650      	mov	r0, sl
 8003e66:	4659      	mov	r1, fp
 8003e68:	4ba3      	ldr	r3, [pc, #652]	@ (80040f8 <_strtod_l+0xad0>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f7fc fb34 	bl	80004d8 <__aeabi_dmul>
 8003e70:	4ba2      	ldr	r3, [pc, #648]	@ (80040fc <_strtod_l+0xad4>)
 8003e72:	4682      	mov	sl, r0
 8003e74:	400b      	ands	r3, r1
 8003e76:	468b      	mov	fp, r1
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f47f adff 	bne.w	8003a7c <_strtod_l+0x454>
 8003e7e:	2322      	movs	r3, #34	@ 0x22
 8003e80:	9a05      	ldr	r2, [sp, #20]
 8003e82:	6013      	str	r3, [r2, #0]
 8003e84:	e5fa      	b.n	8003a7c <_strtod_l+0x454>
 8003e86:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8003e8a:	d165      	bne.n	8003f58 <_strtod_l+0x930>
 8003e8c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8003e8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003e92:	b35a      	cbz	r2, 8003eec <_strtod_l+0x8c4>
 8003e94:	4a9a      	ldr	r2, [pc, #616]	@ (8004100 <_strtod_l+0xad8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d12b      	bne.n	8003ef2 <_strtod_l+0x8ca>
 8003e9a:	9b08      	ldr	r3, [sp, #32]
 8003e9c:	4651      	mov	r1, sl
 8003e9e:	b303      	cbz	r3, 8003ee2 <_strtod_l+0x8ba>
 8003ea0:	465a      	mov	r2, fp
 8003ea2:	4b96      	ldr	r3, [pc, #600]	@ (80040fc <_strtod_l+0xad4>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8003eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8003eae:	d81b      	bhi.n	8003ee8 <_strtod_l+0x8c0>
 8003eb0:	0d1b      	lsrs	r3, r3, #20
 8003eb2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	4299      	cmp	r1, r3
 8003ebc:	d119      	bne.n	8003ef2 <_strtod_l+0x8ca>
 8003ebe:	4b91      	ldr	r3, [pc, #580]	@ (8004104 <_strtod_l+0xadc>)
 8003ec0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d102      	bne.n	8003ecc <_strtod_l+0x8a4>
 8003ec6:	3101      	adds	r1, #1
 8003ec8:	f43f adcd 	beq.w	8003a66 <_strtod_l+0x43e>
 8003ecc:	f04f 0a00 	mov.w	sl, #0
 8003ed0:	4b8a      	ldr	r3, [pc, #552]	@ (80040fc <_strtod_l+0xad4>)
 8003ed2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ed4:	401a      	ands	r2, r3
 8003ed6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8003eda:	9b08      	ldr	r3, [sp, #32]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1c1      	bne.n	8003e64 <_strtod_l+0x83c>
 8003ee0:	e5cc      	b.n	8003a7c <_strtod_l+0x454>
 8003ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ee6:	e7e8      	b.n	8003eba <_strtod_l+0x892>
 8003ee8:	4613      	mov	r3, r2
 8003eea:	e7e6      	b.n	8003eba <_strtod_l+0x892>
 8003eec:	ea53 030a 	orrs.w	r3, r3, sl
 8003ef0:	d0aa      	beq.n	8003e48 <_strtod_l+0x820>
 8003ef2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003ef4:	b1db      	cbz	r3, 8003f2e <_strtod_l+0x906>
 8003ef6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ef8:	4213      	tst	r3, r2
 8003efa:	d0ee      	beq.n	8003eda <_strtod_l+0x8b2>
 8003efc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003efe:	4650      	mov	r0, sl
 8003f00:	4659      	mov	r1, fp
 8003f02:	9a08      	ldr	r2, [sp, #32]
 8003f04:	b1bb      	cbz	r3, 8003f36 <_strtod_l+0x90e>
 8003f06:	f7ff fb6e 	bl	80035e6 <sulp>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003f12:	f7fc f92b 	bl	800016c <__adddf3>
 8003f16:	4682      	mov	sl, r0
 8003f18:	468b      	mov	fp, r1
 8003f1a:	e7de      	b.n	8003eda <_strtod_l+0x8b2>
 8003f1c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8003f20:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8003f24:	f04f 3aff 	mov.w	sl, #4294967295
 8003f28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8003f2c:	e7d5      	b.n	8003eda <_strtod_l+0x8b2>
 8003f2e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003f30:	ea13 0f0a 	tst.w	r3, sl
 8003f34:	e7e1      	b.n	8003efa <_strtod_l+0x8d2>
 8003f36:	f7ff fb56 	bl	80035e6 <sulp>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003f42:	f7fc f911 	bl	8000168 <__aeabi_dsub>
 8003f46:	2200      	movs	r2, #0
 8003f48:	2300      	movs	r3, #0
 8003f4a:	4682      	mov	sl, r0
 8003f4c:	468b      	mov	fp, r1
 8003f4e:	f7fc fd2b 	bl	80009a8 <__aeabi_dcmpeq>
 8003f52:	2800      	cmp	r0, #0
 8003f54:	d0c1      	beq.n	8003eda <_strtod_l+0x8b2>
 8003f56:	e619      	b.n	8003b8c <_strtod_l+0x564>
 8003f58:	4641      	mov	r1, r8
 8003f5a:	4620      	mov	r0, r4
 8003f5c:	f002 fee2 	bl	8006d24 <__ratio>
 8003f60:	2200      	movs	r2, #0
 8003f62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003f66:	4606      	mov	r6, r0
 8003f68:	460f      	mov	r7, r1
 8003f6a:	f7fc fd31 	bl	80009d0 <__aeabi_dcmple>
 8003f6e:	2800      	cmp	r0, #0
 8003f70:	d06d      	beq.n	800404e <_strtod_l+0xa26>
 8003f72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d178      	bne.n	800406a <_strtod_l+0xa42>
 8003f78:	f1ba 0f00 	cmp.w	sl, #0
 8003f7c:	d156      	bne.n	800402c <_strtod_l+0xa04>
 8003f7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d158      	bne.n	800403a <_strtod_l+0xa12>
 8003f88:	2200      	movs	r2, #0
 8003f8a:	4630      	mov	r0, r6
 8003f8c:	4639      	mov	r1, r7
 8003f8e:	4b5e      	ldr	r3, [pc, #376]	@ (8004108 <_strtod_l+0xae0>)
 8003f90:	f7fc fd14 	bl	80009bc <__aeabi_dcmplt>
 8003f94:	2800      	cmp	r0, #0
 8003f96:	d157      	bne.n	8004048 <_strtod_l+0xa20>
 8003f98:	4630      	mov	r0, r6
 8003f9a:	4639      	mov	r1, r7
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	4b5b      	ldr	r3, [pc, #364]	@ (800410c <_strtod_l+0xae4>)
 8003fa0:	f7fc fa9a 	bl	80004d8 <__aeabi_dmul>
 8003fa4:	4606      	mov	r6, r0
 8003fa6:	460f      	mov	r7, r1
 8003fa8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8003fac:	9606      	str	r6, [sp, #24]
 8003fae:	9307      	str	r3, [sp, #28]
 8003fb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003fb4:	4d51      	ldr	r5, [pc, #324]	@ (80040fc <_strtod_l+0xad4>)
 8003fb6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8003fba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003fbc:	401d      	ands	r5, r3
 8003fbe:	4b54      	ldr	r3, [pc, #336]	@ (8004110 <_strtod_l+0xae8>)
 8003fc0:	429d      	cmp	r5, r3
 8003fc2:	f040 80ab 	bne.w	800411c <_strtod_l+0xaf4>
 8003fc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003fc8:	4650      	mov	r0, sl
 8003fca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8003fce:	4659      	mov	r1, fp
 8003fd0:	f002 fde8 	bl	8006ba4 <__ulp>
 8003fd4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003fd8:	f7fc fa7e 	bl	80004d8 <__aeabi_dmul>
 8003fdc:	4652      	mov	r2, sl
 8003fde:	465b      	mov	r3, fp
 8003fe0:	f7fc f8c4 	bl	800016c <__adddf3>
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	4945      	ldr	r1, [pc, #276]	@ (80040fc <_strtod_l+0xad4>)
 8003fe8:	4a4a      	ldr	r2, [pc, #296]	@ (8004114 <_strtod_l+0xaec>)
 8003fea:	4019      	ands	r1, r3
 8003fec:	4291      	cmp	r1, r2
 8003fee:	4682      	mov	sl, r0
 8003ff0:	d942      	bls.n	8004078 <_strtod_l+0xa50>
 8003ff2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003ff4:	4b43      	ldr	r3, [pc, #268]	@ (8004104 <_strtod_l+0xadc>)
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d103      	bne.n	8004002 <_strtod_l+0x9da>
 8003ffa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	f43f ad32 	beq.w	8003a66 <_strtod_l+0x43e>
 8004002:	f04f 3aff 	mov.w	sl, #4294967295
 8004006:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8004104 <_strtod_l+0xadc>
 800400a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800400c:	9805      	ldr	r0, [sp, #20]
 800400e:	f002 fa9d 	bl	800654c <_Bfree>
 8004012:	4649      	mov	r1, r9
 8004014:	9805      	ldr	r0, [sp, #20]
 8004016:	f002 fa99 	bl	800654c <_Bfree>
 800401a:	4641      	mov	r1, r8
 800401c:	9805      	ldr	r0, [sp, #20]
 800401e:	f002 fa95 	bl	800654c <_Bfree>
 8004022:	4621      	mov	r1, r4
 8004024:	9805      	ldr	r0, [sp, #20]
 8004026:	f002 fa91 	bl	800654c <_Bfree>
 800402a:	e61c      	b.n	8003c66 <_strtod_l+0x63e>
 800402c:	f1ba 0f01 	cmp.w	sl, #1
 8004030:	d103      	bne.n	800403a <_strtod_l+0xa12>
 8004032:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004034:	2b00      	cmp	r3, #0
 8004036:	f43f ada9 	beq.w	8003b8c <_strtod_l+0x564>
 800403a:	2200      	movs	r2, #0
 800403c:	4b36      	ldr	r3, [pc, #216]	@ (8004118 <_strtod_l+0xaf0>)
 800403e:	2600      	movs	r6, #0
 8004040:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004044:	4f30      	ldr	r7, [pc, #192]	@ (8004108 <_strtod_l+0xae0>)
 8004046:	e7b3      	b.n	8003fb0 <_strtod_l+0x988>
 8004048:	2600      	movs	r6, #0
 800404a:	4f30      	ldr	r7, [pc, #192]	@ (800410c <_strtod_l+0xae4>)
 800404c:	e7ac      	b.n	8003fa8 <_strtod_l+0x980>
 800404e:	4630      	mov	r0, r6
 8004050:	4639      	mov	r1, r7
 8004052:	4b2e      	ldr	r3, [pc, #184]	@ (800410c <_strtod_l+0xae4>)
 8004054:	2200      	movs	r2, #0
 8004056:	f7fc fa3f 	bl	80004d8 <__aeabi_dmul>
 800405a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800405c:	4606      	mov	r6, r0
 800405e:	460f      	mov	r7, r1
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0a1      	beq.n	8003fa8 <_strtod_l+0x980>
 8004064:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004068:	e7a2      	b.n	8003fb0 <_strtod_l+0x988>
 800406a:	2200      	movs	r2, #0
 800406c:	4b26      	ldr	r3, [pc, #152]	@ (8004108 <_strtod_l+0xae0>)
 800406e:	4616      	mov	r6, r2
 8004070:	461f      	mov	r7, r3
 8004072:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004076:	e79b      	b.n	8003fb0 <_strtod_l+0x988>
 8004078:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800407c:	9b08      	ldr	r3, [sp, #32]
 800407e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1c1      	bne.n	800400a <_strtod_l+0x9e2>
 8004086:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800408a:	0d1b      	lsrs	r3, r3, #20
 800408c:	051b      	lsls	r3, r3, #20
 800408e:	429d      	cmp	r5, r3
 8004090:	d1bb      	bne.n	800400a <_strtod_l+0x9e2>
 8004092:	4630      	mov	r0, r6
 8004094:	4639      	mov	r1, r7
 8004096:	f7fc fd67 	bl	8000b68 <__aeabi_d2lz>
 800409a:	f7fc f9ef 	bl	800047c <__aeabi_l2d>
 800409e:	4602      	mov	r2, r0
 80040a0:	460b      	mov	r3, r1
 80040a2:	4630      	mov	r0, r6
 80040a4:	4639      	mov	r1, r7
 80040a6:	f7fc f85f 	bl	8000168 <__aeabi_dsub>
 80040aa:	460b      	mov	r3, r1
 80040ac:	4602      	mov	r2, r0
 80040ae:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80040b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80040b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80040b8:	ea46 060a 	orr.w	r6, r6, sl
 80040bc:	431e      	orrs	r6, r3
 80040be:	d06a      	beq.n	8004196 <_strtod_l+0xb6e>
 80040c0:	a309      	add	r3, pc, #36	@ (adr r3, 80040e8 <_strtod_l+0xac0>)
 80040c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c6:	f7fc fc79 	bl	80009bc <__aeabi_dcmplt>
 80040ca:	2800      	cmp	r0, #0
 80040cc:	f47f acd6 	bne.w	8003a7c <_strtod_l+0x454>
 80040d0:	a307      	add	r3, pc, #28	@ (adr r3, 80040f0 <_strtod_l+0xac8>)
 80040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80040da:	f7fc fc8d 	bl	80009f8 <__aeabi_dcmpgt>
 80040de:	2800      	cmp	r0, #0
 80040e0:	d093      	beq.n	800400a <_strtod_l+0x9e2>
 80040e2:	e4cb      	b.n	8003a7c <_strtod_l+0x454>
 80040e4:	f3af 8000 	nop.w
 80040e8:	94a03595 	.word	0x94a03595
 80040ec:	3fdfffff 	.word	0x3fdfffff
 80040f0:	35afe535 	.word	0x35afe535
 80040f4:	3fe00000 	.word	0x3fe00000
 80040f8:	39500000 	.word	0x39500000
 80040fc:	7ff00000 	.word	0x7ff00000
 8004100:	000fffff 	.word	0x000fffff
 8004104:	7fefffff 	.word	0x7fefffff
 8004108:	3ff00000 	.word	0x3ff00000
 800410c:	3fe00000 	.word	0x3fe00000
 8004110:	7fe00000 	.word	0x7fe00000
 8004114:	7c9fffff 	.word	0x7c9fffff
 8004118:	bff00000 	.word	0xbff00000
 800411c:	9b08      	ldr	r3, [sp, #32]
 800411e:	b323      	cbz	r3, 800416a <_strtod_l+0xb42>
 8004120:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8004124:	d821      	bhi.n	800416a <_strtod_l+0xb42>
 8004126:	a328      	add	r3, pc, #160	@ (adr r3, 80041c8 <_strtod_l+0xba0>)
 8004128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412c:	4630      	mov	r0, r6
 800412e:	4639      	mov	r1, r7
 8004130:	f7fc fc4e 	bl	80009d0 <__aeabi_dcmple>
 8004134:	b1a0      	cbz	r0, 8004160 <_strtod_l+0xb38>
 8004136:	4639      	mov	r1, r7
 8004138:	4630      	mov	r0, r6
 800413a:	f7fc fca5 	bl	8000a88 <__aeabi_d2uiz>
 800413e:	2801      	cmp	r0, #1
 8004140:	bf38      	it	cc
 8004142:	2001      	movcc	r0, #1
 8004144:	f7fc f94e 	bl	80003e4 <__aeabi_ui2d>
 8004148:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800414a:	4606      	mov	r6, r0
 800414c:	460f      	mov	r7, r1
 800414e:	b9fb      	cbnz	r3, 8004190 <_strtod_l+0xb68>
 8004150:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004154:	9014      	str	r0, [sp, #80]	@ 0x50
 8004156:	9315      	str	r3, [sp, #84]	@ 0x54
 8004158:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800415c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8004160:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004162:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8004166:	1b5b      	subs	r3, r3, r5
 8004168:	9311      	str	r3, [sp, #68]	@ 0x44
 800416a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800416e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8004172:	f002 fd17 	bl	8006ba4 <__ulp>
 8004176:	4602      	mov	r2, r0
 8004178:	460b      	mov	r3, r1
 800417a:	4650      	mov	r0, sl
 800417c:	4659      	mov	r1, fp
 800417e:	f7fc f9ab 	bl	80004d8 <__aeabi_dmul>
 8004182:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004186:	f7fb fff1 	bl	800016c <__adddf3>
 800418a:	4682      	mov	sl, r0
 800418c:	468b      	mov	fp, r1
 800418e:	e775      	b.n	800407c <_strtod_l+0xa54>
 8004190:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8004194:	e7e0      	b.n	8004158 <_strtod_l+0xb30>
 8004196:	a30e      	add	r3, pc, #56	@ (adr r3, 80041d0 <_strtod_l+0xba8>)
 8004198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419c:	f7fc fc0e 	bl	80009bc <__aeabi_dcmplt>
 80041a0:	e79d      	b.n	80040de <_strtod_l+0xab6>
 80041a2:	2300      	movs	r3, #0
 80041a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80041a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80041a8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80041aa:	6013      	str	r3, [r2, #0]
 80041ac:	f7ff ba79 	b.w	80036a2 <_strtod_l+0x7a>
 80041b0:	2a65      	cmp	r2, #101	@ 0x65
 80041b2:	f43f ab72 	beq.w	800389a <_strtod_l+0x272>
 80041b6:	2a45      	cmp	r2, #69	@ 0x45
 80041b8:	f43f ab6f 	beq.w	800389a <_strtod_l+0x272>
 80041bc:	2301      	movs	r3, #1
 80041be:	f7ff bbaa 	b.w	8003916 <_strtod_l+0x2ee>
 80041c2:	bf00      	nop
 80041c4:	f3af 8000 	nop.w
 80041c8:	ffc00000 	.word	0xffc00000
 80041cc:	41dfffff 	.word	0x41dfffff
 80041d0:	94a03595 	.word	0x94a03595
 80041d4:	3fcfffff 	.word	0x3fcfffff

080041d8 <strtod>:
 80041d8:	460a      	mov	r2, r1
 80041da:	4601      	mov	r1, r0
 80041dc:	4802      	ldr	r0, [pc, #8]	@ (80041e8 <strtod+0x10>)
 80041de:	4b03      	ldr	r3, [pc, #12]	@ (80041ec <strtod+0x14>)
 80041e0:	6800      	ldr	r0, [r0, #0]
 80041e2:	f7ff ba21 	b.w	8003628 <_strtod_l>
 80041e6:	bf00      	nop
 80041e8:	20000184 	.word	0x20000184
 80041ec:	20000018 	.word	0x20000018

080041f0 <__cvt>:
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041f6:	461d      	mov	r5, r3
 80041f8:	bfbb      	ittet	lt
 80041fa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80041fe:	461d      	movlt	r5, r3
 8004200:	2300      	movge	r3, #0
 8004202:	232d      	movlt	r3, #45	@ 0x2d
 8004204:	b088      	sub	sp, #32
 8004206:	4614      	mov	r4, r2
 8004208:	bfb8      	it	lt
 800420a:	4614      	movlt	r4, r2
 800420c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800420e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004210:	7013      	strb	r3, [r2, #0]
 8004212:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004214:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004218:	f023 0820 	bic.w	r8, r3, #32
 800421c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004220:	d005      	beq.n	800422e <__cvt+0x3e>
 8004222:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004226:	d100      	bne.n	800422a <__cvt+0x3a>
 8004228:	3601      	adds	r6, #1
 800422a:	2302      	movs	r3, #2
 800422c:	e000      	b.n	8004230 <__cvt+0x40>
 800422e:	2303      	movs	r3, #3
 8004230:	aa07      	add	r2, sp, #28
 8004232:	9204      	str	r2, [sp, #16]
 8004234:	aa06      	add	r2, sp, #24
 8004236:	e9cd a202 	strd	sl, r2, [sp, #8]
 800423a:	e9cd 3600 	strd	r3, r6, [sp]
 800423e:	4622      	mov	r2, r4
 8004240:	462b      	mov	r3, r5
 8004242:	f000 ff25 	bl	8005090 <_dtoa_r>
 8004246:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800424a:	4607      	mov	r7, r0
 800424c:	d119      	bne.n	8004282 <__cvt+0x92>
 800424e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004250:	07db      	lsls	r3, r3, #31
 8004252:	d50e      	bpl.n	8004272 <__cvt+0x82>
 8004254:	eb00 0906 	add.w	r9, r0, r6
 8004258:	2200      	movs	r2, #0
 800425a:	2300      	movs	r3, #0
 800425c:	4620      	mov	r0, r4
 800425e:	4629      	mov	r1, r5
 8004260:	f7fc fba2 	bl	80009a8 <__aeabi_dcmpeq>
 8004264:	b108      	cbz	r0, 800426a <__cvt+0x7a>
 8004266:	f8cd 901c 	str.w	r9, [sp, #28]
 800426a:	2230      	movs	r2, #48	@ 0x30
 800426c:	9b07      	ldr	r3, [sp, #28]
 800426e:	454b      	cmp	r3, r9
 8004270:	d31e      	bcc.n	80042b0 <__cvt+0xc0>
 8004272:	4638      	mov	r0, r7
 8004274:	9b07      	ldr	r3, [sp, #28]
 8004276:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004278:	1bdb      	subs	r3, r3, r7
 800427a:	6013      	str	r3, [r2, #0]
 800427c:	b008      	add	sp, #32
 800427e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004282:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004286:	eb00 0906 	add.w	r9, r0, r6
 800428a:	d1e5      	bne.n	8004258 <__cvt+0x68>
 800428c:	7803      	ldrb	r3, [r0, #0]
 800428e:	2b30      	cmp	r3, #48	@ 0x30
 8004290:	d10a      	bne.n	80042a8 <__cvt+0xb8>
 8004292:	2200      	movs	r2, #0
 8004294:	2300      	movs	r3, #0
 8004296:	4620      	mov	r0, r4
 8004298:	4629      	mov	r1, r5
 800429a:	f7fc fb85 	bl	80009a8 <__aeabi_dcmpeq>
 800429e:	b918      	cbnz	r0, 80042a8 <__cvt+0xb8>
 80042a0:	f1c6 0601 	rsb	r6, r6, #1
 80042a4:	f8ca 6000 	str.w	r6, [sl]
 80042a8:	f8da 3000 	ldr.w	r3, [sl]
 80042ac:	4499      	add	r9, r3
 80042ae:	e7d3      	b.n	8004258 <__cvt+0x68>
 80042b0:	1c59      	adds	r1, r3, #1
 80042b2:	9107      	str	r1, [sp, #28]
 80042b4:	701a      	strb	r2, [r3, #0]
 80042b6:	e7d9      	b.n	800426c <__cvt+0x7c>

080042b8 <__exponent>:
 80042b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042ba:	2900      	cmp	r1, #0
 80042bc:	bfb6      	itet	lt
 80042be:	232d      	movlt	r3, #45	@ 0x2d
 80042c0:	232b      	movge	r3, #43	@ 0x2b
 80042c2:	4249      	neglt	r1, r1
 80042c4:	2909      	cmp	r1, #9
 80042c6:	7002      	strb	r2, [r0, #0]
 80042c8:	7043      	strb	r3, [r0, #1]
 80042ca:	dd29      	ble.n	8004320 <__exponent+0x68>
 80042cc:	f10d 0307 	add.w	r3, sp, #7
 80042d0:	461d      	mov	r5, r3
 80042d2:	270a      	movs	r7, #10
 80042d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80042d8:	461a      	mov	r2, r3
 80042da:	fb07 1416 	mls	r4, r7, r6, r1
 80042de:	3430      	adds	r4, #48	@ 0x30
 80042e0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80042e4:	460c      	mov	r4, r1
 80042e6:	2c63      	cmp	r4, #99	@ 0x63
 80042e8:	4631      	mov	r1, r6
 80042ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80042ee:	dcf1      	bgt.n	80042d4 <__exponent+0x1c>
 80042f0:	3130      	adds	r1, #48	@ 0x30
 80042f2:	1e94      	subs	r4, r2, #2
 80042f4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80042f8:	4623      	mov	r3, r4
 80042fa:	1c41      	adds	r1, r0, #1
 80042fc:	42ab      	cmp	r3, r5
 80042fe:	d30a      	bcc.n	8004316 <__exponent+0x5e>
 8004300:	f10d 0309 	add.w	r3, sp, #9
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	42ac      	cmp	r4, r5
 8004308:	bf88      	it	hi
 800430a:	2300      	movhi	r3, #0
 800430c:	3302      	adds	r3, #2
 800430e:	4403      	add	r3, r0
 8004310:	1a18      	subs	r0, r3, r0
 8004312:	b003      	add	sp, #12
 8004314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004316:	f813 6b01 	ldrb.w	r6, [r3], #1
 800431a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800431e:	e7ed      	b.n	80042fc <__exponent+0x44>
 8004320:	2330      	movs	r3, #48	@ 0x30
 8004322:	3130      	adds	r1, #48	@ 0x30
 8004324:	7083      	strb	r3, [r0, #2]
 8004326:	70c1      	strb	r1, [r0, #3]
 8004328:	1d03      	adds	r3, r0, #4
 800432a:	e7f1      	b.n	8004310 <__exponent+0x58>

0800432c <_printf_float>:
 800432c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004330:	b091      	sub	sp, #68	@ 0x44
 8004332:	460c      	mov	r4, r1
 8004334:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004338:	4616      	mov	r6, r2
 800433a:	461f      	mov	r7, r3
 800433c:	4605      	mov	r5, r0
 800433e:	f000 fd67 	bl	8004e10 <_localeconv_r>
 8004342:	6803      	ldr	r3, [r0, #0]
 8004344:	4618      	mov	r0, r3
 8004346:	9308      	str	r3, [sp, #32]
 8004348:	f7fb ff02 	bl	8000150 <strlen>
 800434c:	2300      	movs	r3, #0
 800434e:	930e      	str	r3, [sp, #56]	@ 0x38
 8004350:	f8d8 3000 	ldr.w	r3, [r8]
 8004354:	9009      	str	r0, [sp, #36]	@ 0x24
 8004356:	3307      	adds	r3, #7
 8004358:	f023 0307 	bic.w	r3, r3, #7
 800435c:	f103 0208 	add.w	r2, r3, #8
 8004360:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004364:	f8d4 b000 	ldr.w	fp, [r4]
 8004368:	f8c8 2000 	str.w	r2, [r8]
 800436c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004370:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004374:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004376:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800437a:	f04f 32ff 	mov.w	r2, #4294967295
 800437e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004382:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004386:	4b9c      	ldr	r3, [pc, #624]	@ (80045f8 <_printf_float+0x2cc>)
 8004388:	f7fc fb40 	bl	8000a0c <__aeabi_dcmpun>
 800438c:	bb70      	cbnz	r0, 80043ec <_printf_float+0xc0>
 800438e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004392:	f04f 32ff 	mov.w	r2, #4294967295
 8004396:	4b98      	ldr	r3, [pc, #608]	@ (80045f8 <_printf_float+0x2cc>)
 8004398:	f7fc fb1a 	bl	80009d0 <__aeabi_dcmple>
 800439c:	bb30      	cbnz	r0, 80043ec <_printf_float+0xc0>
 800439e:	2200      	movs	r2, #0
 80043a0:	2300      	movs	r3, #0
 80043a2:	4640      	mov	r0, r8
 80043a4:	4649      	mov	r1, r9
 80043a6:	f7fc fb09 	bl	80009bc <__aeabi_dcmplt>
 80043aa:	b110      	cbz	r0, 80043b2 <_printf_float+0x86>
 80043ac:	232d      	movs	r3, #45	@ 0x2d
 80043ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043b2:	4a92      	ldr	r2, [pc, #584]	@ (80045fc <_printf_float+0x2d0>)
 80043b4:	4b92      	ldr	r3, [pc, #584]	@ (8004600 <_printf_float+0x2d4>)
 80043b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80043ba:	bf8c      	ite	hi
 80043bc:	4690      	movhi	r8, r2
 80043be:	4698      	movls	r8, r3
 80043c0:	2303      	movs	r3, #3
 80043c2:	f04f 0900 	mov.w	r9, #0
 80043c6:	6123      	str	r3, [r4, #16]
 80043c8:	f02b 0304 	bic.w	r3, fp, #4
 80043cc:	6023      	str	r3, [r4, #0]
 80043ce:	4633      	mov	r3, r6
 80043d0:	4621      	mov	r1, r4
 80043d2:	4628      	mov	r0, r5
 80043d4:	9700      	str	r7, [sp, #0]
 80043d6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80043d8:	f000 f9d4 	bl	8004784 <_printf_common>
 80043dc:	3001      	adds	r0, #1
 80043de:	f040 8090 	bne.w	8004502 <_printf_float+0x1d6>
 80043e2:	f04f 30ff 	mov.w	r0, #4294967295
 80043e6:	b011      	add	sp, #68	@ 0x44
 80043e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043ec:	4642      	mov	r2, r8
 80043ee:	464b      	mov	r3, r9
 80043f0:	4640      	mov	r0, r8
 80043f2:	4649      	mov	r1, r9
 80043f4:	f7fc fb0a 	bl	8000a0c <__aeabi_dcmpun>
 80043f8:	b148      	cbz	r0, 800440e <_printf_float+0xe2>
 80043fa:	464b      	mov	r3, r9
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	bfb8      	it	lt
 8004400:	232d      	movlt	r3, #45	@ 0x2d
 8004402:	4a80      	ldr	r2, [pc, #512]	@ (8004604 <_printf_float+0x2d8>)
 8004404:	bfb8      	it	lt
 8004406:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800440a:	4b7f      	ldr	r3, [pc, #508]	@ (8004608 <_printf_float+0x2dc>)
 800440c:	e7d3      	b.n	80043b6 <_printf_float+0x8a>
 800440e:	6863      	ldr	r3, [r4, #4]
 8004410:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004414:	1c5a      	adds	r2, r3, #1
 8004416:	d13f      	bne.n	8004498 <_printf_float+0x16c>
 8004418:	2306      	movs	r3, #6
 800441a:	6063      	str	r3, [r4, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004422:	6023      	str	r3, [r4, #0]
 8004424:	9206      	str	r2, [sp, #24]
 8004426:	aa0e      	add	r2, sp, #56	@ 0x38
 8004428:	e9cd a204 	strd	sl, r2, [sp, #16]
 800442c:	aa0d      	add	r2, sp, #52	@ 0x34
 800442e:	9203      	str	r2, [sp, #12]
 8004430:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004434:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004438:	6863      	ldr	r3, [r4, #4]
 800443a:	4642      	mov	r2, r8
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	4628      	mov	r0, r5
 8004440:	464b      	mov	r3, r9
 8004442:	910a      	str	r1, [sp, #40]	@ 0x28
 8004444:	f7ff fed4 	bl	80041f0 <__cvt>
 8004448:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800444a:	4680      	mov	r8, r0
 800444c:	2947      	cmp	r1, #71	@ 0x47
 800444e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004450:	d128      	bne.n	80044a4 <_printf_float+0x178>
 8004452:	1cc8      	adds	r0, r1, #3
 8004454:	db02      	blt.n	800445c <_printf_float+0x130>
 8004456:	6863      	ldr	r3, [r4, #4]
 8004458:	4299      	cmp	r1, r3
 800445a:	dd40      	ble.n	80044de <_printf_float+0x1b2>
 800445c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004460:	fa5f fa8a 	uxtb.w	sl, sl
 8004464:	4652      	mov	r2, sl
 8004466:	3901      	subs	r1, #1
 8004468:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800446c:	910d      	str	r1, [sp, #52]	@ 0x34
 800446e:	f7ff ff23 	bl	80042b8 <__exponent>
 8004472:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004474:	4681      	mov	r9, r0
 8004476:	1813      	adds	r3, r2, r0
 8004478:	2a01      	cmp	r2, #1
 800447a:	6123      	str	r3, [r4, #16]
 800447c:	dc02      	bgt.n	8004484 <_printf_float+0x158>
 800447e:	6822      	ldr	r2, [r4, #0]
 8004480:	07d2      	lsls	r2, r2, #31
 8004482:	d501      	bpl.n	8004488 <_printf_float+0x15c>
 8004484:	3301      	adds	r3, #1
 8004486:	6123      	str	r3, [r4, #16]
 8004488:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800448c:	2b00      	cmp	r3, #0
 800448e:	d09e      	beq.n	80043ce <_printf_float+0xa2>
 8004490:	232d      	movs	r3, #45	@ 0x2d
 8004492:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004496:	e79a      	b.n	80043ce <_printf_float+0xa2>
 8004498:	2947      	cmp	r1, #71	@ 0x47
 800449a:	d1bf      	bne.n	800441c <_printf_float+0xf0>
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1bd      	bne.n	800441c <_printf_float+0xf0>
 80044a0:	2301      	movs	r3, #1
 80044a2:	e7ba      	b.n	800441a <_printf_float+0xee>
 80044a4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80044a8:	d9dc      	bls.n	8004464 <_printf_float+0x138>
 80044aa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80044ae:	d118      	bne.n	80044e2 <_printf_float+0x1b6>
 80044b0:	2900      	cmp	r1, #0
 80044b2:	6863      	ldr	r3, [r4, #4]
 80044b4:	dd0b      	ble.n	80044ce <_printf_float+0x1a2>
 80044b6:	6121      	str	r1, [r4, #16]
 80044b8:	b913      	cbnz	r3, 80044c0 <_printf_float+0x194>
 80044ba:	6822      	ldr	r2, [r4, #0]
 80044bc:	07d0      	lsls	r0, r2, #31
 80044be:	d502      	bpl.n	80044c6 <_printf_float+0x19a>
 80044c0:	3301      	adds	r3, #1
 80044c2:	440b      	add	r3, r1
 80044c4:	6123      	str	r3, [r4, #16]
 80044c6:	f04f 0900 	mov.w	r9, #0
 80044ca:	65a1      	str	r1, [r4, #88]	@ 0x58
 80044cc:	e7dc      	b.n	8004488 <_printf_float+0x15c>
 80044ce:	b913      	cbnz	r3, 80044d6 <_printf_float+0x1aa>
 80044d0:	6822      	ldr	r2, [r4, #0]
 80044d2:	07d2      	lsls	r2, r2, #31
 80044d4:	d501      	bpl.n	80044da <_printf_float+0x1ae>
 80044d6:	3302      	adds	r3, #2
 80044d8:	e7f4      	b.n	80044c4 <_printf_float+0x198>
 80044da:	2301      	movs	r3, #1
 80044dc:	e7f2      	b.n	80044c4 <_printf_float+0x198>
 80044de:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80044e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80044e4:	4299      	cmp	r1, r3
 80044e6:	db05      	blt.n	80044f4 <_printf_float+0x1c8>
 80044e8:	6823      	ldr	r3, [r4, #0]
 80044ea:	6121      	str	r1, [r4, #16]
 80044ec:	07d8      	lsls	r0, r3, #31
 80044ee:	d5ea      	bpl.n	80044c6 <_printf_float+0x19a>
 80044f0:	1c4b      	adds	r3, r1, #1
 80044f2:	e7e7      	b.n	80044c4 <_printf_float+0x198>
 80044f4:	2900      	cmp	r1, #0
 80044f6:	bfcc      	ite	gt
 80044f8:	2201      	movgt	r2, #1
 80044fa:	f1c1 0202 	rsble	r2, r1, #2
 80044fe:	4413      	add	r3, r2
 8004500:	e7e0      	b.n	80044c4 <_printf_float+0x198>
 8004502:	6823      	ldr	r3, [r4, #0]
 8004504:	055a      	lsls	r2, r3, #21
 8004506:	d407      	bmi.n	8004518 <_printf_float+0x1ec>
 8004508:	6923      	ldr	r3, [r4, #16]
 800450a:	4642      	mov	r2, r8
 800450c:	4631      	mov	r1, r6
 800450e:	4628      	mov	r0, r5
 8004510:	47b8      	blx	r7
 8004512:	3001      	adds	r0, #1
 8004514:	d12b      	bne.n	800456e <_printf_float+0x242>
 8004516:	e764      	b.n	80043e2 <_printf_float+0xb6>
 8004518:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800451c:	f240 80dc 	bls.w	80046d8 <_printf_float+0x3ac>
 8004520:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004524:	2200      	movs	r2, #0
 8004526:	2300      	movs	r3, #0
 8004528:	f7fc fa3e 	bl	80009a8 <__aeabi_dcmpeq>
 800452c:	2800      	cmp	r0, #0
 800452e:	d033      	beq.n	8004598 <_printf_float+0x26c>
 8004530:	2301      	movs	r3, #1
 8004532:	4631      	mov	r1, r6
 8004534:	4628      	mov	r0, r5
 8004536:	4a35      	ldr	r2, [pc, #212]	@ (800460c <_printf_float+0x2e0>)
 8004538:	47b8      	blx	r7
 800453a:	3001      	adds	r0, #1
 800453c:	f43f af51 	beq.w	80043e2 <_printf_float+0xb6>
 8004540:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004544:	4543      	cmp	r3, r8
 8004546:	db02      	blt.n	800454e <_printf_float+0x222>
 8004548:	6823      	ldr	r3, [r4, #0]
 800454a:	07d8      	lsls	r0, r3, #31
 800454c:	d50f      	bpl.n	800456e <_printf_float+0x242>
 800454e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004552:	4631      	mov	r1, r6
 8004554:	4628      	mov	r0, r5
 8004556:	47b8      	blx	r7
 8004558:	3001      	adds	r0, #1
 800455a:	f43f af42 	beq.w	80043e2 <_printf_float+0xb6>
 800455e:	f04f 0900 	mov.w	r9, #0
 8004562:	f108 38ff 	add.w	r8, r8, #4294967295
 8004566:	f104 0a1a 	add.w	sl, r4, #26
 800456a:	45c8      	cmp	r8, r9
 800456c:	dc09      	bgt.n	8004582 <_printf_float+0x256>
 800456e:	6823      	ldr	r3, [r4, #0]
 8004570:	079b      	lsls	r3, r3, #30
 8004572:	f100 8102 	bmi.w	800477a <_printf_float+0x44e>
 8004576:	68e0      	ldr	r0, [r4, #12]
 8004578:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800457a:	4298      	cmp	r0, r3
 800457c:	bfb8      	it	lt
 800457e:	4618      	movlt	r0, r3
 8004580:	e731      	b.n	80043e6 <_printf_float+0xba>
 8004582:	2301      	movs	r3, #1
 8004584:	4652      	mov	r2, sl
 8004586:	4631      	mov	r1, r6
 8004588:	4628      	mov	r0, r5
 800458a:	47b8      	blx	r7
 800458c:	3001      	adds	r0, #1
 800458e:	f43f af28 	beq.w	80043e2 <_printf_float+0xb6>
 8004592:	f109 0901 	add.w	r9, r9, #1
 8004596:	e7e8      	b.n	800456a <_printf_float+0x23e>
 8004598:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800459a:	2b00      	cmp	r3, #0
 800459c:	dc38      	bgt.n	8004610 <_printf_float+0x2e4>
 800459e:	2301      	movs	r3, #1
 80045a0:	4631      	mov	r1, r6
 80045a2:	4628      	mov	r0, r5
 80045a4:	4a19      	ldr	r2, [pc, #100]	@ (800460c <_printf_float+0x2e0>)
 80045a6:	47b8      	blx	r7
 80045a8:	3001      	adds	r0, #1
 80045aa:	f43f af1a 	beq.w	80043e2 <_printf_float+0xb6>
 80045ae:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80045b2:	ea59 0303 	orrs.w	r3, r9, r3
 80045b6:	d102      	bne.n	80045be <_printf_float+0x292>
 80045b8:	6823      	ldr	r3, [r4, #0]
 80045ba:	07d9      	lsls	r1, r3, #31
 80045bc:	d5d7      	bpl.n	800456e <_printf_float+0x242>
 80045be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045c2:	4631      	mov	r1, r6
 80045c4:	4628      	mov	r0, r5
 80045c6:	47b8      	blx	r7
 80045c8:	3001      	adds	r0, #1
 80045ca:	f43f af0a 	beq.w	80043e2 <_printf_float+0xb6>
 80045ce:	f04f 0a00 	mov.w	sl, #0
 80045d2:	f104 0b1a 	add.w	fp, r4, #26
 80045d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80045d8:	425b      	negs	r3, r3
 80045da:	4553      	cmp	r3, sl
 80045dc:	dc01      	bgt.n	80045e2 <_printf_float+0x2b6>
 80045de:	464b      	mov	r3, r9
 80045e0:	e793      	b.n	800450a <_printf_float+0x1de>
 80045e2:	2301      	movs	r3, #1
 80045e4:	465a      	mov	r2, fp
 80045e6:	4631      	mov	r1, r6
 80045e8:	4628      	mov	r0, r5
 80045ea:	47b8      	blx	r7
 80045ec:	3001      	adds	r0, #1
 80045ee:	f43f aef8 	beq.w	80043e2 <_printf_float+0xb6>
 80045f2:	f10a 0a01 	add.w	sl, sl, #1
 80045f6:	e7ee      	b.n	80045d6 <_printf_float+0x2aa>
 80045f8:	7fefffff 	.word	0x7fefffff
 80045fc:	08007600 	.word	0x08007600
 8004600:	080075fc 	.word	0x080075fc
 8004604:	08007608 	.word	0x08007608
 8004608:	08007604 	.word	0x08007604
 800460c:	0800760c 	.word	0x0800760c
 8004610:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004612:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004616:	4553      	cmp	r3, sl
 8004618:	bfa8      	it	ge
 800461a:	4653      	movge	r3, sl
 800461c:	2b00      	cmp	r3, #0
 800461e:	4699      	mov	r9, r3
 8004620:	dc36      	bgt.n	8004690 <_printf_float+0x364>
 8004622:	f04f 0b00 	mov.w	fp, #0
 8004626:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800462a:	f104 021a 	add.w	r2, r4, #26
 800462e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004630:	930a      	str	r3, [sp, #40]	@ 0x28
 8004632:	eba3 0309 	sub.w	r3, r3, r9
 8004636:	455b      	cmp	r3, fp
 8004638:	dc31      	bgt.n	800469e <_printf_float+0x372>
 800463a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800463c:	459a      	cmp	sl, r3
 800463e:	dc3a      	bgt.n	80046b6 <_printf_float+0x38a>
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	07da      	lsls	r2, r3, #31
 8004644:	d437      	bmi.n	80046b6 <_printf_float+0x38a>
 8004646:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004648:	ebaa 0903 	sub.w	r9, sl, r3
 800464c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800464e:	ebaa 0303 	sub.w	r3, sl, r3
 8004652:	4599      	cmp	r9, r3
 8004654:	bfa8      	it	ge
 8004656:	4699      	movge	r9, r3
 8004658:	f1b9 0f00 	cmp.w	r9, #0
 800465c:	dc33      	bgt.n	80046c6 <_printf_float+0x39a>
 800465e:	f04f 0800 	mov.w	r8, #0
 8004662:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004666:	f104 0b1a 	add.w	fp, r4, #26
 800466a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800466c:	ebaa 0303 	sub.w	r3, sl, r3
 8004670:	eba3 0309 	sub.w	r3, r3, r9
 8004674:	4543      	cmp	r3, r8
 8004676:	f77f af7a 	ble.w	800456e <_printf_float+0x242>
 800467a:	2301      	movs	r3, #1
 800467c:	465a      	mov	r2, fp
 800467e:	4631      	mov	r1, r6
 8004680:	4628      	mov	r0, r5
 8004682:	47b8      	blx	r7
 8004684:	3001      	adds	r0, #1
 8004686:	f43f aeac 	beq.w	80043e2 <_printf_float+0xb6>
 800468a:	f108 0801 	add.w	r8, r8, #1
 800468e:	e7ec      	b.n	800466a <_printf_float+0x33e>
 8004690:	4642      	mov	r2, r8
 8004692:	4631      	mov	r1, r6
 8004694:	4628      	mov	r0, r5
 8004696:	47b8      	blx	r7
 8004698:	3001      	adds	r0, #1
 800469a:	d1c2      	bne.n	8004622 <_printf_float+0x2f6>
 800469c:	e6a1      	b.n	80043e2 <_printf_float+0xb6>
 800469e:	2301      	movs	r3, #1
 80046a0:	4631      	mov	r1, r6
 80046a2:	4628      	mov	r0, r5
 80046a4:	920a      	str	r2, [sp, #40]	@ 0x28
 80046a6:	47b8      	blx	r7
 80046a8:	3001      	adds	r0, #1
 80046aa:	f43f ae9a 	beq.w	80043e2 <_printf_float+0xb6>
 80046ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80046b0:	f10b 0b01 	add.w	fp, fp, #1
 80046b4:	e7bb      	b.n	800462e <_printf_float+0x302>
 80046b6:	4631      	mov	r1, r6
 80046b8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046bc:	4628      	mov	r0, r5
 80046be:	47b8      	blx	r7
 80046c0:	3001      	adds	r0, #1
 80046c2:	d1c0      	bne.n	8004646 <_printf_float+0x31a>
 80046c4:	e68d      	b.n	80043e2 <_printf_float+0xb6>
 80046c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80046c8:	464b      	mov	r3, r9
 80046ca:	4631      	mov	r1, r6
 80046cc:	4628      	mov	r0, r5
 80046ce:	4442      	add	r2, r8
 80046d0:	47b8      	blx	r7
 80046d2:	3001      	adds	r0, #1
 80046d4:	d1c3      	bne.n	800465e <_printf_float+0x332>
 80046d6:	e684      	b.n	80043e2 <_printf_float+0xb6>
 80046d8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80046dc:	f1ba 0f01 	cmp.w	sl, #1
 80046e0:	dc01      	bgt.n	80046e6 <_printf_float+0x3ba>
 80046e2:	07db      	lsls	r3, r3, #31
 80046e4:	d536      	bpl.n	8004754 <_printf_float+0x428>
 80046e6:	2301      	movs	r3, #1
 80046e8:	4642      	mov	r2, r8
 80046ea:	4631      	mov	r1, r6
 80046ec:	4628      	mov	r0, r5
 80046ee:	47b8      	blx	r7
 80046f0:	3001      	adds	r0, #1
 80046f2:	f43f ae76 	beq.w	80043e2 <_printf_float+0xb6>
 80046f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046fa:	4631      	mov	r1, r6
 80046fc:	4628      	mov	r0, r5
 80046fe:	47b8      	blx	r7
 8004700:	3001      	adds	r0, #1
 8004702:	f43f ae6e 	beq.w	80043e2 <_printf_float+0xb6>
 8004706:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800470a:	2200      	movs	r2, #0
 800470c:	2300      	movs	r3, #0
 800470e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004712:	f7fc f949 	bl	80009a8 <__aeabi_dcmpeq>
 8004716:	b9c0      	cbnz	r0, 800474a <_printf_float+0x41e>
 8004718:	4653      	mov	r3, sl
 800471a:	f108 0201 	add.w	r2, r8, #1
 800471e:	4631      	mov	r1, r6
 8004720:	4628      	mov	r0, r5
 8004722:	47b8      	blx	r7
 8004724:	3001      	adds	r0, #1
 8004726:	d10c      	bne.n	8004742 <_printf_float+0x416>
 8004728:	e65b      	b.n	80043e2 <_printf_float+0xb6>
 800472a:	2301      	movs	r3, #1
 800472c:	465a      	mov	r2, fp
 800472e:	4631      	mov	r1, r6
 8004730:	4628      	mov	r0, r5
 8004732:	47b8      	blx	r7
 8004734:	3001      	adds	r0, #1
 8004736:	f43f ae54 	beq.w	80043e2 <_printf_float+0xb6>
 800473a:	f108 0801 	add.w	r8, r8, #1
 800473e:	45d0      	cmp	r8, sl
 8004740:	dbf3      	blt.n	800472a <_printf_float+0x3fe>
 8004742:	464b      	mov	r3, r9
 8004744:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004748:	e6e0      	b.n	800450c <_printf_float+0x1e0>
 800474a:	f04f 0800 	mov.w	r8, #0
 800474e:	f104 0b1a 	add.w	fp, r4, #26
 8004752:	e7f4      	b.n	800473e <_printf_float+0x412>
 8004754:	2301      	movs	r3, #1
 8004756:	4642      	mov	r2, r8
 8004758:	e7e1      	b.n	800471e <_printf_float+0x3f2>
 800475a:	2301      	movs	r3, #1
 800475c:	464a      	mov	r2, r9
 800475e:	4631      	mov	r1, r6
 8004760:	4628      	mov	r0, r5
 8004762:	47b8      	blx	r7
 8004764:	3001      	adds	r0, #1
 8004766:	f43f ae3c 	beq.w	80043e2 <_printf_float+0xb6>
 800476a:	f108 0801 	add.w	r8, r8, #1
 800476e:	68e3      	ldr	r3, [r4, #12]
 8004770:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004772:	1a5b      	subs	r3, r3, r1
 8004774:	4543      	cmp	r3, r8
 8004776:	dcf0      	bgt.n	800475a <_printf_float+0x42e>
 8004778:	e6fd      	b.n	8004576 <_printf_float+0x24a>
 800477a:	f04f 0800 	mov.w	r8, #0
 800477e:	f104 0919 	add.w	r9, r4, #25
 8004782:	e7f4      	b.n	800476e <_printf_float+0x442>

08004784 <_printf_common>:
 8004784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004788:	4616      	mov	r6, r2
 800478a:	4698      	mov	r8, r3
 800478c:	688a      	ldr	r2, [r1, #8]
 800478e:	690b      	ldr	r3, [r1, #16]
 8004790:	4607      	mov	r7, r0
 8004792:	4293      	cmp	r3, r2
 8004794:	bfb8      	it	lt
 8004796:	4613      	movlt	r3, r2
 8004798:	6033      	str	r3, [r6, #0]
 800479a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800479e:	460c      	mov	r4, r1
 80047a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047a4:	b10a      	cbz	r2, 80047aa <_printf_common+0x26>
 80047a6:	3301      	adds	r3, #1
 80047a8:	6033      	str	r3, [r6, #0]
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	0699      	lsls	r1, r3, #26
 80047ae:	bf42      	ittt	mi
 80047b0:	6833      	ldrmi	r3, [r6, #0]
 80047b2:	3302      	addmi	r3, #2
 80047b4:	6033      	strmi	r3, [r6, #0]
 80047b6:	6825      	ldr	r5, [r4, #0]
 80047b8:	f015 0506 	ands.w	r5, r5, #6
 80047bc:	d106      	bne.n	80047cc <_printf_common+0x48>
 80047be:	f104 0a19 	add.w	sl, r4, #25
 80047c2:	68e3      	ldr	r3, [r4, #12]
 80047c4:	6832      	ldr	r2, [r6, #0]
 80047c6:	1a9b      	subs	r3, r3, r2
 80047c8:	42ab      	cmp	r3, r5
 80047ca:	dc2b      	bgt.n	8004824 <_printf_common+0xa0>
 80047cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047d0:	6822      	ldr	r2, [r4, #0]
 80047d2:	3b00      	subs	r3, #0
 80047d4:	bf18      	it	ne
 80047d6:	2301      	movne	r3, #1
 80047d8:	0692      	lsls	r2, r2, #26
 80047da:	d430      	bmi.n	800483e <_printf_common+0xba>
 80047dc:	4641      	mov	r1, r8
 80047de:	4638      	mov	r0, r7
 80047e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047e4:	47c8      	blx	r9
 80047e6:	3001      	adds	r0, #1
 80047e8:	d023      	beq.n	8004832 <_printf_common+0xae>
 80047ea:	6823      	ldr	r3, [r4, #0]
 80047ec:	6922      	ldr	r2, [r4, #16]
 80047ee:	f003 0306 	and.w	r3, r3, #6
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	bf14      	ite	ne
 80047f6:	2500      	movne	r5, #0
 80047f8:	6833      	ldreq	r3, [r6, #0]
 80047fa:	f04f 0600 	mov.w	r6, #0
 80047fe:	bf08      	it	eq
 8004800:	68e5      	ldreq	r5, [r4, #12]
 8004802:	f104 041a 	add.w	r4, r4, #26
 8004806:	bf08      	it	eq
 8004808:	1aed      	subeq	r5, r5, r3
 800480a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800480e:	bf08      	it	eq
 8004810:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004814:	4293      	cmp	r3, r2
 8004816:	bfc4      	itt	gt
 8004818:	1a9b      	subgt	r3, r3, r2
 800481a:	18ed      	addgt	r5, r5, r3
 800481c:	42b5      	cmp	r5, r6
 800481e:	d11a      	bne.n	8004856 <_printf_common+0xd2>
 8004820:	2000      	movs	r0, #0
 8004822:	e008      	b.n	8004836 <_printf_common+0xb2>
 8004824:	2301      	movs	r3, #1
 8004826:	4652      	mov	r2, sl
 8004828:	4641      	mov	r1, r8
 800482a:	4638      	mov	r0, r7
 800482c:	47c8      	blx	r9
 800482e:	3001      	adds	r0, #1
 8004830:	d103      	bne.n	800483a <_printf_common+0xb6>
 8004832:	f04f 30ff 	mov.w	r0, #4294967295
 8004836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800483a:	3501      	adds	r5, #1
 800483c:	e7c1      	b.n	80047c2 <_printf_common+0x3e>
 800483e:	2030      	movs	r0, #48	@ 0x30
 8004840:	18e1      	adds	r1, r4, r3
 8004842:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800484c:	4422      	add	r2, r4
 800484e:	3302      	adds	r3, #2
 8004850:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004854:	e7c2      	b.n	80047dc <_printf_common+0x58>
 8004856:	2301      	movs	r3, #1
 8004858:	4622      	mov	r2, r4
 800485a:	4641      	mov	r1, r8
 800485c:	4638      	mov	r0, r7
 800485e:	47c8      	blx	r9
 8004860:	3001      	adds	r0, #1
 8004862:	d0e6      	beq.n	8004832 <_printf_common+0xae>
 8004864:	3601      	adds	r6, #1
 8004866:	e7d9      	b.n	800481c <_printf_common+0x98>

08004868 <_printf_i>:
 8004868:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800486c:	7e0f      	ldrb	r7, [r1, #24]
 800486e:	4691      	mov	r9, r2
 8004870:	2f78      	cmp	r7, #120	@ 0x78
 8004872:	4680      	mov	r8, r0
 8004874:	460c      	mov	r4, r1
 8004876:	469a      	mov	sl, r3
 8004878:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800487a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800487e:	d807      	bhi.n	8004890 <_printf_i+0x28>
 8004880:	2f62      	cmp	r7, #98	@ 0x62
 8004882:	d80a      	bhi.n	800489a <_printf_i+0x32>
 8004884:	2f00      	cmp	r7, #0
 8004886:	f000 80d1 	beq.w	8004a2c <_printf_i+0x1c4>
 800488a:	2f58      	cmp	r7, #88	@ 0x58
 800488c:	f000 80b8 	beq.w	8004a00 <_printf_i+0x198>
 8004890:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004894:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004898:	e03a      	b.n	8004910 <_printf_i+0xa8>
 800489a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800489e:	2b15      	cmp	r3, #21
 80048a0:	d8f6      	bhi.n	8004890 <_printf_i+0x28>
 80048a2:	a101      	add	r1, pc, #4	@ (adr r1, 80048a8 <_printf_i+0x40>)
 80048a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048a8:	08004901 	.word	0x08004901
 80048ac:	08004915 	.word	0x08004915
 80048b0:	08004891 	.word	0x08004891
 80048b4:	08004891 	.word	0x08004891
 80048b8:	08004891 	.word	0x08004891
 80048bc:	08004891 	.word	0x08004891
 80048c0:	08004915 	.word	0x08004915
 80048c4:	08004891 	.word	0x08004891
 80048c8:	08004891 	.word	0x08004891
 80048cc:	08004891 	.word	0x08004891
 80048d0:	08004891 	.word	0x08004891
 80048d4:	08004a13 	.word	0x08004a13
 80048d8:	0800493f 	.word	0x0800493f
 80048dc:	080049cd 	.word	0x080049cd
 80048e0:	08004891 	.word	0x08004891
 80048e4:	08004891 	.word	0x08004891
 80048e8:	08004a35 	.word	0x08004a35
 80048ec:	08004891 	.word	0x08004891
 80048f0:	0800493f 	.word	0x0800493f
 80048f4:	08004891 	.word	0x08004891
 80048f8:	08004891 	.word	0x08004891
 80048fc:	080049d5 	.word	0x080049d5
 8004900:	6833      	ldr	r3, [r6, #0]
 8004902:	1d1a      	adds	r2, r3, #4
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	6032      	str	r2, [r6, #0]
 8004908:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800490c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004910:	2301      	movs	r3, #1
 8004912:	e09c      	b.n	8004a4e <_printf_i+0x1e6>
 8004914:	6833      	ldr	r3, [r6, #0]
 8004916:	6820      	ldr	r0, [r4, #0]
 8004918:	1d19      	adds	r1, r3, #4
 800491a:	6031      	str	r1, [r6, #0]
 800491c:	0606      	lsls	r6, r0, #24
 800491e:	d501      	bpl.n	8004924 <_printf_i+0xbc>
 8004920:	681d      	ldr	r5, [r3, #0]
 8004922:	e003      	b.n	800492c <_printf_i+0xc4>
 8004924:	0645      	lsls	r5, r0, #25
 8004926:	d5fb      	bpl.n	8004920 <_printf_i+0xb8>
 8004928:	f9b3 5000 	ldrsh.w	r5, [r3]
 800492c:	2d00      	cmp	r5, #0
 800492e:	da03      	bge.n	8004938 <_printf_i+0xd0>
 8004930:	232d      	movs	r3, #45	@ 0x2d
 8004932:	426d      	negs	r5, r5
 8004934:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004938:	230a      	movs	r3, #10
 800493a:	4858      	ldr	r0, [pc, #352]	@ (8004a9c <_printf_i+0x234>)
 800493c:	e011      	b.n	8004962 <_printf_i+0xfa>
 800493e:	6821      	ldr	r1, [r4, #0]
 8004940:	6833      	ldr	r3, [r6, #0]
 8004942:	0608      	lsls	r0, r1, #24
 8004944:	f853 5b04 	ldr.w	r5, [r3], #4
 8004948:	d402      	bmi.n	8004950 <_printf_i+0xe8>
 800494a:	0649      	lsls	r1, r1, #25
 800494c:	bf48      	it	mi
 800494e:	b2ad      	uxthmi	r5, r5
 8004950:	2f6f      	cmp	r7, #111	@ 0x6f
 8004952:	6033      	str	r3, [r6, #0]
 8004954:	bf14      	ite	ne
 8004956:	230a      	movne	r3, #10
 8004958:	2308      	moveq	r3, #8
 800495a:	4850      	ldr	r0, [pc, #320]	@ (8004a9c <_printf_i+0x234>)
 800495c:	2100      	movs	r1, #0
 800495e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004962:	6866      	ldr	r6, [r4, #4]
 8004964:	2e00      	cmp	r6, #0
 8004966:	60a6      	str	r6, [r4, #8]
 8004968:	db05      	blt.n	8004976 <_printf_i+0x10e>
 800496a:	6821      	ldr	r1, [r4, #0]
 800496c:	432e      	orrs	r6, r5
 800496e:	f021 0104 	bic.w	r1, r1, #4
 8004972:	6021      	str	r1, [r4, #0]
 8004974:	d04b      	beq.n	8004a0e <_printf_i+0x1a6>
 8004976:	4616      	mov	r6, r2
 8004978:	fbb5 f1f3 	udiv	r1, r5, r3
 800497c:	fb03 5711 	mls	r7, r3, r1, r5
 8004980:	5dc7      	ldrb	r7, [r0, r7]
 8004982:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004986:	462f      	mov	r7, r5
 8004988:	42bb      	cmp	r3, r7
 800498a:	460d      	mov	r5, r1
 800498c:	d9f4      	bls.n	8004978 <_printf_i+0x110>
 800498e:	2b08      	cmp	r3, #8
 8004990:	d10b      	bne.n	80049aa <_printf_i+0x142>
 8004992:	6823      	ldr	r3, [r4, #0]
 8004994:	07df      	lsls	r7, r3, #31
 8004996:	d508      	bpl.n	80049aa <_printf_i+0x142>
 8004998:	6923      	ldr	r3, [r4, #16]
 800499a:	6861      	ldr	r1, [r4, #4]
 800499c:	4299      	cmp	r1, r3
 800499e:	bfde      	ittt	le
 80049a0:	2330      	movle	r3, #48	@ 0x30
 80049a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049aa:	1b92      	subs	r2, r2, r6
 80049ac:	6122      	str	r2, [r4, #16]
 80049ae:	464b      	mov	r3, r9
 80049b0:	4621      	mov	r1, r4
 80049b2:	4640      	mov	r0, r8
 80049b4:	f8cd a000 	str.w	sl, [sp]
 80049b8:	aa03      	add	r2, sp, #12
 80049ba:	f7ff fee3 	bl	8004784 <_printf_common>
 80049be:	3001      	adds	r0, #1
 80049c0:	d14a      	bne.n	8004a58 <_printf_i+0x1f0>
 80049c2:	f04f 30ff 	mov.w	r0, #4294967295
 80049c6:	b004      	add	sp, #16
 80049c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049cc:	6823      	ldr	r3, [r4, #0]
 80049ce:	f043 0320 	orr.w	r3, r3, #32
 80049d2:	6023      	str	r3, [r4, #0]
 80049d4:	2778      	movs	r7, #120	@ 0x78
 80049d6:	4832      	ldr	r0, [pc, #200]	@ (8004aa0 <_printf_i+0x238>)
 80049d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049dc:	6823      	ldr	r3, [r4, #0]
 80049de:	6831      	ldr	r1, [r6, #0]
 80049e0:	061f      	lsls	r7, r3, #24
 80049e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80049e6:	d402      	bmi.n	80049ee <_printf_i+0x186>
 80049e8:	065f      	lsls	r7, r3, #25
 80049ea:	bf48      	it	mi
 80049ec:	b2ad      	uxthmi	r5, r5
 80049ee:	6031      	str	r1, [r6, #0]
 80049f0:	07d9      	lsls	r1, r3, #31
 80049f2:	bf44      	itt	mi
 80049f4:	f043 0320 	orrmi.w	r3, r3, #32
 80049f8:	6023      	strmi	r3, [r4, #0]
 80049fa:	b11d      	cbz	r5, 8004a04 <_printf_i+0x19c>
 80049fc:	2310      	movs	r3, #16
 80049fe:	e7ad      	b.n	800495c <_printf_i+0xf4>
 8004a00:	4826      	ldr	r0, [pc, #152]	@ (8004a9c <_printf_i+0x234>)
 8004a02:	e7e9      	b.n	80049d8 <_printf_i+0x170>
 8004a04:	6823      	ldr	r3, [r4, #0]
 8004a06:	f023 0320 	bic.w	r3, r3, #32
 8004a0a:	6023      	str	r3, [r4, #0]
 8004a0c:	e7f6      	b.n	80049fc <_printf_i+0x194>
 8004a0e:	4616      	mov	r6, r2
 8004a10:	e7bd      	b.n	800498e <_printf_i+0x126>
 8004a12:	6833      	ldr	r3, [r6, #0]
 8004a14:	6825      	ldr	r5, [r4, #0]
 8004a16:	1d18      	adds	r0, r3, #4
 8004a18:	6961      	ldr	r1, [r4, #20]
 8004a1a:	6030      	str	r0, [r6, #0]
 8004a1c:	062e      	lsls	r6, r5, #24
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	d501      	bpl.n	8004a26 <_printf_i+0x1be>
 8004a22:	6019      	str	r1, [r3, #0]
 8004a24:	e002      	b.n	8004a2c <_printf_i+0x1c4>
 8004a26:	0668      	lsls	r0, r5, #25
 8004a28:	d5fb      	bpl.n	8004a22 <_printf_i+0x1ba>
 8004a2a:	8019      	strh	r1, [r3, #0]
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	4616      	mov	r6, r2
 8004a30:	6123      	str	r3, [r4, #16]
 8004a32:	e7bc      	b.n	80049ae <_printf_i+0x146>
 8004a34:	6833      	ldr	r3, [r6, #0]
 8004a36:	2100      	movs	r1, #0
 8004a38:	1d1a      	adds	r2, r3, #4
 8004a3a:	6032      	str	r2, [r6, #0]
 8004a3c:	681e      	ldr	r6, [r3, #0]
 8004a3e:	6862      	ldr	r2, [r4, #4]
 8004a40:	4630      	mov	r0, r6
 8004a42:	f000 fa5c 	bl	8004efe <memchr>
 8004a46:	b108      	cbz	r0, 8004a4c <_printf_i+0x1e4>
 8004a48:	1b80      	subs	r0, r0, r6
 8004a4a:	6060      	str	r0, [r4, #4]
 8004a4c:	6863      	ldr	r3, [r4, #4]
 8004a4e:	6123      	str	r3, [r4, #16]
 8004a50:	2300      	movs	r3, #0
 8004a52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a56:	e7aa      	b.n	80049ae <_printf_i+0x146>
 8004a58:	4632      	mov	r2, r6
 8004a5a:	4649      	mov	r1, r9
 8004a5c:	4640      	mov	r0, r8
 8004a5e:	6923      	ldr	r3, [r4, #16]
 8004a60:	47d0      	blx	sl
 8004a62:	3001      	adds	r0, #1
 8004a64:	d0ad      	beq.n	80049c2 <_printf_i+0x15a>
 8004a66:	6823      	ldr	r3, [r4, #0]
 8004a68:	079b      	lsls	r3, r3, #30
 8004a6a:	d413      	bmi.n	8004a94 <_printf_i+0x22c>
 8004a6c:	68e0      	ldr	r0, [r4, #12]
 8004a6e:	9b03      	ldr	r3, [sp, #12]
 8004a70:	4298      	cmp	r0, r3
 8004a72:	bfb8      	it	lt
 8004a74:	4618      	movlt	r0, r3
 8004a76:	e7a6      	b.n	80049c6 <_printf_i+0x15e>
 8004a78:	2301      	movs	r3, #1
 8004a7a:	4632      	mov	r2, r6
 8004a7c:	4649      	mov	r1, r9
 8004a7e:	4640      	mov	r0, r8
 8004a80:	47d0      	blx	sl
 8004a82:	3001      	adds	r0, #1
 8004a84:	d09d      	beq.n	80049c2 <_printf_i+0x15a>
 8004a86:	3501      	adds	r5, #1
 8004a88:	68e3      	ldr	r3, [r4, #12]
 8004a8a:	9903      	ldr	r1, [sp, #12]
 8004a8c:	1a5b      	subs	r3, r3, r1
 8004a8e:	42ab      	cmp	r3, r5
 8004a90:	dcf2      	bgt.n	8004a78 <_printf_i+0x210>
 8004a92:	e7eb      	b.n	8004a6c <_printf_i+0x204>
 8004a94:	2500      	movs	r5, #0
 8004a96:	f104 0619 	add.w	r6, r4, #25
 8004a9a:	e7f5      	b.n	8004a88 <_printf_i+0x220>
 8004a9c:	0800760e 	.word	0x0800760e
 8004aa0:	0800761f 	.word	0x0800761f

08004aa4 <std>:
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	b510      	push	{r4, lr}
 8004aa8:	4604      	mov	r4, r0
 8004aaa:	e9c0 3300 	strd	r3, r3, [r0]
 8004aae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ab2:	6083      	str	r3, [r0, #8]
 8004ab4:	8181      	strh	r1, [r0, #12]
 8004ab6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ab8:	81c2      	strh	r2, [r0, #14]
 8004aba:	6183      	str	r3, [r0, #24]
 8004abc:	4619      	mov	r1, r3
 8004abe:	2208      	movs	r2, #8
 8004ac0:	305c      	adds	r0, #92	@ 0x5c
 8004ac2:	f000 f906 	bl	8004cd2 <memset>
 8004ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8004afc <std+0x58>)
 8004ac8:	6224      	str	r4, [r4, #32]
 8004aca:	6263      	str	r3, [r4, #36]	@ 0x24
 8004acc:	4b0c      	ldr	r3, [pc, #48]	@ (8004b00 <std+0x5c>)
 8004ace:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8004b04 <std+0x60>)
 8004ad2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8004b08 <std+0x64>)
 8004ad6:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8004b0c <std+0x68>)
 8004ada:	429c      	cmp	r4, r3
 8004adc:	d006      	beq.n	8004aec <std+0x48>
 8004ade:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ae2:	4294      	cmp	r4, r2
 8004ae4:	d002      	beq.n	8004aec <std+0x48>
 8004ae6:	33d0      	adds	r3, #208	@ 0xd0
 8004ae8:	429c      	cmp	r4, r3
 8004aea:	d105      	bne.n	8004af8 <std+0x54>
 8004aec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004af4:	f000 ba00 	b.w	8004ef8 <__retarget_lock_init_recursive>
 8004af8:	bd10      	pop	{r4, pc}
 8004afa:	bf00      	nop
 8004afc:	08004c4d 	.word	0x08004c4d
 8004b00:	08004c6f 	.word	0x08004c6f
 8004b04:	08004ca7 	.word	0x08004ca7
 8004b08:	08004ccb 	.word	0x08004ccb
 8004b0c:	20000328 	.word	0x20000328

08004b10 <stdio_exit_handler>:
 8004b10:	4a02      	ldr	r2, [pc, #8]	@ (8004b1c <stdio_exit_handler+0xc>)
 8004b12:	4903      	ldr	r1, [pc, #12]	@ (8004b20 <stdio_exit_handler+0x10>)
 8004b14:	4803      	ldr	r0, [pc, #12]	@ (8004b24 <stdio_exit_handler+0x14>)
 8004b16:	f000 b869 	b.w	8004bec <_fwalk_sglue>
 8004b1a:	bf00      	nop
 8004b1c:	2000000c 	.word	0x2000000c
 8004b20:	080071a5 	.word	0x080071a5
 8004b24:	20000188 	.word	0x20000188

08004b28 <cleanup_stdio>:
 8004b28:	6841      	ldr	r1, [r0, #4]
 8004b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b5c <cleanup_stdio+0x34>)
 8004b2c:	b510      	push	{r4, lr}
 8004b2e:	4299      	cmp	r1, r3
 8004b30:	4604      	mov	r4, r0
 8004b32:	d001      	beq.n	8004b38 <cleanup_stdio+0x10>
 8004b34:	f002 fb36 	bl	80071a4 <_fflush_r>
 8004b38:	68a1      	ldr	r1, [r4, #8]
 8004b3a:	4b09      	ldr	r3, [pc, #36]	@ (8004b60 <cleanup_stdio+0x38>)
 8004b3c:	4299      	cmp	r1, r3
 8004b3e:	d002      	beq.n	8004b46 <cleanup_stdio+0x1e>
 8004b40:	4620      	mov	r0, r4
 8004b42:	f002 fb2f 	bl	80071a4 <_fflush_r>
 8004b46:	68e1      	ldr	r1, [r4, #12]
 8004b48:	4b06      	ldr	r3, [pc, #24]	@ (8004b64 <cleanup_stdio+0x3c>)
 8004b4a:	4299      	cmp	r1, r3
 8004b4c:	d004      	beq.n	8004b58 <cleanup_stdio+0x30>
 8004b4e:	4620      	mov	r0, r4
 8004b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b54:	f002 bb26 	b.w	80071a4 <_fflush_r>
 8004b58:	bd10      	pop	{r4, pc}
 8004b5a:	bf00      	nop
 8004b5c:	20000328 	.word	0x20000328
 8004b60:	20000390 	.word	0x20000390
 8004b64:	200003f8 	.word	0x200003f8

08004b68 <global_stdio_init.part.0>:
 8004b68:	b510      	push	{r4, lr}
 8004b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b98 <global_stdio_init.part.0+0x30>)
 8004b6c:	4c0b      	ldr	r4, [pc, #44]	@ (8004b9c <global_stdio_init.part.0+0x34>)
 8004b6e:	4a0c      	ldr	r2, [pc, #48]	@ (8004ba0 <global_stdio_init.part.0+0x38>)
 8004b70:	4620      	mov	r0, r4
 8004b72:	601a      	str	r2, [r3, #0]
 8004b74:	2104      	movs	r1, #4
 8004b76:	2200      	movs	r2, #0
 8004b78:	f7ff ff94 	bl	8004aa4 <std>
 8004b7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b80:	2201      	movs	r2, #1
 8004b82:	2109      	movs	r1, #9
 8004b84:	f7ff ff8e 	bl	8004aa4 <std>
 8004b88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b8c:	2202      	movs	r2, #2
 8004b8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b92:	2112      	movs	r1, #18
 8004b94:	f7ff bf86 	b.w	8004aa4 <std>
 8004b98:	20000460 	.word	0x20000460
 8004b9c:	20000328 	.word	0x20000328
 8004ba0:	08004b11 	.word	0x08004b11

08004ba4 <__sfp_lock_acquire>:
 8004ba4:	4801      	ldr	r0, [pc, #4]	@ (8004bac <__sfp_lock_acquire+0x8>)
 8004ba6:	f000 b9a8 	b.w	8004efa <__retarget_lock_acquire_recursive>
 8004baa:	bf00      	nop
 8004bac:	20000469 	.word	0x20000469

08004bb0 <__sfp_lock_release>:
 8004bb0:	4801      	ldr	r0, [pc, #4]	@ (8004bb8 <__sfp_lock_release+0x8>)
 8004bb2:	f000 b9a3 	b.w	8004efc <__retarget_lock_release_recursive>
 8004bb6:	bf00      	nop
 8004bb8:	20000469 	.word	0x20000469

08004bbc <__sinit>:
 8004bbc:	b510      	push	{r4, lr}
 8004bbe:	4604      	mov	r4, r0
 8004bc0:	f7ff fff0 	bl	8004ba4 <__sfp_lock_acquire>
 8004bc4:	6a23      	ldr	r3, [r4, #32]
 8004bc6:	b11b      	cbz	r3, 8004bd0 <__sinit+0x14>
 8004bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bcc:	f7ff bff0 	b.w	8004bb0 <__sfp_lock_release>
 8004bd0:	4b04      	ldr	r3, [pc, #16]	@ (8004be4 <__sinit+0x28>)
 8004bd2:	6223      	str	r3, [r4, #32]
 8004bd4:	4b04      	ldr	r3, [pc, #16]	@ (8004be8 <__sinit+0x2c>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1f5      	bne.n	8004bc8 <__sinit+0xc>
 8004bdc:	f7ff ffc4 	bl	8004b68 <global_stdio_init.part.0>
 8004be0:	e7f2      	b.n	8004bc8 <__sinit+0xc>
 8004be2:	bf00      	nop
 8004be4:	08004b29 	.word	0x08004b29
 8004be8:	20000460 	.word	0x20000460

08004bec <_fwalk_sglue>:
 8004bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bf0:	4607      	mov	r7, r0
 8004bf2:	4688      	mov	r8, r1
 8004bf4:	4614      	mov	r4, r2
 8004bf6:	2600      	movs	r6, #0
 8004bf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bfc:	f1b9 0901 	subs.w	r9, r9, #1
 8004c00:	d505      	bpl.n	8004c0e <_fwalk_sglue+0x22>
 8004c02:	6824      	ldr	r4, [r4, #0]
 8004c04:	2c00      	cmp	r4, #0
 8004c06:	d1f7      	bne.n	8004bf8 <_fwalk_sglue+0xc>
 8004c08:	4630      	mov	r0, r6
 8004c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c0e:	89ab      	ldrh	r3, [r5, #12]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d907      	bls.n	8004c24 <_fwalk_sglue+0x38>
 8004c14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	d003      	beq.n	8004c24 <_fwalk_sglue+0x38>
 8004c1c:	4629      	mov	r1, r5
 8004c1e:	4638      	mov	r0, r7
 8004c20:	47c0      	blx	r8
 8004c22:	4306      	orrs	r6, r0
 8004c24:	3568      	adds	r5, #104	@ 0x68
 8004c26:	e7e9      	b.n	8004bfc <_fwalk_sglue+0x10>

08004c28 <iprintf>:
 8004c28:	b40f      	push	{r0, r1, r2, r3}
 8004c2a:	b507      	push	{r0, r1, r2, lr}
 8004c2c:	4906      	ldr	r1, [pc, #24]	@ (8004c48 <iprintf+0x20>)
 8004c2e:	ab04      	add	r3, sp, #16
 8004c30:	6808      	ldr	r0, [r1, #0]
 8004c32:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c36:	6881      	ldr	r1, [r0, #8]
 8004c38:	9301      	str	r3, [sp, #4]
 8004c3a:	f002 f91b 	bl	8006e74 <_vfiprintf_r>
 8004c3e:	b003      	add	sp, #12
 8004c40:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c44:	b004      	add	sp, #16
 8004c46:	4770      	bx	lr
 8004c48:	20000184 	.word	0x20000184

08004c4c <__sread>:
 8004c4c:	b510      	push	{r4, lr}
 8004c4e:	460c      	mov	r4, r1
 8004c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c54:	f000 f902 	bl	8004e5c <_read_r>
 8004c58:	2800      	cmp	r0, #0
 8004c5a:	bfab      	itete	ge
 8004c5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004c5e:	89a3      	ldrhlt	r3, [r4, #12]
 8004c60:	181b      	addge	r3, r3, r0
 8004c62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c66:	bfac      	ite	ge
 8004c68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004c6a:	81a3      	strhlt	r3, [r4, #12]
 8004c6c:	bd10      	pop	{r4, pc}

08004c6e <__swrite>:
 8004c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c72:	461f      	mov	r7, r3
 8004c74:	898b      	ldrh	r3, [r1, #12]
 8004c76:	4605      	mov	r5, r0
 8004c78:	05db      	lsls	r3, r3, #23
 8004c7a:	460c      	mov	r4, r1
 8004c7c:	4616      	mov	r6, r2
 8004c7e:	d505      	bpl.n	8004c8c <__swrite+0x1e>
 8004c80:	2302      	movs	r3, #2
 8004c82:	2200      	movs	r2, #0
 8004c84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c88:	f000 f8d6 	bl	8004e38 <_lseek_r>
 8004c8c:	89a3      	ldrh	r3, [r4, #12]
 8004c8e:	4632      	mov	r2, r6
 8004c90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c94:	81a3      	strh	r3, [r4, #12]
 8004c96:	4628      	mov	r0, r5
 8004c98:	463b      	mov	r3, r7
 8004c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ca2:	f000 b8ed 	b.w	8004e80 <_write_r>

08004ca6 <__sseek>:
 8004ca6:	b510      	push	{r4, lr}
 8004ca8:	460c      	mov	r4, r1
 8004caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cae:	f000 f8c3 	bl	8004e38 <_lseek_r>
 8004cb2:	1c43      	adds	r3, r0, #1
 8004cb4:	89a3      	ldrh	r3, [r4, #12]
 8004cb6:	bf15      	itete	ne
 8004cb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004cba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004cbe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004cc2:	81a3      	strheq	r3, [r4, #12]
 8004cc4:	bf18      	it	ne
 8004cc6:	81a3      	strhne	r3, [r4, #12]
 8004cc8:	bd10      	pop	{r4, pc}

08004cca <__sclose>:
 8004cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cce:	f000 b8a3 	b.w	8004e18 <_close_r>

08004cd2 <memset>:
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	4402      	add	r2, r0
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d100      	bne.n	8004cdc <memset+0xa>
 8004cda:	4770      	bx	lr
 8004cdc:	f803 1b01 	strb.w	r1, [r3], #1
 8004ce0:	e7f9      	b.n	8004cd6 <memset+0x4>

08004ce2 <strncmp>:
 8004ce2:	b510      	push	{r4, lr}
 8004ce4:	b16a      	cbz	r2, 8004d02 <strncmp+0x20>
 8004ce6:	3901      	subs	r1, #1
 8004ce8:	1884      	adds	r4, r0, r2
 8004cea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cee:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d103      	bne.n	8004cfe <strncmp+0x1c>
 8004cf6:	42a0      	cmp	r0, r4
 8004cf8:	d001      	beq.n	8004cfe <strncmp+0x1c>
 8004cfa:	2a00      	cmp	r2, #0
 8004cfc:	d1f5      	bne.n	8004cea <strncmp+0x8>
 8004cfe:	1ad0      	subs	r0, r2, r3
 8004d00:	bd10      	pop	{r4, pc}
 8004d02:	4610      	mov	r0, r2
 8004d04:	e7fc      	b.n	8004d00 <strncmp+0x1e>

08004d06 <strncpy>:
 8004d06:	4603      	mov	r3, r0
 8004d08:	b510      	push	{r4, lr}
 8004d0a:	3901      	subs	r1, #1
 8004d0c:	b132      	cbz	r2, 8004d1c <strncpy+0x16>
 8004d0e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004d12:	3a01      	subs	r2, #1
 8004d14:	f803 4b01 	strb.w	r4, [r3], #1
 8004d18:	2c00      	cmp	r4, #0
 8004d1a:	d1f7      	bne.n	8004d0c <strncpy+0x6>
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	441a      	add	r2, r3
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d100      	bne.n	8004d26 <strncpy+0x20>
 8004d24:	bd10      	pop	{r4, pc}
 8004d26:	f803 1b01 	strb.w	r1, [r3], #1
 8004d2a:	e7f9      	b.n	8004d20 <strncpy+0x1a>

08004d2c <strtok>:
 8004d2c:	4b16      	ldr	r3, [pc, #88]	@ (8004d88 <strtok+0x5c>)
 8004d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d32:	681f      	ldr	r7, [r3, #0]
 8004d34:	4605      	mov	r5, r0
 8004d36:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004d38:	460e      	mov	r6, r1
 8004d3a:	b9ec      	cbnz	r4, 8004d78 <strtok+0x4c>
 8004d3c:	2050      	movs	r0, #80	@ 0x50
 8004d3e:	f001 fafd 	bl	800633c <malloc>
 8004d42:	4602      	mov	r2, r0
 8004d44:	6478      	str	r0, [r7, #68]	@ 0x44
 8004d46:	b920      	cbnz	r0, 8004d52 <strtok+0x26>
 8004d48:	215b      	movs	r1, #91	@ 0x5b
 8004d4a:	4b10      	ldr	r3, [pc, #64]	@ (8004d8c <strtok+0x60>)
 8004d4c:	4810      	ldr	r0, [pc, #64]	@ (8004d90 <strtok+0x64>)
 8004d4e:	f000 f8f9 	bl	8004f44 <__assert_func>
 8004d52:	e9c0 4400 	strd	r4, r4, [r0]
 8004d56:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004d5a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004d5e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8004d62:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8004d66:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8004d6a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8004d6e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8004d72:	6184      	str	r4, [r0, #24]
 8004d74:	7704      	strb	r4, [r0, #28]
 8004d76:	6244      	str	r4, [r0, #36]	@ 0x24
 8004d78:	4631      	mov	r1, r6
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d84:	f000 b806 	b.w	8004d94 <__strtok_r>
 8004d88:	20000184 	.word	0x20000184
 8004d8c:	08007630 	.word	0x08007630
 8004d90:	08007647 	.word	0x08007647

08004d94 <__strtok_r>:
 8004d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d96:	4604      	mov	r4, r0
 8004d98:	b908      	cbnz	r0, 8004d9e <__strtok_r+0xa>
 8004d9a:	6814      	ldr	r4, [r2, #0]
 8004d9c:	b144      	cbz	r4, 8004db0 <__strtok_r+0x1c>
 8004d9e:	460f      	mov	r7, r1
 8004da0:	4620      	mov	r0, r4
 8004da2:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004da6:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004daa:	b91e      	cbnz	r6, 8004db4 <__strtok_r+0x20>
 8004dac:	b965      	cbnz	r5, 8004dc8 <__strtok_r+0x34>
 8004dae:	6015      	str	r5, [r2, #0]
 8004db0:	2000      	movs	r0, #0
 8004db2:	e005      	b.n	8004dc0 <__strtok_r+0x2c>
 8004db4:	42b5      	cmp	r5, r6
 8004db6:	d1f6      	bne.n	8004da6 <__strtok_r+0x12>
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1f0      	bne.n	8004d9e <__strtok_r+0xa>
 8004dbc:	6014      	str	r4, [r2, #0]
 8004dbe:	7003      	strb	r3, [r0, #0]
 8004dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dc2:	461c      	mov	r4, r3
 8004dc4:	e00c      	b.n	8004de0 <__strtok_r+0x4c>
 8004dc6:	b91d      	cbnz	r5, 8004dd0 <__strtok_r+0x3c>
 8004dc8:	460e      	mov	r6, r1
 8004dca:	4627      	mov	r7, r4
 8004dcc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004dd0:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004dd4:	42ab      	cmp	r3, r5
 8004dd6:	d1f6      	bne.n	8004dc6 <__strtok_r+0x32>
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d0f2      	beq.n	8004dc2 <__strtok_r+0x2e>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	703b      	strb	r3, [r7, #0]
 8004de0:	6014      	str	r4, [r2, #0]
 8004de2:	e7ed      	b.n	8004dc0 <__strtok_r+0x2c>

08004de4 <strstr>:
 8004de4:	780a      	ldrb	r2, [r1, #0]
 8004de6:	b570      	push	{r4, r5, r6, lr}
 8004de8:	b96a      	cbnz	r2, 8004e06 <strstr+0x22>
 8004dea:	bd70      	pop	{r4, r5, r6, pc}
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d109      	bne.n	8004e04 <strstr+0x20>
 8004df0:	460c      	mov	r4, r1
 8004df2:	4605      	mov	r5, r0
 8004df4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d0f6      	beq.n	8004dea <strstr+0x6>
 8004dfc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004e00:	429e      	cmp	r6, r3
 8004e02:	d0f7      	beq.n	8004df4 <strstr+0x10>
 8004e04:	3001      	adds	r0, #1
 8004e06:	7803      	ldrb	r3, [r0, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1ef      	bne.n	8004dec <strstr+0x8>
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	e7ec      	b.n	8004dea <strstr+0x6>

08004e10 <_localeconv_r>:
 8004e10:	4800      	ldr	r0, [pc, #0]	@ (8004e14 <_localeconv_r+0x4>)
 8004e12:	4770      	bx	lr
 8004e14:	20000108 	.word	0x20000108

08004e18 <_close_r>:
 8004e18:	b538      	push	{r3, r4, r5, lr}
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	4d05      	ldr	r5, [pc, #20]	@ (8004e34 <_close_r+0x1c>)
 8004e1e:	4604      	mov	r4, r0
 8004e20:	4608      	mov	r0, r1
 8004e22:	602b      	str	r3, [r5, #0]
 8004e24:	f7fc fb4f 	bl	80014c6 <_close>
 8004e28:	1c43      	adds	r3, r0, #1
 8004e2a:	d102      	bne.n	8004e32 <_close_r+0x1a>
 8004e2c:	682b      	ldr	r3, [r5, #0]
 8004e2e:	b103      	cbz	r3, 8004e32 <_close_r+0x1a>
 8004e30:	6023      	str	r3, [r4, #0]
 8004e32:	bd38      	pop	{r3, r4, r5, pc}
 8004e34:	20000464 	.word	0x20000464

08004e38 <_lseek_r>:
 8004e38:	b538      	push	{r3, r4, r5, lr}
 8004e3a:	4604      	mov	r4, r0
 8004e3c:	4608      	mov	r0, r1
 8004e3e:	4611      	mov	r1, r2
 8004e40:	2200      	movs	r2, #0
 8004e42:	4d05      	ldr	r5, [pc, #20]	@ (8004e58 <_lseek_r+0x20>)
 8004e44:	602a      	str	r2, [r5, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	f7fc fb61 	bl	800150e <_lseek>
 8004e4c:	1c43      	adds	r3, r0, #1
 8004e4e:	d102      	bne.n	8004e56 <_lseek_r+0x1e>
 8004e50:	682b      	ldr	r3, [r5, #0]
 8004e52:	b103      	cbz	r3, 8004e56 <_lseek_r+0x1e>
 8004e54:	6023      	str	r3, [r4, #0]
 8004e56:	bd38      	pop	{r3, r4, r5, pc}
 8004e58:	20000464 	.word	0x20000464

08004e5c <_read_r>:
 8004e5c:	b538      	push	{r3, r4, r5, lr}
 8004e5e:	4604      	mov	r4, r0
 8004e60:	4608      	mov	r0, r1
 8004e62:	4611      	mov	r1, r2
 8004e64:	2200      	movs	r2, #0
 8004e66:	4d05      	ldr	r5, [pc, #20]	@ (8004e7c <_read_r+0x20>)
 8004e68:	602a      	str	r2, [r5, #0]
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	f7fc faf2 	bl	8001454 <_read>
 8004e70:	1c43      	adds	r3, r0, #1
 8004e72:	d102      	bne.n	8004e7a <_read_r+0x1e>
 8004e74:	682b      	ldr	r3, [r5, #0]
 8004e76:	b103      	cbz	r3, 8004e7a <_read_r+0x1e>
 8004e78:	6023      	str	r3, [r4, #0]
 8004e7a:	bd38      	pop	{r3, r4, r5, pc}
 8004e7c:	20000464 	.word	0x20000464

08004e80 <_write_r>:
 8004e80:	b538      	push	{r3, r4, r5, lr}
 8004e82:	4604      	mov	r4, r0
 8004e84:	4608      	mov	r0, r1
 8004e86:	4611      	mov	r1, r2
 8004e88:	2200      	movs	r2, #0
 8004e8a:	4d05      	ldr	r5, [pc, #20]	@ (8004ea0 <_write_r+0x20>)
 8004e8c:	602a      	str	r2, [r5, #0]
 8004e8e:	461a      	mov	r2, r3
 8004e90:	f7fc fafd 	bl	800148e <_write>
 8004e94:	1c43      	adds	r3, r0, #1
 8004e96:	d102      	bne.n	8004e9e <_write_r+0x1e>
 8004e98:	682b      	ldr	r3, [r5, #0]
 8004e9a:	b103      	cbz	r3, 8004e9e <_write_r+0x1e>
 8004e9c:	6023      	str	r3, [r4, #0]
 8004e9e:	bd38      	pop	{r3, r4, r5, pc}
 8004ea0:	20000464 	.word	0x20000464

08004ea4 <__errno>:
 8004ea4:	4b01      	ldr	r3, [pc, #4]	@ (8004eac <__errno+0x8>)
 8004ea6:	6818      	ldr	r0, [r3, #0]
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	20000184 	.word	0x20000184

08004eb0 <__libc_init_array>:
 8004eb0:	b570      	push	{r4, r5, r6, lr}
 8004eb2:	2600      	movs	r6, #0
 8004eb4:	4d0c      	ldr	r5, [pc, #48]	@ (8004ee8 <__libc_init_array+0x38>)
 8004eb6:	4c0d      	ldr	r4, [pc, #52]	@ (8004eec <__libc_init_array+0x3c>)
 8004eb8:	1b64      	subs	r4, r4, r5
 8004eba:	10a4      	asrs	r4, r4, #2
 8004ebc:	42a6      	cmp	r6, r4
 8004ebe:	d109      	bne.n	8004ed4 <__libc_init_array+0x24>
 8004ec0:	f002 fb30 	bl	8007524 <_init>
 8004ec4:	2600      	movs	r6, #0
 8004ec6:	4d0a      	ldr	r5, [pc, #40]	@ (8004ef0 <__libc_init_array+0x40>)
 8004ec8:	4c0a      	ldr	r4, [pc, #40]	@ (8004ef4 <__libc_init_array+0x44>)
 8004eca:	1b64      	subs	r4, r4, r5
 8004ecc:	10a4      	asrs	r4, r4, #2
 8004ece:	42a6      	cmp	r6, r4
 8004ed0:	d105      	bne.n	8004ede <__libc_init_array+0x2e>
 8004ed2:	bd70      	pop	{r4, r5, r6, pc}
 8004ed4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ed8:	4798      	blx	r3
 8004eda:	3601      	adds	r6, #1
 8004edc:	e7ee      	b.n	8004ebc <__libc_init_array+0xc>
 8004ede:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ee2:	4798      	blx	r3
 8004ee4:	3601      	adds	r6, #1
 8004ee6:	e7f2      	b.n	8004ece <__libc_init_array+0x1e>
 8004ee8:	08007a80 	.word	0x08007a80
 8004eec:	08007a80 	.word	0x08007a80
 8004ef0:	08007a80 	.word	0x08007a80
 8004ef4:	08007a84 	.word	0x08007a84

08004ef8 <__retarget_lock_init_recursive>:
 8004ef8:	4770      	bx	lr

08004efa <__retarget_lock_acquire_recursive>:
 8004efa:	4770      	bx	lr

08004efc <__retarget_lock_release_recursive>:
 8004efc:	4770      	bx	lr

08004efe <memchr>:
 8004efe:	4603      	mov	r3, r0
 8004f00:	b510      	push	{r4, lr}
 8004f02:	b2c9      	uxtb	r1, r1
 8004f04:	4402      	add	r2, r0
 8004f06:	4293      	cmp	r3, r2
 8004f08:	4618      	mov	r0, r3
 8004f0a:	d101      	bne.n	8004f10 <memchr+0x12>
 8004f0c:	2000      	movs	r0, #0
 8004f0e:	e003      	b.n	8004f18 <memchr+0x1a>
 8004f10:	7804      	ldrb	r4, [r0, #0]
 8004f12:	3301      	adds	r3, #1
 8004f14:	428c      	cmp	r4, r1
 8004f16:	d1f6      	bne.n	8004f06 <memchr+0x8>
 8004f18:	bd10      	pop	{r4, pc}

08004f1a <memcpy>:
 8004f1a:	440a      	add	r2, r1
 8004f1c:	4291      	cmp	r1, r2
 8004f1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f22:	d100      	bne.n	8004f26 <memcpy+0xc>
 8004f24:	4770      	bx	lr
 8004f26:	b510      	push	{r4, lr}
 8004f28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f2c:	4291      	cmp	r1, r2
 8004f2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f32:	d1f9      	bne.n	8004f28 <memcpy+0xe>
 8004f34:	bd10      	pop	{r4, pc}
	...

08004f38 <nan>:
 8004f38:	2000      	movs	r0, #0
 8004f3a:	4901      	ldr	r1, [pc, #4]	@ (8004f40 <nan+0x8>)
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	7ff80000 	.word	0x7ff80000

08004f44 <__assert_func>:
 8004f44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004f46:	4614      	mov	r4, r2
 8004f48:	461a      	mov	r2, r3
 8004f4a:	4b09      	ldr	r3, [pc, #36]	@ (8004f70 <__assert_func+0x2c>)
 8004f4c:	4605      	mov	r5, r0
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68d8      	ldr	r0, [r3, #12]
 8004f52:	b14c      	cbz	r4, 8004f68 <__assert_func+0x24>
 8004f54:	4b07      	ldr	r3, [pc, #28]	@ (8004f74 <__assert_func+0x30>)
 8004f56:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004f5a:	9100      	str	r1, [sp, #0]
 8004f5c:	462b      	mov	r3, r5
 8004f5e:	4906      	ldr	r1, [pc, #24]	@ (8004f78 <__assert_func+0x34>)
 8004f60:	f002 f948 	bl	80071f4 <fiprintf>
 8004f64:	f002 f9fc 	bl	8007360 <abort>
 8004f68:	4b04      	ldr	r3, [pc, #16]	@ (8004f7c <__assert_func+0x38>)
 8004f6a:	461c      	mov	r4, r3
 8004f6c:	e7f3      	b.n	8004f56 <__assert_func+0x12>
 8004f6e:	bf00      	nop
 8004f70:	20000184 	.word	0x20000184
 8004f74:	080076a9 	.word	0x080076a9
 8004f78:	080076b6 	.word	0x080076b6
 8004f7c:	080076e4 	.word	0x080076e4

08004f80 <quorem>:
 8004f80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f84:	6903      	ldr	r3, [r0, #16]
 8004f86:	690c      	ldr	r4, [r1, #16]
 8004f88:	4607      	mov	r7, r0
 8004f8a:	42a3      	cmp	r3, r4
 8004f8c:	db7e      	blt.n	800508c <quorem+0x10c>
 8004f8e:	3c01      	subs	r4, #1
 8004f90:	00a3      	lsls	r3, r4, #2
 8004f92:	f100 0514 	add.w	r5, r0, #20
 8004f96:	f101 0814 	add.w	r8, r1, #20
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004fa0:	9301      	str	r3, [sp, #4]
 8004fa2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004fa6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004faa:	3301      	adds	r3, #1
 8004fac:	429a      	cmp	r2, r3
 8004fae:	fbb2 f6f3 	udiv	r6, r2, r3
 8004fb2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004fb6:	d32e      	bcc.n	8005016 <quorem+0x96>
 8004fb8:	f04f 0a00 	mov.w	sl, #0
 8004fbc:	46c4      	mov	ip, r8
 8004fbe:	46ae      	mov	lr, r5
 8004fc0:	46d3      	mov	fp, sl
 8004fc2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004fc6:	b298      	uxth	r0, r3
 8004fc8:	fb06 a000 	mla	r0, r6, r0, sl
 8004fcc:	0c1b      	lsrs	r3, r3, #16
 8004fce:	0c02      	lsrs	r2, r0, #16
 8004fd0:	fb06 2303 	mla	r3, r6, r3, r2
 8004fd4:	f8de 2000 	ldr.w	r2, [lr]
 8004fd8:	b280      	uxth	r0, r0
 8004fda:	b292      	uxth	r2, r2
 8004fdc:	1a12      	subs	r2, r2, r0
 8004fde:	445a      	add	r2, fp
 8004fe0:	f8de 0000 	ldr.w	r0, [lr]
 8004fe4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004fee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ff2:	b292      	uxth	r2, r2
 8004ff4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ff8:	45e1      	cmp	r9, ip
 8004ffa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004ffe:	f84e 2b04 	str.w	r2, [lr], #4
 8005002:	d2de      	bcs.n	8004fc2 <quorem+0x42>
 8005004:	9b00      	ldr	r3, [sp, #0]
 8005006:	58eb      	ldr	r3, [r5, r3]
 8005008:	b92b      	cbnz	r3, 8005016 <quorem+0x96>
 800500a:	9b01      	ldr	r3, [sp, #4]
 800500c:	3b04      	subs	r3, #4
 800500e:	429d      	cmp	r5, r3
 8005010:	461a      	mov	r2, r3
 8005012:	d32f      	bcc.n	8005074 <quorem+0xf4>
 8005014:	613c      	str	r4, [r7, #16]
 8005016:	4638      	mov	r0, r7
 8005018:	f001 fd14 	bl	8006a44 <__mcmp>
 800501c:	2800      	cmp	r0, #0
 800501e:	db25      	blt.n	800506c <quorem+0xec>
 8005020:	4629      	mov	r1, r5
 8005022:	2000      	movs	r0, #0
 8005024:	f858 2b04 	ldr.w	r2, [r8], #4
 8005028:	f8d1 c000 	ldr.w	ip, [r1]
 800502c:	fa1f fe82 	uxth.w	lr, r2
 8005030:	fa1f f38c 	uxth.w	r3, ip
 8005034:	eba3 030e 	sub.w	r3, r3, lr
 8005038:	4403      	add	r3, r0
 800503a:	0c12      	lsrs	r2, r2, #16
 800503c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005040:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005044:	b29b      	uxth	r3, r3
 8005046:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800504a:	45c1      	cmp	r9, r8
 800504c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005050:	f841 3b04 	str.w	r3, [r1], #4
 8005054:	d2e6      	bcs.n	8005024 <quorem+0xa4>
 8005056:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800505a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800505e:	b922      	cbnz	r2, 800506a <quorem+0xea>
 8005060:	3b04      	subs	r3, #4
 8005062:	429d      	cmp	r5, r3
 8005064:	461a      	mov	r2, r3
 8005066:	d30b      	bcc.n	8005080 <quorem+0x100>
 8005068:	613c      	str	r4, [r7, #16]
 800506a:	3601      	adds	r6, #1
 800506c:	4630      	mov	r0, r6
 800506e:	b003      	add	sp, #12
 8005070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005074:	6812      	ldr	r2, [r2, #0]
 8005076:	3b04      	subs	r3, #4
 8005078:	2a00      	cmp	r2, #0
 800507a:	d1cb      	bne.n	8005014 <quorem+0x94>
 800507c:	3c01      	subs	r4, #1
 800507e:	e7c6      	b.n	800500e <quorem+0x8e>
 8005080:	6812      	ldr	r2, [r2, #0]
 8005082:	3b04      	subs	r3, #4
 8005084:	2a00      	cmp	r2, #0
 8005086:	d1ef      	bne.n	8005068 <quorem+0xe8>
 8005088:	3c01      	subs	r4, #1
 800508a:	e7ea      	b.n	8005062 <quorem+0xe2>
 800508c:	2000      	movs	r0, #0
 800508e:	e7ee      	b.n	800506e <quorem+0xee>

08005090 <_dtoa_r>:
 8005090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005094:	4614      	mov	r4, r2
 8005096:	461d      	mov	r5, r3
 8005098:	69c7      	ldr	r7, [r0, #28]
 800509a:	b097      	sub	sp, #92	@ 0x5c
 800509c:	4681      	mov	r9, r0
 800509e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80050a2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80050a4:	b97f      	cbnz	r7, 80050c6 <_dtoa_r+0x36>
 80050a6:	2010      	movs	r0, #16
 80050a8:	f001 f948 	bl	800633c <malloc>
 80050ac:	4602      	mov	r2, r0
 80050ae:	f8c9 001c 	str.w	r0, [r9, #28]
 80050b2:	b920      	cbnz	r0, 80050be <_dtoa_r+0x2e>
 80050b4:	21ef      	movs	r1, #239	@ 0xef
 80050b6:	4bac      	ldr	r3, [pc, #688]	@ (8005368 <_dtoa_r+0x2d8>)
 80050b8:	48ac      	ldr	r0, [pc, #688]	@ (800536c <_dtoa_r+0x2dc>)
 80050ba:	f7ff ff43 	bl	8004f44 <__assert_func>
 80050be:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80050c2:	6007      	str	r7, [r0, #0]
 80050c4:	60c7      	str	r7, [r0, #12]
 80050c6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80050ca:	6819      	ldr	r1, [r3, #0]
 80050cc:	b159      	cbz	r1, 80050e6 <_dtoa_r+0x56>
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	2301      	movs	r3, #1
 80050d2:	4093      	lsls	r3, r2
 80050d4:	604a      	str	r2, [r1, #4]
 80050d6:	608b      	str	r3, [r1, #8]
 80050d8:	4648      	mov	r0, r9
 80050da:	f001 fa37 	bl	800654c <_Bfree>
 80050de:	2200      	movs	r2, #0
 80050e0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80050e4:	601a      	str	r2, [r3, #0]
 80050e6:	1e2b      	subs	r3, r5, #0
 80050e8:	bfaf      	iteee	ge
 80050ea:	2300      	movge	r3, #0
 80050ec:	2201      	movlt	r2, #1
 80050ee:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80050f2:	9307      	strlt	r3, [sp, #28]
 80050f4:	bfa8      	it	ge
 80050f6:	6033      	strge	r3, [r6, #0]
 80050f8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80050fc:	4b9c      	ldr	r3, [pc, #624]	@ (8005370 <_dtoa_r+0x2e0>)
 80050fe:	bfb8      	it	lt
 8005100:	6032      	strlt	r2, [r6, #0]
 8005102:	ea33 0308 	bics.w	r3, r3, r8
 8005106:	d112      	bne.n	800512e <_dtoa_r+0x9e>
 8005108:	f242 730f 	movw	r3, #9999	@ 0x270f
 800510c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800510e:	6013      	str	r3, [r2, #0]
 8005110:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005114:	4323      	orrs	r3, r4
 8005116:	f000 855e 	beq.w	8005bd6 <_dtoa_r+0xb46>
 800511a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800511c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005374 <_dtoa_r+0x2e4>
 8005120:	2b00      	cmp	r3, #0
 8005122:	f000 8560 	beq.w	8005be6 <_dtoa_r+0xb56>
 8005126:	f10a 0303 	add.w	r3, sl, #3
 800512a:	f000 bd5a 	b.w	8005be2 <_dtoa_r+0xb52>
 800512e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005132:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005136:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800513a:	2200      	movs	r2, #0
 800513c:	2300      	movs	r3, #0
 800513e:	f7fb fc33 	bl	80009a8 <__aeabi_dcmpeq>
 8005142:	4607      	mov	r7, r0
 8005144:	b158      	cbz	r0, 800515e <_dtoa_r+0xce>
 8005146:	2301      	movs	r3, #1
 8005148:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800514a:	6013      	str	r3, [r2, #0]
 800514c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800514e:	b113      	cbz	r3, 8005156 <_dtoa_r+0xc6>
 8005150:	4b89      	ldr	r3, [pc, #548]	@ (8005378 <_dtoa_r+0x2e8>)
 8005152:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005154:	6013      	str	r3, [r2, #0]
 8005156:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800537c <_dtoa_r+0x2ec>
 800515a:	f000 bd44 	b.w	8005be6 <_dtoa_r+0xb56>
 800515e:	ab14      	add	r3, sp, #80	@ 0x50
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	ab15      	add	r3, sp, #84	@ 0x54
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	4648      	mov	r0, r9
 8005168:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800516c:	f001 fd82 	bl	8006c74 <__d2b>
 8005170:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005174:	9003      	str	r0, [sp, #12]
 8005176:	2e00      	cmp	r6, #0
 8005178:	d078      	beq.n	800526c <_dtoa_r+0x1dc>
 800517a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800517e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005180:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005184:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005188:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800518c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005190:	9712      	str	r7, [sp, #72]	@ 0x48
 8005192:	4619      	mov	r1, r3
 8005194:	2200      	movs	r2, #0
 8005196:	4b7a      	ldr	r3, [pc, #488]	@ (8005380 <_dtoa_r+0x2f0>)
 8005198:	f7fa ffe6 	bl	8000168 <__aeabi_dsub>
 800519c:	a36c      	add	r3, pc, #432	@ (adr r3, 8005350 <_dtoa_r+0x2c0>)
 800519e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a2:	f7fb f999 	bl	80004d8 <__aeabi_dmul>
 80051a6:	a36c      	add	r3, pc, #432	@ (adr r3, 8005358 <_dtoa_r+0x2c8>)
 80051a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ac:	f7fa ffde 	bl	800016c <__adddf3>
 80051b0:	4604      	mov	r4, r0
 80051b2:	4630      	mov	r0, r6
 80051b4:	460d      	mov	r5, r1
 80051b6:	f7fb f925 	bl	8000404 <__aeabi_i2d>
 80051ba:	a369      	add	r3, pc, #420	@ (adr r3, 8005360 <_dtoa_r+0x2d0>)
 80051bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c0:	f7fb f98a 	bl	80004d8 <__aeabi_dmul>
 80051c4:	4602      	mov	r2, r0
 80051c6:	460b      	mov	r3, r1
 80051c8:	4620      	mov	r0, r4
 80051ca:	4629      	mov	r1, r5
 80051cc:	f7fa ffce 	bl	800016c <__adddf3>
 80051d0:	4604      	mov	r4, r0
 80051d2:	460d      	mov	r5, r1
 80051d4:	f7fb fc30 	bl	8000a38 <__aeabi_d2iz>
 80051d8:	2200      	movs	r2, #0
 80051da:	4607      	mov	r7, r0
 80051dc:	2300      	movs	r3, #0
 80051de:	4620      	mov	r0, r4
 80051e0:	4629      	mov	r1, r5
 80051e2:	f7fb fbeb 	bl	80009bc <__aeabi_dcmplt>
 80051e6:	b140      	cbz	r0, 80051fa <_dtoa_r+0x16a>
 80051e8:	4638      	mov	r0, r7
 80051ea:	f7fb f90b 	bl	8000404 <__aeabi_i2d>
 80051ee:	4622      	mov	r2, r4
 80051f0:	462b      	mov	r3, r5
 80051f2:	f7fb fbd9 	bl	80009a8 <__aeabi_dcmpeq>
 80051f6:	b900      	cbnz	r0, 80051fa <_dtoa_r+0x16a>
 80051f8:	3f01      	subs	r7, #1
 80051fa:	2f16      	cmp	r7, #22
 80051fc:	d854      	bhi.n	80052a8 <_dtoa_r+0x218>
 80051fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005202:	4b60      	ldr	r3, [pc, #384]	@ (8005384 <_dtoa_r+0x2f4>)
 8005204:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800520c:	f7fb fbd6 	bl	80009bc <__aeabi_dcmplt>
 8005210:	2800      	cmp	r0, #0
 8005212:	d04b      	beq.n	80052ac <_dtoa_r+0x21c>
 8005214:	2300      	movs	r3, #0
 8005216:	3f01      	subs	r7, #1
 8005218:	930f      	str	r3, [sp, #60]	@ 0x3c
 800521a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800521c:	1b9b      	subs	r3, r3, r6
 800521e:	1e5a      	subs	r2, r3, #1
 8005220:	bf49      	itett	mi
 8005222:	f1c3 0301 	rsbmi	r3, r3, #1
 8005226:	2300      	movpl	r3, #0
 8005228:	9304      	strmi	r3, [sp, #16]
 800522a:	2300      	movmi	r3, #0
 800522c:	9209      	str	r2, [sp, #36]	@ 0x24
 800522e:	bf54      	ite	pl
 8005230:	9304      	strpl	r3, [sp, #16]
 8005232:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005234:	2f00      	cmp	r7, #0
 8005236:	db3b      	blt.n	80052b0 <_dtoa_r+0x220>
 8005238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800523a:	970e      	str	r7, [sp, #56]	@ 0x38
 800523c:	443b      	add	r3, r7
 800523e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005240:	2300      	movs	r3, #0
 8005242:	930a      	str	r3, [sp, #40]	@ 0x28
 8005244:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005246:	2b09      	cmp	r3, #9
 8005248:	d865      	bhi.n	8005316 <_dtoa_r+0x286>
 800524a:	2b05      	cmp	r3, #5
 800524c:	bfc4      	itt	gt
 800524e:	3b04      	subgt	r3, #4
 8005250:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005252:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005254:	bfc8      	it	gt
 8005256:	2400      	movgt	r4, #0
 8005258:	f1a3 0302 	sub.w	r3, r3, #2
 800525c:	bfd8      	it	le
 800525e:	2401      	movle	r4, #1
 8005260:	2b03      	cmp	r3, #3
 8005262:	d864      	bhi.n	800532e <_dtoa_r+0x29e>
 8005264:	e8df f003 	tbb	[pc, r3]
 8005268:	2c385553 	.word	0x2c385553
 800526c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005270:	441e      	add	r6, r3
 8005272:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005276:	2b20      	cmp	r3, #32
 8005278:	bfc1      	itttt	gt
 800527a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800527e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005282:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005286:	fa24 f303 	lsrgt.w	r3, r4, r3
 800528a:	bfd6      	itet	le
 800528c:	f1c3 0320 	rsble	r3, r3, #32
 8005290:	ea48 0003 	orrgt.w	r0, r8, r3
 8005294:	fa04 f003 	lslle.w	r0, r4, r3
 8005298:	f7fb f8a4 	bl	80003e4 <__aeabi_ui2d>
 800529c:	2201      	movs	r2, #1
 800529e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80052a2:	3e01      	subs	r6, #1
 80052a4:	9212      	str	r2, [sp, #72]	@ 0x48
 80052a6:	e774      	b.n	8005192 <_dtoa_r+0x102>
 80052a8:	2301      	movs	r3, #1
 80052aa:	e7b5      	b.n	8005218 <_dtoa_r+0x188>
 80052ac:	900f      	str	r0, [sp, #60]	@ 0x3c
 80052ae:	e7b4      	b.n	800521a <_dtoa_r+0x18a>
 80052b0:	9b04      	ldr	r3, [sp, #16]
 80052b2:	1bdb      	subs	r3, r3, r7
 80052b4:	9304      	str	r3, [sp, #16]
 80052b6:	427b      	negs	r3, r7
 80052b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80052ba:	2300      	movs	r3, #0
 80052bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80052be:	e7c1      	b.n	8005244 <_dtoa_r+0x1b4>
 80052c0:	2301      	movs	r3, #1
 80052c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80052c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80052c6:	eb07 0b03 	add.w	fp, r7, r3
 80052ca:	f10b 0301 	add.w	r3, fp, #1
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	9308      	str	r3, [sp, #32]
 80052d2:	bfb8      	it	lt
 80052d4:	2301      	movlt	r3, #1
 80052d6:	e006      	b.n	80052e6 <_dtoa_r+0x256>
 80052d8:	2301      	movs	r3, #1
 80052da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80052dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80052de:	2b00      	cmp	r3, #0
 80052e0:	dd28      	ble.n	8005334 <_dtoa_r+0x2a4>
 80052e2:	469b      	mov	fp, r3
 80052e4:	9308      	str	r3, [sp, #32]
 80052e6:	2100      	movs	r1, #0
 80052e8:	2204      	movs	r2, #4
 80052ea:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80052ee:	f102 0514 	add.w	r5, r2, #20
 80052f2:	429d      	cmp	r5, r3
 80052f4:	d926      	bls.n	8005344 <_dtoa_r+0x2b4>
 80052f6:	6041      	str	r1, [r0, #4]
 80052f8:	4648      	mov	r0, r9
 80052fa:	f001 f8e7 	bl	80064cc <_Balloc>
 80052fe:	4682      	mov	sl, r0
 8005300:	2800      	cmp	r0, #0
 8005302:	d143      	bne.n	800538c <_dtoa_r+0x2fc>
 8005304:	4602      	mov	r2, r0
 8005306:	f240 11af 	movw	r1, #431	@ 0x1af
 800530a:	4b1f      	ldr	r3, [pc, #124]	@ (8005388 <_dtoa_r+0x2f8>)
 800530c:	e6d4      	b.n	80050b8 <_dtoa_r+0x28>
 800530e:	2300      	movs	r3, #0
 8005310:	e7e3      	b.n	80052da <_dtoa_r+0x24a>
 8005312:	2300      	movs	r3, #0
 8005314:	e7d5      	b.n	80052c2 <_dtoa_r+0x232>
 8005316:	2401      	movs	r4, #1
 8005318:	2300      	movs	r3, #0
 800531a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800531c:	9320      	str	r3, [sp, #128]	@ 0x80
 800531e:	f04f 3bff 	mov.w	fp, #4294967295
 8005322:	2200      	movs	r2, #0
 8005324:	2312      	movs	r3, #18
 8005326:	f8cd b020 	str.w	fp, [sp, #32]
 800532a:	9221      	str	r2, [sp, #132]	@ 0x84
 800532c:	e7db      	b.n	80052e6 <_dtoa_r+0x256>
 800532e:	2301      	movs	r3, #1
 8005330:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005332:	e7f4      	b.n	800531e <_dtoa_r+0x28e>
 8005334:	f04f 0b01 	mov.w	fp, #1
 8005338:	465b      	mov	r3, fp
 800533a:	f8cd b020 	str.w	fp, [sp, #32]
 800533e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005342:	e7d0      	b.n	80052e6 <_dtoa_r+0x256>
 8005344:	3101      	adds	r1, #1
 8005346:	0052      	lsls	r2, r2, #1
 8005348:	e7d1      	b.n	80052ee <_dtoa_r+0x25e>
 800534a:	bf00      	nop
 800534c:	f3af 8000 	nop.w
 8005350:	636f4361 	.word	0x636f4361
 8005354:	3fd287a7 	.word	0x3fd287a7
 8005358:	8b60c8b3 	.word	0x8b60c8b3
 800535c:	3fc68a28 	.word	0x3fc68a28
 8005360:	509f79fb 	.word	0x509f79fb
 8005364:	3fd34413 	.word	0x3fd34413
 8005368:	08007630 	.word	0x08007630
 800536c:	080076f2 	.word	0x080076f2
 8005370:	7ff00000 	.word	0x7ff00000
 8005374:	080076ee 	.word	0x080076ee
 8005378:	0800760d 	.word	0x0800760d
 800537c:	0800760c 	.word	0x0800760c
 8005380:	3ff80000 	.word	0x3ff80000
 8005384:	080079b0 	.word	0x080079b0
 8005388:	0800774a 	.word	0x0800774a
 800538c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005390:	6018      	str	r0, [r3, #0]
 8005392:	9b08      	ldr	r3, [sp, #32]
 8005394:	2b0e      	cmp	r3, #14
 8005396:	f200 80a1 	bhi.w	80054dc <_dtoa_r+0x44c>
 800539a:	2c00      	cmp	r4, #0
 800539c:	f000 809e 	beq.w	80054dc <_dtoa_r+0x44c>
 80053a0:	2f00      	cmp	r7, #0
 80053a2:	dd33      	ble.n	800540c <_dtoa_r+0x37c>
 80053a4:	4b9c      	ldr	r3, [pc, #624]	@ (8005618 <_dtoa_r+0x588>)
 80053a6:	f007 020f 	and.w	r2, r7, #15
 80053aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053ae:	05f8      	lsls	r0, r7, #23
 80053b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80053b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80053b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80053bc:	d516      	bpl.n	80053ec <_dtoa_r+0x35c>
 80053be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80053c2:	4b96      	ldr	r3, [pc, #600]	@ (800561c <_dtoa_r+0x58c>)
 80053c4:	2603      	movs	r6, #3
 80053c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80053ca:	f7fb f9af 	bl	800072c <__aeabi_ddiv>
 80053ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80053d2:	f004 040f 	and.w	r4, r4, #15
 80053d6:	4d91      	ldr	r5, [pc, #580]	@ (800561c <_dtoa_r+0x58c>)
 80053d8:	b954      	cbnz	r4, 80053f0 <_dtoa_r+0x360>
 80053da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80053de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053e2:	f7fb f9a3 	bl	800072c <__aeabi_ddiv>
 80053e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80053ea:	e028      	b.n	800543e <_dtoa_r+0x3ae>
 80053ec:	2602      	movs	r6, #2
 80053ee:	e7f2      	b.n	80053d6 <_dtoa_r+0x346>
 80053f0:	07e1      	lsls	r1, r4, #31
 80053f2:	d508      	bpl.n	8005406 <_dtoa_r+0x376>
 80053f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80053f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80053fc:	f7fb f86c 	bl	80004d8 <__aeabi_dmul>
 8005400:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005404:	3601      	adds	r6, #1
 8005406:	1064      	asrs	r4, r4, #1
 8005408:	3508      	adds	r5, #8
 800540a:	e7e5      	b.n	80053d8 <_dtoa_r+0x348>
 800540c:	f000 80af 	beq.w	800556e <_dtoa_r+0x4de>
 8005410:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005414:	427c      	negs	r4, r7
 8005416:	4b80      	ldr	r3, [pc, #512]	@ (8005618 <_dtoa_r+0x588>)
 8005418:	f004 020f 	and.w	r2, r4, #15
 800541c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005424:	f7fb f858 	bl	80004d8 <__aeabi_dmul>
 8005428:	2602      	movs	r6, #2
 800542a:	2300      	movs	r3, #0
 800542c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005430:	4d7a      	ldr	r5, [pc, #488]	@ (800561c <_dtoa_r+0x58c>)
 8005432:	1124      	asrs	r4, r4, #4
 8005434:	2c00      	cmp	r4, #0
 8005436:	f040 808f 	bne.w	8005558 <_dtoa_r+0x4c8>
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1d3      	bne.n	80053e6 <_dtoa_r+0x356>
 800543e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005442:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 8094 	beq.w	8005572 <_dtoa_r+0x4e2>
 800544a:	2200      	movs	r2, #0
 800544c:	4620      	mov	r0, r4
 800544e:	4629      	mov	r1, r5
 8005450:	4b73      	ldr	r3, [pc, #460]	@ (8005620 <_dtoa_r+0x590>)
 8005452:	f7fb fab3 	bl	80009bc <__aeabi_dcmplt>
 8005456:	2800      	cmp	r0, #0
 8005458:	f000 808b 	beq.w	8005572 <_dtoa_r+0x4e2>
 800545c:	9b08      	ldr	r3, [sp, #32]
 800545e:	2b00      	cmp	r3, #0
 8005460:	f000 8087 	beq.w	8005572 <_dtoa_r+0x4e2>
 8005464:	f1bb 0f00 	cmp.w	fp, #0
 8005468:	dd34      	ble.n	80054d4 <_dtoa_r+0x444>
 800546a:	4620      	mov	r0, r4
 800546c:	2200      	movs	r2, #0
 800546e:	4629      	mov	r1, r5
 8005470:	4b6c      	ldr	r3, [pc, #432]	@ (8005624 <_dtoa_r+0x594>)
 8005472:	f7fb f831 	bl	80004d8 <__aeabi_dmul>
 8005476:	465c      	mov	r4, fp
 8005478:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800547c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005480:	3601      	adds	r6, #1
 8005482:	4630      	mov	r0, r6
 8005484:	f7fa ffbe 	bl	8000404 <__aeabi_i2d>
 8005488:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800548c:	f7fb f824 	bl	80004d8 <__aeabi_dmul>
 8005490:	2200      	movs	r2, #0
 8005492:	4b65      	ldr	r3, [pc, #404]	@ (8005628 <_dtoa_r+0x598>)
 8005494:	f7fa fe6a 	bl	800016c <__adddf3>
 8005498:	4605      	mov	r5, r0
 800549a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800549e:	2c00      	cmp	r4, #0
 80054a0:	d16a      	bne.n	8005578 <_dtoa_r+0x4e8>
 80054a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054a6:	2200      	movs	r2, #0
 80054a8:	4b60      	ldr	r3, [pc, #384]	@ (800562c <_dtoa_r+0x59c>)
 80054aa:	f7fa fe5d 	bl	8000168 <__aeabi_dsub>
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80054b6:	462a      	mov	r2, r5
 80054b8:	4633      	mov	r3, r6
 80054ba:	f7fb fa9d 	bl	80009f8 <__aeabi_dcmpgt>
 80054be:	2800      	cmp	r0, #0
 80054c0:	f040 8298 	bne.w	80059f4 <_dtoa_r+0x964>
 80054c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054c8:	462a      	mov	r2, r5
 80054ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80054ce:	f7fb fa75 	bl	80009bc <__aeabi_dcmplt>
 80054d2:	bb38      	cbnz	r0, 8005524 <_dtoa_r+0x494>
 80054d4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80054d8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80054dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f2c0 8157 	blt.w	8005792 <_dtoa_r+0x702>
 80054e4:	2f0e      	cmp	r7, #14
 80054e6:	f300 8154 	bgt.w	8005792 <_dtoa_r+0x702>
 80054ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005618 <_dtoa_r+0x588>)
 80054ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80054f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80054f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80054f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f280 80e5 	bge.w	80056ca <_dtoa_r+0x63a>
 8005500:	9b08      	ldr	r3, [sp, #32]
 8005502:	2b00      	cmp	r3, #0
 8005504:	f300 80e1 	bgt.w	80056ca <_dtoa_r+0x63a>
 8005508:	d10c      	bne.n	8005524 <_dtoa_r+0x494>
 800550a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800550e:	2200      	movs	r2, #0
 8005510:	4b46      	ldr	r3, [pc, #280]	@ (800562c <_dtoa_r+0x59c>)
 8005512:	f7fa ffe1 	bl	80004d8 <__aeabi_dmul>
 8005516:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800551a:	f7fb fa63 	bl	80009e4 <__aeabi_dcmpge>
 800551e:	2800      	cmp	r0, #0
 8005520:	f000 8266 	beq.w	80059f0 <_dtoa_r+0x960>
 8005524:	2400      	movs	r4, #0
 8005526:	4625      	mov	r5, r4
 8005528:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800552a:	4656      	mov	r6, sl
 800552c:	ea6f 0803 	mvn.w	r8, r3
 8005530:	2700      	movs	r7, #0
 8005532:	4621      	mov	r1, r4
 8005534:	4648      	mov	r0, r9
 8005536:	f001 f809 	bl	800654c <_Bfree>
 800553a:	2d00      	cmp	r5, #0
 800553c:	f000 80bd 	beq.w	80056ba <_dtoa_r+0x62a>
 8005540:	b12f      	cbz	r7, 800554e <_dtoa_r+0x4be>
 8005542:	42af      	cmp	r7, r5
 8005544:	d003      	beq.n	800554e <_dtoa_r+0x4be>
 8005546:	4639      	mov	r1, r7
 8005548:	4648      	mov	r0, r9
 800554a:	f000 ffff 	bl	800654c <_Bfree>
 800554e:	4629      	mov	r1, r5
 8005550:	4648      	mov	r0, r9
 8005552:	f000 fffb 	bl	800654c <_Bfree>
 8005556:	e0b0      	b.n	80056ba <_dtoa_r+0x62a>
 8005558:	07e2      	lsls	r2, r4, #31
 800555a:	d505      	bpl.n	8005568 <_dtoa_r+0x4d8>
 800555c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005560:	f7fa ffba 	bl	80004d8 <__aeabi_dmul>
 8005564:	2301      	movs	r3, #1
 8005566:	3601      	adds	r6, #1
 8005568:	1064      	asrs	r4, r4, #1
 800556a:	3508      	adds	r5, #8
 800556c:	e762      	b.n	8005434 <_dtoa_r+0x3a4>
 800556e:	2602      	movs	r6, #2
 8005570:	e765      	b.n	800543e <_dtoa_r+0x3ae>
 8005572:	46b8      	mov	r8, r7
 8005574:	9c08      	ldr	r4, [sp, #32]
 8005576:	e784      	b.n	8005482 <_dtoa_r+0x3f2>
 8005578:	4b27      	ldr	r3, [pc, #156]	@ (8005618 <_dtoa_r+0x588>)
 800557a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800557c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005580:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005584:	4454      	add	r4, sl
 8005586:	2900      	cmp	r1, #0
 8005588:	d054      	beq.n	8005634 <_dtoa_r+0x5a4>
 800558a:	2000      	movs	r0, #0
 800558c:	4928      	ldr	r1, [pc, #160]	@ (8005630 <_dtoa_r+0x5a0>)
 800558e:	f7fb f8cd 	bl	800072c <__aeabi_ddiv>
 8005592:	4633      	mov	r3, r6
 8005594:	462a      	mov	r2, r5
 8005596:	f7fa fde7 	bl	8000168 <__aeabi_dsub>
 800559a:	4656      	mov	r6, sl
 800559c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80055a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055a4:	f7fb fa48 	bl	8000a38 <__aeabi_d2iz>
 80055a8:	4605      	mov	r5, r0
 80055aa:	f7fa ff2b 	bl	8000404 <__aeabi_i2d>
 80055ae:	4602      	mov	r2, r0
 80055b0:	460b      	mov	r3, r1
 80055b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055b6:	f7fa fdd7 	bl	8000168 <__aeabi_dsub>
 80055ba:	4602      	mov	r2, r0
 80055bc:	460b      	mov	r3, r1
 80055be:	3530      	adds	r5, #48	@ 0x30
 80055c0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80055c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80055c8:	f806 5b01 	strb.w	r5, [r6], #1
 80055cc:	f7fb f9f6 	bl	80009bc <__aeabi_dcmplt>
 80055d0:	2800      	cmp	r0, #0
 80055d2:	d172      	bne.n	80056ba <_dtoa_r+0x62a>
 80055d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055d8:	2000      	movs	r0, #0
 80055da:	4911      	ldr	r1, [pc, #68]	@ (8005620 <_dtoa_r+0x590>)
 80055dc:	f7fa fdc4 	bl	8000168 <__aeabi_dsub>
 80055e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80055e4:	f7fb f9ea 	bl	80009bc <__aeabi_dcmplt>
 80055e8:	2800      	cmp	r0, #0
 80055ea:	f040 80b4 	bne.w	8005756 <_dtoa_r+0x6c6>
 80055ee:	42a6      	cmp	r6, r4
 80055f0:	f43f af70 	beq.w	80054d4 <_dtoa_r+0x444>
 80055f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80055f8:	2200      	movs	r2, #0
 80055fa:	4b0a      	ldr	r3, [pc, #40]	@ (8005624 <_dtoa_r+0x594>)
 80055fc:	f7fa ff6c 	bl	80004d8 <__aeabi_dmul>
 8005600:	2200      	movs	r2, #0
 8005602:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005606:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800560a:	4b06      	ldr	r3, [pc, #24]	@ (8005624 <_dtoa_r+0x594>)
 800560c:	f7fa ff64 	bl	80004d8 <__aeabi_dmul>
 8005610:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005614:	e7c4      	b.n	80055a0 <_dtoa_r+0x510>
 8005616:	bf00      	nop
 8005618:	080079b0 	.word	0x080079b0
 800561c:	08007988 	.word	0x08007988
 8005620:	3ff00000 	.word	0x3ff00000
 8005624:	40240000 	.word	0x40240000
 8005628:	401c0000 	.word	0x401c0000
 800562c:	40140000 	.word	0x40140000
 8005630:	3fe00000 	.word	0x3fe00000
 8005634:	4631      	mov	r1, r6
 8005636:	4628      	mov	r0, r5
 8005638:	f7fa ff4e 	bl	80004d8 <__aeabi_dmul>
 800563c:	4656      	mov	r6, sl
 800563e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005642:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005644:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005648:	f7fb f9f6 	bl	8000a38 <__aeabi_d2iz>
 800564c:	4605      	mov	r5, r0
 800564e:	f7fa fed9 	bl	8000404 <__aeabi_i2d>
 8005652:	4602      	mov	r2, r0
 8005654:	460b      	mov	r3, r1
 8005656:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800565a:	f7fa fd85 	bl	8000168 <__aeabi_dsub>
 800565e:	4602      	mov	r2, r0
 8005660:	460b      	mov	r3, r1
 8005662:	3530      	adds	r5, #48	@ 0x30
 8005664:	f806 5b01 	strb.w	r5, [r6], #1
 8005668:	42a6      	cmp	r6, r4
 800566a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800566e:	f04f 0200 	mov.w	r2, #0
 8005672:	d124      	bne.n	80056be <_dtoa_r+0x62e>
 8005674:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005678:	4bae      	ldr	r3, [pc, #696]	@ (8005934 <_dtoa_r+0x8a4>)
 800567a:	f7fa fd77 	bl	800016c <__adddf3>
 800567e:	4602      	mov	r2, r0
 8005680:	460b      	mov	r3, r1
 8005682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005686:	f7fb f9b7 	bl	80009f8 <__aeabi_dcmpgt>
 800568a:	2800      	cmp	r0, #0
 800568c:	d163      	bne.n	8005756 <_dtoa_r+0x6c6>
 800568e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005692:	2000      	movs	r0, #0
 8005694:	49a7      	ldr	r1, [pc, #668]	@ (8005934 <_dtoa_r+0x8a4>)
 8005696:	f7fa fd67 	bl	8000168 <__aeabi_dsub>
 800569a:	4602      	mov	r2, r0
 800569c:	460b      	mov	r3, r1
 800569e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056a2:	f7fb f98b 	bl	80009bc <__aeabi_dcmplt>
 80056a6:	2800      	cmp	r0, #0
 80056a8:	f43f af14 	beq.w	80054d4 <_dtoa_r+0x444>
 80056ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80056ae:	1e73      	subs	r3, r6, #1
 80056b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80056b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80056b6:	2b30      	cmp	r3, #48	@ 0x30
 80056b8:	d0f8      	beq.n	80056ac <_dtoa_r+0x61c>
 80056ba:	4647      	mov	r7, r8
 80056bc:	e03b      	b.n	8005736 <_dtoa_r+0x6a6>
 80056be:	4b9e      	ldr	r3, [pc, #632]	@ (8005938 <_dtoa_r+0x8a8>)
 80056c0:	f7fa ff0a 	bl	80004d8 <__aeabi_dmul>
 80056c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80056c8:	e7bc      	b.n	8005644 <_dtoa_r+0x5b4>
 80056ca:	4656      	mov	r6, sl
 80056cc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80056d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056d4:	4620      	mov	r0, r4
 80056d6:	4629      	mov	r1, r5
 80056d8:	f7fb f828 	bl	800072c <__aeabi_ddiv>
 80056dc:	f7fb f9ac 	bl	8000a38 <__aeabi_d2iz>
 80056e0:	4680      	mov	r8, r0
 80056e2:	f7fa fe8f 	bl	8000404 <__aeabi_i2d>
 80056e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ea:	f7fa fef5 	bl	80004d8 <__aeabi_dmul>
 80056ee:	4602      	mov	r2, r0
 80056f0:	460b      	mov	r3, r1
 80056f2:	4620      	mov	r0, r4
 80056f4:	4629      	mov	r1, r5
 80056f6:	f7fa fd37 	bl	8000168 <__aeabi_dsub>
 80056fa:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80056fe:	9d08      	ldr	r5, [sp, #32]
 8005700:	f806 4b01 	strb.w	r4, [r6], #1
 8005704:	eba6 040a 	sub.w	r4, r6, sl
 8005708:	42a5      	cmp	r5, r4
 800570a:	4602      	mov	r2, r0
 800570c:	460b      	mov	r3, r1
 800570e:	d133      	bne.n	8005778 <_dtoa_r+0x6e8>
 8005710:	f7fa fd2c 	bl	800016c <__adddf3>
 8005714:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005718:	4604      	mov	r4, r0
 800571a:	460d      	mov	r5, r1
 800571c:	f7fb f96c 	bl	80009f8 <__aeabi_dcmpgt>
 8005720:	b9c0      	cbnz	r0, 8005754 <_dtoa_r+0x6c4>
 8005722:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005726:	4620      	mov	r0, r4
 8005728:	4629      	mov	r1, r5
 800572a:	f7fb f93d 	bl	80009a8 <__aeabi_dcmpeq>
 800572e:	b110      	cbz	r0, 8005736 <_dtoa_r+0x6a6>
 8005730:	f018 0f01 	tst.w	r8, #1
 8005734:	d10e      	bne.n	8005754 <_dtoa_r+0x6c4>
 8005736:	4648      	mov	r0, r9
 8005738:	9903      	ldr	r1, [sp, #12]
 800573a:	f000 ff07 	bl	800654c <_Bfree>
 800573e:	2300      	movs	r3, #0
 8005740:	7033      	strb	r3, [r6, #0]
 8005742:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005744:	3701      	adds	r7, #1
 8005746:	601f      	str	r7, [r3, #0]
 8005748:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800574a:	2b00      	cmp	r3, #0
 800574c:	f000 824b 	beq.w	8005be6 <_dtoa_r+0xb56>
 8005750:	601e      	str	r6, [r3, #0]
 8005752:	e248      	b.n	8005be6 <_dtoa_r+0xb56>
 8005754:	46b8      	mov	r8, r7
 8005756:	4633      	mov	r3, r6
 8005758:	461e      	mov	r6, r3
 800575a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800575e:	2a39      	cmp	r2, #57	@ 0x39
 8005760:	d106      	bne.n	8005770 <_dtoa_r+0x6e0>
 8005762:	459a      	cmp	sl, r3
 8005764:	d1f8      	bne.n	8005758 <_dtoa_r+0x6c8>
 8005766:	2230      	movs	r2, #48	@ 0x30
 8005768:	f108 0801 	add.w	r8, r8, #1
 800576c:	f88a 2000 	strb.w	r2, [sl]
 8005770:	781a      	ldrb	r2, [r3, #0]
 8005772:	3201      	adds	r2, #1
 8005774:	701a      	strb	r2, [r3, #0]
 8005776:	e7a0      	b.n	80056ba <_dtoa_r+0x62a>
 8005778:	2200      	movs	r2, #0
 800577a:	4b6f      	ldr	r3, [pc, #444]	@ (8005938 <_dtoa_r+0x8a8>)
 800577c:	f7fa feac 	bl	80004d8 <__aeabi_dmul>
 8005780:	2200      	movs	r2, #0
 8005782:	2300      	movs	r3, #0
 8005784:	4604      	mov	r4, r0
 8005786:	460d      	mov	r5, r1
 8005788:	f7fb f90e 	bl	80009a8 <__aeabi_dcmpeq>
 800578c:	2800      	cmp	r0, #0
 800578e:	d09f      	beq.n	80056d0 <_dtoa_r+0x640>
 8005790:	e7d1      	b.n	8005736 <_dtoa_r+0x6a6>
 8005792:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005794:	2a00      	cmp	r2, #0
 8005796:	f000 80ea 	beq.w	800596e <_dtoa_r+0x8de>
 800579a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800579c:	2a01      	cmp	r2, #1
 800579e:	f300 80cd 	bgt.w	800593c <_dtoa_r+0x8ac>
 80057a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80057a4:	2a00      	cmp	r2, #0
 80057a6:	f000 80c1 	beq.w	800592c <_dtoa_r+0x89c>
 80057aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80057ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80057b0:	9e04      	ldr	r6, [sp, #16]
 80057b2:	9a04      	ldr	r2, [sp, #16]
 80057b4:	2101      	movs	r1, #1
 80057b6:	441a      	add	r2, r3
 80057b8:	9204      	str	r2, [sp, #16]
 80057ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057bc:	4648      	mov	r0, r9
 80057be:	441a      	add	r2, r3
 80057c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80057c2:	f000 ffc1 	bl	8006748 <__i2b>
 80057c6:	4605      	mov	r5, r0
 80057c8:	b166      	cbz	r6, 80057e4 <_dtoa_r+0x754>
 80057ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	dd09      	ble.n	80057e4 <_dtoa_r+0x754>
 80057d0:	42b3      	cmp	r3, r6
 80057d2:	bfa8      	it	ge
 80057d4:	4633      	movge	r3, r6
 80057d6:	9a04      	ldr	r2, [sp, #16]
 80057d8:	1af6      	subs	r6, r6, r3
 80057da:	1ad2      	subs	r2, r2, r3
 80057dc:	9204      	str	r2, [sp, #16]
 80057de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80057e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057e6:	b30b      	cbz	r3, 800582c <_dtoa_r+0x79c>
 80057e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	f000 80c6 	beq.w	800597c <_dtoa_r+0x8ec>
 80057f0:	2c00      	cmp	r4, #0
 80057f2:	f000 80c0 	beq.w	8005976 <_dtoa_r+0x8e6>
 80057f6:	4629      	mov	r1, r5
 80057f8:	4622      	mov	r2, r4
 80057fa:	4648      	mov	r0, r9
 80057fc:	f001 f85c 	bl	80068b8 <__pow5mult>
 8005800:	9a03      	ldr	r2, [sp, #12]
 8005802:	4601      	mov	r1, r0
 8005804:	4605      	mov	r5, r0
 8005806:	4648      	mov	r0, r9
 8005808:	f000 ffb4 	bl	8006774 <__multiply>
 800580c:	9903      	ldr	r1, [sp, #12]
 800580e:	4680      	mov	r8, r0
 8005810:	4648      	mov	r0, r9
 8005812:	f000 fe9b 	bl	800654c <_Bfree>
 8005816:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005818:	1b1b      	subs	r3, r3, r4
 800581a:	930a      	str	r3, [sp, #40]	@ 0x28
 800581c:	f000 80b1 	beq.w	8005982 <_dtoa_r+0x8f2>
 8005820:	4641      	mov	r1, r8
 8005822:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005824:	4648      	mov	r0, r9
 8005826:	f001 f847 	bl	80068b8 <__pow5mult>
 800582a:	9003      	str	r0, [sp, #12]
 800582c:	2101      	movs	r1, #1
 800582e:	4648      	mov	r0, r9
 8005830:	f000 ff8a 	bl	8006748 <__i2b>
 8005834:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005836:	4604      	mov	r4, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	f000 81d8 	beq.w	8005bee <_dtoa_r+0xb5e>
 800583e:	461a      	mov	r2, r3
 8005840:	4601      	mov	r1, r0
 8005842:	4648      	mov	r0, r9
 8005844:	f001 f838 	bl	80068b8 <__pow5mult>
 8005848:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800584a:	4604      	mov	r4, r0
 800584c:	2b01      	cmp	r3, #1
 800584e:	f300 809f 	bgt.w	8005990 <_dtoa_r+0x900>
 8005852:	9b06      	ldr	r3, [sp, #24]
 8005854:	2b00      	cmp	r3, #0
 8005856:	f040 8097 	bne.w	8005988 <_dtoa_r+0x8f8>
 800585a:	9b07      	ldr	r3, [sp, #28]
 800585c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005860:	2b00      	cmp	r3, #0
 8005862:	f040 8093 	bne.w	800598c <_dtoa_r+0x8fc>
 8005866:	9b07      	ldr	r3, [sp, #28]
 8005868:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800586c:	0d1b      	lsrs	r3, r3, #20
 800586e:	051b      	lsls	r3, r3, #20
 8005870:	b133      	cbz	r3, 8005880 <_dtoa_r+0x7f0>
 8005872:	9b04      	ldr	r3, [sp, #16]
 8005874:	3301      	adds	r3, #1
 8005876:	9304      	str	r3, [sp, #16]
 8005878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800587a:	3301      	adds	r3, #1
 800587c:	9309      	str	r3, [sp, #36]	@ 0x24
 800587e:	2301      	movs	r3, #1
 8005880:	930a      	str	r3, [sp, #40]	@ 0x28
 8005882:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005884:	2b00      	cmp	r3, #0
 8005886:	f000 81b8 	beq.w	8005bfa <_dtoa_r+0xb6a>
 800588a:	6923      	ldr	r3, [r4, #16]
 800588c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005890:	6918      	ldr	r0, [r3, #16]
 8005892:	f000 ff0d 	bl	80066b0 <__hi0bits>
 8005896:	f1c0 0020 	rsb	r0, r0, #32
 800589a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800589c:	4418      	add	r0, r3
 800589e:	f010 001f 	ands.w	r0, r0, #31
 80058a2:	f000 8082 	beq.w	80059aa <_dtoa_r+0x91a>
 80058a6:	f1c0 0320 	rsb	r3, r0, #32
 80058aa:	2b04      	cmp	r3, #4
 80058ac:	dd73      	ble.n	8005996 <_dtoa_r+0x906>
 80058ae:	9b04      	ldr	r3, [sp, #16]
 80058b0:	f1c0 001c 	rsb	r0, r0, #28
 80058b4:	4403      	add	r3, r0
 80058b6:	9304      	str	r3, [sp, #16]
 80058b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ba:	4406      	add	r6, r0
 80058bc:	4403      	add	r3, r0
 80058be:	9309      	str	r3, [sp, #36]	@ 0x24
 80058c0:	9b04      	ldr	r3, [sp, #16]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	dd05      	ble.n	80058d2 <_dtoa_r+0x842>
 80058c6:	461a      	mov	r2, r3
 80058c8:	4648      	mov	r0, r9
 80058ca:	9903      	ldr	r1, [sp, #12]
 80058cc:	f001 f84e 	bl	800696c <__lshift>
 80058d0:	9003      	str	r0, [sp, #12]
 80058d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	dd05      	ble.n	80058e4 <_dtoa_r+0x854>
 80058d8:	4621      	mov	r1, r4
 80058da:	461a      	mov	r2, r3
 80058dc:	4648      	mov	r0, r9
 80058de:	f001 f845 	bl	800696c <__lshift>
 80058e2:	4604      	mov	r4, r0
 80058e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d061      	beq.n	80059ae <_dtoa_r+0x91e>
 80058ea:	4621      	mov	r1, r4
 80058ec:	9803      	ldr	r0, [sp, #12]
 80058ee:	f001 f8a9 	bl	8006a44 <__mcmp>
 80058f2:	2800      	cmp	r0, #0
 80058f4:	da5b      	bge.n	80059ae <_dtoa_r+0x91e>
 80058f6:	2300      	movs	r3, #0
 80058f8:	220a      	movs	r2, #10
 80058fa:	4648      	mov	r0, r9
 80058fc:	9903      	ldr	r1, [sp, #12]
 80058fe:	f000 fe47 	bl	8006590 <__multadd>
 8005902:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005904:	f107 38ff 	add.w	r8, r7, #4294967295
 8005908:	9003      	str	r0, [sp, #12]
 800590a:	2b00      	cmp	r3, #0
 800590c:	f000 8177 	beq.w	8005bfe <_dtoa_r+0xb6e>
 8005910:	4629      	mov	r1, r5
 8005912:	2300      	movs	r3, #0
 8005914:	220a      	movs	r2, #10
 8005916:	4648      	mov	r0, r9
 8005918:	f000 fe3a 	bl	8006590 <__multadd>
 800591c:	f1bb 0f00 	cmp.w	fp, #0
 8005920:	4605      	mov	r5, r0
 8005922:	dc6f      	bgt.n	8005a04 <_dtoa_r+0x974>
 8005924:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005926:	2b02      	cmp	r3, #2
 8005928:	dc49      	bgt.n	80059be <_dtoa_r+0x92e>
 800592a:	e06b      	b.n	8005a04 <_dtoa_r+0x974>
 800592c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800592e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005932:	e73c      	b.n	80057ae <_dtoa_r+0x71e>
 8005934:	3fe00000 	.word	0x3fe00000
 8005938:	40240000 	.word	0x40240000
 800593c:	9b08      	ldr	r3, [sp, #32]
 800593e:	1e5c      	subs	r4, r3, #1
 8005940:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005942:	42a3      	cmp	r3, r4
 8005944:	db09      	blt.n	800595a <_dtoa_r+0x8ca>
 8005946:	1b1c      	subs	r4, r3, r4
 8005948:	9b08      	ldr	r3, [sp, #32]
 800594a:	2b00      	cmp	r3, #0
 800594c:	f6bf af30 	bge.w	80057b0 <_dtoa_r+0x720>
 8005950:	9b04      	ldr	r3, [sp, #16]
 8005952:	9a08      	ldr	r2, [sp, #32]
 8005954:	1a9e      	subs	r6, r3, r2
 8005956:	2300      	movs	r3, #0
 8005958:	e72b      	b.n	80057b2 <_dtoa_r+0x722>
 800595a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800595c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800595e:	1ae3      	subs	r3, r4, r3
 8005960:	441a      	add	r2, r3
 8005962:	940a      	str	r4, [sp, #40]	@ 0x28
 8005964:	9e04      	ldr	r6, [sp, #16]
 8005966:	2400      	movs	r4, #0
 8005968:	9b08      	ldr	r3, [sp, #32]
 800596a:	920e      	str	r2, [sp, #56]	@ 0x38
 800596c:	e721      	b.n	80057b2 <_dtoa_r+0x722>
 800596e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005970:	9e04      	ldr	r6, [sp, #16]
 8005972:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005974:	e728      	b.n	80057c8 <_dtoa_r+0x738>
 8005976:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800597a:	e751      	b.n	8005820 <_dtoa_r+0x790>
 800597c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800597e:	9903      	ldr	r1, [sp, #12]
 8005980:	e750      	b.n	8005824 <_dtoa_r+0x794>
 8005982:	f8cd 800c 	str.w	r8, [sp, #12]
 8005986:	e751      	b.n	800582c <_dtoa_r+0x79c>
 8005988:	2300      	movs	r3, #0
 800598a:	e779      	b.n	8005880 <_dtoa_r+0x7f0>
 800598c:	9b06      	ldr	r3, [sp, #24]
 800598e:	e777      	b.n	8005880 <_dtoa_r+0x7f0>
 8005990:	2300      	movs	r3, #0
 8005992:	930a      	str	r3, [sp, #40]	@ 0x28
 8005994:	e779      	b.n	800588a <_dtoa_r+0x7fa>
 8005996:	d093      	beq.n	80058c0 <_dtoa_r+0x830>
 8005998:	9a04      	ldr	r2, [sp, #16]
 800599a:	331c      	adds	r3, #28
 800599c:	441a      	add	r2, r3
 800599e:	9204      	str	r2, [sp, #16]
 80059a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059a2:	441e      	add	r6, r3
 80059a4:	441a      	add	r2, r3
 80059a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80059a8:	e78a      	b.n	80058c0 <_dtoa_r+0x830>
 80059aa:	4603      	mov	r3, r0
 80059ac:	e7f4      	b.n	8005998 <_dtoa_r+0x908>
 80059ae:	9b08      	ldr	r3, [sp, #32]
 80059b0:	46b8      	mov	r8, r7
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	dc20      	bgt.n	80059f8 <_dtoa_r+0x968>
 80059b6:	469b      	mov	fp, r3
 80059b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	dd1e      	ble.n	80059fc <_dtoa_r+0x96c>
 80059be:	f1bb 0f00 	cmp.w	fp, #0
 80059c2:	f47f adb1 	bne.w	8005528 <_dtoa_r+0x498>
 80059c6:	4621      	mov	r1, r4
 80059c8:	465b      	mov	r3, fp
 80059ca:	2205      	movs	r2, #5
 80059cc:	4648      	mov	r0, r9
 80059ce:	f000 fddf 	bl	8006590 <__multadd>
 80059d2:	4601      	mov	r1, r0
 80059d4:	4604      	mov	r4, r0
 80059d6:	9803      	ldr	r0, [sp, #12]
 80059d8:	f001 f834 	bl	8006a44 <__mcmp>
 80059dc:	2800      	cmp	r0, #0
 80059de:	f77f ada3 	ble.w	8005528 <_dtoa_r+0x498>
 80059e2:	4656      	mov	r6, sl
 80059e4:	2331      	movs	r3, #49	@ 0x31
 80059e6:	f108 0801 	add.w	r8, r8, #1
 80059ea:	f806 3b01 	strb.w	r3, [r6], #1
 80059ee:	e59f      	b.n	8005530 <_dtoa_r+0x4a0>
 80059f0:	46b8      	mov	r8, r7
 80059f2:	9c08      	ldr	r4, [sp, #32]
 80059f4:	4625      	mov	r5, r4
 80059f6:	e7f4      	b.n	80059e2 <_dtoa_r+0x952>
 80059f8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80059fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f000 8101 	beq.w	8005c06 <_dtoa_r+0xb76>
 8005a04:	2e00      	cmp	r6, #0
 8005a06:	dd05      	ble.n	8005a14 <_dtoa_r+0x984>
 8005a08:	4629      	mov	r1, r5
 8005a0a:	4632      	mov	r2, r6
 8005a0c:	4648      	mov	r0, r9
 8005a0e:	f000 ffad 	bl	800696c <__lshift>
 8005a12:	4605      	mov	r5, r0
 8005a14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d05c      	beq.n	8005ad4 <_dtoa_r+0xa44>
 8005a1a:	4648      	mov	r0, r9
 8005a1c:	6869      	ldr	r1, [r5, #4]
 8005a1e:	f000 fd55 	bl	80064cc <_Balloc>
 8005a22:	4606      	mov	r6, r0
 8005a24:	b928      	cbnz	r0, 8005a32 <_dtoa_r+0x9a2>
 8005a26:	4602      	mov	r2, r0
 8005a28:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005a2c:	4b80      	ldr	r3, [pc, #512]	@ (8005c30 <_dtoa_r+0xba0>)
 8005a2e:	f7ff bb43 	b.w	80050b8 <_dtoa_r+0x28>
 8005a32:	692a      	ldr	r2, [r5, #16]
 8005a34:	f105 010c 	add.w	r1, r5, #12
 8005a38:	3202      	adds	r2, #2
 8005a3a:	0092      	lsls	r2, r2, #2
 8005a3c:	300c      	adds	r0, #12
 8005a3e:	f7ff fa6c 	bl	8004f1a <memcpy>
 8005a42:	2201      	movs	r2, #1
 8005a44:	4631      	mov	r1, r6
 8005a46:	4648      	mov	r0, r9
 8005a48:	f000 ff90 	bl	800696c <__lshift>
 8005a4c:	462f      	mov	r7, r5
 8005a4e:	4605      	mov	r5, r0
 8005a50:	f10a 0301 	add.w	r3, sl, #1
 8005a54:	9304      	str	r3, [sp, #16]
 8005a56:	eb0a 030b 	add.w	r3, sl, fp
 8005a5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a5c:	9b06      	ldr	r3, [sp, #24]
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a64:	9b04      	ldr	r3, [sp, #16]
 8005a66:	4621      	mov	r1, r4
 8005a68:	9803      	ldr	r0, [sp, #12]
 8005a6a:	f103 3bff 	add.w	fp, r3, #4294967295
 8005a6e:	f7ff fa87 	bl	8004f80 <quorem>
 8005a72:	4603      	mov	r3, r0
 8005a74:	4639      	mov	r1, r7
 8005a76:	3330      	adds	r3, #48	@ 0x30
 8005a78:	9006      	str	r0, [sp, #24]
 8005a7a:	9803      	ldr	r0, [sp, #12]
 8005a7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a7e:	f000 ffe1 	bl	8006a44 <__mcmp>
 8005a82:	462a      	mov	r2, r5
 8005a84:	9008      	str	r0, [sp, #32]
 8005a86:	4621      	mov	r1, r4
 8005a88:	4648      	mov	r0, r9
 8005a8a:	f000 fff7 	bl	8006a7c <__mdiff>
 8005a8e:	68c2      	ldr	r2, [r0, #12]
 8005a90:	4606      	mov	r6, r0
 8005a92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a94:	bb02      	cbnz	r2, 8005ad8 <_dtoa_r+0xa48>
 8005a96:	4601      	mov	r1, r0
 8005a98:	9803      	ldr	r0, [sp, #12]
 8005a9a:	f000 ffd3 	bl	8006a44 <__mcmp>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005aa2:	4631      	mov	r1, r6
 8005aa4:	4648      	mov	r0, r9
 8005aa6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005aaa:	f000 fd4f 	bl	800654c <_Bfree>
 8005aae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ab0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ab2:	9e04      	ldr	r6, [sp, #16]
 8005ab4:	ea42 0103 	orr.w	r1, r2, r3
 8005ab8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aba:	4319      	orrs	r1, r3
 8005abc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005abe:	d10d      	bne.n	8005adc <_dtoa_r+0xa4c>
 8005ac0:	2b39      	cmp	r3, #57	@ 0x39
 8005ac2:	d027      	beq.n	8005b14 <_dtoa_r+0xa84>
 8005ac4:	9a08      	ldr	r2, [sp, #32]
 8005ac6:	2a00      	cmp	r2, #0
 8005ac8:	dd01      	ble.n	8005ace <_dtoa_r+0xa3e>
 8005aca:	9b06      	ldr	r3, [sp, #24]
 8005acc:	3331      	adds	r3, #49	@ 0x31
 8005ace:	f88b 3000 	strb.w	r3, [fp]
 8005ad2:	e52e      	b.n	8005532 <_dtoa_r+0x4a2>
 8005ad4:	4628      	mov	r0, r5
 8005ad6:	e7b9      	b.n	8005a4c <_dtoa_r+0x9bc>
 8005ad8:	2201      	movs	r2, #1
 8005ada:	e7e2      	b.n	8005aa2 <_dtoa_r+0xa12>
 8005adc:	9908      	ldr	r1, [sp, #32]
 8005ade:	2900      	cmp	r1, #0
 8005ae0:	db04      	blt.n	8005aec <_dtoa_r+0xa5c>
 8005ae2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005ae4:	4301      	orrs	r1, r0
 8005ae6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ae8:	4301      	orrs	r1, r0
 8005aea:	d120      	bne.n	8005b2e <_dtoa_r+0xa9e>
 8005aec:	2a00      	cmp	r2, #0
 8005aee:	ddee      	ble.n	8005ace <_dtoa_r+0xa3e>
 8005af0:	2201      	movs	r2, #1
 8005af2:	9903      	ldr	r1, [sp, #12]
 8005af4:	4648      	mov	r0, r9
 8005af6:	9304      	str	r3, [sp, #16]
 8005af8:	f000 ff38 	bl	800696c <__lshift>
 8005afc:	4621      	mov	r1, r4
 8005afe:	9003      	str	r0, [sp, #12]
 8005b00:	f000 ffa0 	bl	8006a44 <__mcmp>
 8005b04:	2800      	cmp	r0, #0
 8005b06:	9b04      	ldr	r3, [sp, #16]
 8005b08:	dc02      	bgt.n	8005b10 <_dtoa_r+0xa80>
 8005b0a:	d1e0      	bne.n	8005ace <_dtoa_r+0xa3e>
 8005b0c:	07da      	lsls	r2, r3, #31
 8005b0e:	d5de      	bpl.n	8005ace <_dtoa_r+0xa3e>
 8005b10:	2b39      	cmp	r3, #57	@ 0x39
 8005b12:	d1da      	bne.n	8005aca <_dtoa_r+0xa3a>
 8005b14:	2339      	movs	r3, #57	@ 0x39
 8005b16:	f88b 3000 	strb.w	r3, [fp]
 8005b1a:	4633      	mov	r3, r6
 8005b1c:	461e      	mov	r6, r3
 8005b1e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005b22:	3b01      	subs	r3, #1
 8005b24:	2a39      	cmp	r2, #57	@ 0x39
 8005b26:	d04e      	beq.n	8005bc6 <_dtoa_r+0xb36>
 8005b28:	3201      	adds	r2, #1
 8005b2a:	701a      	strb	r2, [r3, #0]
 8005b2c:	e501      	b.n	8005532 <_dtoa_r+0x4a2>
 8005b2e:	2a00      	cmp	r2, #0
 8005b30:	dd03      	ble.n	8005b3a <_dtoa_r+0xaaa>
 8005b32:	2b39      	cmp	r3, #57	@ 0x39
 8005b34:	d0ee      	beq.n	8005b14 <_dtoa_r+0xa84>
 8005b36:	3301      	adds	r3, #1
 8005b38:	e7c9      	b.n	8005ace <_dtoa_r+0xa3e>
 8005b3a:	9a04      	ldr	r2, [sp, #16]
 8005b3c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005b42:	428a      	cmp	r2, r1
 8005b44:	d028      	beq.n	8005b98 <_dtoa_r+0xb08>
 8005b46:	2300      	movs	r3, #0
 8005b48:	220a      	movs	r2, #10
 8005b4a:	9903      	ldr	r1, [sp, #12]
 8005b4c:	4648      	mov	r0, r9
 8005b4e:	f000 fd1f 	bl	8006590 <__multadd>
 8005b52:	42af      	cmp	r7, r5
 8005b54:	9003      	str	r0, [sp, #12]
 8005b56:	f04f 0300 	mov.w	r3, #0
 8005b5a:	f04f 020a 	mov.w	r2, #10
 8005b5e:	4639      	mov	r1, r7
 8005b60:	4648      	mov	r0, r9
 8005b62:	d107      	bne.n	8005b74 <_dtoa_r+0xae4>
 8005b64:	f000 fd14 	bl	8006590 <__multadd>
 8005b68:	4607      	mov	r7, r0
 8005b6a:	4605      	mov	r5, r0
 8005b6c:	9b04      	ldr	r3, [sp, #16]
 8005b6e:	3301      	adds	r3, #1
 8005b70:	9304      	str	r3, [sp, #16]
 8005b72:	e777      	b.n	8005a64 <_dtoa_r+0x9d4>
 8005b74:	f000 fd0c 	bl	8006590 <__multadd>
 8005b78:	4629      	mov	r1, r5
 8005b7a:	4607      	mov	r7, r0
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	220a      	movs	r2, #10
 8005b80:	4648      	mov	r0, r9
 8005b82:	f000 fd05 	bl	8006590 <__multadd>
 8005b86:	4605      	mov	r5, r0
 8005b88:	e7f0      	b.n	8005b6c <_dtoa_r+0xadc>
 8005b8a:	f1bb 0f00 	cmp.w	fp, #0
 8005b8e:	bfcc      	ite	gt
 8005b90:	465e      	movgt	r6, fp
 8005b92:	2601      	movle	r6, #1
 8005b94:	2700      	movs	r7, #0
 8005b96:	4456      	add	r6, sl
 8005b98:	2201      	movs	r2, #1
 8005b9a:	9903      	ldr	r1, [sp, #12]
 8005b9c:	4648      	mov	r0, r9
 8005b9e:	9304      	str	r3, [sp, #16]
 8005ba0:	f000 fee4 	bl	800696c <__lshift>
 8005ba4:	4621      	mov	r1, r4
 8005ba6:	9003      	str	r0, [sp, #12]
 8005ba8:	f000 ff4c 	bl	8006a44 <__mcmp>
 8005bac:	2800      	cmp	r0, #0
 8005bae:	dcb4      	bgt.n	8005b1a <_dtoa_r+0xa8a>
 8005bb0:	d102      	bne.n	8005bb8 <_dtoa_r+0xb28>
 8005bb2:	9b04      	ldr	r3, [sp, #16]
 8005bb4:	07db      	lsls	r3, r3, #31
 8005bb6:	d4b0      	bmi.n	8005b1a <_dtoa_r+0xa8a>
 8005bb8:	4633      	mov	r3, r6
 8005bba:	461e      	mov	r6, r3
 8005bbc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bc0:	2a30      	cmp	r2, #48	@ 0x30
 8005bc2:	d0fa      	beq.n	8005bba <_dtoa_r+0xb2a>
 8005bc4:	e4b5      	b.n	8005532 <_dtoa_r+0x4a2>
 8005bc6:	459a      	cmp	sl, r3
 8005bc8:	d1a8      	bne.n	8005b1c <_dtoa_r+0xa8c>
 8005bca:	2331      	movs	r3, #49	@ 0x31
 8005bcc:	f108 0801 	add.w	r8, r8, #1
 8005bd0:	f88a 3000 	strb.w	r3, [sl]
 8005bd4:	e4ad      	b.n	8005532 <_dtoa_r+0x4a2>
 8005bd6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005bd8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005c34 <_dtoa_r+0xba4>
 8005bdc:	b11b      	cbz	r3, 8005be6 <_dtoa_r+0xb56>
 8005bde:	f10a 0308 	add.w	r3, sl, #8
 8005be2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005be4:	6013      	str	r3, [r2, #0]
 8005be6:	4650      	mov	r0, sl
 8005be8:	b017      	add	sp, #92	@ 0x5c
 8005bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	f77f ae2e 	ble.w	8005852 <_dtoa_r+0x7c2>
 8005bf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005bf8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005bfa:	2001      	movs	r0, #1
 8005bfc:	e64d      	b.n	800589a <_dtoa_r+0x80a>
 8005bfe:	f1bb 0f00 	cmp.w	fp, #0
 8005c02:	f77f aed9 	ble.w	80059b8 <_dtoa_r+0x928>
 8005c06:	4656      	mov	r6, sl
 8005c08:	4621      	mov	r1, r4
 8005c0a:	9803      	ldr	r0, [sp, #12]
 8005c0c:	f7ff f9b8 	bl	8004f80 <quorem>
 8005c10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005c14:	f806 3b01 	strb.w	r3, [r6], #1
 8005c18:	eba6 020a 	sub.w	r2, r6, sl
 8005c1c:	4593      	cmp	fp, r2
 8005c1e:	ddb4      	ble.n	8005b8a <_dtoa_r+0xafa>
 8005c20:	2300      	movs	r3, #0
 8005c22:	220a      	movs	r2, #10
 8005c24:	4648      	mov	r0, r9
 8005c26:	9903      	ldr	r1, [sp, #12]
 8005c28:	f000 fcb2 	bl	8006590 <__multadd>
 8005c2c:	9003      	str	r0, [sp, #12]
 8005c2e:	e7eb      	b.n	8005c08 <_dtoa_r+0xb78>
 8005c30:	0800774a 	.word	0x0800774a
 8005c34:	080076e5 	.word	0x080076e5

08005c38 <_free_r>:
 8005c38:	b538      	push	{r3, r4, r5, lr}
 8005c3a:	4605      	mov	r5, r0
 8005c3c:	2900      	cmp	r1, #0
 8005c3e:	d040      	beq.n	8005cc2 <_free_r+0x8a>
 8005c40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c44:	1f0c      	subs	r4, r1, #4
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	bfb8      	it	lt
 8005c4a:	18e4      	addlt	r4, r4, r3
 8005c4c:	f000 fc32 	bl	80064b4 <__malloc_lock>
 8005c50:	4a1c      	ldr	r2, [pc, #112]	@ (8005cc4 <_free_r+0x8c>)
 8005c52:	6813      	ldr	r3, [r2, #0]
 8005c54:	b933      	cbnz	r3, 8005c64 <_free_r+0x2c>
 8005c56:	6063      	str	r3, [r4, #4]
 8005c58:	6014      	str	r4, [r2, #0]
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c60:	f000 bc2e 	b.w	80064c0 <__malloc_unlock>
 8005c64:	42a3      	cmp	r3, r4
 8005c66:	d908      	bls.n	8005c7a <_free_r+0x42>
 8005c68:	6820      	ldr	r0, [r4, #0]
 8005c6a:	1821      	adds	r1, r4, r0
 8005c6c:	428b      	cmp	r3, r1
 8005c6e:	bf01      	itttt	eq
 8005c70:	6819      	ldreq	r1, [r3, #0]
 8005c72:	685b      	ldreq	r3, [r3, #4]
 8005c74:	1809      	addeq	r1, r1, r0
 8005c76:	6021      	streq	r1, [r4, #0]
 8005c78:	e7ed      	b.n	8005c56 <_free_r+0x1e>
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	b10b      	cbz	r3, 8005c84 <_free_r+0x4c>
 8005c80:	42a3      	cmp	r3, r4
 8005c82:	d9fa      	bls.n	8005c7a <_free_r+0x42>
 8005c84:	6811      	ldr	r1, [r2, #0]
 8005c86:	1850      	adds	r0, r2, r1
 8005c88:	42a0      	cmp	r0, r4
 8005c8a:	d10b      	bne.n	8005ca4 <_free_r+0x6c>
 8005c8c:	6820      	ldr	r0, [r4, #0]
 8005c8e:	4401      	add	r1, r0
 8005c90:	1850      	adds	r0, r2, r1
 8005c92:	4283      	cmp	r3, r0
 8005c94:	6011      	str	r1, [r2, #0]
 8005c96:	d1e0      	bne.n	8005c5a <_free_r+0x22>
 8005c98:	6818      	ldr	r0, [r3, #0]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	4408      	add	r0, r1
 8005c9e:	6010      	str	r0, [r2, #0]
 8005ca0:	6053      	str	r3, [r2, #4]
 8005ca2:	e7da      	b.n	8005c5a <_free_r+0x22>
 8005ca4:	d902      	bls.n	8005cac <_free_r+0x74>
 8005ca6:	230c      	movs	r3, #12
 8005ca8:	602b      	str	r3, [r5, #0]
 8005caa:	e7d6      	b.n	8005c5a <_free_r+0x22>
 8005cac:	6820      	ldr	r0, [r4, #0]
 8005cae:	1821      	adds	r1, r4, r0
 8005cb0:	428b      	cmp	r3, r1
 8005cb2:	bf01      	itttt	eq
 8005cb4:	6819      	ldreq	r1, [r3, #0]
 8005cb6:	685b      	ldreq	r3, [r3, #4]
 8005cb8:	1809      	addeq	r1, r1, r0
 8005cba:	6021      	streq	r1, [r4, #0]
 8005cbc:	6063      	str	r3, [r4, #4]
 8005cbe:	6054      	str	r4, [r2, #4]
 8005cc0:	e7cb      	b.n	8005c5a <_free_r+0x22>
 8005cc2:	bd38      	pop	{r3, r4, r5, pc}
 8005cc4:	20000470 	.word	0x20000470

08005cc8 <rshift>:
 8005cc8:	6903      	ldr	r3, [r0, #16]
 8005cca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005cce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005cd2:	f100 0414 	add.w	r4, r0, #20
 8005cd6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005cda:	dd46      	ble.n	8005d6a <rshift+0xa2>
 8005cdc:	f011 011f 	ands.w	r1, r1, #31
 8005ce0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005ce4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005ce8:	d10c      	bne.n	8005d04 <rshift+0x3c>
 8005cea:	4629      	mov	r1, r5
 8005cec:	f100 0710 	add.w	r7, r0, #16
 8005cf0:	42b1      	cmp	r1, r6
 8005cf2:	d335      	bcc.n	8005d60 <rshift+0x98>
 8005cf4:	1a9b      	subs	r3, r3, r2
 8005cf6:	009b      	lsls	r3, r3, #2
 8005cf8:	1eea      	subs	r2, r5, #3
 8005cfa:	4296      	cmp	r6, r2
 8005cfc:	bf38      	it	cc
 8005cfe:	2300      	movcc	r3, #0
 8005d00:	4423      	add	r3, r4
 8005d02:	e015      	b.n	8005d30 <rshift+0x68>
 8005d04:	46a1      	mov	r9, r4
 8005d06:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005d0a:	f1c1 0820 	rsb	r8, r1, #32
 8005d0e:	40cf      	lsrs	r7, r1
 8005d10:	f105 0e04 	add.w	lr, r5, #4
 8005d14:	4576      	cmp	r6, lr
 8005d16:	46f4      	mov	ip, lr
 8005d18:	d816      	bhi.n	8005d48 <rshift+0x80>
 8005d1a:	1a9a      	subs	r2, r3, r2
 8005d1c:	0092      	lsls	r2, r2, #2
 8005d1e:	3a04      	subs	r2, #4
 8005d20:	3501      	adds	r5, #1
 8005d22:	42ae      	cmp	r6, r5
 8005d24:	bf38      	it	cc
 8005d26:	2200      	movcc	r2, #0
 8005d28:	18a3      	adds	r3, r4, r2
 8005d2a:	50a7      	str	r7, [r4, r2]
 8005d2c:	b107      	cbz	r7, 8005d30 <rshift+0x68>
 8005d2e:	3304      	adds	r3, #4
 8005d30:	42a3      	cmp	r3, r4
 8005d32:	eba3 0204 	sub.w	r2, r3, r4
 8005d36:	bf08      	it	eq
 8005d38:	2300      	moveq	r3, #0
 8005d3a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005d3e:	6102      	str	r2, [r0, #16]
 8005d40:	bf08      	it	eq
 8005d42:	6143      	streq	r3, [r0, #20]
 8005d44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005d48:	f8dc c000 	ldr.w	ip, [ip]
 8005d4c:	fa0c fc08 	lsl.w	ip, ip, r8
 8005d50:	ea4c 0707 	orr.w	r7, ip, r7
 8005d54:	f849 7b04 	str.w	r7, [r9], #4
 8005d58:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005d5c:	40cf      	lsrs	r7, r1
 8005d5e:	e7d9      	b.n	8005d14 <rshift+0x4c>
 8005d60:	f851 cb04 	ldr.w	ip, [r1], #4
 8005d64:	f847 cf04 	str.w	ip, [r7, #4]!
 8005d68:	e7c2      	b.n	8005cf0 <rshift+0x28>
 8005d6a:	4623      	mov	r3, r4
 8005d6c:	e7e0      	b.n	8005d30 <rshift+0x68>

08005d6e <__hexdig_fun>:
 8005d6e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8005d72:	2b09      	cmp	r3, #9
 8005d74:	d802      	bhi.n	8005d7c <__hexdig_fun+0xe>
 8005d76:	3820      	subs	r0, #32
 8005d78:	b2c0      	uxtb	r0, r0
 8005d7a:	4770      	bx	lr
 8005d7c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8005d80:	2b05      	cmp	r3, #5
 8005d82:	d801      	bhi.n	8005d88 <__hexdig_fun+0x1a>
 8005d84:	3847      	subs	r0, #71	@ 0x47
 8005d86:	e7f7      	b.n	8005d78 <__hexdig_fun+0xa>
 8005d88:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8005d8c:	2b05      	cmp	r3, #5
 8005d8e:	d801      	bhi.n	8005d94 <__hexdig_fun+0x26>
 8005d90:	3827      	subs	r0, #39	@ 0x27
 8005d92:	e7f1      	b.n	8005d78 <__hexdig_fun+0xa>
 8005d94:	2000      	movs	r0, #0
 8005d96:	4770      	bx	lr

08005d98 <__gethex>:
 8005d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d9c:	468a      	mov	sl, r1
 8005d9e:	4690      	mov	r8, r2
 8005da0:	b085      	sub	sp, #20
 8005da2:	9302      	str	r3, [sp, #8]
 8005da4:	680b      	ldr	r3, [r1, #0]
 8005da6:	9001      	str	r0, [sp, #4]
 8005da8:	1c9c      	adds	r4, r3, #2
 8005daa:	46a1      	mov	r9, r4
 8005dac:	f814 0b01 	ldrb.w	r0, [r4], #1
 8005db0:	2830      	cmp	r0, #48	@ 0x30
 8005db2:	d0fa      	beq.n	8005daa <__gethex+0x12>
 8005db4:	eba9 0303 	sub.w	r3, r9, r3
 8005db8:	f1a3 0b02 	sub.w	fp, r3, #2
 8005dbc:	f7ff ffd7 	bl	8005d6e <__hexdig_fun>
 8005dc0:	4605      	mov	r5, r0
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	d168      	bne.n	8005e98 <__gethex+0x100>
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	4648      	mov	r0, r9
 8005dca:	499f      	ldr	r1, [pc, #636]	@ (8006048 <__gethex+0x2b0>)
 8005dcc:	f7fe ff89 	bl	8004ce2 <strncmp>
 8005dd0:	4607      	mov	r7, r0
 8005dd2:	2800      	cmp	r0, #0
 8005dd4:	d167      	bne.n	8005ea6 <__gethex+0x10e>
 8005dd6:	f899 0001 	ldrb.w	r0, [r9, #1]
 8005dda:	4626      	mov	r6, r4
 8005ddc:	f7ff ffc7 	bl	8005d6e <__hexdig_fun>
 8005de0:	2800      	cmp	r0, #0
 8005de2:	d062      	beq.n	8005eaa <__gethex+0x112>
 8005de4:	4623      	mov	r3, r4
 8005de6:	7818      	ldrb	r0, [r3, #0]
 8005de8:	4699      	mov	r9, r3
 8005dea:	2830      	cmp	r0, #48	@ 0x30
 8005dec:	f103 0301 	add.w	r3, r3, #1
 8005df0:	d0f9      	beq.n	8005de6 <__gethex+0x4e>
 8005df2:	f7ff ffbc 	bl	8005d6e <__hexdig_fun>
 8005df6:	fab0 f580 	clz	r5, r0
 8005dfa:	f04f 0b01 	mov.w	fp, #1
 8005dfe:	096d      	lsrs	r5, r5, #5
 8005e00:	464a      	mov	r2, r9
 8005e02:	4616      	mov	r6, r2
 8005e04:	7830      	ldrb	r0, [r6, #0]
 8005e06:	3201      	adds	r2, #1
 8005e08:	f7ff ffb1 	bl	8005d6e <__hexdig_fun>
 8005e0c:	2800      	cmp	r0, #0
 8005e0e:	d1f8      	bne.n	8005e02 <__gethex+0x6a>
 8005e10:	2201      	movs	r2, #1
 8005e12:	4630      	mov	r0, r6
 8005e14:	498c      	ldr	r1, [pc, #560]	@ (8006048 <__gethex+0x2b0>)
 8005e16:	f7fe ff64 	bl	8004ce2 <strncmp>
 8005e1a:	2800      	cmp	r0, #0
 8005e1c:	d13f      	bne.n	8005e9e <__gethex+0x106>
 8005e1e:	b944      	cbnz	r4, 8005e32 <__gethex+0x9a>
 8005e20:	1c74      	adds	r4, r6, #1
 8005e22:	4622      	mov	r2, r4
 8005e24:	4616      	mov	r6, r2
 8005e26:	7830      	ldrb	r0, [r6, #0]
 8005e28:	3201      	adds	r2, #1
 8005e2a:	f7ff ffa0 	bl	8005d6e <__hexdig_fun>
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	d1f8      	bne.n	8005e24 <__gethex+0x8c>
 8005e32:	1ba4      	subs	r4, r4, r6
 8005e34:	00a7      	lsls	r7, r4, #2
 8005e36:	7833      	ldrb	r3, [r6, #0]
 8005e38:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8005e3c:	2b50      	cmp	r3, #80	@ 0x50
 8005e3e:	d13e      	bne.n	8005ebe <__gethex+0x126>
 8005e40:	7873      	ldrb	r3, [r6, #1]
 8005e42:	2b2b      	cmp	r3, #43	@ 0x2b
 8005e44:	d033      	beq.n	8005eae <__gethex+0x116>
 8005e46:	2b2d      	cmp	r3, #45	@ 0x2d
 8005e48:	d034      	beq.n	8005eb4 <__gethex+0x11c>
 8005e4a:	2400      	movs	r4, #0
 8005e4c:	1c71      	adds	r1, r6, #1
 8005e4e:	7808      	ldrb	r0, [r1, #0]
 8005e50:	f7ff ff8d 	bl	8005d6e <__hexdig_fun>
 8005e54:	1e43      	subs	r3, r0, #1
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	2b18      	cmp	r3, #24
 8005e5a:	d830      	bhi.n	8005ebe <__gethex+0x126>
 8005e5c:	f1a0 0210 	sub.w	r2, r0, #16
 8005e60:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005e64:	f7ff ff83 	bl	8005d6e <__hexdig_fun>
 8005e68:	f100 3cff 	add.w	ip, r0, #4294967295
 8005e6c:	fa5f fc8c 	uxtb.w	ip, ip
 8005e70:	f1bc 0f18 	cmp.w	ip, #24
 8005e74:	f04f 030a 	mov.w	r3, #10
 8005e78:	d91e      	bls.n	8005eb8 <__gethex+0x120>
 8005e7a:	b104      	cbz	r4, 8005e7e <__gethex+0xe6>
 8005e7c:	4252      	negs	r2, r2
 8005e7e:	4417      	add	r7, r2
 8005e80:	f8ca 1000 	str.w	r1, [sl]
 8005e84:	b1ed      	cbz	r5, 8005ec2 <__gethex+0x12a>
 8005e86:	f1bb 0f00 	cmp.w	fp, #0
 8005e8a:	bf0c      	ite	eq
 8005e8c:	2506      	moveq	r5, #6
 8005e8e:	2500      	movne	r5, #0
 8005e90:	4628      	mov	r0, r5
 8005e92:	b005      	add	sp, #20
 8005e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e98:	2500      	movs	r5, #0
 8005e9a:	462c      	mov	r4, r5
 8005e9c:	e7b0      	b.n	8005e00 <__gethex+0x68>
 8005e9e:	2c00      	cmp	r4, #0
 8005ea0:	d1c7      	bne.n	8005e32 <__gethex+0x9a>
 8005ea2:	4627      	mov	r7, r4
 8005ea4:	e7c7      	b.n	8005e36 <__gethex+0x9e>
 8005ea6:	464e      	mov	r6, r9
 8005ea8:	462f      	mov	r7, r5
 8005eaa:	2501      	movs	r5, #1
 8005eac:	e7c3      	b.n	8005e36 <__gethex+0x9e>
 8005eae:	2400      	movs	r4, #0
 8005eb0:	1cb1      	adds	r1, r6, #2
 8005eb2:	e7cc      	b.n	8005e4e <__gethex+0xb6>
 8005eb4:	2401      	movs	r4, #1
 8005eb6:	e7fb      	b.n	8005eb0 <__gethex+0x118>
 8005eb8:	fb03 0002 	mla	r0, r3, r2, r0
 8005ebc:	e7ce      	b.n	8005e5c <__gethex+0xc4>
 8005ebe:	4631      	mov	r1, r6
 8005ec0:	e7de      	b.n	8005e80 <__gethex+0xe8>
 8005ec2:	4629      	mov	r1, r5
 8005ec4:	eba6 0309 	sub.w	r3, r6, r9
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	2b07      	cmp	r3, #7
 8005ecc:	dc0a      	bgt.n	8005ee4 <__gethex+0x14c>
 8005ece:	9801      	ldr	r0, [sp, #4]
 8005ed0:	f000 fafc 	bl	80064cc <_Balloc>
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	b940      	cbnz	r0, 8005eea <__gethex+0x152>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	21e4      	movs	r1, #228	@ 0xe4
 8005edc:	4b5b      	ldr	r3, [pc, #364]	@ (800604c <__gethex+0x2b4>)
 8005ede:	485c      	ldr	r0, [pc, #368]	@ (8006050 <__gethex+0x2b8>)
 8005ee0:	f7ff f830 	bl	8004f44 <__assert_func>
 8005ee4:	3101      	adds	r1, #1
 8005ee6:	105b      	asrs	r3, r3, #1
 8005ee8:	e7ef      	b.n	8005eca <__gethex+0x132>
 8005eea:	2300      	movs	r3, #0
 8005eec:	f100 0a14 	add.w	sl, r0, #20
 8005ef0:	4655      	mov	r5, sl
 8005ef2:	469b      	mov	fp, r3
 8005ef4:	45b1      	cmp	r9, r6
 8005ef6:	d337      	bcc.n	8005f68 <__gethex+0x1d0>
 8005ef8:	f845 bb04 	str.w	fp, [r5], #4
 8005efc:	eba5 050a 	sub.w	r5, r5, sl
 8005f00:	10ad      	asrs	r5, r5, #2
 8005f02:	6125      	str	r5, [r4, #16]
 8005f04:	4658      	mov	r0, fp
 8005f06:	f000 fbd3 	bl	80066b0 <__hi0bits>
 8005f0a:	016d      	lsls	r5, r5, #5
 8005f0c:	f8d8 6000 	ldr.w	r6, [r8]
 8005f10:	1a2d      	subs	r5, r5, r0
 8005f12:	42b5      	cmp	r5, r6
 8005f14:	dd54      	ble.n	8005fc0 <__gethex+0x228>
 8005f16:	1bad      	subs	r5, r5, r6
 8005f18:	4629      	mov	r1, r5
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	f000 ff55 	bl	8006dca <__any_on>
 8005f20:	4681      	mov	r9, r0
 8005f22:	b178      	cbz	r0, 8005f44 <__gethex+0x1ac>
 8005f24:	f04f 0901 	mov.w	r9, #1
 8005f28:	1e6b      	subs	r3, r5, #1
 8005f2a:	1159      	asrs	r1, r3, #5
 8005f2c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8005f30:	f003 021f 	and.w	r2, r3, #31
 8005f34:	fa09 f202 	lsl.w	r2, r9, r2
 8005f38:	420a      	tst	r2, r1
 8005f3a:	d003      	beq.n	8005f44 <__gethex+0x1ac>
 8005f3c:	454b      	cmp	r3, r9
 8005f3e:	dc36      	bgt.n	8005fae <__gethex+0x216>
 8005f40:	f04f 0902 	mov.w	r9, #2
 8005f44:	4629      	mov	r1, r5
 8005f46:	4620      	mov	r0, r4
 8005f48:	f7ff febe 	bl	8005cc8 <rshift>
 8005f4c:	442f      	add	r7, r5
 8005f4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005f52:	42bb      	cmp	r3, r7
 8005f54:	da42      	bge.n	8005fdc <__gethex+0x244>
 8005f56:	4621      	mov	r1, r4
 8005f58:	9801      	ldr	r0, [sp, #4]
 8005f5a:	f000 faf7 	bl	800654c <_Bfree>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005f62:	25a3      	movs	r5, #163	@ 0xa3
 8005f64:	6013      	str	r3, [r2, #0]
 8005f66:	e793      	b.n	8005e90 <__gethex+0xf8>
 8005f68:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8005f6c:	2a2e      	cmp	r2, #46	@ 0x2e
 8005f6e:	d012      	beq.n	8005f96 <__gethex+0x1fe>
 8005f70:	2b20      	cmp	r3, #32
 8005f72:	d104      	bne.n	8005f7e <__gethex+0x1e6>
 8005f74:	f845 bb04 	str.w	fp, [r5], #4
 8005f78:	f04f 0b00 	mov.w	fp, #0
 8005f7c:	465b      	mov	r3, fp
 8005f7e:	7830      	ldrb	r0, [r6, #0]
 8005f80:	9303      	str	r3, [sp, #12]
 8005f82:	f7ff fef4 	bl	8005d6e <__hexdig_fun>
 8005f86:	9b03      	ldr	r3, [sp, #12]
 8005f88:	f000 000f 	and.w	r0, r0, #15
 8005f8c:	4098      	lsls	r0, r3
 8005f8e:	ea4b 0b00 	orr.w	fp, fp, r0
 8005f92:	3304      	adds	r3, #4
 8005f94:	e7ae      	b.n	8005ef4 <__gethex+0x15c>
 8005f96:	45b1      	cmp	r9, r6
 8005f98:	d8ea      	bhi.n	8005f70 <__gethex+0x1d8>
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	4630      	mov	r0, r6
 8005f9e:	492a      	ldr	r1, [pc, #168]	@ (8006048 <__gethex+0x2b0>)
 8005fa0:	9303      	str	r3, [sp, #12]
 8005fa2:	f7fe fe9e 	bl	8004ce2 <strncmp>
 8005fa6:	9b03      	ldr	r3, [sp, #12]
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d1e1      	bne.n	8005f70 <__gethex+0x1d8>
 8005fac:	e7a2      	b.n	8005ef4 <__gethex+0x15c>
 8005fae:	4620      	mov	r0, r4
 8005fb0:	1ea9      	subs	r1, r5, #2
 8005fb2:	f000 ff0a 	bl	8006dca <__any_on>
 8005fb6:	2800      	cmp	r0, #0
 8005fb8:	d0c2      	beq.n	8005f40 <__gethex+0x1a8>
 8005fba:	f04f 0903 	mov.w	r9, #3
 8005fbe:	e7c1      	b.n	8005f44 <__gethex+0x1ac>
 8005fc0:	da09      	bge.n	8005fd6 <__gethex+0x23e>
 8005fc2:	1b75      	subs	r5, r6, r5
 8005fc4:	4621      	mov	r1, r4
 8005fc6:	462a      	mov	r2, r5
 8005fc8:	9801      	ldr	r0, [sp, #4]
 8005fca:	f000 fccf 	bl	800696c <__lshift>
 8005fce:	4604      	mov	r4, r0
 8005fd0:	1b7f      	subs	r7, r7, r5
 8005fd2:	f100 0a14 	add.w	sl, r0, #20
 8005fd6:	f04f 0900 	mov.w	r9, #0
 8005fda:	e7b8      	b.n	8005f4e <__gethex+0x1b6>
 8005fdc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005fe0:	42bd      	cmp	r5, r7
 8005fe2:	dd6f      	ble.n	80060c4 <__gethex+0x32c>
 8005fe4:	1bed      	subs	r5, r5, r7
 8005fe6:	42ae      	cmp	r6, r5
 8005fe8:	dc34      	bgt.n	8006054 <__gethex+0x2bc>
 8005fea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d022      	beq.n	8006038 <__gethex+0x2a0>
 8005ff2:	2b03      	cmp	r3, #3
 8005ff4:	d024      	beq.n	8006040 <__gethex+0x2a8>
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d115      	bne.n	8006026 <__gethex+0x28e>
 8005ffa:	42ae      	cmp	r6, r5
 8005ffc:	d113      	bne.n	8006026 <__gethex+0x28e>
 8005ffe:	2e01      	cmp	r6, #1
 8006000:	d10b      	bne.n	800601a <__gethex+0x282>
 8006002:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006006:	9a02      	ldr	r2, [sp, #8]
 8006008:	2562      	movs	r5, #98	@ 0x62
 800600a:	6013      	str	r3, [r2, #0]
 800600c:	2301      	movs	r3, #1
 800600e:	6123      	str	r3, [r4, #16]
 8006010:	f8ca 3000 	str.w	r3, [sl]
 8006014:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006016:	601c      	str	r4, [r3, #0]
 8006018:	e73a      	b.n	8005e90 <__gethex+0xf8>
 800601a:	4620      	mov	r0, r4
 800601c:	1e71      	subs	r1, r6, #1
 800601e:	f000 fed4 	bl	8006dca <__any_on>
 8006022:	2800      	cmp	r0, #0
 8006024:	d1ed      	bne.n	8006002 <__gethex+0x26a>
 8006026:	4621      	mov	r1, r4
 8006028:	9801      	ldr	r0, [sp, #4]
 800602a:	f000 fa8f 	bl	800654c <_Bfree>
 800602e:	2300      	movs	r3, #0
 8006030:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006032:	2550      	movs	r5, #80	@ 0x50
 8006034:	6013      	str	r3, [r2, #0]
 8006036:	e72b      	b.n	8005e90 <__gethex+0xf8>
 8006038:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1f3      	bne.n	8006026 <__gethex+0x28e>
 800603e:	e7e0      	b.n	8006002 <__gethex+0x26a>
 8006040:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1dd      	bne.n	8006002 <__gethex+0x26a>
 8006046:	e7ee      	b.n	8006026 <__gethex+0x28e>
 8006048:	080075fa 	.word	0x080075fa
 800604c:	0800774a 	.word	0x0800774a
 8006050:	0800775b 	.word	0x0800775b
 8006054:	1e6f      	subs	r7, r5, #1
 8006056:	f1b9 0f00 	cmp.w	r9, #0
 800605a:	d130      	bne.n	80060be <__gethex+0x326>
 800605c:	b127      	cbz	r7, 8006068 <__gethex+0x2d0>
 800605e:	4639      	mov	r1, r7
 8006060:	4620      	mov	r0, r4
 8006062:	f000 feb2 	bl	8006dca <__any_on>
 8006066:	4681      	mov	r9, r0
 8006068:	2301      	movs	r3, #1
 800606a:	4629      	mov	r1, r5
 800606c:	1b76      	subs	r6, r6, r5
 800606e:	2502      	movs	r5, #2
 8006070:	117a      	asrs	r2, r7, #5
 8006072:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8006076:	f007 071f 	and.w	r7, r7, #31
 800607a:	40bb      	lsls	r3, r7
 800607c:	4213      	tst	r3, r2
 800607e:	4620      	mov	r0, r4
 8006080:	bf18      	it	ne
 8006082:	f049 0902 	orrne.w	r9, r9, #2
 8006086:	f7ff fe1f 	bl	8005cc8 <rshift>
 800608a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800608e:	f1b9 0f00 	cmp.w	r9, #0
 8006092:	d047      	beq.n	8006124 <__gethex+0x38c>
 8006094:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006098:	2b02      	cmp	r3, #2
 800609a:	d015      	beq.n	80060c8 <__gethex+0x330>
 800609c:	2b03      	cmp	r3, #3
 800609e:	d017      	beq.n	80060d0 <__gethex+0x338>
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d109      	bne.n	80060b8 <__gethex+0x320>
 80060a4:	f019 0f02 	tst.w	r9, #2
 80060a8:	d006      	beq.n	80060b8 <__gethex+0x320>
 80060aa:	f8da 3000 	ldr.w	r3, [sl]
 80060ae:	ea49 0903 	orr.w	r9, r9, r3
 80060b2:	f019 0f01 	tst.w	r9, #1
 80060b6:	d10e      	bne.n	80060d6 <__gethex+0x33e>
 80060b8:	f045 0510 	orr.w	r5, r5, #16
 80060bc:	e032      	b.n	8006124 <__gethex+0x38c>
 80060be:	f04f 0901 	mov.w	r9, #1
 80060c2:	e7d1      	b.n	8006068 <__gethex+0x2d0>
 80060c4:	2501      	movs	r5, #1
 80060c6:	e7e2      	b.n	800608e <__gethex+0x2f6>
 80060c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80060ca:	f1c3 0301 	rsb	r3, r3, #1
 80060ce:	930f      	str	r3, [sp, #60]	@ 0x3c
 80060d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d0f0      	beq.n	80060b8 <__gethex+0x320>
 80060d6:	f04f 0c00 	mov.w	ip, #0
 80060da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80060de:	f104 0314 	add.w	r3, r4, #20
 80060e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80060e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80060ea:	4618      	mov	r0, r3
 80060ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80060f0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80060f4:	d01b      	beq.n	800612e <__gethex+0x396>
 80060f6:	3201      	adds	r2, #1
 80060f8:	6002      	str	r2, [r0, #0]
 80060fa:	2d02      	cmp	r5, #2
 80060fc:	f104 0314 	add.w	r3, r4, #20
 8006100:	d13c      	bne.n	800617c <__gethex+0x3e4>
 8006102:	f8d8 2000 	ldr.w	r2, [r8]
 8006106:	3a01      	subs	r2, #1
 8006108:	42b2      	cmp	r2, r6
 800610a:	d109      	bne.n	8006120 <__gethex+0x388>
 800610c:	2201      	movs	r2, #1
 800610e:	1171      	asrs	r1, r6, #5
 8006110:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006114:	f006 061f 	and.w	r6, r6, #31
 8006118:	fa02 f606 	lsl.w	r6, r2, r6
 800611c:	421e      	tst	r6, r3
 800611e:	d13a      	bne.n	8006196 <__gethex+0x3fe>
 8006120:	f045 0520 	orr.w	r5, r5, #32
 8006124:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006126:	601c      	str	r4, [r3, #0]
 8006128:	9b02      	ldr	r3, [sp, #8]
 800612a:	601f      	str	r7, [r3, #0]
 800612c:	e6b0      	b.n	8005e90 <__gethex+0xf8>
 800612e:	4299      	cmp	r1, r3
 8006130:	f843 cc04 	str.w	ip, [r3, #-4]
 8006134:	d8d9      	bhi.n	80060ea <__gethex+0x352>
 8006136:	68a3      	ldr	r3, [r4, #8]
 8006138:	459b      	cmp	fp, r3
 800613a:	db17      	blt.n	800616c <__gethex+0x3d4>
 800613c:	6861      	ldr	r1, [r4, #4]
 800613e:	9801      	ldr	r0, [sp, #4]
 8006140:	3101      	adds	r1, #1
 8006142:	f000 f9c3 	bl	80064cc <_Balloc>
 8006146:	4681      	mov	r9, r0
 8006148:	b918      	cbnz	r0, 8006152 <__gethex+0x3ba>
 800614a:	4602      	mov	r2, r0
 800614c:	2184      	movs	r1, #132	@ 0x84
 800614e:	4b19      	ldr	r3, [pc, #100]	@ (80061b4 <__gethex+0x41c>)
 8006150:	e6c5      	b.n	8005ede <__gethex+0x146>
 8006152:	6922      	ldr	r2, [r4, #16]
 8006154:	f104 010c 	add.w	r1, r4, #12
 8006158:	3202      	adds	r2, #2
 800615a:	0092      	lsls	r2, r2, #2
 800615c:	300c      	adds	r0, #12
 800615e:	f7fe fedc 	bl	8004f1a <memcpy>
 8006162:	4621      	mov	r1, r4
 8006164:	9801      	ldr	r0, [sp, #4]
 8006166:	f000 f9f1 	bl	800654c <_Bfree>
 800616a:	464c      	mov	r4, r9
 800616c:	6923      	ldr	r3, [r4, #16]
 800616e:	1c5a      	adds	r2, r3, #1
 8006170:	6122      	str	r2, [r4, #16]
 8006172:	2201      	movs	r2, #1
 8006174:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006178:	615a      	str	r2, [r3, #20]
 800617a:	e7be      	b.n	80060fa <__gethex+0x362>
 800617c:	6922      	ldr	r2, [r4, #16]
 800617e:	455a      	cmp	r2, fp
 8006180:	dd0b      	ble.n	800619a <__gethex+0x402>
 8006182:	2101      	movs	r1, #1
 8006184:	4620      	mov	r0, r4
 8006186:	f7ff fd9f 	bl	8005cc8 <rshift>
 800618a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800618e:	3701      	adds	r7, #1
 8006190:	42bb      	cmp	r3, r7
 8006192:	f6ff aee0 	blt.w	8005f56 <__gethex+0x1be>
 8006196:	2501      	movs	r5, #1
 8006198:	e7c2      	b.n	8006120 <__gethex+0x388>
 800619a:	f016 061f 	ands.w	r6, r6, #31
 800619e:	d0fa      	beq.n	8006196 <__gethex+0x3fe>
 80061a0:	4453      	add	r3, sl
 80061a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80061a6:	f000 fa83 	bl	80066b0 <__hi0bits>
 80061aa:	f1c6 0620 	rsb	r6, r6, #32
 80061ae:	42b0      	cmp	r0, r6
 80061b0:	dbe7      	blt.n	8006182 <__gethex+0x3ea>
 80061b2:	e7f0      	b.n	8006196 <__gethex+0x3fe>
 80061b4:	0800774a 	.word	0x0800774a

080061b8 <L_shift>:
 80061b8:	f1c2 0208 	rsb	r2, r2, #8
 80061bc:	0092      	lsls	r2, r2, #2
 80061be:	b570      	push	{r4, r5, r6, lr}
 80061c0:	f1c2 0620 	rsb	r6, r2, #32
 80061c4:	6843      	ldr	r3, [r0, #4]
 80061c6:	6804      	ldr	r4, [r0, #0]
 80061c8:	fa03 f506 	lsl.w	r5, r3, r6
 80061cc:	432c      	orrs	r4, r5
 80061ce:	40d3      	lsrs	r3, r2
 80061d0:	6004      	str	r4, [r0, #0]
 80061d2:	f840 3f04 	str.w	r3, [r0, #4]!
 80061d6:	4288      	cmp	r0, r1
 80061d8:	d3f4      	bcc.n	80061c4 <L_shift+0xc>
 80061da:	bd70      	pop	{r4, r5, r6, pc}

080061dc <__match>:
 80061dc:	b530      	push	{r4, r5, lr}
 80061de:	6803      	ldr	r3, [r0, #0]
 80061e0:	3301      	adds	r3, #1
 80061e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061e6:	b914      	cbnz	r4, 80061ee <__match+0x12>
 80061e8:	6003      	str	r3, [r0, #0]
 80061ea:	2001      	movs	r0, #1
 80061ec:	bd30      	pop	{r4, r5, pc}
 80061ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061f2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80061f6:	2d19      	cmp	r5, #25
 80061f8:	bf98      	it	ls
 80061fa:	3220      	addls	r2, #32
 80061fc:	42a2      	cmp	r2, r4
 80061fe:	d0f0      	beq.n	80061e2 <__match+0x6>
 8006200:	2000      	movs	r0, #0
 8006202:	e7f3      	b.n	80061ec <__match+0x10>

08006204 <__hexnan>:
 8006204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006208:	2500      	movs	r5, #0
 800620a:	680b      	ldr	r3, [r1, #0]
 800620c:	4682      	mov	sl, r0
 800620e:	115e      	asrs	r6, r3, #5
 8006210:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006214:	f013 031f 	ands.w	r3, r3, #31
 8006218:	bf18      	it	ne
 800621a:	3604      	addne	r6, #4
 800621c:	1f37      	subs	r7, r6, #4
 800621e:	4690      	mov	r8, r2
 8006220:	46b9      	mov	r9, r7
 8006222:	463c      	mov	r4, r7
 8006224:	46ab      	mov	fp, r5
 8006226:	b087      	sub	sp, #28
 8006228:	6801      	ldr	r1, [r0, #0]
 800622a:	9301      	str	r3, [sp, #4]
 800622c:	f846 5c04 	str.w	r5, [r6, #-4]
 8006230:	9502      	str	r5, [sp, #8]
 8006232:	784a      	ldrb	r2, [r1, #1]
 8006234:	1c4b      	adds	r3, r1, #1
 8006236:	9303      	str	r3, [sp, #12]
 8006238:	b342      	cbz	r2, 800628c <__hexnan+0x88>
 800623a:	4610      	mov	r0, r2
 800623c:	9105      	str	r1, [sp, #20]
 800623e:	9204      	str	r2, [sp, #16]
 8006240:	f7ff fd95 	bl	8005d6e <__hexdig_fun>
 8006244:	2800      	cmp	r0, #0
 8006246:	d151      	bne.n	80062ec <__hexnan+0xe8>
 8006248:	9a04      	ldr	r2, [sp, #16]
 800624a:	9905      	ldr	r1, [sp, #20]
 800624c:	2a20      	cmp	r2, #32
 800624e:	d818      	bhi.n	8006282 <__hexnan+0x7e>
 8006250:	9b02      	ldr	r3, [sp, #8]
 8006252:	459b      	cmp	fp, r3
 8006254:	dd13      	ble.n	800627e <__hexnan+0x7a>
 8006256:	454c      	cmp	r4, r9
 8006258:	d206      	bcs.n	8006268 <__hexnan+0x64>
 800625a:	2d07      	cmp	r5, #7
 800625c:	dc04      	bgt.n	8006268 <__hexnan+0x64>
 800625e:	462a      	mov	r2, r5
 8006260:	4649      	mov	r1, r9
 8006262:	4620      	mov	r0, r4
 8006264:	f7ff ffa8 	bl	80061b8 <L_shift>
 8006268:	4544      	cmp	r4, r8
 800626a:	d952      	bls.n	8006312 <__hexnan+0x10e>
 800626c:	2300      	movs	r3, #0
 800626e:	f1a4 0904 	sub.w	r9, r4, #4
 8006272:	f844 3c04 	str.w	r3, [r4, #-4]
 8006276:	461d      	mov	r5, r3
 8006278:	464c      	mov	r4, r9
 800627a:	f8cd b008 	str.w	fp, [sp, #8]
 800627e:	9903      	ldr	r1, [sp, #12]
 8006280:	e7d7      	b.n	8006232 <__hexnan+0x2e>
 8006282:	2a29      	cmp	r2, #41	@ 0x29
 8006284:	d157      	bne.n	8006336 <__hexnan+0x132>
 8006286:	3102      	adds	r1, #2
 8006288:	f8ca 1000 	str.w	r1, [sl]
 800628c:	f1bb 0f00 	cmp.w	fp, #0
 8006290:	d051      	beq.n	8006336 <__hexnan+0x132>
 8006292:	454c      	cmp	r4, r9
 8006294:	d206      	bcs.n	80062a4 <__hexnan+0xa0>
 8006296:	2d07      	cmp	r5, #7
 8006298:	dc04      	bgt.n	80062a4 <__hexnan+0xa0>
 800629a:	462a      	mov	r2, r5
 800629c:	4649      	mov	r1, r9
 800629e:	4620      	mov	r0, r4
 80062a0:	f7ff ff8a 	bl	80061b8 <L_shift>
 80062a4:	4544      	cmp	r4, r8
 80062a6:	d936      	bls.n	8006316 <__hexnan+0x112>
 80062a8:	4623      	mov	r3, r4
 80062aa:	f1a8 0204 	sub.w	r2, r8, #4
 80062ae:	f853 1b04 	ldr.w	r1, [r3], #4
 80062b2:	429f      	cmp	r7, r3
 80062b4:	f842 1f04 	str.w	r1, [r2, #4]!
 80062b8:	d2f9      	bcs.n	80062ae <__hexnan+0xaa>
 80062ba:	1b3b      	subs	r3, r7, r4
 80062bc:	f023 0303 	bic.w	r3, r3, #3
 80062c0:	3304      	adds	r3, #4
 80062c2:	3401      	adds	r4, #1
 80062c4:	3e03      	subs	r6, #3
 80062c6:	42b4      	cmp	r4, r6
 80062c8:	bf88      	it	hi
 80062ca:	2304      	movhi	r3, #4
 80062cc:	2200      	movs	r2, #0
 80062ce:	4443      	add	r3, r8
 80062d0:	f843 2b04 	str.w	r2, [r3], #4
 80062d4:	429f      	cmp	r7, r3
 80062d6:	d2fb      	bcs.n	80062d0 <__hexnan+0xcc>
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	b91b      	cbnz	r3, 80062e4 <__hexnan+0xe0>
 80062dc:	4547      	cmp	r7, r8
 80062de:	d128      	bne.n	8006332 <__hexnan+0x12e>
 80062e0:	2301      	movs	r3, #1
 80062e2:	603b      	str	r3, [r7, #0]
 80062e4:	2005      	movs	r0, #5
 80062e6:	b007      	add	sp, #28
 80062e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ec:	3501      	adds	r5, #1
 80062ee:	2d08      	cmp	r5, #8
 80062f0:	f10b 0b01 	add.w	fp, fp, #1
 80062f4:	dd06      	ble.n	8006304 <__hexnan+0x100>
 80062f6:	4544      	cmp	r4, r8
 80062f8:	d9c1      	bls.n	800627e <__hexnan+0x7a>
 80062fa:	2300      	movs	r3, #0
 80062fc:	2501      	movs	r5, #1
 80062fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8006302:	3c04      	subs	r4, #4
 8006304:	6822      	ldr	r2, [r4, #0]
 8006306:	f000 000f 	and.w	r0, r0, #15
 800630a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800630e:	6020      	str	r0, [r4, #0]
 8006310:	e7b5      	b.n	800627e <__hexnan+0x7a>
 8006312:	2508      	movs	r5, #8
 8006314:	e7b3      	b.n	800627e <__hexnan+0x7a>
 8006316:	9b01      	ldr	r3, [sp, #4]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d0dd      	beq.n	80062d8 <__hexnan+0xd4>
 800631c:	f04f 32ff 	mov.w	r2, #4294967295
 8006320:	f1c3 0320 	rsb	r3, r3, #32
 8006324:	40da      	lsrs	r2, r3
 8006326:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800632a:	4013      	ands	r3, r2
 800632c:	f846 3c04 	str.w	r3, [r6, #-4]
 8006330:	e7d2      	b.n	80062d8 <__hexnan+0xd4>
 8006332:	3f04      	subs	r7, #4
 8006334:	e7d0      	b.n	80062d8 <__hexnan+0xd4>
 8006336:	2004      	movs	r0, #4
 8006338:	e7d5      	b.n	80062e6 <__hexnan+0xe2>
	...

0800633c <malloc>:
 800633c:	4b02      	ldr	r3, [pc, #8]	@ (8006348 <malloc+0xc>)
 800633e:	4601      	mov	r1, r0
 8006340:	6818      	ldr	r0, [r3, #0]
 8006342:	f000 b825 	b.w	8006390 <_malloc_r>
 8006346:	bf00      	nop
 8006348:	20000184 	.word	0x20000184

0800634c <sbrk_aligned>:
 800634c:	b570      	push	{r4, r5, r6, lr}
 800634e:	4e0f      	ldr	r6, [pc, #60]	@ (800638c <sbrk_aligned+0x40>)
 8006350:	460c      	mov	r4, r1
 8006352:	6831      	ldr	r1, [r6, #0]
 8006354:	4605      	mov	r5, r0
 8006356:	b911      	cbnz	r1, 800635e <sbrk_aligned+0x12>
 8006358:	f000 fff2 	bl	8007340 <_sbrk_r>
 800635c:	6030      	str	r0, [r6, #0]
 800635e:	4621      	mov	r1, r4
 8006360:	4628      	mov	r0, r5
 8006362:	f000 ffed 	bl	8007340 <_sbrk_r>
 8006366:	1c43      	adds	r3, r0, #1
 8006368:	d103      	bne.n	8006372 <sbrk_aligned+0x26>
 800636a:	f04f 34ff 	mov.w	r4, #4294967295
 800636e:	4620      	mov	r0, r4
 8006370:	bd70      	pop	{r4, r5, r6, pc}
 8006372:	1cc4      	adds	r4, r0, #3
 8006374:	f024 0403 	bic.w	r4, r4, #3
 8006378:	42a0      	cmp	r0, r4
 800637a:	d0f8      	beq.n	800636e <sbrk_aligned+0x22>
 800637c:	1a21      	subs	r1, r4, r0
 800637e:	4628      	mov	r0, r5
 8006380:	f000 ffde 	bl	8007340 <_sbrk_r>
 8006384:	3001      	adds	r0, #1
 8006386:	d1f2      	bne.n	800636e <sbrk_aligned+0x22>
 8006388:	e7ef      	b.n	800636a <sbrk_aligned+0x1e>
 800638a:	bf00      	nop
 800638c:	2000046c 	.word	0x2000046c

08006390 <_malloc_r>:
 8006390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006394:	1ccd      	adds	r5, r1, #3
 8006396:	f025 0503 	bic.w	r5, r5, #3
 800639a:	3508      	adds	r5, #8
 800639c:	2d0c      	cmp	r5, #12
 800639e:	bf38      	it	cc
 80063a0:	250c      	movcc	r5, #12
 80063a2:	2d00      	cmp	r5, #0
 80063a4:	4606      	mov	r6, r0
 80063a6:	db01      	blt.n	80063ac <_malloc_r+0x1c>
 80063a8:	42a9      	cmp	r1, r5
 80063aa:	d904      	bls.n	80063b6 <_malloc_r+0x26>
 80063ac:	230c      	movs	r3, #12
 80063ae:	6033      	str	r3, [r6, #0]
 80063b0:	2000      	movs	r0, #0
 80063b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800648c <_malloc_r+0xfc>
 80063ba:	f000 f87b 	bl	80064b4 <__malloc_lock>
 80063be:	f8d8 3000 	ldr.w	r3, [r8]
 80063c2:	461c      	mov	r4, r3
 80063c4:	bb44      	cbnz	r4, 8006418 <_malloc_r+0x88>
 80063c6:	4629      	mov	r1, r5
 80063c8:	4630      	mov	r0, r6
 80063ca:	f7ff ffbf 	bl	800634c <sbrk_aligned>
 80063ce:	1c43      	adds	r3, r0, #1
 80063d0:	4604      	mov	r4, r0
 80063d2:	d158      	bne.n	8006486 <_malloc_r+0xf6>
 80063d4:	f8d8 4000 	ldr.w	r4, [r8]
 80063d8:	4627      	mov	r7, r4
 80063da:	2f00      	cmp	r7, #0
 80063dc:	d143      	bne.n	8006466 <_malloc_r+0xd6>
 80063de:	2c00      	cmp	r4, #0
 80063e0:	d04b      	beq.n	800647a <_malloc_r+0xea>
 80063e2:	6823      	ldr	r3, [r4, #0]
 80063e4:	4639      	mov	r1, r7
 80063e6:	4630      	mov	r0, r6
 80063e8:	eb04 0903 	add.w	r9, r4, r3
 80063ec:	f000 ffa8 	bl	8007340 <_sbrk_r>
 80063f0:	4581      	cmp	r9, r0
 80063f2:	d142      	bne.n	800647a <_malloc_r+0xea>
 80063f4:	6821      	ldr	r1, [r4, #0]
 80063f6:	4630      	mov	r0, r6
 80063f8:	1a6d      	subs	r5, r5, r1
 80063fa:	4629      	mov	r1, r5
 80063fc:	f7ff ffa6 	bl	800634c <sbrk_aligned>
 8006400:	3001      	adds	r0, #1
 8006402:	d03a      	beq.n	800647a <_malloc_r+0xea>
 8006404:	6823      	ldr	r3, [r4, #0]
 8006406:	442b      	add	r3, r5
 8006408:	6023      	str	r3, [r4, #0]
 800640a:	f8d8 3000 	ldr.w	r3, [r8]
 800640e:	685a      	ldr	r2, [r3, #4]
 8006410:	bb62      	cbnz	r2, 800646c <_malloc_r+0xdc>
 8006412:	f8c8 7000 	str.w	r7, [r8]
 8006416:	e00f      	b.n	8006438 <_malloc_r+0xa8>
 8006418:	6822      	ldr	r2, [r4, #0]
 800641a:	1b52      	subs	r2, r2, r5
 800641c:	d420      	bmi.n	8006460 <_malloc_r+0xd0>
 800641e:	2a0b      	cmp	r2, #11
 8006420:	d917      	bls.n	8006452 <_malloc_r+0xc2>
 8006422:	1961      	adds	r1, r4, r5
 8006424:	42a3      	cmp	r3, r4
 8006426:	6025      	str	r5, [r4, #0]
 8006428:	bf18      	it	ne
 800642a:	6059      	strne	r1, [r3, #4]
 800642c:	6863      	ldr	r3, [r4, #4]
 800642e:	bf08      	it	eq
 8006430:	f8c8 1000 	streq.w	r1, [r8]
 8006434:	5162      	str	r2, [r4, r5]
 8006436:	604b      	str	r3, [r1, #4]
 8006438:	4630      	mov	r0, r6
 800643a:	f000 f841 	bl	80064c0 <__malloc_unlock>
 800643e:	f104 000b 	add.w	r0, r4, #11
 8006442:	1d23      	adds	r3, r4, #4
 8006444:	f020 0007 	bic.w	r0, r0, #7
 8006448:	1ac2      	subs	r2, r0, r3
 800644a:	bf1c      	itt	ne
 800644c:	1a1b      	subne	r3, r3, r0
 800644e:	50a3      	strne	r3, [r4, r2]
 8006450:	e7af      	b.n	80063b2 <_malloc_r+0x22>
 8006452:	6862      	ldr	r2, [r4, #4]
 8006454:	42a3      	cmp	r3, r4
 8006456:	bf0c      	ite	eq
 8006458:	f8c8 2000 	streq.w	r2, [r8]
 800645c:	605a      	strne	r2, [r3, #4]
 800645e:	e7eb      	b.n	8006438 <_malloc_r+0xa8>
 8006460:	4623      	mov	r3, r4
 8006462:	6864      	ldr	r4, [r4, #4]
 8006464:	e7ae      	b.n	80063c4 <_malloc_r+0x34>
 8006466:	463c      	mov	r4, r7
 8006468:	687f      	ldr	r7, [r7, #4]
 800646a:	e7b6      	b.n	80063da <_malloc_r+0x4a>
 800646c:	461a      	mov	r2, r3
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	42a3      	cmp	r3, r4
 8006472:	d1fb      	bne.n	800646c <_malloc_r+0xdc>
 8006474:	2300      	movs	r3, #0
 8006476:	6053      	str	r3, [r2, #4]
 8006478:	e7de      	b.n	8006438 <_malloc_r+0xa8>
 800647a:	230c      	movs	r3, #12
 800647c:	4630      	mov	r0, r6
 800647e:	6033      	str	r3, [r6, #0]
 8006480:	f000 f81e 	bl	80064c0 <__malloc_unlock>
 8006484:	e794      	b.n	80063b0 <_malloc_r+0x20>
 8006486:	6005      	str	r5, [r0, #0]
 8006488:	e7d6      	b.n	8006438 <_malloc_r+0xa8>
 800648a:	bf00      	nop
 800648c:	20000470 	.word	0x20000470

08006490 <__ascii_mbtowc>:
 8006490:	b082      	sub	sp, #8
 8006492:	b901      	cbnz	r1, 8006496 <__ascii_mbtowc+0x6>
 8006494:	a901      	add	r1, sp, #4
 8006496:	b142      	cbz	r2, 80064aa <__ascii_mbtowc+0x1a>
 8006498:	b14b      	cbz	r3, 80064ae <__ascii_mbtowc+0x1e>
 800649a:	7813      	ldrb	r3, [r2, #0]
 800649c:	600b      	str	r3, [r1, #0]
 800649e:	7812      	ldrb	r2, [r2, #0]
 80064a0:	1e10      	subs	r0, r2, #0
 80064a2:	bf18      	it	ne
 80064a4:	2001      	movne	r0, #1
 80064a6:	b002      	add	sp, #8
 80064a8:	4770      	bx	lr
 80064aa:	4610      	mov	r0, r2
 80064ac:	e7fb      	b.n	80064a6 <__ascii_mbtowc+0x16>
 80064ae:	f06f 0001 	mvn.w	r0, #1
 80064b2:	e7f8      	b.n	80064a6 <__ascii_mbtowc+0x16>

080064b4 <__malloc_lock>:
 80064b4:	4801      	ldr	r0, [pc, #4]	@ (80064bc <__malloc_lock+0x8>)
 80064b6:	f7fe bd20 	b.w	8004efa <__retarget_lock_acquire_recursive>
 80064ba:	bf00      	nop
 80064bc:	20000468 	.word	0x20000468

080064c0 <__malloc_unlock>:
 80064c0:	4801      	ldr	r0, [pc, #4]	@ (80064c8 <__malloc_unlock+0x8>)
 80064c2:	f7fe bd1b 	b.w	8004efc <__retarget_lock_release_recursive>
 80064c6:	bf00      	nop
 80064c8:	20000468 	.word	0x20000468

080064cc <_Balloc>:
 80064cc:	b570      	push	{r4, r5, r6, lr}
 80064ce:	69c6      	ldr	r6, [r0, #28]
 80064d0:	4604      	mov	r4, r0
 80064d2:	460d      	mov	r5, r1
 80064d4:	b976      	cbnz	r6, 80064f4 <_Balloc+0x28>
 80064d6:	2010      	movs	r0, #16
 80064d8:	f7ff ff30 	bl	800633c <malloc>
 80064dc:	4602      	mov	r2, r0
 80064de:	61e0      	str	r0, [r4, #28]
 80064e0:	b920      	cbnz	r0, 80064ec <_Balloc+0x20>
 80064e2:	216b      	movs	r1, #107	@ 0x6b
 80064e4:	4b17      	ldr	r3, [pc, #92]	@ (8006544 <_Balloc+0x78>)
 80064e6:	4818      	ldr	r0, [pc, #96]	@ (8006548 <_Balloc+0x7c>)
 80064e8:	f7fe fd2c 	bl	8004f44 <__assert_func>
 80064ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064f0:	6006      	str	r6, [r0, #0]
 80064f2:	60c6      	str	r6, [r0, #12]
 80064f4:	69e6      	ldr	r6, [r4, #28]
 80064f6:	68f3      	ldr	r3, [r6, #12]
 80064f8:	b183      	cbz	r3, 800651c <_Balloc+0x50>
 80064fa:	69e3      	ldr	r3, [r4, #28]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006502:	b9b8      	cbnz	r0, 8006534 <_Balloc+0x68>
 8006504:	2101      	movs	r1, #1
 8006506:	fa01 f605 	lsl.w	r6, r1, r5
 800650a:	1d72      	adds	r2, r6, #5
 800650c:	4620      	mov	r0, r4
 800650e:	0092      	lsls	r2, r2, #2
 8006510:	f000 ff2d 	bl	800736e <_calloc_r>
 8006514:	b160      	cbz	r0, 8006530 <_Balloc+0x64>
 8006516:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800651a:	e00e      	b.n	800653a <_Balloc+0x6e>
 800651c:	2221      	movs	r2, #33	@ 0x21
 800651e:	2104      	movs	r1, #4
 8006520:	4620      	mov	r0, r4
 8006522:	f000 ff24 	bl	800736e <_calloc_r>
 8006526:	69e3      	ldr	r3, [r4, #28]
 8006528:	60f0      	str	r0, [r6, #12]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e4      	bne.n	80064fa <_Balloc+0x2e>
 8006530:	2000      	movs	r0, #0
 8006532:	bd70      	pop	{r4, r5, r6, pc}
 8006534:	6802      	ldr	r2, [r0, #0]
 8006536:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800653a:	2300      	movs	r3, #0
 800653c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006540:	e7f7      	b.n	8006532 <_Balloc+0x66>
 8006542:	bf00      	nop
 8006544:	08007630 	.word	0x08007630
 8006548:	080077bb 	.word	0x080077bb

0800654c <_Bfree>:
 800654c:	b570      	push	{r4, r5, r6, lr}
 800654e:	69c6      	ldr	r6, [r0, #28]
 8006550:	4605      	mov	r5, r0
 8006552:	460c      	mov	r4, r1
 8006554:	b976      	cbnz	r6, 8006574 <_Bfree+0x28>
 8006556:	2010      	movs	r0, #16
 8006558:	f7ff fef0 	bl	800633c <malloc>
 800655c:	4602      	mov	r2, r0
 800655e:	61e8      	str	r0, [r5, #28]
 8006560:	b920      	cbnz	r0, 800656c <_Bfree+0x20>
 8006562:	218f      	movs	r1, #143	@ 0x8f
 8006564:	4b08      	ldr	r3, [pc, #32]	@ (8006588 <_Bfree+0x3c>)
 8006566:	4809      	ldr	r0, [pc, #36]	@ (800658c <_Bfree+0x40>)
 8006568:	f7fe fcec 	bl	8004f44 <__assert_func>
 800656c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006570:	6006      	str	r6, [r0, #0]
 8006572:	60c6      	str	r6, [r0, #12]
 8006574:	b13c      	cbz	r4, 8006586 <_Bfree+0x3a>
 8006576:	69eb      	ldr	r3, [r5, #28]
 8006578:	6862      	ldr	r2, [r4, #4]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006580:	6021      	str	r1, [r4, #0]
 8006582:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006586:	bd70      	pop	{r4, r5, r6, pc}
 8006588:	08007630 	.word	0x08007630
 800658c:	080077bb 	.word	0x080077bb

08006590 <__multadd>:
 8006590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006594:	4607      	mov	r7, r0
 8006596:	460c      	mov	r4, r1
 8006598:	461e      	mov	r6, r3
 800659a:	2000      	movs	r0, #0
 800659c:	690d      	ldr	r5, [r1, #16]
 800659e:	f101 0c14 	add.w	ip, r1, #20
 80065a2:	f8dc 3000 	ldr.w	r3, [ip]
 80065a6:	3001      	adds	r0, #1
 80065a8:	b299      	uxth	r1, r3
 80065aa:	fb02 6101 	mla	r1, r2, r1, r6
 80065ae:	0c1e      	lsrs	r6, r3, #16
 80065b0:	0c0b      	lsrs	r3, r1, #16
 80065b2:	fb02 3306 	mla	r3, r2, r6, r3
 80065b6:	b289      	uxth	r1, r1
 80065b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80065bc:	4285      	cmp	r5, r0
 80065be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80065c2:	f84c 1b04 	str.w	r1, [ip], #4
 80065c6:	dcec      	bgt.n	80065a2 <__multadd+0x12>
 80065c8:	b30e      	cbz	r6, 800660e <__multadd+0x7e>
 80065ca:	68a3      	ldr	r3, [r4, #8]
 80065cc:	42ab      	cmp	r3, r5
 80065ce:	dc19      	bgt.n	8006604 <__multadd+0x74>
 80065d0:	6861      	ldr	r1, [r4, #4]
 80065d2:	4638      	mov	r0, r7
 80065d4:	3101      	adds	r1, #1
 80065d6:	f7ff ff79 	bl	80064cc <_Balloc>
 80065da:	4680      	mov	r8, r0
 80065dc:	b928      	cbnz	r0, 80065ea <__multadd+0x5a>
 80065de:	4602      	mov	r2, r0
 80065e0:	21ba      	movs	r1, #186	@ 0xba
 80065e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006614 <__multadd+0x84>)
 80065e4:	480c      	ldr	r0, [pc, #48]	@ (8006618 <__multadd+0x88>)
 80065e6:	f7fe fcad 	bl	8004f44 <__assert_func>
 80065ea:	6922      	ldr	r2, [r4, #16]
 80065ec:	f104 010c 	add.w	r1, r4, #12
 80065f0:	3202      	adds	r2, #2
 80065f2:	0092      	lsls	r2, r2, #2
 80065f4:	300c      	adds	r0, #12
 80065f6:	f7fe fc90 	bl	8004f1a <memcpy>
 80065fa:	4621      	mov	r1, r4
 80065fc:	4638      	mov	r0, r7
 80065fe:	f7ff ffa5 	bl	800654c <_Bfree>
 8006602:	4644      	mov	r4, r8
 8006604:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006608:	3501      	adds	r5, #1
 800660a:	615e      	str	r6, [r3, #20]
 800660c:	6125      	str	r5, [r4, #16]
 800660e:	4620      	mov	r0, r4
 8006610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006614:	0800774a 	.word	0x0800774a
 8006618:	080077bb 	.word	0x080077bb

0800661c <__s2b>:
 800661c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006620:	4615      	mov	r5, r2
 8006622:	2209      	movs	r2, #9
 8006624:	461f      	mov	r7, r3
 8006626:	3308      	adds	r3, #8
 8006628:	460c      	mov	r4, r1
 800662a:	fb93 f3f2 	sdiv	r3, r3, r2
 800662e:	4606      	mov	r6, r0
 8006630:	2201      	movs	r2, #1
 8006632:	2100      	movs	r1, #0
 8006634:	429a      	cmp	r2, r3
 8006636:	db09      	blt.n	800664c <__s2b+0x30>
 8006638:	4630      	mov	r0, r6
 800663a:	f7ff ff47 	bl	80064cc <_Balloc>
 800663e:	b940      	cbnz	r0, 8006652 <__s2b+0x36>
 8006640:	4602      	mov	r2, r0
 8006642:	21d3      	movs	r1, #211	@ 0xd3
 8006644:	4b18      	ldr	r3, [pc, #96]	@ (80066a8 <__s2b+0x8c>)
 8006646:	4819      	ldr	r0, [pc, #100]	@ (80066ac <__s2b+0x90>)
 8006648:	f7fe fc7c 	bl	8004f44 <__assert_func>
 800664c:	0052      	lsls	r2, r2, #1
 800664e:	3101      	adds	r1, #1
 8006650:	e7f0      	b.n	8006634 <__s2b+0x18>
 8006652:	9b08      	ldr	r3, [sp, #32]
 8006654:	2d09      	cmp	r5, #9
 8006656:	6143      	str	r3, [r0, #20]
 8006658:	f04f 0301 	mov.w	r3, #1
 800665c:	6103      	str	r3, [r0, #16]
 800665e:	dd16      	ble.n	800668e <__s2b+0x72>
 8006660:	f104 0909 	add.w	r9, r4, #9
 8006664:	46c8      	mov	r8, r9
 8006666:	442c      	add	r4, r5
 8006668:	f818 3b01 	ldrb.w	r3, [r8], #1
 800666c:	4601      	mov	r1, r0
 800666e:	220a      	movs	r2, #10
 8006670:	4630      	mov	r0, r6
 8006672:	3b30      	subs	r3, #48	@ 0x30
 8006674:	f7ff ff8c 	bl	8006590 <__multadd>
 8006678:	45a0      	cmp	r8, r4
 800667a:	d1f5      	bne.n	8006668 <__s2b+0x4c>
 800667c:	f1a5 0408 	sub.w	r4, r5, #8
 8006680:	444c      	add	r4, r9
 8006682:	1b2d      	subs	r5, r5, r4
 8006684:	1963      	adds	r3, r4, r5
 8006686:	42bb      	cmp	r3, r7
 8006688:	db04      	blt.n	8006694 <__s2b+0x78>
 800668a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800668e:	2509      	movs	r5, #9
 8006690:	340a      	adds	r4, #10
 8006692:	e7f6      	b.n	8006682 <__s2b+0x66>
 8006694:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006698:	4601      	mov	r1, r0
 800669a:	220a      	movs	r2, #10
 800669c:	4630      	mov	r0, r6
 800669e:	3b30      	subs	r3, #48	@ 0x30
 80066a0:	f7ff ff76 	bl	8006590 <__multadd>
 80066a4:	e7ee      	b.n	8006684 <__s2b+0x68>
 80066a6:	bf00      	nop
 80066a8:	0800774a 	.word	0x0800774a
 80066ac:	080077bb 	.word	0x080077bb

080066b0 <__hi0bits>:
 80066b0:	4603      	mov	r3, r0
 80066b2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80066b6:	bf3a      	itte	cc
 80066b8:	0403      	lslcc	r3, r0, #16
 80066ba:	2010      	movcc	r0, #16
 80066bc:	2000      	movcs	r0, #0
 80066be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066c2:	bf3c      	itt	cc
 80066c4:	021b      	lslcc	r3, r3, #8
 80066c6:	3008      	addcc	r0, #8
 80066c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066cc:	bf3c      	itt	cc
 80066ce:	011b      	lslcc	r3, r3, #4
 80066d0:	3004      	addcc	r0, #4
 80066d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066d6:	bf3c      	itt	cc
 80066d8:	009b      	lslcc	r3, r3, #2
 80066da:	3002      	addcc	r0, #2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	db05      	blt.n	80066ec <__hi0bits+0x3c>
 80066e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80066e4:	f100 0001 	add.w	r0, r0, #1
 80066e8:	bf08      	it	eq
 80066ea:	2020      	moveq	r0, #32
 80066ec:	4770      	bx	lr

080066ee <__lo0bits>:
 80066ee:	6803      	ldr	r3, [r0, #0]
 80066f0:	4602      	mov	r2, r0
 80066f2:	f013 0007 	ands.w	r0, r3, #7
 80066f6:	d00b      	beq.n	8006710 <__lo0bits+0x22>
 80066f8:	07d9      	lsls	r1, r3, #31
 80066fa:	d421      	bmi.n	8006740 <__lo0bits+0x52>
 80066fc:	0798      	lsls	r0, r3, #30
 80066fe:	bf49      	itett	mi
 8006700:	085b      	lsrmi	r3, r3, #1
 8006702:	089b      	lsrpl	r3, r3, #2
 8006704:	2001      	movmi	r0, #1
 8006706:	6013      	strmi	r3, [r2, #0]
 8006708:	bf5c      	itt	pl
 800670a:	2002      	movpl	r0, #2
 800670c:	6013      	strpl	r3, [r2, #0]
 800670e:	4770      	bx	lr
 8006710:	b299      	uxth	r1, r3
 8006712:	b909      	cbnz	r1, 8006718 <__lo0bits+0x2a>
 8006714:	2010      	movs	r0, #16
 8006716:	0c1b      	lsrs	r3, r3, #16
 8006718:	b2d9      	uxtb	r1, r3
 800671a:	b909      	cbnz	r1, 8006720 <__lo0bits+0x32>
 800671c:	3008      	adds	r0, #8
 800671e:	0a1b      	lsrs	r3, r3, #8
 8006720:	0719      	lsls	r1, r3, #28
 8006722:	bf04      	itt	eq
 8006724:	091b      	lsreq	r3, r3, #4
 8006726:	3004      	addeq	r0, #4
 8006728:	0799      	lsls	r1, r3, #30
 800672a:	bf04      	itt	eq
 800672c:	089b      	lsreq	r3, r3, #2
 800672e:	3002      	addeq	r0, #2
 8006730:	07d9      	lsls	r1, r3, #31
 8006732:	d403      	bmi.n	800673c <__lo0bits+0x4e>
 8006734:	085b      	lsrs	r3, r3, #1
 8006736:	f100 0001 	add.w	r0, r0, #1
 800673a:	d003      	beq.n	8006744 <__lo0bits+0x56>
 800673c:	6013      	str	r3, [r2, #0]
 800673e:	4770      	bx	lr
 8006740:	2000      	movs	r0, #0
 8006742:	4770      	bx	lr
 8006744:	2020      	movs	r0, #32
 8006746:	4770      	bx	lr

08006748 <__i2b>:
 8006748:	b510      	push	{r4, lr}
 800674a:	460c      	mov	r4, r1
 800674c:	2101      	movs	r1, #1
 800674e:	f7ff febd 	bl	80064cc <_Balloc>
 8006752:	4602      	mov	r2, r0
 8006754:	b928      	cbnz	r0, 8006762 <__i2b+0x1a>
 8006756:	f240 1145 	movw	r1, #325	@ 0x145
 800675a:	4b04      	ldr	r3, [pc, #16]	@ (800676c <__i2b+0x24>)
 800675c:	4804      	ldr	r0, [pc, #16]	@ (8006770 <__i2b+0x28>)
 800675e:	f7fe fbf1 	bl	8004f44 <__assert_func>
 8006762:	2301      	movs	r3, #1
 8006764:	6144      	str	r4, [r0, #20]
 8006766:	6103      	str	r3, [r0, #16]
 8006768:	bd10      	pop	{r4, pc}
 800676a:	bf00      	nop
 800676c:	0800774a 	.word	0x0800774a
 8006770:	080077bb 	.word	0x080077bb

08006774 <__multiply>:
 8006774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006778:	4617      	mov	r7, r2
 800677a:	690a      	ldr	r2, [r1, #16]
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	4689      	mov	r9, r1
 8006780:	429a      	cmp	r2, r3
 8006782:	bfa2      	ittt	ge
 8006784:	463b      	movge	r3, r7
 8006786:	460f      	movge	r7, r1
 8006788:	4699      	movge	r9, r3
 800678a:	693d      	ldr	r5, [r7, #16]
 800678c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	6879      	ldr	r1, [r7, #4]
 8006794:	eb05 060a 	add.w	r6, r5, sl
 8006798:	42b3      	cmp	r3, r6
 800679a:	b085      	sub	sp, #20
 800679c:	bfb8      	it	lt
 800679e:	3101      	addlt	r1, #1
 80067a0:	f7ff fe94 	bl	80064cc <_Balloc>
 80067a4:	b930      	cbnz	r0, 80067b4 <__multiply+0x40>
 80067a6:	4602      	mov	r2, r0
 80067a8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80067ac:	4b40      	ldr	r3, [pc, #256]	@ (80068b0 <__multiply+0x13c>)
 80067ae:	4841      	ldr	r0, [pc, #260]	@ (80068b4 <__multiply+0x140>)
 80067b0:	f7fe fbc8 	bl	8004f44 <__assert_func>
 80067b4:	f100 0414 	add.w	r4, r0, #20
 80067b8:	4623      	mov	r3, r4
 80067ba:	2200      	movs	r2, #0
 80067bc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80067c0:	4573      	cmp	r3, lr
 80067c2:	d320      	bcc.n	8006806 <__multiply+0x92>
 80067c4:	f107 0814 	add.w	r8, r7, #20
 80067c8:	f109 0114 	add.w	r1, r9, #20
 80067cc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80067d0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80067d4:	9302      	str	r3, [sp, #8]
 80067d6:	1beb      	subs	r3, r5, r7
 80067d8:	3b15      	subs	r3, #21
 80067da:	f023 0303 	bic.w	r3, r3, #3
 80067de:	3304      	adds	r3, #4
 80067e0:	3715      	adds	r7, #21
 80067e2:	42bd      	cmp	r5, r7
 80067e4:	bf38      	it	cc
 80067e6:	2304      	movcc	r3, #4
 80067e8:	9301      	str	r3, [sp, #4]
 80067ea:	9b02      	ldr	r3, [sp, #8]
 80067ec:	9103      	str	r1, [sp, #12]
 80067ee:	428b      	cmp	r3, r1
 80067f0:	d80c      	bhi.n	800680c <__multiply+0x98>
 80067f2:	2e00      	cmp	r6, #0
 80067f4:	dd03      	ble.n	80067fe <__multiply+0x8a>
 80067f6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d055      	beq.n	80068aa <__multiply+0x136>
 80067fe:	6106      	str	r6, [r0, #16]
 8006800:	b005      	add	sp, #20
 8006802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006806:	f843 2b04 	str.w	r2, [r3], #4
 800680a:	e7d9      	b.n	80067c0 <__multiply+0x4c>
 800680c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006810:	f1ba 0f00 	cmp.w	sl, #0
 8006814:	d01f      	beq.n	8006856 <__multiply+0xe2>
 8006816:	46c4      	mov	ip, r8
 8006818:	46a1      	mov	r9, r4
 800681a:	2700      	movs	r7, #0
 800681c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006820:	f8d9 3000 	ldr.w	r3, [r9]
 8006824:	fa1f fb82 	uxth.w	fp, r2
 8006828:	b29b      	uxth	r3, r3
 800682a:	fb0a 330b 	mla	r3, sl, fp, r3
 800682e:	443b      	add	r3, r7
 8006830:	f8d9 7000 	ldr.w	r7, [r9]
 8006834:	0c12      	lsrs	r2, r2, #16
 8006836:	0c3f      	lsrs	r7, r7, #16
 8006838:	fb0a 7202 	mla	r2, sl, r2, r7
 800683c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006840:	b29b      	uxth	r3, r3
 8006842:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006846:	4565      	cmp	r5, ip
 8006848:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800684c:	f849 3b04 	str.w	r3, [r9], #4
 8006850:	d8e4      	bhi.n	800681c <__multiply+0xa8>
 8006852:	9b01      	ldr	r3, [sp, #4]
 8006854:	50e7      	str	r7, [r4, r3]
 8006856:	9b03      	ldr	r3, [sp, #12]
 8006858:	3104      	adds	r1, #4
 800685a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800685e:	f1b9 0f00 	cmp.w	r9, #0
 8006862:	d020      	beq.n	80068a6 <__multiply+0x132>
 8006864:	4647      	mov	r7, r8
 8006866:	46a4      	mov	ip, r4
 8006868:	f04f 0a00 	mov.w	sl, #0
 800686c:	6823      	ldr	r3, [r4, #0]
 800686e:	f8b7 b000 	ldrh.w	fp, [r7]
 8006872:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006876:	b29b      	uxth	r3, r3
 8006878:	fb09 220b 	mla	r2, r9, fp, r2
 800687c:	4452      	add	r2, sl
 800687e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006882:	f84c 3b04 	str.w	r3, [ip], #4
 8006886:	f857 3b04 	ldr.w	r3, [r7], #4
 800688a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800688e:	f8bc 3000 	ldrh.w	r3, [ip]
 8006892:	42bd      	cmp	r5, r7
 8006894:	fb09 330a 	mla	r3, r9, sl, r3
 8006898:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800689c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068a0:	d8e5      	bhi.n	800686e <__multiply+0xfa>
 80068a2:	9a01      	ldr	r2, [sp, #4]
 80068a4:	50a3      	str	r3, [r4, r2]
 80068a6:	3404      	adds	r4, #4
 80068a8:	e79f      	b.n	80067ea <__multiply+0x76>
 80068aa:	3e01      	subs	r6, #1
 80068ac:	e7a1      	b.n	80067f2 <__multiply+0x7e>
 80068ae:	bf00      	nop
 80068b0:	0800774a 	.word	0x0800774a
 80068b4:	080077bb 	.word	0x080077bb

080068b8 <__pow5mult>:
 80068b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068bc:	4615      	mov	r5, r2
 80068be:	f012 0203 	ands.w	r2, r2, #3
 80068c2:	4607      	mov	r7, r0
 80068c4:	460e      	mov	r6, r1
 80068c6:	d007      	beq.n	80068d8 <__pow5mult+0x20>
 80068c8:	4c25      	ldr	r4, [pc, #148]	@ (8006960 <__pow5mult+0xa8>)
 80068ca:	3a01      	subs	r2, #1
 80068cc:	2300      	movs	r3, #0
 80068ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80068d2:	f7ff fe5d 	bl	8006590 <__multadd>
 80068d6:	4606      	mov	r6, r0
 80068d8:	10ad      	asrs	r5, r5, #2
 80068da:	d03d      	beq.n	8006958 <__pow5mult+0xa0>
 80068dc:	69fc      	ldr	r4, [r7, #28]
 80068de:	b97c      	cbnz	r4, 8006900 <__pow5mult+0x48>
 80068e0:	2010      	movs	r0, #16
 80068e2:	f7ff fd2b 	bl	800633c <malloc>
 80068e6:	4602      	mov	r2, r0
 80068e8:	61f8      	str	r0, [r7, #28]
 80068ea:	b928      	cbnz	r0, 80068f8 <__pow5mult+0x40>
 80068ec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80068f0:	4b1c      	ldr	r3, [pc, #112]	@ (8006964 <__pow5mult+0xac>)
 80068f2:	481d      	ldr	r0, [pc, #116]	@ (8006968 <__pow5mult+0xb0>)
 80068f4:	f7fe fb26 	bl	8004f44 <__assert_func>
 80068f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068fc:	6004      	str	r4, [r0, #0]
 80068fe:	60c4      	str	r4, [r0, #12]
 8006900:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006904:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006908:	b94c      	cbnz	r4, 800691e <__pow5mult+0x66>
 800690a:	f240 2171 	movw	r1, #625	@ 0x271
 800690e:	4638      	mov	r0, r7
 8006910:	f7ff ff1a 	bl	8006748 <__i2b>
 8006914:	2300      	movs	r3, #0
 8006916:	4604      	mov	r4, r0
 8006918:	f8c8 0008 	str.w	r0, [r8, #8]
 800691c:	6003      	str	r3, [r0, #0]
 800691e:	f04f 0900 	mov.w	r9, #0
 8006922:	07eb      	lsls	r3, r5, #31
 8006924:	d50a      	bpl.n	800693c <__pow5mult+0x84>
 8006926:	4631      	mov	r1, r6
 8006928:	4622      	mov	r2, r4
 800692a:	4638      	mov	r0, r7
 800692c:	f7ff ff22 	bl	8006774 <__multiply>
 8006930:	4680      	mov	r8, r0
 8006932:	4631      	mov	r1, r6
 8006934:	4638      	mov	r0, r7
 8006936:	f7ff fe09 	bl	800654c <_Bfree>
 800693a:	4646      	mov	r6, r8
 800693c:	106d      	asrs	r5, r5, #1
 800693e:	d00b      	beq.n	8006958 <__pow5mult+0xa0>
 8006940:	6820      	ldr	r0, [r4, #0]
 8006942:	b938      	cbnz	r0, 8006954 <__pow5mult+0x9c>
 8006944:	4622      	mov	r2, r4
 8006946:	4621      	mov	r1, r4
 8006948:	4638      	mov	r0, r7
 800694a:	f7ff ff13 	bl	8006774 <__multiply>
 800694e:	6020      	str	r0, [r4, #0]
 8006950:	f8c0 9000 	str.w	r9, [r0]
 8006954:	4604      	mov	r4, r0
 8006956:	e7e4      	b.n	8006922 <__pow5mult+0x6a>
 8006958:	4630      	mov	r0, r6
 800695a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800695e:	bf00      	nop
 8006960:	0800797c 	.word	0x0800797c
 8006964:	08007630 	.word	0x08007630
 8006968:	080077bb 	.word	0x080077bb

0800696c <__lshift>:
 800696c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006970:	460c      	mov	r4, r1
 8006972:	4607      	mov	r7, r0
 8006974:	4691      	mov	r9, r2
 8006976:	6923      	ldr	r3, [r4, #16]
 8006978:	6849      	ldr	r1, [r1, #4]
 800697a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800697e:	68a3      	ldr	r3, [r4, #8]
 8006980:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006984:	f108 0601 	add.w	r6, r8, #1
 8006988:	42b3      	cmp	r3, r6
 800698a:	db0b      	blt.n	80069a4 <__lshift+0x38>
 800698c:	4638      	mov	r0, r7
 800698e:	f7ff fd9d 	bl	80064cc <_Balloc>
 8006992:	4605      	mov	r5, r0
 8006994:	b948      	cbnz	r0, 80069aa <__lshift+0x3e>
 8006996:	4602      	mov	r2, r0
 8006998:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800699c:	4b27      	ldr	r3, [pc, #156]	@ (8006a3c <__lshift+0xd0>)
 800699e:	4828      	ldr	r0, [pc, #160]	@ (8006a40 <__lshift+0xd4>)
 80069a0:	f7fe fad0 	bl	8004f44 <__assert_func>
 80069a4:	3101      	adds	r1, #1
 80069a6:	005b      	lsls	r3, r3, #1
 80069a8:	e7ee      	b.n	8006988 <__lshift+0x1c>
 80069aa:	2300      	movs	r3, #0
 80069ac:	f100 0114 	add.w	r1, r0, #20
 80069b0:	f100 0210 	add.w	r2, r0, #16
 80069b4:	4618      	mov	r0, r3
 80069b6:	4553      	cmp	r3, sl
 80069b8:	db33      	blt.n	8006a22 <__lshift+0xb6>
 80069ba:	6920      	ldr	r0, [r4, #16]
 80069bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80069c0:	f104 0314 	add.w	r3, r4, #20
 80069c4:	f019 091f 	ands.w	r9, r9, #31
 80069c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80069cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80069d0:	d02b      	beq.n	8006a2a <__lshift+0xbe>
 80069d2:	468a      	mov	sl, r1
 80069d4:	2200      	movs	r2, #0
 80069d6:	f1c9 0e20 	rsb	lr, r9, #32
 80069da:	6818      	ldr	r0, [r3, #0]
 80069dc:	fa00 f009 	lsl.w	r0, r0, r9
 80069e0:	4310      	orrs	r0, r2
 80069e2:	f84a 0b04 	str.w	r0, [sl], #4
 80069e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80069ea:	459c      	cmp	ip, r3
 80069ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80069f0:	d8f3      	bhi.n	80069da <__lshift+0x6e>
 80069f2:	ebac 0304 	sub.w	r3, ip, r4
 80069f6:	3b15      	subs	r3, #21
 80069f8:	f023 0303 	bic.w	r3, r3, #3
 80069fc:	3304      	adds	r3, #4
 80069fe:	f104 0015 	add.w	r0, r4, #21
 8006a02:	4560      	cmp	r0, ip
 8006a04:	bf88      	it	hi
 8006a06:	2304      	movhi	r3, #4
 8006a08:	50ca      	str	r2, [r1, r3]
 8006a0a:	b10a      	cbz	r2, 8006a10 <__lshift+0xa4>
 8006a0c:	f108 0602 	add.w	r6, r8, #2
 8006a10:	3e01      	subs	r6, #1
 8006a12:	4638      	mov	r0, r7
 8006a14:	4621      	mov	r1, r4
 8006a16:	612e      	str	r6, [r5, #16]
 8006a18:	f7ff fd98 	bl	800654c <_Bfree>
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a22:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a26:	3301      	adds	r3, #1
 8006a28:	e7c5      	b.n	80069b6 <__lshift+0x4a>
 8006a2a:	3904      	subs	r1, #4
 8006a2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a30:	459c      	cmp	ip, r3
 8006a32:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a36:	d8f9      	bhi.n	8006a2c <__lshift+0xc0>
 8006a38:	e7ea      	b.n	8006a10 <__lshift+0xa4>
 8006a3a:	bf00      	nop
 8006a3c:	0800774a 	.word	0x0800774a
 8006a40:	080077bb 	.word	0x080077bb

08006a44 <__mcmp>:
 8006a44:	4603      	mov	r3, r0
 8006a46:	690a      	ldr	r2, [r1, #16]
 8006a48:	6900      	ldr	r0, [r0, #16]
 8006a4a:	b530      	push	{r4, r5, lr}
 8006a4c:	1a80      	subs	r0, r0, r2
 8006a4e:	d10e      	bne.n	8006a6e <__mcmp+0x2a>
 8006a50:	3314      	adds	r3, #20
 8006a52:	3114      	adds	r1, #20
 8006a54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006a58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006a5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006a60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006a64:	4295      	cmp	r5, r2
 8006a66:	d003      	beq.n	8006a70 <__mcmp+0x2c>
 8006a68:	d205      	bcs.n	8006a76 <__mcmp+0x32>
 8006a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a6e:	bd30      	pop	{r4, r5, pc}
 8006a70:	42a3      	cmp	r3, r4
 8006a72:	d3f3      	bcc.n	8006a5c <__mcmp+0x18>
 8006a74:	e7fb      	b.n	8006a6e <__mcmp+0x2a>
 8006a76:	2001      	movs	r0, #1
 8006a78:	e7f9      	b.n	8006a6e <__mcmp+0x2a>
	...

08006a7c <__mdiff>:
 8006a7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a80:	4689      	mov	r9, r1
 8006a82:	4606      	mov	r6, r0
 8006a84:	4611      	mov	r1, r2
 8006a86:	4648      	mov	r0, r9
 8006a88:	4614      	mov	r4, r2
 8006a8a:	f7ff ffdb 	bl	8006a44 <__mcmp>
 8006a8e:	1e05      	subs	r5, r0, #0
 8006a90:	d112      	bne.n	8006ab8 <__mdiff+0x3c>
 8006a92:	4629      	mov	r1, r5
 8006a94:	4630      	mov	r0, r6
 8006a96:	f7ff fd19 	bl	80064cc <_Balloc>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	b928      	cbnz	r0, 8006aaa <__mdiff+0x2e>
 8006a9e:	f240 2137 	movw	r1, #567	@ 0x237
 8006aa2:	4b3e      	ldr	r3, [pc, #248]	@ (8006b9c <__mdiff+0x120>)
 8006aa4:	483e      	ldr	r0, [pc, #248]	@ (8006ba0 <__mdiff+0x124>)
 8006aa6:	f7fe fa4d 	bl	8004f44 <__assert_func>
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ab0:	4610      	mov	r0, r2
 8006ab2:	b003      	add	sp, #12
 8006ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab8:	bfbc      	itt	lt
 8006aba:	464b      	movlt	r3, r9
 8006abc:	46a1      	movlt	r9, r4
 8006abe:	4630      	mov	r0, r6
 8006ac0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006ac4:	bfba      	itte	lt
 8006ac6:	461c      	movlt	r4, r3
 8006ac8:	2501      	movlt	r5, #1
 8006aca:	2500      	movge	r5, #0
 8006acc:	f7ff fcfe 	bl	80064cc <_Balloc>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	b918      	cbnz	r0, 8006adc <__mdiff+0x60>
 8006ad4:	f240 2145 	movw	r1, #581	@ 0x245
 8006ad8:	4b30      	ldr	r3, [pc, #192]	@ (8006b9c <__mdiff+0x120>)
 8006ada:	e7e3      	b.n	8006aa4 <__mdiff+0x28>
 8006adc:	f100 0b14 	add.w	fp, r0, #20
 8006ae0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006ae4:	f109 0310 	add.w	r3, r9, #16
 8006ae8:	60c5      	str	r5, [r0, #12]
 8006aea:	f04f 0c00 	mov.w	ip, #0
 8006aee:	f109 0514 	add.w	r5, r9, #20
 8006af2:	46d9      	mov	r9, fp
 8006af4:	6926      	ldr	r6, [r4, #16]
 8006af6:	f104 0e14 	add.w	lr, r4, #20
 8006afa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006afe:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006b02:	9301      	str	r3, [sp, #4]
 8006b04:	9b01      	ldr	r3, [sp, #4]
 8006b06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006b0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b0e:	b281      	uxth	r1, r0
 8006b10:	9301      	str	r3, [sp, #4]
 8006b12:	fa1f f38a 	uxth.w	r3, sl
 8006b16:	1a5b      	subs	r3, r3, r1
 8006b18:	0c00      	lsrs	r0, r0, #16
 8006b1a:	4463      	add	r3, ip
 8006b1c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006b20:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006b2a:	4576      	cmp	r6, lr
 8006b2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b30:	f849 3b04 	str.w	r3, [r9], #4
 8006b34:	d8e6      	bhi.n	8006b04 <__mdiff+0x88>
 8006b36:	1b33      	subs	r3, r6, r4
 8006b38:	3b15      	subs	r3, #21
 8006b3a:	f023 0303 	bic.w	r3, r3, #3
 8006b3e:	3415      	adds	r4, #21
 8006b40:	3304      	adds	r3, #4
 8006b42:	42a6      	cmp	r6, r4
 8006b44:	bf38      	it	cc
 8006b46:	2304      	movcc	r3, #4
 8006b48:	441d      	add	r5, r3
 8006b4a:	445b      	add	r3, fp
 8006b4c:	461e      	mov	r6, r3
 8006b4e:	462c      	mov	r4, r5
 8006b50:	4544      	cmp	r4, r8
 8006b52:	d30e      	bcc.n	8006b72 <__mdiff+0xf6>
 8006b54:	f108 0103 	add.w	r1, r8, #3
 8006b58:	1b49      	subs	r1, r1, r5
 8006b5a:	f021 0103 	bic.w	r1, r1, #3
 8006b5e:	3d03      	subs	r5, #3
 8006b60:	45a8      	cmp	r8, r5
 8006b62:	bf38      	it	cc
 8006b64:	2100      	movcc	r1, #0
 8006b66:	440b      	add	r3, r1
 8006b68:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b6c:	b199      	cbz	r1, 8006b96 <__mdiff+0x11a>
 8006b6e:	6117      	str	r7, [r2, #16]
 8006b70:	e79e      	b.n	8006ab0 <__mdiff+0x34>
 8006b72:	46e6      	mov	lr, ip
 8006b74:	f854 1b04 	ldr.w	r1, [r4], #4
 8006b78:	fa1f fc81 	uxth.w	ip, r1
 8006b7c:	44f4      	add	ip, lr
 8006b7e:	0c08      	lsrs	r0, r1, #16
 8006b80:	4471      	add	r1, lr
 8006b82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006b86:	b289      	uxth	r1, r1
 8006b88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006b8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b90:	f846 1b04 	str.w	r1, [r6], #4
 8006b94:	e7dc      	b.n	8006b50 <__mdiff+0xd4>
 8006b96:	3f01      	subs	r7, #1
 8006b98:	e7e6      	b.n	8006b68 <__mdiff+0xec>
 8006b9a:	bf00      	nop
 8006b9c:	0800774a 	.word	0x0800774a
 8006ba0:	080077bb 	.word	0x080077bb

08006ba4 <__ulp>:
 8006ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8006be0 <__ulp+0x3c>)
 8006ba6:	400b      	ands	r3, r1
 8006ba8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	dc08      	bgt.n	8006bc2 <__ulp+0x1e>
 8006bb0:	425b      	negs	r3, r3
 8006bb2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006bb6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006bba:	da04      	bge.n	8006bc6 <__ulp+0x22>
 8006bbc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006bc0:	4113      	asrs	r3, r2
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	e008      	b.n	8006bd8 <__ulp+0x34>
 8006bc6:	f1a2 0314 	sub.w	r3, r2, #20
 8006bca:	2b1e      	cmp	r3, #30
 8006bcc:	bfd6      	itet	le
 8006bce:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006bd2:	2201      	movgt	r2, #1
 8006bd4:	40da      	lsrle	r2, r3
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	4619      	mov	r1, r3
 8006bda:	4610      	mov	r0, r2
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop
 8006be0:	7ff00000 	.word	0x7ff00000

08006be4 <__b2d>:
 8006be4:	6902      	ldr	r2, [r0, #16]
 8006be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006be8:	f100 0614 	add.w	r6, r0, #20
 8006bec:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006bf0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006bf4:	4f1e      	ldr	r7, [pc, #120]	@ (8006c70 <__b2d+0x8c>)
 8006bf6:	4620      	mov	r0, r4
 8006bf8:	f7ff fd5a 	bl	80066b0 <__hi0bits>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	f1c0 0020 	rsb	r0, r0, #32
 8006c02:	2b0a      	cmp	r3, #10
 8006c04:	f1a2 0504 	sub.w	r5, r2, #4
 8006c08:	6008      	str	r0, [r1, #0]
 8006c0a:	dc12      	bgt.n	8006c32 <__b2d+0x4e>
 8006c0c:	42ae      	cmp	r6, r5
 8006c0e:	bf2c      	ite	cs
 8006c10:	2200      	movcs	r2, #0
 8006c12:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006c16:	f1c3 0c0b 	rsb	ip, r3, #11
 8006c1a:	3315      	adds	r3, #21
 8006c1c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006c20:	fa04 f303 	lsl.w	r3, r4, r3
 8006c24:	fa22 f20c 	lsr.w	r2, r2, ip
 8006c28:	ea4e 0107 	orr.w	r1, lr, r7
 8006c2c:	431a      	orrs	r2, r3
 8006c2e:	4610      	mov	r0, r2
 8006c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c32:	42ae      	cmp	r6, r5
 8006c34:	bf36      	itet	cc
 8006c36:	f1a2 0508 	subcc.w	r5, r2, #8
 8006c3a:	2200      	movcs	r2, #0
 8006c3c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006c40:	3b0b      	subs	r3, #11
 8006c42:	d012      	beq.n	8006c6a <__b2d+0x86>
 8006c44:	f1c3 0720 	rsb	r7, r3, #32
 8006c48:	fa22 f107 	lsr.w	r1, r2, r7
 8006c4c:	409c      	lsls	r4, r3
 8006c4e:	430c      	orrs	r4, r1
 8006c50:	42b5      	cmp	r5, r6
 8006c52:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006c56:	bf94      	ite	ls
 8006c58:	2400      	movls	r4, #0
 8006c5a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006c5e:	409a      	lsls	r2, r3
 8006c60:	40fc      	lsrs	r4, r7
 8006c62:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006c66:	4322      	orrs	r2, r4
 8006c68:	e7e1      	b.n	8006c2e <__b2d+0x4a>
 8006c6a:	ea44 0107 	orr.w	r1, r4, r7
 8006c6e:	e7de      	b.n	8006c2e <__b2d+0x4a>
 8006c70:	3ff00000 	.word	0x3ff00000

08006c74 <__d2b>:
 8006c74:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006c78:	2101      	movs	r1, #1
 8006c7a:	4690      	mov	r8, r2
 8006c7c:	4699      	mov	r9, r3
 8006c7e:	9e08      	ldr	r6, [sp, #32]
 8006c80:	f7ff fc24 	bl	80064cc <_Balloc>
 8006c84:	4604      	mov	r4, r0
 8006c86:	b930      	cbnz	r0, 8006c96 <__d2b+0x22>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	f240 310f 	movw	r1, #783	@ 0x30f
 8006c8e:	4b23      	ldr	r3, [pc, #140]	@ (8006d1c <__d2b+0xa8>)
 8006c90:	4823      	ldr	r0, [pc, #140]	@ (8006d20 <__d2b+0xac>)
 8006c92:	f7fe f957 	bl	8004f44 <__assert_func>
 8006c96:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c9e:	b10d      	cbz	r5, 8006ca4 <__d2b+0x30>
 8006ca0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ca4:	9301      	str	r3, [sp, #4]
 8006ca6:	f1b8 0300 	subs.w	r3, r8, #0
 8006caa:	d024      	beq.n	8006cf6 <__d2b+0x82>
 8006cac:	4668      	mov	r0, sp
 8006cae:	9300      	str	r3, [sp, #0]
 8006cb0:	f7ff fd1d 	bl	80066ee <__lo0bits>
 8006cb4:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006cb8:	b1d8      	cbz	r0, 8006cf2 <__d2b+0x7e>
 8006cba:	f1c0 0320 	rsb	r3, r0, #32
 8006cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc2:	430b      	orrs	r3, r1
 8006cc4:	40c2      	lsrs	r2, r0
 8006cc6:	6163      	str	r3, [r4, #20]
 8006cc8:	9201      	str	r2, [sp, #4]
 8006cca:	9b01      	ldr	r3, [sp, #4]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	bf0c      	ite	eq
 8006cd0:	2201      	moveq	r2, #1
 8006cd2:	2202      	movne	r2, #2
 8006cd4:	61a3      	str	r3, [r4, #24]
 8006cd6:	6122      	str	r2, [r4, #16]
 8006cd8:	b1ad      	cbz	r5, 8006d06 <__d2b+0x92>
 8006cda:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006cde:	4405      	add	r5, r0
 8006ce0:	6035      	str	r5, [r6, #0]
 8006ce2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006ce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ce8:	6018      	str	r0, [r3, #0]
 8006cea:	4620      	mov	r0, r4
 8006cec:	b002      	add	sp, #8
 8006cee:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006cf2:	6161      	str	r1, [r4, #20]
 8006cf4:	e7e9      	b.n	8006cca <__d2b+0x56>
 8006cf6:	a801      	add	r0, sp, #4
 8006cf8:	f7ff fcf9 	bl	80066ee <__lo0bits>
 8006cfc:	9b01      	ldr	r3, [sp, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	6163      	str	r3, [r4, #20]
 8006d02:	3020      	adds	r0, #32
 8006d04:	e7e7      	b.n	8006cd6 <__d2b+0x62>
 8006d06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006d0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d0e:	6030      	str	r0, [r6, #0]
 8006d10:	6918      	ldr	r0, [r3, #16]
 8006d12:	f7ff fccd 	bl	80066b0 <__hi0bits>
 8006d16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d1a:	e7e4      	b.n	8006ce6 <__d2b+0x72>
 8006d1c:	0800774a 	.word	0x0800774a
 8006d20:	080077bb 	.word	0x080077bb

08006d24 <__ratio>:
 8006d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d28:	b085      	sub	sp, #20
 8006d2a:	e9cd 1000 	strd	r1, r0, [sp]
 8006d2e:	a902      	add	r1, sp, #8
 8006d30:	f7ff ff58 	bl	8006be4 <__b2d>
 8006d34:	468b      	mov	fp, r1
 8006d36:	4606      	mov	r6, r0
 8006d38:	460f      	mov	r7, r1
 8006d3a:	9800      	ldr	r0, [sp, #0]
 8006d3c:	a903      	add	r1, sp, #12
 8006d3e:	f7ff ff51 	bl	8006be4 <__b2d>
 8006d42:	460d      	mov	r5, r1
 8006d44:	9b01      	ldr	r3, [sp, #4]
 8006d46:	4689      	mov	r9, r1
 8006d48:	6919      	ldr	r1, [r3, #16]
 8006d4a:	9b00      	ldr	r3, [sp, #0]
 8006d4c:	4604      	mov	r4, r0
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	4630      	mov	r0, r6
 8006d52:	1ac9      	subs	r1, r1, r3
 8006d54:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006d58:	1a9b      	subs	r3, r3, r2
 8006d5a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	bfcd      	iteet	gt
 8006d62:	463a      	movgt	r2, r7
 8006d64:	462a      	movle	r2, r5
 8006d66:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006d6a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006d6e:	bfd8      	it	le
 8006d70:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006d74:	464b      	mov	r3, r9
 8006d76:	4622      	mov	r2, r4
 8006d78:	4659      	mov	r1, fp
 8006d7a:	f7f9 fcd7 	bl	800072c <__aeabi_ddiv>
 8006d7e:	b005      	add	sp, #20
 8006d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d84 <__copybits>:
 8006d84:	3901      	subs	r1, #1
 8006d86:	b570      	push	{r4, r5, r6, lr}
 8006d88:	1149      	asrs	r1, r1, #5
 8006d8a:	6914      	ldr	r4, [r2, #16]
 8006d8c:	3101      	adds	r1, #1
 8006d8e:	f102 0314 	add.w	r3, r2, #20
 8006d92:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006d96:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006d9a:	1f05      	subs	r5, r0, #4
 8006d9c:	42a3      	cmp	r3, r4
 8006d9e:	d30c      	bcc.n	8006dba <__copybits+0x36>
 8006da0:	1aa3      	subs	r3, r4, r2
 8006da2:	3b11      	subs	r3, #17
 8006da4:	f023 0303 	bic.w	r3, r3, #3
 8006da8:	3211      	adds	r2, #17
 8006daa:	42a2      	cmp	r2, r4
 8006dac:	bf88      	it	hi
 8006dae:	2300      	movhi	r3, #0
 8006db0:	4418      	add	r0, r3
 8006db2:	2300      	movs	r3, #0
 8006db4:	4288      	cmp	r0, r1
 8006db6:	d305      	bcc.n	8006dc4 <__copybits+0x40>
 8006db8:	bd70      	pop	{r4, r5, r6, pc}
 8006dba:	f853 6b04 	ldr.w	r6, [r3], #4
 8006dbe:	f845 6f04 	str.w	r6, [r5, #4]!
 8006dc2:	e7eb      	b.n	8006d9c <__copybits+0x18>
 8006dc4:	f840 3b04 	str.w	r3, [r0], #4
 8006dc8:	e7f4      	b.n	8006db4 <__copybits+0x30>

08006dca <__any_on>:
 8006dca:	f100 0214 	add.w	r2, r0, #20
 8006dce:	6900      	ldr	r0, [r0, #16]
 8006dd0:	114b      	asrs	r3, r1, #5
 8006dd2:	4298      	cmp	r0, r3
 8006dd4:	b510      	push	{r4, lr}
 8006dd6:	db11      	blt.n	8006dfc <__any_on+0x32>
 8006dd8:	dd0a      	ble.n	8006df0 <__any_on+0x26>
 8006dda:	f011 011f 	ands.w	r1, r1, #31
 8006dde:	d007      	beq.n	8006df0 <__any_on+0x26>
 8006de0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006de4:	fa24 f001 	lsr.w	r0, r4, r1
 8006de8:	fa00 f101 	lsl.w	r1, r0, r1
 8006dec:	428c      	cmp	r4, r1
 8006dee:	d10b      	bne.n	8006e08 <__any_on+0x3e>
 8006df0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d803      	bhi.n	8006e00 <__any_on+0x36>
 8006df8:	2000      	movs	r0, #0
 8006dfa:	bd10      	pop	{r4, pc}
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	e7f7      	b.n	8006df0 <__any_on+0x26>
 8006e00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e04:	2900      	cmp	r1, #0
 8006e06:	d0f5      	beq.n	8006df4 <__any_on+0x2a>
 8006e08:	2001      	movs	r0, #1
 8006e0a:	e7f6      	b.n	8006dfa <__any_on+0x30>

08006e0c <__ascii_wctomb>:
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	4608      	mov	r0, r1
 8006e10:	b141      	cbz	r1, 8006e24 <__ascii_wctomb+0x18>
 8006e12:	2aff      	cmp	r2, #255	@ 0xff
 8006e14:	d904      	bls.n	8006e20 <__ascii_wctomb+0x14>
 8006e16:	228a      	movs	r2, #138	@ 0x8a
 8006e18:	f04f 30ff 	mov.w	r0, #4294967295
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	4770      	bx	lr
 8006e20:	2001      	movs	r0, #1
 8006e22:	700a      	strb	r2, [r1, #0]
 8006e24:	4770      	bx	lr

08006e26 <__sfputc_r>:
 8006e26:	6893      	ldr	r3, [r2, #8]
 8006e28:	b410      	push	{r4}
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	6093      	str	r3, [r2, #8]
 8006e30:	da07      	bge.n	8006e42 <__sfputc_r+0x1c>
 8006e32:	6994      	ldr	r4, [r2, #24]
 8006e34:	42a3      	cmp	r3, r4
 8006e36:	db01      	blt.n	8006e3c <__sfputc_r+0x16>
 8006e38:	290a      	cmp	r1, #10
 8006e3a:	d102      	bne.n	8006e42 <__sfputc_r+0x1c>
 8006e3c:	bc10      	pop	{r4}
 8006e3e:	f000 b9eb 	b.w	8007218 <__swbuf_r>
 8006e42:	6813      	ldr	r3, [r2, #0]
 8006e44:	1c58      	adds	r0, r3, #1
 8006e46:	6010      	str	r0, [r2, #0]
 8006e48:	7019      	strb	r1, [r3, #0]
 8006e4a:	4608      	mov	r0, r1
 8006e4c:	bc10      	pop	{r4}
 8006e4e:	4770      	bx	lr

08006e50 <__sfputs_r>:
 8006e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e52:	4606      	mov	r6, r0
 8006e54:	460f      	mov	r7, r1
 8006e56:	4614      	mov	r4, r2
 8006e58:	18d5      	adds	r5, r2, r3
 8006e5a:	42ac      	cmp	r4, r5
 8006e5c:	d101      	bne.n	8006e62 <__sfputs_r+0x12>
 8006e5e:	2000      	movs	r0, #0
 8006e60:	e007      	b.n	8006e72 <__sfputs_r+0x22>
 8006e62:	463a      	mov	r2, r7
 8006e64:	4630      	mov	r0, r6
 8006e66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e6a:	f7ff ffdc 	bl	8006e26 <__sfputc_r>
 8006e6e:	1c43      	adds	r3, r0, #1
 8006e70:	d1f3      	bne.n	8006e5a <__sfputs_r+0xa>
 8006e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006e74 <_vfiprintf_r>:
 8006e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e78:	460d      	mov	r5, r1
 8006e7a:	4614      	mov	r4, r2
 8006e7c:	4698      	mov	r8, r3
 8006e7e:	4606      	mov	r6, r0
 8006e80:	b09d      	sub	sp, #116	@ 0x74
 8006e82:	b118      	cbz	r0, 8006e8c <_vfiprintf_r+0x18>
 8006e84:	6a03      	ldr	r3, [r0, #32]
 8006e86:	b90b      	cbnz	r3, 8006e8c <_vfiprintf_r+0x18>
 8006e88:	f7fd fe98 	bl	8004bbc <__sinit>
 8006e8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e8e:	07d9      	lsls	r1, r3, #31
 8006e90:	d405      	bmi.n	8006e9e <_vfiprintf_r+0x2a>
 8006e92:	89ab      	ldrh	r3, [r5, #12]
 8006e94:	059a      	lsls	r2, r3, #22
 8006e96:	d402      	bmi.n	8006e9e <_vfiprintf_r+0x2a>
 8006e98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e9a:	f7fe f82e 	bl	8004efa <__retarget_lock_acquire_recursive>
 8006e9e:	89ab      	ldrh	r3, [r5, #12]
 8006ea0:	071b      	lsls	r3, r3, #28
 8006ea2:	d501      	bpl.n	8006ea8 <_vfiprintf_r+0x34>
 8006ea4:	692b      	ldr	r3, [r5, #16]
 8006ea6:	b99b      	cbnz	r3, 8006ed0 <_vfiprintf_r+0x5c>
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	4630      	mov	r0, r6
 8006eac:	f000 f9f2 	bl	8007294 <__swsetup_r>
 8006eb0:	b170      	cbz	r0, 8006ed0 <_vfiprintf_r+0x5c>
 8006eb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006eb4:	07dc      	lsls	r4, r3, #31
 8006eb6:	d504      	bpl.n	8006ec2 <_vfiprintf_r+0x4e>
 8006eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006ebc:	b01d      	add	sp, #116	@ 0x74
 8006ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ec2:	89ab      	ldrh	r3, [r5, #12]
 8006ec4:	0598      	lsls	r0, r3, #22
 8006ec6:	d4f7      	bmi.n	8006eb8 <_vfiprintf_r+0x44>
 8006ec8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006eca:	f7fe f817 	bl	8004efc <__retarget_lock_release_recursive>
 8006ece:	e7f3      	b.n	8006eb8 <_vfiprintf_r+0x44>
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ed4:	2320      	movs	r3, #32
 8006ed6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006eda:	2330      	movs	r3, #48	@ 0x30
 8006edc:	f04f 0901 	mov.w	r9, #1
 8006ee0:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ee4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007090 <_vfiprintf_r+0x21c>
 8006ee8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006eec:	4623      	mov	r3, r4
 8006eee:	469a      	mov	sl, r3
 8006ef0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ef4:	b10a      	cbz	r2, 8006efa <_vfiprintf_r+0x86>
 8006ef6:	2a25      	cmp	r2, #37	@ 0x25
 8006ef8:	d1f9      	bne.n	8006eee <_vfiprintf_r+0x7a>
 8006efa:	ebba 0b04 	subs.w	fp, sl, r4
 8006efe:	d00b      	beq.n	8006f18 <_vfiprintf_r+0xa4>
 8006f00:	465b      	mov	r3, fp
 8006f02:	4622      	mov	r2, r4
 8006f04:	4629      	mov	r1, r5
 8006f06:	4630      	mov	r0, r6
 8006f08:	f7ff ffa2 	bl	8006e50 <__sfputs_r>
 8006f0c:	3001      	adds	r0, #1
 8006f0e:	f000 80a7 	beq.w	8007060 <_vfiprintf_r+0x1ec>
 8006f12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f14:	445a      	add	r2, fp
 8006f16:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f18:	f89a 3000 	ldrb.w	r3, [sl]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f000 809f 	beq.w	8007060 <_vfiprintf_r+0x1ec>
 8006f22:	2300      	movs	r3, #0
 8006f24:	f04f 32ff 	mov.w	r2, #4294967295
 8006f28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f2c:	f10a 0a01 	add.w	sl, sl, #1
 8006f30:	9304      	str	r3, [sp, #16]
 8006f32:	9307      	str	r3, [sp, #28]
 8006f34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f38:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f3a:	4654      	mov	r4, sl
 8006f3c:	2205      	movs	r2, #5
 8006f3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f42:	4853      	ldr	r0, [pc, #332]	@ (8007090 <_vfiprintf_r+0x21c>)
 8006f44:	f7fd ffdb 	bl	8004efe <memchr>
 8006f48:	9a04      	ldr	r2, [sp, #16]
 8006f4a:	b9d8      	cbnz	r0, 8006f84 <_vfiprintf_r+0x110>
 8006f4c:	06d1      	lsls	r1, r2, #27
 8006f4e:	bf44      	itt	mi
 8006f50:	2320      	movmi	r3, #32
 8006f52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f56:	0713      	lsls	r3, r2, #28
 8006f58:	bf44      	itt	mi
 8006f5a:	232b      	movmi	r3, #43	@ 0x2b
 8006f5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f60:	f89a 3000 	ldrb.w	r3, [sl]
 8006f64:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f66:	d015      	beq.n	8006f94 <_vfiprintf_r+0x120>
 8006f68:	4654      	mov	r4, sl
 8006f6a:	2000      	movs	r0, #0
 8006f6c:	f04f 0c0a 	mov.w	ip, #10
 8006f70:	9a07      	ldr	r2, [sp, #28]
 8006f72:	4621      	mov	r1, r4
 8006f74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f78:	3b30      	subs	r3, #48	@ 0x30
 8006f7a:	2b09      	cmp	r3, #9
 8006f7c:	d94b      	bls.n	8007016 <_vfiprintf_r+0x1a2>
 8006f7e:	b1b0      	cbz	r0, 8006fae <_vfiprintf_r+0x13a>
 8006f80:	9207      	str	r2, [sp, #28]
 8006f82:	e014      	b.n	8006fae <_vfiprintf_r+0x13a>
 8006f84:	eba0 0308 	sub.w	r3, r0, r8
 8006f88:	fa09 f303 	lsl.w	r3, r9, r3
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	46a2      	mov	sl, r4
 8006f90:	9304      	str	r3, [sp, #16]
 8006f92:	e7d2      	b.n	8006f3a <_vfiprintf_r+0xc6>
 8006f94:	9b03      	ldr	r3, [sp, #12]
 8006f96:	1d19      	adds	r1, r3, #4
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	9103      	str	r1, [sp, #12]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	bfbb      	ittet	lt
 8006fa0:	425b      	neglt	r3, r3
 8006fa2:	f042 0202 	orrlt.w	r2, r2, #2
 8006fa6:	9307      	strge	r3, [sp, #28]
 8006fa8:	9307      	strlt	r3, [sp, #28]
 8006faa:	bfb8      	it	lt
 8006fac:	9204      	strlt	r2, [sp, #16]
 8006fae:	7823      	ldrb	r3, [r4, #0]
 8006fb0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006fb2:	d10a      	bne.n	8006fca <_vfiprintf_r+0x156>
 8006fb4:	7863      	ldrb	r3, [r4, #1]
 8006fb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fb8:	d132      	bne.n	8007020 <_vfiprintf_r+0x1ac>
 8006fba:	9b03      	ldr	r3, [sp, #12]
 8006fbc:	3402      	adds	r4, #2
 8006fbe:	1d1a      	adds	r2, r3, #4
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	9203      	str	r2, [sp, #12]
 8006fc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006fc8:	9305      	str	r3, [sp, #20]
 8006fca:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007094 <_vfiprintf_r+0x220>
 8006fce:	2203      	movs	r2, #3
 8006fd0:	4650      	mov	r0, sl
 8006fd2:	7821      	ldrb	r1, [r4, #0]
 8006fd4:	f7fd ff93 	bl	8004efe <memchr>
 8006fd8:	b138      	cbz	r0, 8006fea <_vfiprintf_r+0x176>
 8006fda:	2240      	movs	r2, #64	@ 0x40
 8006fdc:	9b04      	ldr	r3, [sp, #16]
 8006fde:	eba0 000a 	sub.w	r0, r0, sl
 8006fe2:	4082      	lsls	r2, r0
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	3401      	adds	r4, #1
 8006fe8:	9304      	str	r3, [sp, #16]
 8006fea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fee:	2206      	movs	r2, #6
 8006ff0:	4829      	ldr	r0, [pc, #164]	@ (8007098 <_vfiprintf_r+0x224>)
 8006ff2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ff6:	f7fd ff82 	bl	8004efe <memchr>
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	d03f      	beq.n	800707e <_vfiprintf_r+0x20a>
 8006ffe:	4b27      	ldr	r3, [pc, #156]	@ (800709c <_vfiprintf_r+0x228>)
 8007000:	bb1b      	cbnz	r3, 800704a <_vfiprintf_r+0x1d6>
 8007002:	9b03      	ldr	r3, [sp, #12]
 8007004:	3307      	adds	r3, #7
 8007006:	f023 0307 	bic.w	r3, r3, #7
 800700a:	3308      	adds	r3, #8
 800700c:	9303      	str	r3, [sp, #12]
 800700e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007010:	443b      	add	r3, r7
 8007012:	9309      	str	r3, [sp, #36]	@ 0x24
 8007014:	e76a      	b.n	8006eec <_vfiprintf_r+0x78>
 8007016:	460c      	mov	r4, r1
 8007018:	2001      	movs	r0, #1
 800701a:	fb0c 3202 	mla	r2, ip, r2, r3
 800701e:	e7a8      	b.n	8006f72 <_vfiprintf_r+0xfe>
 8007020:	2300      	movs	r3, #0
 8007022:	f04f 0c0a 	mov.w	ip, #10
 8007026:	4619      	mov	r1, r3
 8007028:	3401      	adds	r4, #1
 800702a:	9305      	str	r3, [sp, #20]
 800702c:	4620      	mov	r0, r4
 800702e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007032:	3a30      	subs	r2, #48	@ 0x30
 8007034:	2a09      	cmp	r2, #9
 8007036:	d903      	bls.n	8007040 <_vfiprintf_r+0x1cc>
 8007038:	2b00      	cmp	r3, #0
 800703a:	d0c6      	beq.n	8006fca <_vfiprintf_r+0x156>
 800703c:	9105      	str	r1, [sp, #20]
 800703e:	e7c4      	b.n	8006fca <_vfiprintf_r+0x156>
 8007040:	4604      	mov	r4, r0
 8007042:	2301      	movs	r3, #1
 8007044:	fb0c 2101 	mla	r1, ip, r1, r2
 8007048:	e7f0      	b.n	800702c <_vfiprintf_r+0x1b8>
 800704a:	ab03      	add	r3, sp, #12
 800704c:	9300      	str	r3, [sp, #0]
 800704e:	462a      	mov	r2, r5
 8007050:	4630      	mov	r0, r6
 8007052:	4b13      	ldr	r3, [pc, #76]	@ (80070a0 <_vfiprintf_r+0x22c>)
 8007054:	a904      	add	r1, sp, #16
 8007056:	f7fd f969 	bl	800432c <_printf_float>
 800705a:	4607      	mov	r7, r0
 800705c:	1c78      	adds	r0, r7, #1
 800705e:	d1d6      	bne.n	800700e <_vfiprintf_r+0x19a>
 8007060:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007062:	07d9      	lsls	r1, r3, #31
 8007064:	d405      	bmi.n	8007072 <_vfiprintf_r+0x1fe>
 8007066:	89ab      	ldrh	r3, [r5, #12]
 8007068:	059a      	lsls	r2, r3, #22
 800706a:	d402      	bmi.n	8007072 <_vfiprintf_r+0x1fe>
 800706c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800706e:	f7fd ff45 	bl	8004efc <__retarget_lock_release_recursive>
 8007072:	89ab      	ldrh	r3, [r5, #12]
 8007074:	065b      	lsls	r3, r3, #25
 8007076:	f53f af1f 	bmi.w	8006eb8 <_vfiprintf_r+0x44>
 800707a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800707c:	e71e      	b.n	8006ebc <_vfiprintf_r+0x48>
 800707e:	ab03      	add	r3, sp, #12
 8007080:	9300      	str	r3, [sp, #0]
 8007082:	462a      	mov	r2, r5
 8007084:	4630      	mov	r0, r6
 8007086:	4b06      	ldr	r3, [pc, #24]	@ (80070a0 <_vfiprintf_r+0x22c>)
 8007088:	a904      	add	r1, sp, #16
 800708a:	f7fd fbed 	bl	8004868 <_printf_i>
 800708e:	e7e4      	b.n	800705a <_vfiprintf_r+0x1e6>
 8007090:	08007814 	.word	0x08007814
 8007094:	0800781a 	.word	0x0800781a
 8007098:	0800781e 	.word	0x0800781e
 800709c:	0800432d 	.word	0x0800432d
 80070a0:	08006e51 	.word	0x08006e51

080070a4 <__sflush_r>:
 80070a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070aa:	0716      	lsls	r6, r2, #28
 80070ac:	4605      	mov	r5, r0
 80070ae:	460c      	mov	r4, r1
 80070b0:	d454      	bmi.n	800715c <__sflush_r+0xb8>
 80070b2:	684b      	ldr	r3, [r1, #4]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	dc02      	bgt.n	80070be <__sflush_r+0x1a>
 80070b8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	dd48      	ble.n	8007150 <__sflush_r+0xac>
 80070be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070c0:	2e00      	cmp	r6, #0
 80070c2:	d045      	beq.n	8007150 <__sflush_r+0xac>
 80070c4:	2300      	movs	r3, #0
 80070c6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80070ca:	682f      	ldr	r7, [r5, #0]
 80070cc:	6a21      	ldr	r1, [r4, #32]
 80070ce:	602b      	str	r3, [r5, #0]
 80070d0:	d030      	beq.n	8007134 <__sflush_r+0x90>
 80070d2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80070d4:	89a3      	ldrh	r3, [r4, #12]
 80070d6:	0759      	lsls	r1, r3, #29
 80070d8:	d505      	bpl.n	80070e6 <__sflush_r+0x42>
 80070da:	6863      	ldr	r3, [r4, #4]
 80070dc:	1ad2      	subs	r2, r2, r3
 80070de:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80070e0:	b10b      	cbz	r3, 80070e6 <__sflush_r+0x42>
 80070e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80070e4:	1ad2      	subs	r2, r2, r3
 80070e6:	2300      	movs	r3, #0
 80070e8:	4628      	mov	r0, r5
 80070ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070ec:	6a21      	ldr	r1, [r4, #32]
 80070ee:	47b0      	blx	r6
 80070f0:	1c43      	adds	r3, r0, #1
 80070f2:	89a3      	ldrh	r3, [r4, #12]
 80070f4:	d106      	bne.n	8007104 <__sflush_r+0x60>
 80070f6:	6829      	ldr	r1, [r5, #0]
 80070f8:	291d      	cmp	r1, #29
 80070fa:	d82b      	bhi.n	8007154 <__sflush_r+0xb0>
 80070fc:	4a28      	ldr	r2, [pc, #160]	@ (80071a0 <__sflush_r+0xfc>)
 80070fe:	40ca      	lsrs	r2, r1
 8007100:	07d6      	lsls	r6, r2, #31
 8007102:	d527      	bpl.n	8007154 <__sflush_r+0xb0>
 8007104:	2200      	movs	r2, #0
 8007106:	6062      	str	r2, [r4, #4]
 8007108:	6922      	ldr	r2, [r4, #16]
 800710a:	04d9      	lsls	r1, r3, #19
 800710c:	6022      	str	r2, [r4, #0]
 800710e:	d504      	bpl.n	800711a <__sflush_r+0x76>
 8007110:	1c42      	adds	r2, r0, #1
 8007112:	d101      	bne.n	8007118 <__sflush_r+0x74>
 8007114:	682b      	ldr	r3, [r5, #0]
 8007116:	b903      	cbnz	r3, 800711a <__sflush_r+0x76>
 8007118:	6560      	str	r0, [r4, #84]	@ 0x54
 800711a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800711c:	602f      	str	r7, [r5, #0]
 800711e:	b1b9      	cbz	r1, 8007150 <__sflush_r+0xac>
 8007120:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007124:	4299      	cmp	r1, r3
 8007126:	d002      	beq.n	800712e <__sflush_r+0x8a>
 8007128:	4628      	mov	r0, r5
 800712a:	f7fe fd85 	bl	8005c38 <_free_r>
 800712e:	2300      	movs	r3, #0
 8007130:	6363      	str	r3, [r4, #52]	@ 0x34
 8007132:	e00d      	b.n	8007150 <__sflush_r+0xac>
 8007134:	2301      	movs	r3, #1
 8007136:	4628      	mov	r0, r5
 8007138:	47b0      	blx	r6
 800713a:	4602      	mov	r2, r0
 800713c:	1c50      	adds	r0, r2, #1
 800713e:	d1c9      	bne.n	80070d4 <__sflush_r+0x30>
 8007140:	682b      	ldr	r3, [r5, #0]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d0c6      	beq.n	80070d4 <__sflush_r+0x30>
 8007146:	2b1d      	cmp	r3, #29
 8007148:	d001      	beq.n	800714e <__sflush_r+0xaa>
 800714a:	2b16      	cmp	r3, #22
 800714c:	d11d      	bne.n	800718a <__sflush_r+0xe6>
 800714e:	602f      	str	r7, [r5, #0]
 8007150:	2000      	movs	r0, #0
 8007152:	e021      	b.n	8007198 <__sflush_r+0xf4>
 8007154:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007158:	b21b      	sxth	r3, r3
 800715a:	e01a      	b.n	8007192 <__sflush_r+0xee>
 800715c:	690f      	ldr	r7, [r1, #16]
 800715e:	2f00      	cmp	r7, #0
 8007160:	d0f6      	beq.n	8007150 <__sflush_r+0xac>
 8007162:	0793      	lsls	r3, r2, #30
 8007164:	bf18      	it	ne
 8007166:	2300      	movne	r3, #0
 8007168:	680e      	ldr	r6, [r1, #0]
 800716a:	bf08      	it	eq
 800716c:	694b      	ldreq	r3, [r1, #20]
 800716e:	1bf6      	subs	r6, r6, r7
 8007170:	600f      	str	r7, [r1, #0]
 8007172:	608b      	str	r3, [r1, #8]
 8007174:	2e00      	cmp	r6, #0
 8007176:	ddeb      	ble.n	8007150 <__sflush_r+0xac>
 8007178:	4633      	mov	r3, r6
 800717a:	463a      	mov	r2, r7
 800717c:	4628      	mov	r0, r5
 800717e:	6a21      	ldr	r1, [r4, #32]
 8007180:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007184:	47e0      	blx	ip
 8007186:	2800      	cmp	r0, #0
 8007188:	dc07      	bgt.n	800719a <__sflush_r+0xf6>
 800718a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800718e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007192:	f04f 30ff 	mov.w	r0, #4294967295
 8007196:	81a3      	strh	r3, [r4, #12]
 8007198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800719a:	4407      	add	r7, r0
 800719c:	1a36      	subs	r6, r6, r0
 800719e:	e7e9      	b.n	8007174 <__sflush_r+0xd0>
 80071a0:	20400001 	.word	0x20400001

080071a4 <_fflush_r>:
 80071a4:	b538      	push	{r3, r4, r5, lr}
 80071a6:	690b      	ldr	r3, [r1, #16]
 80071a8:	4605      	mov	r5, r0
 80071aa:	460c      	mov	r4, r1
 80071ac:	b913      	cbnz	r3, 80071b4 <_fflush_r+0x10>
 80071ae:	2500      	movs	r5, #0
 80071b0:	4628      	mov	r0, r5
 80071b2:	bd38      	pop	{r3, r4, r5, pc}
 80071b4:	b118      	cbz	r0, 80071be <_fflush_r+0x1a>
 80071b6:	6a03      	ldr	r3, [r0, #32]
 80071b8:	b90b      	cbnz	r3, 80071be <_fflush_r+0x1a>
 80071ba:	f7fd fcff 	bl	8004bbc <__sinit>
 80071be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d0f3      	beq.n	80071ae <_fflush_r+0xa>
 80071c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80071c8:	07d0      	lsls	r0, r2, #31
 80071ca:	d404      	bmi.n	80071d6 <_fflush_r+0x32>
 80071cc:	0599      	lsls	r1, r3, #22
 80071ce:	d402      	bmi.n	80071d6 <_fflush_r+0x32>
 80071d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071d2:	f7fd fe92 	bl	8004efa <__retarget_lock_acquire_recursive>
 80071d6:	4628      	mov	r0, r5
 80071d8:	4621      	mov	r1, r4
 80071da:	f7ff ff63 	bl	80070a4 <__sflush_r>
 80071de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80071e0:	4605      	mov	r5, r0
 80071e2:	07da      	lsls	r2, r3, #31
 80071e4:	d4e4      	bmi.n	80071b0 <_fflush_r+0xc>
 80071e6:	89a3      	ldrh	r3, [r4, #12]
 80071e8:	059b      	lsls	r3, r3, #22
 80071ea:	d4e1      	bmi.n	80071b0 <_fflush_r+0xc>
 80071ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071ee:	f7fd fe85 	bl	8004efc <__retarget_lock_release_recursive>
 80071f2:	e7dd      	b.n	80071b0 <_fflush_r+0xc>

080071f4 <fiprintf>:
 80071f4:	b40e      	push	{r1, r2, r3}
 80071f6:	b503      	push	{r0, r1, lr}
 80071f8:	4601      	mov	r1, r0
 80071fa:	ab03      	add	r3, sp, #12
 80071fc:	4805      	ldr	r0, [pc, #20]	@ (8007214 <fiprintf+0x20>)
 80071fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007202:	6800      	ldr	r0, [r0, #0]
 8007204:	9301      	str	r3, [sp, #4]
 8007206:	f7ff fe35 	bl	8006e74 <_vfiprintf_r>
 800720a:	b002      	add	sp, #8
 800720c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007210:	b003      	add	sp, #12
 8007212:	4770      	bx	lr
 8007214:	20000184 	.word	0x20000184

08007218 <__swbuf_r>:
 8007218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800721a:	460e      	mov	r6, r1
 800721c:	4614      	mov	r4, r2
 800721e:	4605      	mov	r5, r0
 8007220:	b118      	cbz	r0, 800722a <__swbuf_r+0x12>
 8007222:	6a03      	ldr	r3, [r0, #32]
 8007224:	b90b      	cbnz	r3, 800722a <__swbuf_r+0x12>
 8007226:	f7fd fcc9 	bl	8004bbc <__sinit>
 800722a:	69a3      	ldr	r3, [r4, #24]
 800722c:	60a3      	str	r3, [r4, #8]
 800722e:	89a3      	ldrh	r3, [r4, #12]
 8007230:	071a      	lsls	r2, r3, #28
 8007232:	d501      	bpl.n	8007238 <__swbuf_r+0x20>
 8007234:	6923      	ldr	r3, [r4, #16]
 8007236:	b943      	cbnz	r3, 800724a <__swbuf_r+0x32>
 8007238:	4621      	mov	r1, r4
 800723a:	4628      	mov	r0, r5
 800723c:	f000 f82a 	bl	8007294 <__swsetup_r>
 8007240:	b118      	cbz	r0, 800724a <__swbuf_r+0x32>
 8007242:	f04f 37ff 	mov.w	r7, #4294967295
 8007246:	4638      	mov	r0, r7
 8007248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800724a:	6823      	ldr	r3, [r4, #0]
 800724c:	6922      	ldr	r2, [r4, #16]
 800724e:	b2f6      	uxtb	r6, r6
 8007250:	1a98      	subs	r0, r3, r2
 8007252:	6963      	ldr	r3, [r4, #20]
 8007254:	4637      	mov	r7, r6
 8007256:	4283      	cmp	r3, r0
 8007258:	dc05      	bgt.n	8007266 <__swbuf_r+0x4e>
 800725a:	4621      	mov	r1, r4
 800725c:	4628      	mov	r0, r5
 800725e:	f7ff ffa1 	bl	80071a4 <_fflush_r>
 8007262:	2800      	cmp	r0, #0
 8007264:	d1ed      	bne.n	8007242 <__swbuf_r+0x2a>
 8007266:	68a3      	ldr	r3, [r4, #8]
 8007268:	3b01      	subs	r3, #1
 800726a:	60a3      	str	r3, [r4, #8]
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	1c5a      	adds	r2, r3, #1
 8007270:	6022      	str	r2, [r4, #0]
 8007272:	701e      	strb	r6, [r3, #0]
 8007274:	6962      	ldr	r2, [r4, #20]
 8007276:	1c43      	adds	r3, r0, #1
 8007278:	429a      	cmp	r2, r3
 800727a:	d004      	beq.n	8007286 <__swbuf_r+0x6e>
 800727c:	89a3      	ldrh	r3, [r4, #12]
 800727e:	07db      	lsls	r3, r3, #31
 8007280:	d5e1      	bpl.n	8007246 <__swbuf_r+0x2e>
 8007282:	2e0a      	cmp	r6, #10
 8007284:	d1df      	bne.n	8007246 <__swbuf_r+0x2e>
 8007286:	4621      	mov	r1, r4
 8007288:	4628      	mov	r0, r5
 800728a:	f7ff ff8b 	bl	80071a4 <_fflush_r>
 800728e:	2800      	cmp	r0, #0
 8007290:	d0d9      	beq.n	8007246 <__swbuf_r+0x2e>
 8007292:	e7d6      	b.n	8007242 <__swbuf_r+0x2a>

08007294 <__swsetup_r>:
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	4b29      	ldr	r3, [pc, #164]	@ (800733c <__swsetup_r+0xa8>)
 8007298:	4605      	mov	r5, r0
 800729a:	6818      	ldr	r0, [r3, #0]
 800729c:	460c      	mov	r4, r1
 800729e:	b118      	cbz	r0, 80072a8 <__swsetup_r+0x14>
 80072a0:	6a03      	ldr	r3, [r0, #32]
 80072a2:	b90b      	cbnz	r3, 80072a8 <__swsetup_r+0x14>
 80072a4:	f7fd fc8a 	bl	8004bbc <__sinit>
 80072a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072ac:	0719      	lsls	r1, r3, #28
 80072ae:	d422      	bmi.n	80072f6 <__swsetup_r+0x62>
 80072b0:	06da      	lsls	r2, r3, #27
 80072b2:	d407      	bmi.n	80072c4 <__swsetup_r+0x30>
 80072b4:	2209      	movs	r2, #9
 80072b6:	602a      	str	r2, [r5, #0]
 80072b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072bc:	f04f 30ff 	mov.w	r0, #4294967295
 80072c0:	81a3      	strh	r3, [r4, #12]
 80072c2:	e033      	b.n	800732c <__swsetup_r+0x98>
 80072c4:	0758      	lsls	r0, r3, #29
 80072c6:	d512      	bpl.n	80072ee <__swsetup_r+0x5a>
 80072c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072ca:	b141      	cbz	r1, 80072de <__swsetup_r+0x4a>
 80072cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80072d0:	4299      	cmp	r1, r3
 80072d2:	d002      	beq.n	80072da <__swsetup_r+0x46>
 80072d4:	4628      	mov	r0, r5
 80072d6:	f7fe fcaf 	bl	8005c38 <_free_r>
 80072da:	2300      	movs	r3, #0
 80072dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80072de:	89a3      	ldrh	r3, [r4, #12]
 80072e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80072e4:	81a3      	strh	r3, [r4, #12]
 80072e6:	2300      	movs	r3, #0
 80072e8:	6063      	str	r3, [r4, #4]
 80072ea:	6923      	ldr	r3, [r4, #16]
 80072ec:	6023      	str	r3, [r4, #0]
 80072ee:	89a3      	ldrh	r3, [r4, #12]
 80072f0:	f043 0308 	orr.w	r3, r3, #8
 80072f4:	81a3      	strh	r3, [r4, #12]
 80072f6:	6923      	ldr	r3, [r4, #16]
 80072f8:	b94b      	cbnz	r3, 800730e <__swsetup_r+0x7a>
 80072fa:	89a3      	ldrh	r3, [r4, #12]
 80072fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007304:	d003      	beq.n	800730e <__swsetup_r+0x7a>
 8007306:	4621      	mov	r1, r4
 8007308:	4628      	mov	r0, r5
 800730a:	f000 f869 	bl	80073e0 <__smakebuf_r>
 800730e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007312:	f013 0201 	ands.w	r2, r3, #1
 8007316:	d00a      	beq.n	800732e <__swsetup_r+0x9a>
 8007318:	2200      	movs	r2, #0
 800731a:	60a2      	str	r2, [r4, #8]
 800731c:	6962      	ldr	r2, [r4, #20]
 800731e:	4252      	negs	r2, r2
 8007320:	61a2      	str	r2, [r4, #24]
 8007322:	6922      	ldr	r2, [r4, #16]
 8007324:	b942      	cbnz	r2, 8007338 <__swsetup_r+0xa4>
 8007326:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800732a:	d1c5      	bne.n	80072b8 <__swsetup_r+0x24>
 800732c:	bd38      	pop	{r3, r4, r5, pc}
 800732e:	0799      	lsls	r1, r3, #30
 8007330:	bf58      	it	pl
 8007332:	6962      	ldrpl	r2, [r4, #20]
 8007334:	60a2      	str	r2, [r4, #8]
 8007336:	e7f4      	b.n	8007322 <__swsetup_r+0x8e>
 8007338:	2000      	movs	r0, #0
 800733a:	e7f7      	b.n	800732c <__swsetup_r+0x98>
 800733c:	20000184 	.word	0x20000184

08007340 <_sbrk_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	2300      	movs	r3, #0
 8007344:	4d05      	ldr	r5, [pc, #20]	@ (800735c <_sbrk_r+0x1c>)
 8007346:	4604      	mov	r4, r0
 8007348:	4608      	mov	r0, r1
 800734a:	602b      	str	r3, [r5, #0]
 800734c:	f7fa f8ec 	bl	8001528 <_sbrk>
 8007350:	1c43      	adds	r3, r0, #1
 8007352:	d102      	bne.n	800735a <_sbrk_r+0x1a>
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	b103      	cbz	r3, 800735a <_sbrk_r+0x1a>
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	bd38      	pop	{r3, r4, r5, pc}
 800735c:	20000464 	.word	0x20000464

08007360 <abort>:
 8007360:	2006      	movs	r0, #6
 8007362:	b508      	push	{r3, lr}
 8007364:	f000 f8a0 	bl	80074a8 <raise>
 8007368:	2001      	movs	r0, #1
 800736a:	f7fa f868 	bl	800143e <_exit>

0800736e <_calloc_r>:
 800736e:	b570      	push	{r4, r5, r6, lr}
 8007370:	fba1 5402 	umull	r5, r4, r1, r2
 8007374:	b934      	cbnz	r4, 8007384 <_calloc_r+0x16>
 8007376:	4629      	mov	r1, r5
 8007378:	f7ff f80a 	bl	8006390 <_malloc_r>
 800737c:	4606      	mov	r6, r0
 800737e:	b928      	cbnz	r0, 800738c <_calloc_r+0x1e>
 8007380:	4630      	mov	r0, r6
 8007382:	bd70      	pop	{r4, r5, r6, pc}
 8007384:	220c      	movs	r2, #12
 8007386:	2600      	movs	r6, #0
 8007388:	6002      	str	r2, [r0, #0]
 800738a:	e7f9      	b.n	8007380 <_calloc_r+0x12>
 800738c:	462a      	mov	r2, r5
 800738e:	4621      	mov	r1, r4
 8007390:	f7fd fc9f 	bl	8004cd2 <memset>
 8007394:	e7f4      	b.n	8007380 <_calloc_r+0x12>

08007396 <__swhatbuf_r>:
 8007396:	b570      	push	{r4, r5, r6, lr}
 8007398:	460c      	mov	r4, r1
 800739a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800739e:	4615      	mov	r5, r2
 80073a0:	2900      	cmp	r1, #0
 80073a2:	461e      	mov	r6, r3
 80073a4:	b096      	sub	sp, #88	@ 0x58
 80073a6:	da0c      	bge.n	80073c2 <__swhatbuf_r+0x2c>
 80073a8:	89a3      	ldrh	r3, [r4, #12]
 80073aa:	2100      	movs	r1, #0
 80073ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80073b0:	bf14      	ite	ne
 80073b2:	2340      	movne	r3, #64	@ 0x40
 80073b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80073b8:	2000      	movs	r0, #0
 80073ba:	6031      	str	r1, [r6, #0]
 80073bc:	602b      	str	r3, [r5, #0]
 80073be:	b016      	add	sp, #88	@ 0x58
 80073c0:	bd70      	pop	{r4, r5, r6, pc}
 80073c2:	466a      	mov	r2, sp
 80073c4:	f000 f878 	bl	80074b8 <_fstat_r>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	dbed      	blt.n	80073a8 <__swhatbuf_r+0x12>
 80073cc:	9901      	ldr	r1, [sp, #4]
 80073ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80073d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80073d6:	4259      	negs	r1, r3
 80073d8:	4159      	adcs	r1, r3
 80073da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80073de:	e7eb      	b.n	80073b8 <__swhatbuf_r+0x22>

080073e0 <__smakebuf_r>:
 80073e0:	898b      	ldrh	r3, [r1, #12]
 80073e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073e4:	079d      	lsls	r5, r3, #30
 80073e6:	4606      	mov	r6, r0
 80073e8:	460c      	mov	r4, r1
 80073ea:	d507      	bpl.n	80073fc <__smakebuf_r+0x1c>
 80073ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80073f0:	6023      	str	r3, [r4, #0]
 80073f2:	6123      	str	r3, [r4, #16]
 80073f4:	2301      	movs	r3, #1
 80073f6:	6163      	str	r3, [r4, #20]
 80073f8:	b003      	add	sp, #12
 80073fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073fc:	466a      	mov	r2, sp
 80073fe:	ab01      	add	r3, sp, #4
 8007400:	f7ff ffc9 	bl	8007396 <__swhatbuf_r>
 8007404:	9f00      	ldr	r7, [sp, #0]
 8007406:	4605      	mov	r5, r0
 8007408:	4639      	mov	r1, r7
 800740a:	4630      	mov	r0, r6
 800740c:	f7fe ffc0 	bl	8006390 <_malloc_r>
 8007410:	b948      	cbnz	r0, 8007426 <__smakebuf_r+0x46>
 8007412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007416:	059a      	lsls	r2, r3, #22
 8007418:	d4ee      	bmi.n	80073f8 <__smakebuf_r+0x18>
 800741a:	f023 0303 	bic.w	r3, r3, #3
 800741e:	f043 0302 	orr.w	r3, r3, #2
 8007422:	81a3      	strh	r3, [r4, #12]
 8007424:	e7e2      	b.n	80073ec <__smakebuf_r+0xc>
 8007426:	89a3      	ldrh	r3, [r4, #12]
 8007428:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800742c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007430:	81a3      	strh	r3, [r4, #12]
 8007432:	9b01      	ldr	r3, [sp, #4]
 8007434:	6020      	str	r0, [r4, #0]
 8007436:	b15b      	cbz	r3, 8007450 <__smakebuf_r+0x70>
 8007438:	4630      	mov	r0, r6
 800743a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800743e:	f000 f84d 	bl	80074dc <_isatty_r>
 8007442:	b128      	cbz	r0, 8007450 <__smakebuf_r+0x70>
 8007444:	89a3      	ldrh	r3, [r4, #12]
 8007446:	f023 0303 	bic.w	r3, r3, #3
 800744a:	f043 0301 	orr.w	r3, r3, #1
 800744e:	81a3      	strh	r3, [r4, #12]
 8007450:	89a3      	ldrh	r3, [r4, #12]
 8007452:	431d      	orrs	r5, r3
 8007454:	81a5      	strh	r5, [r4, #12]
 8007456:	e7cf      	b.n	80073f8 <__smakebuf_r+0x18>

08007458 <_raise_r>:
 8007458:	291f      	cmp	r1, #31
 800745a:	b538      	push	{r3, r4, r5, lr}
 800745c:	4605      	mov	r5, r0
 800745e:	460c      	mov	r4, r1
 8007460:	d904      	bls.n	800746c <_raise_r+0x14>
 8007462:	2316      	movs	r3, #22
 8007464:	6003      	str	r3, [r0, #0]
 8007466:	f04f 30ff 	mov.w	r0, #4294967295
 800746a:	bd38      	pop	{r3, r4, r5, pc}
 800746c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800746e:	b112      	cbz	r2, 8007476 <_raise_r+0x1e>
 8007470:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007474:	b94b      	cbnz	r3, 800748a <_raise_r+0x32>
 8007476:	4628      	mov	r0, r5
 8007478:	f000 f852 	bl	8007520 <_getpid_r>
 800747c:	4622      	mov	r2, r4
 800747e:	4601      	mov	r1, r0
 8007480:	4628      	mov	r0, r5
 8007482:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007486:	f000 b839 	b.w	80074fc <_kill_r>
 800748a:	2b01      	cmp	r3, #1
 800748c:	d00a      	beq.n	80074a4 <_raise_r+0x4c>
 800748e:	1c59      	adds	r1, r3, #1
 8007490:	d103      	bne.n	800749a <_raise_r+0x42>
 8007492:	2316      	movs	r3, #22
 8007494:	6003      	str	r3, [r0, #0]
 8007496:	2001      	movs	r0, #1
 8007498:	e7e7      	b.n	800746a <_raise_r+0x12>
 800749a:	2100      	movs	r1, #0
 800749c:	4620      	mov	r0, r4
 800749e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80074a2:	4798      	blx	r3
 80074a4:	2000      	movs	r0, #0
 80074a6:	e7e0      	b.n	800746a <_raise_r+0x12>

080074a8 <raise>:
 80074a8:	4b02      	ldr	r3, [pc, #8]	@ (80074b4 <raise+0xc>)
 80074aa:	4601      	mov	r1, r0
 80074ac:	6818      	ldr	r0, [r3, #0]
 80074ae:	f7ff bfd3 	b.w	8007458 <_raise_r>
 80074b2:	bf00      	nop
 80074b4:	20000184 	.word	0x20000184

080074b8 <_fstat_r>:
 80074b8:	b538      	push	{r3, r4, r5, lr}
 80074ba:	2300      	movs	r3, #0
 80074bc:	4d06      	ldr	r5, [pc, #24]	@ (80074d8 <_fstat_r+0x20>)
 80074be:	4604      	mov	r4, r0
 80074c0:	4608      	mov	r0, r1
 80074c2:	4611      	mov	r1, r2
 80074c4:	602b      	str	r3, [r5, #0]
 80074c6:	f7fa f809 	bl	80014dc <_fstat>
 80074ca:	1c43      	adds	r3, r0, #1
 80074cc:	d102      	bne.n	80074d4 <_fstat_r+0x1c>
 80074ce:	682b      	ldr	r3, [r5, #0]
 80074d0:	b103      	cbz	r3, 80074d4 <_fstat_r+0x1c>
 80074d2:	6023      	str	r3, [r4, #0]
 80074d4:	bd38      	pop	{r3, r4, r5, pc}
 80074d6:	bf00      	nop
 80074d8:	20000464 	.word	0x20000464

080074dc <_isatty_r>:
 80074dc:	b538      	push	{r3, r4, r5, lr}
 80074de:	2300      	movs	r3, #0
 80074e0:	4d05      	ldr	r5, [pc, #20]	@ (80074f8 <_isatty_r+0x1c>)
 80074e2:	4604      	mov	r4, r0
 80074e4:	4608      	mov	r0, r1
 80074e6:	602b      	str	r3, [r5, #0]
 80074e8:	f7fa f807 	bl	80014fa <_isatty>
 80074ec:	1c43      	adds	r3, r0, #1
 80074ee:	d102      	bne.n	80074f6 <_isatty_r+0x1a>
 80074f0:	682b      	ldr	r3, [r5, #0]
 80074f2:	b103      	cbz	r3, 80074f6 <_isatty_r+0x1a>
 80074f4:	6023      	str	r3, [r4, #0]
 80074f6:	bd38      	pop	{r3, r4, r5, pc}
 80074f8:	20000464 	.word	0x20000464

080074fc <_kill_r>:
 80074fc:	b538      	push	{r3, r4, r5, lr}
 80074fe:	2300      	movs	r3, #0
 8007500:	4d06      	ldr	r5, [pc, #24]	@ (800751c <_kill_r+0x20>)
 8007502:	4604      	mov	r4, r0
 8007504:	4608      	mov	r0, r1
 8007506:	4611      	mov	r1, r2
 8007508:	602b      	str	r3, [r5, #0]
 800750a:	f7f9 ff88 	bl	800141e <_kill>
 800750e:	1c43      	adds	r3, r0, #1
 8007510:	d102      	bne.n	8007518 <_kill_r+0x1c>
 8007512:	682b      	ldr	r3, [r5, #0]
 8007514:	b103      	cbz	r3, 8007518 <_kill_r+0x1c>
 8007516:	6023      	str	r3, [r4, #0]
 8007518:	bd38      	pop	{r3, r4, r5, pc}
 800751a:	bf00      	nop
 800751c:	20000464 	.word	0x20000464

08007520 <_getpid_r>:
 8007520:	f7f9 bf76 	b.w	8001410 <_getpid>

08007524 <_init>:
 8007524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007526:	bf00      	nop
 8007528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800752a:	bc08      	pop	{r3}
 800752c:	469e      	mov	lr, r3
 800752e:	4770      	bx	lr

08007530 <_fini>:
 8007530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007532:	bf00      	nop
 8007534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007536:	bc08      	pop	{r3}
 8007538:	469e      	mov	lr, r3
 800753a:	4770      	bx	lr
