library ieee;
use ieee.std_logic_1164.all;
entity Escalera is 
port(
		a,b: in std_logic;
		c: out std_logic;);
end Escalera;

architecture Behavioral of Escalera is
signal x: bit_vector (0 to 1);
begin 
		U0: and2 port map (a, not b, x(0));
		U1: and2 port map (a, not b, x(1));
		U3: or2 port map (x(0), x(1), c);

end Behavioral;

