{
    "code": "module TopModule (\n    input logic clk,       // Clock signal, positive edge-triggered\n    input logic areset,    // Asynchronous reset, active high\n    input logic [7:0] d,   // 8-bit data input, unsigned\n    output logic [7:0] q    // 8-bit data output, unsigned\n);\n\nalways @(*) begin\n    if (areset) begin\n        q = 8'b00000000; // Reset output to zero\n    end else begin\n        q = d; // Transfer input to output on clock edge\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 378,
        "passfail": "R"
    }
}