{
  "work_directory": "",
  "toplevel": "half_adder_simple_tb",
  "name": "example_prj",
  "files": [
    {
      "name": "half_adder.vhd",
      "file_type": "vhdlSource-2008",
      "is_include_file": false,
      "include_path": "",
      "logical_name": ""
    },
    {
      "name": "half_adder_simple_tb.vhd",
      "file_type": "vhdlSource-2008",
      "is_include_file": false,
      "include_path": "",
      "logical_name": ""
    }
  ],
  "tool_options": {
    "ghdl": {
      "analyze_options": [
        "-fexplicit",
        "--no-vital-checks",
        "-frelaxed-rules"
      ],
      "run_options": [
        "--disp-time"
      ]
    }
  }
}
