
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.43

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
     2    3.61    0.01    0.08    0.08 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
                                         net23 (net)
                  0.01    0.00    0.08 v _333_/A (INV_X1)
     1    1.72    0.01    0.01    0.09 ^ _333_/ZN (INV_X1)
                                         _135_ (net)
                  0.01    0.00    0.09 ^ _334_/B1 (OAI21_X1)
     1    1.37    0.01    0.01    0.11 v _334_/ZN (OAI21_X1)
                                         _030_ (net)
                  0.01    0.00    0.11 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4    8.87    0.01    0.12    0.12 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.01    0.00    0.12 ^ _356_/A (HA_X1)
     1    3.55    0.01    0.04    0.16 ^ _356_/CO (HA_X1)
                                         _183_ (net)
                  0.01    0.00    0.16 ^ _205_/A (BUF_X4)
     5   17.08    0.01    0.03    0.18 ^ _205_/Z (BUF_X4)
                                         _040_ (net)
                  0.01    0.00    0.18 ^ _206_/A3 (NAND3_X2)
     4   11.19    0.02    0.03    0.22 v _206_/ZN (NAND3_X2)
                                         _189_ (net)
                  0.02    0.00    0.22 v _358_/B (HA_X1)
     3    4.83    0.01    0.07    0.28 v _358_/S (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.28 v _267_/A1 (NOR2_X1)
     1    1.04    0.01    0.02    0.31 ^ _267_/ZN (NOR2_X1)
                                         _082_ (net)
                  0.01    0.00    0.31 ^ _269_/A3 (AND4_X1)
     3    7.14    0.02    0.07    0.38 ^ _269_/ZN (AND4_X1)
                                         _084_ (net)
                  0.02    0.00    0.38 ^ _302_/A1 (NAND3_X1)
     3    3.88    0.02    0.03    0.41 v _302_/ZN (NAND3_X1)
                                         _112_ (net)
                  0.02    0.00    0.41 v _308_/A3 (NOR3_X1)
     1    2.69    0.03    0.06    0.47 ^ _308_/ZN (NOR3_X1)
                                         _117_ (net)
                  0.03    0.00    0.47 ^ _309_/S (MUX2_X1)
     1    1.22    0.01    0.06    0.53 v _309_/Z (MUX2_X1)
                                         _023_ (net)
                  0.01    0.00    0.53 v rx_shift_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4    8.87    0.01    0.12    0.12 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.01    0.00    0.12 ^ _356_/A (HA_X1)
     1    3.55    0.01    0.04    0.16 ^ _356_/CO (HA_X1)
                                         _183_ (net)
                  0.01    0.00    0.16 ^ _205_/A (BUF_X4)
     5   17.08    0.01    0.03    0.18 ^ _205_/Z (BUF_X4)
                                         _040_ (net)
                  0.01    0.00    0.18 ^ _206_/A3 (NAND3_X2)
     4   11.19    0.02    0.03    0.22 v _206_/ZN (NAND3_X2)
                                         _189_ (net)
                  0.02    0.00    0.22 v _358_/B (HA_X1)
     3    4.83    0.01    0.07    0.28 v _358_/S (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.28 v _267_/A1 (NOR2_X1)
     1    1.04    0.01    0.02    0.31 ^ _267_/ZN (NOR2_X1)
                                         _082_ (net)
                  0.01    0.00    0.31 ^ _269_/A3 (AND4_X1)
     3    7.14    0.02    0.07    0.38 ^ _269_/ZN (AND4_X1)
                                         _084_ (net)
                  0.02    0.00    0.38 ^ _302_/A1 (NAND3_X1)
     3    3.88    0.02    0.03    0.41 v _302_/ZN (NAND3_X1)
                                         _112_ (net)
                  0.02    0.00    0.41 v _308_/A3 (NOR3_X1)
     1    2.69    0.03    0.06    0.47 ^ _308_/ZN (NOR3_X1)
                                         _117_ (net)
                  0.03    0.00    0.47 ^ _309_/S (MUX2_X1)
     1    1.22    0.01    0.06    0.53 v _309_/Z (MUX2_X1)
                                         _023_ (net)
                  0.01    0.00    0.53 v rx_shift_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.14813275635242462

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7461

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
8.637835502624512

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8249

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.16 ^ _356_/CO (HA_X1)
   0.03    0.18 ^ _205_/Z (BUF_X4)
   0.03    0.22 v _206_/ZN (NAND3_X2)
   0.07    0.28 v _358_/S (HA_X1)
   0.02    0.31 ^ _267_/ZN (NOR2_X1)
   0.07    0.38 ^ _269_/ZN (AND4_X1)
   0.03    0.41 v _302_/ZN (NAND3_X1)
   0.06    0.47 ^ _308_/ZN (NOR3_X1)
   0.06    0.53 v _309_/Z (MUX2_X1)
   0.00    0.53 v rx_shift_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
           0.53   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ rx_shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.53   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
   0.08    0.08 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
   0.01    0.09 ^ _333_/ZN (INV_X1)
   0.01    0.11 v _334_/ZN (OAI21_X1)
   0.00    0.11 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.5298

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.4296

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
81.087203

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.48e-04   4.33e-06   2.83e-06   2.55e-04  79.7%
Combinational          3.25e-05   2.71e-05   5.26e-06   6.49e-05  20.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.80e-04   3.14e-05   8.10e-06   3.20e-04 100.0%
                          87.6%       9.8%       2.5%
