Fitter report for MIPS
Wed May 31 23:37:32 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|altsyncram_04b2:altsyncram1|ALTSYNCRAM
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Wed May 31 23:37:32 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; MIPS                                     ;
; Top-level Entity Name              ; MIPS                                     ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C40Q240C8                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 1,998 / 39,600 ( 5 % )                   ;
;     Total combinational functions  ; 1,602 / 39,600 ( 4 % )                   ;
;     Dedicated logic registers      ; 1,187 / 39,600 ( 3 % )                   ;
; Total registers                    ; 1187                                     ;
; Total pins                         ; 83 / 129 ( 64 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 8,192 / 1,161,216 ( < 1 % )              ;
; Embedded Multiplier 9-bit elements ; 0 / 252 ( 0 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP3C40Q240C8                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                      ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                       ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                               ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                  ; Off                                   ; Off                                   ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   6.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; Instruction[31]     ; Missing drive strength and slew rate ;
; Instruction[30]     ; Missing drive strength and slew rate ;
; Instruction[29]     ; Missing drive strength and slew rate ;
; Instruction[28]     ; Missing drive strength and slew rate ;
; Instruction[27]     ; Missing drive strength and slew rate ;
; Instruction[26]     ; Missing drive strength and slew rate ;
; Instruction[25]     ; Missing drive strength and slew rate ;
; Instruction[24]     ; Missing drive strength and slew rate ;
; Instruction[23]     ; Missing drive strength and slew rate ;
; Instruction[22]     ; Missing drive strength and slew rate ;
; Instruction[21]     ; Missing drive strength and slew rate ;
; Instruction[20]     ; Missing drive strength and slew rate ;
; Instruction[19]     ; Missing drive strength and slew rate ;
; Instruction[18]     ; Missing drive strength and slew rate ;
; Instruction[17]     ; Missing drive strength and slew rate ;
; Instruction[16]     ; Missing drive strength and slew rate ;
; Instruction[15]     ; Missing drive strength and slew rate ;
; Instruction[14]     ; Missing drive strength and slew rate ;
; Instruction[13]     ; Missing drive strength and slew rate ;
; Instruction[12]     ; Missing drive strength and slew rate ;
; Instruction[11]     ; Missing drive strength and slew rate ;
; Instruction[10]     ; Missing drive strength and slew rate ;
; Instruction[9]      ; Missing drive strength and slew rate ;
; Instruction[8]      ; Missing drive strength and slew rate ;
; Instruction[7]      ; Missing drive strength and slew rate ;
; Instruction[6]      ; Missing drive strength and slew rate ;
; Instruction[5]      ; Missing drive strength and slew rate ;
; Instruction[4]      ; Missing drive strength and slew rate ;
; Instruction[3]      ; Missing drive strength and slew rate ;
; Instruction[2]      ; Missing drive strength and slew rate ;
; Instruction[1]      ; Missing drive strength and slew rate ;
; Instruction[0]      ; Missing drive strength and slew rate ;
; T[6]                ; Missing drive strength and slew rate ;
; T[5]                ; Missing drive strength and slew rate ;
; T[4]                ; Missing drive strength and slew rate ;
; T[3]                ; Missing drive strength and slew rate ;
; T[2]                ; Missing drive strength and slew rate ;
; T[1]                ; Missing drive strength and slew rate ;
; PC_F[31]            ; Missing drive strength and slew rate ;
; PC_F[30]            ; Missing drive strength and slew rate ;
; PC_F[29]            ; Missing drive strength and slew rate ;
; PC_F[28]            ; Missing drive strength and slew rate ;
; PC_F[27]            ; Missing drive strength and slew rate ;
; PC_F[26]            ; Missing drive strength and slew rate ;
; PC_F[25]            ; Missing drive strength and slew rate ;
; PC_F[24]            ; Missing drive strength and slew rate ;
; PC_F[23]            ; Missing drive strength and slew rate ;
; PC_F[22]            ; Missing drive strength and slew rate ;
; PC_F[21]            ; Missing drive strength and slew rate ;
; PC_F[20]            ; Missing drive strength and slew rate ;
; PC_F[19]            ; Missing drive strength and slew rate ;
; PC_F[18]            ; Missing drive strength and slew rate ;
; PC_F[17]            ; Missing drive strength and slew rate ;
; PC_F[16]            ; Missing drive strength and slew rate ;
; PC_F[15]            ; Missing drive strength and slew rate ;
; PC_F[14]            ; Missing drive strength and slew rate ;
; PC_F[13]            ; Missing drive strength and slew rate ;
; PC_F[12]            ; Missing drive strength and slew rate ;
; PC_F[11]            ; Missing drive strength and slew rate ;
; PC_F[10]            ; Missing drive strength and slew rate ;
; PC_F[9]             ; Missing drive strength and slew rate ;
; PC_F[8]             ; Missing drive strength and slew rate ;
; PC_F[7]             ; Missing drive strength and slew rate ;
; PC_F[6]             ; Missing drive strength and slew rate ;
; PC_F[5]             ; Missing drive strength and slew rate ;
; PC_F[4]             ; Missing drive strength and slew rate ;
; PC_F[3]             ; Missing drive strength and slew rate ;
; PC_F[2]             ; Missing drive strength and slew rate ;
; PC_F[1]             ; Missing drive strength and slew rate ;
; PC_F[0]             ; Missing drive strength and slew rate ;
; altera_reserved_tdo ; Missing drive strength and slew rate ;
+---------------------+--------------------------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 2996 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 2996 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                         ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+
; Partition Name       ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents             ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+
; Top                  ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                      ;
; sld_hub:sld_hub_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; sld_hub:sld_hub_inst ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                   ;
+----------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name       ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------------+---------+-------------------+-------------------------+-------------------+
; Top                  ; 2840    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:sld_hub_inst ; 156     ; 0                 ; N/A                     ; Source File       ;
+----------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/MIPS/MIPS.pin.


+-------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                       ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Total logic elements                        ; 1,998 / 39,600 ( 5 % )                ;
;     -- Combinational with no register       ; 811                                   ;
;     -- Register only                        ; 396                                   ;
;     -- Combinational with a register        ; 791                                   ;
;                                             ;                                       ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 980                                   ;
;     -- 3 input functions                    ; 512                                   ;
;     -- <=2 input functions                  ; 110                                   ;
;     -- Register only                        ; 396                                   ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 1542                                  ;
;     -- arithmetic mode                      ; 60                                    ;
;                                             ;                                       ;
; Total registers*                            ; 1,187 / 40,170 ( 3 % )                ;
;     -- Dedicated logic registers            ; 1,187 / 39,600 ( 3 % )                ;
;     -- I/O registers                        ; 0 / 570 ( 0 % )                       ;
;                                             ;                                       ;
; Total LABs:  partially or completely used   ; 151 / 2,475 ( 6 % )                   ;
; User inserted logic elements                ; 0                                     ;
; Virtual pins                                ; 0                                     ;
; I/O pins                                    ; 83 / 129 ( 64 % )                     ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )                        ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                        ;
; Global signals                              ; 14                                    ;
; M9Ks                                        ; 2 / 126 ( 2 % )                       ;
; Total block memory bits                     ; 8,192 / 1,161,216 ( < 1 % )           ;
; Total block memory implementation bits      ; 18,432 / 1,161,216 ( 2 % )            ;
; Embedded Multiplier 9-bit elements          ; 0 / 252 ( 0 % )                       ;
; PLLs                                        ; 0 / 4 ( 0 % )                         ;
; Global clocks                               ; 14 / 20 ( 70 % )                      ;
; JTAGs                                       ; 1 / 1 ( 100 % )                       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                         ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                         ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%                          ;
; Peak interconnect usage (total/H/V)         ; 16% / 15% / 18%                       ;
; Maximum fan-out node                        ; Reg_s:inst43|L_Reg:inst|inst5~clkctrl ;
; Maximum fan-out                             ; 992                                   ;
; Highest non-global fan-out signal           ; Reg_s:inst43|MUX31:inst1|COUT[2]~18   ;
; Highest non-global fan-out                  ; 71                                    ;
; Total fan-out                               ; 9630                                  ;
; Average fan-out                             ; 3.15                                  ;
+---------------------------------------------+---------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                ;
+---------------------------------------------+----------------------+-----------------------+
; Statistic                                   ; Top                  ; sld_hub:sld_hub_inst  ;
+---------------------------------------------+----------------------+-----------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ;
;                                             ;                      ;                       ;
; Total logic elements                        ; 1898 / 39600 ( 4 % ) ; 100 / 39600 ( < 1 % ) ;
;     -- Combinational with no register       ; 775                  ; 36                    ;
;     -- Register only                        ; 388                  ; 8                     ;
;     -- Combinational with a register        ; 735                  ; 56                    ;
;                                             ;                      ;                       ;
; Logic element usage by number of LUT inputs ;                      ;                       ;
;     -- 4 input functions                    ; 942                  ; 38                    ;
;     -- 3 input functions                    ; 479                  ; 33                    ;
;     -- <=2 input functions                  ; 89                   ; 21                    ;
;     -- Register only                        ; 388                  ; 8                     ;
;                                             ;                      ;                       ;
; Logic elements by mode                      ;                      ;                       ;
;     -- normal mode                          ; 1454                 ; 88                    ;
;     -- arithmetic mode                      ; 56                   ; 4                     ;
;                                             ;                      ;                       ;
; Total registers                             ; 1123                 ; 64                    ;
;     -- Dedicated logic registers            ; 1123 / 39600 ( 2 % ) ; 64 / 39600 ( < 1 % )  ;
;     -- I/O registers                        ; 0                    ; 0                     ;
;                                             ;                      ;                       ;
; Total LABs:  partially or completely used   ; 143 / 2475 ( 5 % )   ; 12 / 2475 ( < 1 % )   ;
;                                             ;                      ;                       ;
; Virtual pins                                ; 0                    ; 0                     ;
; I/O pins                                    ; 83                   ; 0                     ;
; Embedded Multiplier 9-bit elements          ; 0 / 252 ( 0 % )      ; 0 / 252 ( 0 % )       ;
; Total memory bits                           ; 8192                 ; 0                     ;
; Total RAM block bits                        ; 18432                ; 0                     ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ;
; M9K                                         ; 2 / 126 ( 1 % )      ; 0 / 126 ( 0 % )       ;
; Clock control block                         ; 14 / 24 ( 58 % )     ; 0 / 24 ( 0 % )        ;
;                                             ;                      ;                       ;
; Connections                                 ;                      ;                       ;
;     -- Input Connections                    ; 134                  ; 99                    ;
;     -- Registered Input Connections         ; 77                   ; 73                    ;
;     -- Output Connections                   ; 165                  ; 68                    ;
;     -- Registered Output Connections        ; 5                    ; 67                    ;
;                                             ;                      ;                       ;
; Internal Connections                        ;                      ;                       ;
;     -- Total Connections                    ; 9222                 ; 576                   ;
;     -- Registered Connections               ; 1684                 ; 410                   ;
;                                             ;                      ;                       ;
; External Connections                        ;                      ;                       ;
;     -- Top                                  ; 132                  ; 167                   ;
;     -- sld_hub:sld_hub_inst                 ; 167                  ; 0                     ;
;                                             ;                      ;                       ;
; Partition Interface                         ;                      ;                       ;
;     -- Input Ports                          ; 31                   ; 15                    ;
;     -- Output Ports                         ; 77                   ; 33                    ;
;     -- Bidir Ports                          ; 0                    ; 0                     ;
;                                             ;                      ;                       ;
; Registered Ports                            ;                      ;                       ;
;     -- Registered Input Ports               ; 0                    ; 4                     ;
;     -- Registered Output Ports              ; 0                    ; 23                    ;
;                                             ;                      ;                       ;
; Port Connectivity                           ;                      ;                       ;
;     -- Input Ports driven by GND            ; 0                    ; 1                     ;
;     -- Output Ports driven by GND           ; 0                    ; 0                     ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ;
;     -- Input Ports with no Source           ; 0                    ; 0                     ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ;
;     -- Input Ports with no Fanout           ; 0                    ; 1                     ;
;     -- Output Ports with no Fanout          ; 0                    ; 18                    ;
+---------------------------------------------+----------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK    ; 152   ; 6        ; 67           ; 22           ; 0            ; 18                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GATE   ; 37    ; 2        ; 0            ; 19           ; 0            ; 16                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RST    ; 39    ; 2        ; 0            ; 18           ; 14           ; 39                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RSTC   ; 38    ; 2        ; 0            ; 19           ; 7            ; 32                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cin[0] ; 44    ; 2        ; 0            ; 16           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cin[1] ; 45    ; 2        ; 0            ; 15           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cin[2] ; 46    ; 2        ; 0            ; 12           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cin[3] ; 49    ; 2        ; 0            ; 10           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cin[4] ; 50    ; 2        ; 0            ; 7            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cin[5] ; 51    ; 2        ; 0            ; 5            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cin[6] ; 52    ; 2        ; 0            ; 5            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cin[7] ; 55    ; 2        ; 0            ; 4            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ul_RST ; 33    ; 2        ; 0            ; 21           ; 14           ; 16                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Instruction[0]  ; 56    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[10] ; 112   ; 4        ; 59           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[11] ; 113   ; 4        ; 61           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[12] ; 114   ; 4        ; 61           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[13] ; 117   ; 4        ; 63           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[14] ; 118   ; 4        ; 63           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[15] ; 126   ; 5        ; 67           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[16] ; 127   ; 5        ; 67           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[17] ; 128   ; 5        ; 67           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[18] ; 131   ; 5        ; 67           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[19] ; 132   ; 5        ; 67           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[1]  ; 57    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[20] ; 133   ; 5        ; 67           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[21] ; 134   ; 5        ; 67           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[22] ; 135   ; 5        ; 67           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[23] ; 137   ; 5        ; 67           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[24] ; 139   ; 5        ; 67           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[25] ; 142   ; 5        ; 67           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[26] ; 143   ; 5        ; 67           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[27] ; 144   ; 5        ; 67           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[28] ; 145   ; 5        ; 67           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[29] ; 146   ; 5        ; 67           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[2]  ; 63    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[30] ; 159   ; 6        ; 67           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[31] ; 160   ; 6        ; 67           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[3]  ; 68    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[4]  ; 69    ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[5]  ; 70    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[6]  ; 73    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[7]  ; 76    ; 3        ; 20           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[8]  ; 78    ; 3        ; 20           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; Instruction[9]  ; 80    ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; PC_F[0]         ; 200   ; 7        ; 45           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[10]        ; 84    ; 3        ; 29           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[11]        ; 103   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[12]        ; 232   ; 8        ; 9            ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[13]        ; 214   ; 8        ; 29           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[14]        ; 83    ; 3        ; 27           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[15]        ; 41    ; 2        ; 0            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[16]        ; 217   ; 8        ; 27           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[17]        ; 194   ; 7        ; 50           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[18]        ; 201   ; 7        ; 45           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[19]        ; 100   ; 4        ; 43           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[1]         ; 106   ; 4        ; 48           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[20]        ; 218   ; 8        ; 25           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[21]        ; 224   ; 8        ; 20           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[22]        ; 219   ; 8        ; 25           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[23]        ; 221   ; 8        ; 25           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[24]        ; 82    ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[25]        ; 22    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[26]        ; 202   ; 7        ; 45           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[27]        ; 166   ; 6        ; 67           ; 28           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[28]        ; 98    ; 4        ; 43           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[29]        ; 203   ; 7        ; 41           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[2]         ; 196   ; 7        ; 48           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[30]        ; 95    ; 4        ; 41           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[31]        ; 169   ; 6        ; 67           ; 31           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[3]         ; 99    ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[4]         ; 207   ; 7        ; 38           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[5]         ; 94    ; 4        ; 38           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[6]         ; 164   ; 6        ; 67           ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[7]         ; 93    ; 4        ; 38           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[8]         ; 81    ; 3        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_F[9]         ; 87    ; 3        ; 34           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; T[1]            ; 161   ; 6        ; 67           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; T[2]            ; 88    ; 3        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; T[3]            ; 216   ; 8        ; 29           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; T[4]            ; 195   ; 7        ; 50           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; T[5]            ; 230   ; 8        ; 11           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; T[6]            ; 226   ; 8        ; 14           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                       ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As               ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; 12       ; DIFFIO_L8n, DATA1, ASDO                  ; As input tri-stated       ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L10p, FLASH_nCE, nCSO             ; As input tri-stated       ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 17       ; nSTATUS                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; 24       ; DATA0                                    ; As input tri-stated       ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 25       ; nCONFIG                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; 26       ; TDI                                      ; -                         ; altera_reserved_tdi     ; JTAG Pin                  ;
; 27       ; TCK                                      ; -                         ; altera_reserved_tck     ; JTAG Pin                  ;
; 28       ; TMS                                      ; -                         ; altera_reserved_tms     ; JTAG Pin                  ;
; 29       ; TDO                                      ; -                         ; altera_reserved_tdo     ; JTAG Pin                  ;
; 30       ; nCE                                      ; -                         ; -                       ; Dedicated Programming Pin ;
; 144      ; DIFFIO_R32n, DEV_OE                      ; Use as general purpose IO ; Instruction[27]         ; Dual Purpose Pin          ;
; 145      ; DIFFIO_R32p, DEV_CLRn                    ; Use as general purpose IO ; Instruction[28]         ; Dual Purpose Pin          ;
; 153      ; CONF_DONE                                ; -                         ; -                       ; Dedicated Programming Pin ;
; 155      ; MSEL0                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 157      ; MSEL1                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL2                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL3                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 159      ; DIFFIO_R27n, INIT_DONE                   ; Use as general purpose IO ; Instruction[30]         ; Dual Purpose Pin          ;
; 160      ; DIFFIO_R27p, CRC_ERROR                   ; Use as general purpose IO ; Instruction[31]         ; Dual Purpose Pin          ;
; 162      ; DIFFIO_R24n, nCEO                        ; Use as programming pin    ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 164      ; DIFFIO_R24p, CLKUSR                      ; Use as general purpose IO ; PC_F[6]                 ; Dual Purpose Pin          ;
; 194      ; DIFFIO_T41p, PADD2                       ; Use as regular IO         ; PC_F[17]                ; Dual Purpose Pin          ;
; 196      ; DIFFIO_T38n, PADD3                       ; Use as regular IO         ; PC_F[2]                 ; Dual Purpose Pin          ;
; 200      ; DIFFIO_T37p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO         ; PC_F[0]                 ; Dual Purpose Pin          ;
; 201      ; DIFFIO_T36n, PADD5                       ; Use as regular IO         ; PC_F[18]                ; Dual Purpose Pin          ;
; 202      ; DIFFIO_T36p, PADD6                       ; Use as regular IO         ; PC_F[26]                ; Dual Purpose Pin          ;
; 207      ; DIFFIO_T29p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO         ; PC_F[4]                 ; Dual Purpose Pin          ;
; 214      ; DIFFIO_T24p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO         ; PC_F[13]                ; Dual Purpose Pin          ;
; 218      ; DIFFIO_T20n, DATA2                       ; Use as regular IO         ; PC_F[20]                ; Dual Purpose Pin          ;
; 219      ; DIFFIO_T20p, DATA3                       ; Use as regular IO         ; PC_F[22]                ; Dual Purpose Pin          ;
; 221      ; DIFFIO_T19p, DATA4                       ; Use as regular IO         ; PC_F[23]                ; Dual Purpose Pin          ;
; 224      ; DIFFIO_T16n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO         ; PC_F[21]                ; Dual Purpose Pin          ;
; 226      ; DIFFIO_T11p, DATA5                       ; Use as regular IO         ; T[6]                    ; Dual Purpose Pin          ;
; 232      ; DIFFIO_T7n, DATA7                        ; Use as regular IO         ; PC_F[12]                ; Dual Purpose Pin          ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 12 ( 42 % )  ; 2.5V          ; --           ;
; 2        ; 15 / 17 ( 88 % ) ; 2.5V          ; --           ;
; 3        ; 14 / 16 ( 88 % ) ; 2.5V          ; --           ;
; 4        ; 13 / 18 ( 72 % ) ; 2.5V          ; --           ;
; 5        ; 15 / 17 ( 88 % ) ; 2.5V          ; --           ;
; 6        ; 8 / 13 ( 62 % )  ; 2.5V          ; --           ;
; 7        ; 8 / 18 ( 44 % )  ; 2.5V          ; --           ;
; 8        ; 10 / 18 ( 56 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 10       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 17         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 21         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 41         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 19       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 20       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 53         ; 1        ; PC_F[25]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 23       ; 58         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 24       ; 59         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 60         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 61         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 27       ; 62         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 28       ; 63         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 29       ; 64         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 30       ; 65         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 66         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 67         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 33       ; 68         ; 2        ; ul_RST                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 69         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 35       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 74         ; 2        ; GATE                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 38       ; 75         ; 2        ; RSTC                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 39       ; 80         ; 2        ; RST                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 40       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 83         ; 2        ; PC_F[15]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 42       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 44       ; 88         ; 2        ; cin[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 45       ; 89         ; 2        ; cin[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 46       ; 103        ; 2        ; cin[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 47       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 110        ; 2        ; cin[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 50       ; 121        ; 2        ; cin[4]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 51       ; 129        ; 2        ; cin[5]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 52       ; 130        ; 2        ; cin[6]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 53       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 134        ; 2        ; cin[7]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 56       ; 135        ; 2        ; Instruction[0]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 57       ; 136        ; 2        ; Instruction[1]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 58       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 147        ; 3        ; Instruction[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 64       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 65       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 152        ; 3        ; Instruction[3]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 154        ; 3        ; Instruction[4]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 155        ; 3        ; Instruction[5]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 72       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 73       ; 159        ; 3        ; Instruction[6]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 74       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 178        ; 3        ; Instruction[7]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 78       ; 179        ; 3        ; Instruction[8]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 182        ; 3        ; Instruction[9]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 81       ; 183        ; 3        ; PC_F[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 82       ; 184        ; 3        ; PC_F[24]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 83       ; 190        ; 3        ; PC_F[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 84       ; 191        ; 3        ; PC_F[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 85       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 86       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 87       ; 202        ; 3        ; PC_F[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 88       ; 203        ; 3        ; T[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 89       ; 204        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 90       ; 205        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 91       ; 206        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 207        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 93       ; 208        ; 4        ; PC_F[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 94       ; 209        ; 4        ; PC_F[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 95       ; 213        ; 4        ; PC_F[30]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 96       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 218        ; 4        ; PC_F[28]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 99       ; 219        ; 4        ; PC_F[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 100      ; 222        ; 4        ; PC_F[19]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 101      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 102      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 103      ; 224        ; 4        ; PC_F[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 104      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 228        ; 4        ; PC_F[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 107      ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 108      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 110      ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 253        ; 4        ; Instruction[10]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 258        ; 4        ; Instruction[11]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 261        ; 4        ; Instruction[12]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 266        ; 4        ; Instruction[13]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 118      ; 267        ; 4        ; Instruction[14]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 119      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 120      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 121      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 277        ; 5        ; Instruction[15]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 127      ; 278        ; 5        ; Instruction[16]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 128      ; 280        ; 5        ; Instruction[17]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 129      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 283        ; 5        ; Instruction[18]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 132      ; 284        ; 5        ; Instruction[19]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 133      ; 285        ; 5        ; Instruction[20]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 134      ; 288        ; 5        ; Instruction[21]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 135      ; 289        ; 5        ; Instruction[22]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 136      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 137      ; 299        ; 5        ; Instruction[23]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 138      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 301        ; 5        ; Instruction[24]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 140      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 317        ; 5        ; Instruction[25]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 143      ; 330        ; 5        ; Instruction[26]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 144      ; 331        ; 5        ; Instruction[27]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 145      ; 332        ; 5        ; Instruction[28]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 146      ; 337        ; 5        ; Instruction[29]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 147      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 148      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 149      ; 342        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 150      ; 343        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 151      ; 344        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 152      ; 345        ; 6        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 153      ; 346        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 155      ; 347        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 348        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 349        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 350        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 353        ; 6        ; Instruction[30]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 160      ; 354        ; 6        ; Instruction[31]                                           ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 161      ; 357        ; 6        ; T[1]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 162      ; 360        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 163      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 361        ; 6        ; PC_F[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 165      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 362        ; 6        ; PC_F[27]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 167      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 168      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 169      ; 374        ; 6        ; PC_F[31]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 170      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 171      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 172      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 174      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 175      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 176      ; 405        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 177      ; 407        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 178      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 182      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 183      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 184      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 185      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 186      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 187      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 188      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 189      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 190      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 447        ; 7        ; PC_F[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 195      ; 450        ; 7        ; T[4]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 196      ; 453        ; 7        ; PC_F[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 197      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 198      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 199      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 200      ; 457        ; 7        ; PC_F[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 201      ; 458        ; 7        ; PC_F[18]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 202      ; 459        ; 7        ; PC_F[26]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 203      ; 468        ; 7        ; PC_F[29]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 204      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 207      ; 474        ; 7        ; PC_F[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 208      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 479        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 210      ; 480        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 481        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 482        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 214      ; 488        ; 8        ; PC_F[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 215      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 491        ; 8        ; T[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 217      ; 492        ; 8        ; PC_F[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 218      ; 497        ; 8        ; PC_F[20]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 219      ; 498        ; 8        ; PC_F[22]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 220      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 221      ; 500        ; 8        ; PC_F[23]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 222      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 223      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 224      ; 507        ; 8        ; PC_F[21]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 225      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 226      ; 518        ; 8        ; T[6]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 227      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 523        ; 8        ; T[5]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 231      ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 232      ; 526        ; 8        ; PC_F[12]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 233      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 234      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 235      ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 236      ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 237      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 238      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 239      ; 545        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 240      ; 546        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.0-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MIPS                                                                  ; 1998 (17)   ; 1187 (0)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 83   ; 0            ; 811 (17)     ; 396 (0)           ; 791 (2)          ; |MIPS                                                                                                                                                              ; work         ;
;    |ALU:inst|                                                          ; 137 (137)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (136)    ; 0 (0)             ; 1 (1)            ; |MIPS|ALU:inst                                                                                                                                                     ; work         ;
;    |ALUControl:inst26|                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |MIPS|ALUControl:inst26                                                                                                                                            ; work         ;
;    |CounterReg:inst49|                                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |MIPS|CounterReg:inst49                                                                                                                                            ; work         ;
;    |DMAControl:inst4|                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MIPS|DMAControl:inst4                                                                                                                                             ; work         ;
;    |MFDMA:inst29|                                                      ; 47 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 0 (0)             ; 16 (0)           ; |MIPS|MFDMA:inst29                                                                                                                                                 ; work         ;
;       |ADD:inst4|                                                      ; 31 (31)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 8 (8)            ; |MIPS|MFDMA:inst29|ADD:inst4                                                                                                                                       ; work         ;
;       |ADD:inst5|                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |MIPS|MFDMA:inst29|ADD:inst5                                                                                                                                       ; work         ;
;       |IsEqule:inst1|                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |MIPS|MFDMA:inst29|IsEqule:inst1                                                                                                                                   ; work         ;
;    |Reg_s:inst43|                                                      ; 1281 (2)    ; 992 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 286 (1)      ; 384 (0)           ; 611 (1)          ; |MIPS|Reg_s:inst43                                                                                                                                                 ; work         ;
;       |L_Reg:inst|                                                     ; 1205 (178)  ; 992 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 211 (176)    ; 384 (0)           ; 610 (578)        ; |MIPS|Reg_s:inst43|L_Reg:inst                                                                                                                                      ; work         ;
;          |74138:inst115|                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst115                                                                                                                        ; work         ;
;          |74138:inst1|                                                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst1                                                                                                                          ; work         ;
;          |74138:inst2|                                                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst2                                                                                                                          ; work         ;
;          |74138:inst3|                                                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst3                                                                                                                          ; work         ;
;          |74138:inst4|                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|L_Reg:inst|74138:inst4                                                                                                                          ; work         ;
;          |Reg:inst23|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst23                                                                                                                           ; work         ;
;          |Reg:inst24|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst24                                                                                                                           ; work         ;
;          |Reg:inst25|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst25                                                                                                                           ; work         ;
;          |Reg:inst26|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst26                                                                                                                           ; work         ;
;          |Reg:inst27|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst27                                                                                                                           ; work         ;
;          |Reg:inst28|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst28                                                                                                                           ; work         ;
;          |Reg:inst29|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 2 (2)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst29                                                                                                                           ; work         ;
;          |Reg:inst30|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst30                                                                                                                           ; work         ;
;          |Reg:inst40|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 26 (26)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst40                                                                                                                           ; work         ;
;          |Reg:inst41|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 2 (2)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst41                                                                                                                           ; work         ;
;          |Reg:inst42|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst42                                                                                                                           ; work         ;
;          |Reg:inst43|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst43                                                                                                                           ; work         ;
;          |Reg:inst44|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst44                                                                                                                           ; work         ;
;          |Reg:inst45|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst45                                                                                                                           ; work         ;
;          |Reg:inst46|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 2 (2)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst46                                                                                                                           ; work         ;
;          |Reg:inst47|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst47                                                                                                                           ; work         ;
;          |Reg:inst65|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst65                                                                                                                           ; work         ;
;          |Reg:inst66|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst66                                                                                                                           ; work         ;
;          |Reg:inst67|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 2 (2)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst67                                                                                                                           ; work         ;
;          |Reg:inst68|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst68                                                                                                                           ; work         ;
;          |Reg:inst69|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst69                                                                                                                           ; work         ;
;          |Reg:inst70|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst70                                                                                                                           ; work         ;
;          |Reg:inst71|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 2 (2)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst71                                                                                                                           ; work         ;
;          |Reg:inst72|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst72                                                                                                                           ; work         ;
;          |Reg:inst91|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst91                                                                                                                           ; work         ;
;          |Reg:inst92|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst92                                                                                                                           ; work         ;
;          |Reg:inst93|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst93                                                                                                                           ; work         ;
;          |Reg:inst94|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst94                                                                                                                           ; work         ;
;          |Reg:inst95|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst95                                                                                                                           ; work         ;
;          |Reg:inst96|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst96                                                                                                                           ; work         ;
;          |Reg:inst97|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |MIPS|Reg_s:inst43|L_Reg:inst|Reg:inst97                                                                                                                           ; work         ;
;       |MUX31:inst1|                                                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|MUX31:inst1                                                                                                                                     ; work         ;
;       |lpm_latch0:inst4|                                               ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|lpm_latch0:inst4                                                                                                                                ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|lpm_latch0:inst4|lpm_latch:lpm_latch_component                                                                                                  ; work         ;
;       |lpm_latch0:inst5|                                               ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|lpm_latch0:inst5                                                                                                                                ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |MIPS|Reg_s:inst43|lpm_latch0:inst5|lpm_latch:lpm_latch_component                                                                                                  ; work         ;
;    |Stmp:inst3|                                                        ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |MIPS|Stmp:inst3                                                                                                                                                   ; work         ;
;    |lMemory:inst5|                                                     ; 83 (0)      ; 60 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 4 (0)             ; 56 (0)           ; |MIPS|lMemory:inst5                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 83 (0)      ; 60 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 4 (0)             ; 56 (0)           ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_5tk1:auto_generated|                              ; 83 (0)      ; 60 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 4 (0)             ; 56 (0)           ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated                                                                                 ; work         ;
;             |altsyncram_04b2:altsyncram1|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|altsyncram_04b2:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 83 (66)     ; 60 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (14)      ; 4 (4)             ; 56 (48)          ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |lpm_latch0:inst1|                                                  ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_latch0:inst1                                                                                                                                             ; work         ;
;       |lpm_latch:lpm_latch_component|                                  ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_latch0:inst1|lpm_latch:lpm_latch_component                                                                                                               ; work         ;
;    |lpm_latch0:inst24|                                                 ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_latch0:inst24                                                                                                                                            ; work         ;
;       |lpm_latch:lpm_latch_component|                                  ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_latch0:inst24|lpm_latch:lpm_latch_component                                                                                                              ; work         ;
;    |lpm_latch0:inst25|                                                 ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_latch0:inst25                                                                                                                                            ; work         ;
;       |lpm_latch:lpm_latch_component|                                  ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_latch0:inst25|lpm_latch:lpm_latch_component                                                                                                              ; work         ;
;    |lpm_mux0:inst14|                                                   ; 39 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux0:inst14                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 39 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux0:inst14|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_08e:auto_generated|                                      ; 39 (39)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_08e:auto_generated                                                                                             ; work         ;
;    |lpm_mux1:inst16|                                                   ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux1:inst16                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux1:inst16|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_t7e:auto_generated|                                      ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux1:inst16|lpm_mux:lpm_mux_component|mux_t7e:auto_generated                                                                                             ; work         ;
;    |lpm_mux1:inst19|                                                   ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |MIPS|lpm_mux1:inst19                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |MIPS|lpm_mux1:inst19|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_t7e:auto_generated|                                      ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |MIPS|lpm_mux1:inst19|lpm_mux:lpm_mux_component|mux_t7e:auto_generated                                                                                             ; work         ;
;    |lpm_mux1:inst31|                                                   ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux1:inst31                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux1:inst31|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_t7e:auto_generated|                                      ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated                                                                                             ; work         ;
;    |lpm_mux3:inst23|                                                   ; 42 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux3:inst23                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 42 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux3:inst23|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_v7e:auto_generated|                                      ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_v7e:auto_generated                                                                                             ; work         ;
;    |lpm_mux4:inst45|                                                   ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux4:inst45                                                                                                                                              ; work         ;
;       |lpm_mux:lpm_mux_component|                                      ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux4:inst45|lpm_mux:lpm_mux_component                                                                                                                    ; work         ;
;          |mux_g6e:auto_generated|                                      ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |MIPS|lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated                                                                                             ; work         ;
;    |sld_hub:sld_hub_inst|                                              ; 100 (60)    ; 64 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (24)      ; 8 (8)             ; 56 (31)          ; |MIPS|sld_hub:sld_hub_inst                                                                                                                                         ; work         ;
;       |sld_rom_sr:hub_info_reg|                                        ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |MIPS|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                 ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |MIPS|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                               ; work         ;
;    |ul_c:inst57|                                                       ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |MIPS|ul_c:inst57                                                                                                                                                  ; work         ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Instruction[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Instruction[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T[6]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T[5]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T[4]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T[3]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T[2]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T[1]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[31]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[30]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[29]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[28]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[27]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[26]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[25]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[24]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[23]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[22]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[21]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[20]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[19]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[18]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[17]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[16]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[15]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[14]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[13]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[12]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[11]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[10]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_F[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RST             ; Input    ; 0             ; 6             ; --                    ; --  ; --   ;
; CLK             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; ul_RST          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; RSTC            ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; cin[0]          ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; cin[1]          ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; cin[2]          ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; cin[3]          ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; cin[4]          ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; cin[5]          ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; cin[6]          ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; cin[7]          ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; GATE            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                          ;
+-------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------+-------------------+---------+
; RST                                                                                       ;                   ;         ;
;      - MFDMA:inst29|ADD:inst4|F[0]~head_lut                                               ; 1                 ; 6       ;
;      - MFDMA:inst29|ADD:inst4|F[1]~head_lut                                               ; 1                 ; 6       ;
;      - MFDMA:inst29|ADD:inst4|F[2]~head_lut                                               ; 1                 ; 6       ;
;      - MFDMA:inst29|ADD:inst4|F[3]~head_lut                                               ; 1                 ; 6       ;
;      - MFDMA:inst29|ADD:inst4|F[4]~head_lut                                               ; 1                 ; 6       ;
;      - MFDMA:inst29|ADD:inst4|F[5]~head_lut                                               ; 1                 ; 6       ;
;      - MFDMA:inst29|ADD:inst4|F[6]~head_lut                                               ; 1                 ; 6       ;
;      - MFDMA:inst29|ADD:inst4|F[7]~head_lut                                               ; 1                 ; 6       ;
;      - RST~inputclkctrl                                                                   ; 0                 ; 0       ;
; CLK                                                                                       ;                   ;         ;
; ul_RST                                                                                    ;                   ;         ;
; RSTC                                                                                      ;                   ;         ;
;      - CounterReg:inst49|q~64                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~65                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~66                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~67                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~68                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~69                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~70                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~71                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~72                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~73                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~74                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~75                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~76                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~77                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~78                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~79                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~80                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~81                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~82                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~83                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~84                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~85                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~86                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~87                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~88                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~89                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~90                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~91                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~92                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~93                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~94                                                             ; 1                 ; 6       ;
;      - CounterReg:inst49|q~95                                                             ; 1                 ; 6       ;
; cin[0]                                                                                    ;                   ;         ;
;      - lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated|result_node[0]~16 ; 0                 ; 6       ;
;      - lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated|result_node[0]~71 ; 0                 ; 6       ;
; cin[1]                                                                                    ;                   ;         ;
;      - lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated|result_node[1]~19 ; 0                 ; 6       ;
;      - lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated|result_node[1]~70 ; 0                 ; 6       ;
; cin[2]                                                                                    ;                   ;         ;
;      - lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated|result_node[2]~22 ; 1                 ; 6       ;
;      - lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated|result_node[2]~69 ; 1                 ; 6       ;
; cin[3]                                                                                    ;                   ;         ;
;      - lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated|result_node[3]~25 ; 1                 ; 6       ;
;      - lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated|result_node[3]~68 ; 1                 ; 6       ;
; cin[4]                                                                                    ;                   ;         ;
;      - lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated|result_node[4]~28 ; 1                 ; 6       ;
;      - lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated|result_node[4]~67 ; 1                 ; 6       ;
; cin[5]                                                                                    ;                   ;         ;
;      - lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated|result_node[5]~31 ; 0                 ; 6       ;
;      - lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated|result_node[5]~66 ; 0                 ; 6       ;
; cin[6]                                                                                    ;                   ;         ;
;      - lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated|result_node[6]~34 ; 0                 ; 6       ;
;      - lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated|result_node[6]~65 ; 0                 ; 6       ;
; cin[7]                                                                                    ;                   ;         ;
;      - lpm_mux4:inst45|lpm_mux:lpm_mux_component|mux_g6e:auto_generated|result_node[7]~37 ; 0                 ; 6       ;
;      - lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_t7e:auto_generated|result_node[7]~64 ; 0                 ; 6       ;
; GATE                                                                                      ;                   ;         ;
;      - GATE~inputclkctrl                                                                  ; 0                 ; 0       ;
+-------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                             ; PIN_152            ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; GATE                                                                                                                                                                            ; PIN_37             ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; RST                                                                                                                                                                             ; PIN_39             ; 31      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|15                                                                                                                                          ; LCCOMB_X33_Y21_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|16                                                                                                                                          ; LCCOMB_X33_Y21_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|17                                                                                                                                          ; LCCOMB_X33_Y21_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|18                                                                                                                                          ; LCCOMB_X33_Y21_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|19                                                                                                                                          ; LCCOMB_X34_Y20_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|20                                                                                                                                          ; LCCOMB_X34_Y20_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|21                                                                                                                                          ; LCCOMB_X33_Y21_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|22                                                                                                                                          ; LCCOMB_X33_Y21_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|15                                                                                                                                          ; LCCOMB_X34_Y20_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|16                                                                                                                                          ; LCCOMB_X34_Y20_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|17                                                                                                                                          ; LCCOMB_X34_Y20_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|18                                                                                                                                          ; LCCOMB_X34_Y20_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|19                                                                                                                                          ; LCCOMB_X34_Y20_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|20                                                                                                                                          ; LCCOMB_X34_Y20_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|21                                                                                                                                          ; LCCOMB_X34_Y20_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|22                                                                                                                                          ; LCCOMB_X34_Y20_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|15                                                                                                                                          ; LCCOMB_X34_Y22_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|16                                                                                                                                          ; LCCOMB_X34_Y22_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|17                                                                                                                                          ; LCCOMB_X34_Y22_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|18                                                                                                                                          ; LCCOMB_X34_Y22_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|19                                                                                                                                          ; LCCOMB_X34_Y22_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|20                                                                                                                                          ; LCCOMB_X33_Y21_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|21                                                                                                                                          ; LCCOMB_X34_Y22_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|22                                                                                                                                          ; LCCOMB_X34_Y22_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|15                                                                                                                                          ; LCCOMB_X33_Y21_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|16                                                                                                                                          ; LCCOMB_X33_Y21_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|18                                                                                                                                          ; LCCOMB_X33_Y21_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|19                                                                                                                                          ; LCCOMB_X33_Y21_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|20                                                                                                                                          ; LCCOMB_X33_Y21_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|21                                                                                                                                          ; LCCOMB_X33_Y21_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|22                                                                                                                                          ; LCCOMB_X33_Y21_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reg_s:inst43|L_Reg:inst|inst5                                                                                                                                                   ; LCCOMB_X34_Y22_N2  ; 992     ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; Reg_s:inst43|inst2                                                                                                                                                              ; LCCOMB_X34_Y22_N8  ; 32      ; Latch enable               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; Reg_s:inst43|inst3                                                                                                                                                              ; LCCOMB_X34_Y22_N10 ; 32      ; Latch enable               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; Stmp:inst3|inst                                                                                                                                                                 ; FF_X38_Y26_N19     ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Stmp:inst3|inst10                                                                                                                                                               ; LCCOMB_X38_Y25_N4  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Stmp:inst3|inst5                                                                                                                                                                ; FF_X38_Y25_N9      ; 32      ; Latch enable               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; Stmp:inst3|inst6                                                                                                                                                                ; LCCOMB_X34_Y22_N4  ; 7       ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                    ; JTAG_X1_Y22_N0     ; 126     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                    ; JTAG_X1_Y22_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; inst10                                                                                                                                                                          ; LCCOMB_X34_Y13_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inst28                                                                                                                                                                          ; LCCOMB_X34_Y22_N22 ; 32      ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; inst35                                                                                                                                                                          ; LCCOMB_X39_Y25_N8  ; 2       ; Read enable                ; no     ; --                   ; --               ; --                        ;
; inst37                                                                                                                                                                          ; LCCOMB_X39_Y19_N16 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; inst41                                                                                                                                                                          ; LCCOMB_X38_Y25_N8  ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; inst6~5                                                                                                                                                                         ; LCCOMB_X36_Y14_N24 ; 32      ; Latch enable               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                 ; LCCOMB_X49_Y20_N14 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                           ; LCCOMB_X49_Y20_N30 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                              ; LCCOMB_X48_Y20_N28 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~7                                                              ; LCCOMB_X50_Y20_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~8                                                              ; LCCOMB_X49_Y20_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]~65                                                  ; LCCOMB_X49_Y20_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~15      ; LCCOMB_X49_Y20_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~20 ; LCCOMB_X48_Y20_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                    ; FF_X49_Y21_N19     ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                              ; FF_X48_Y20_N1      ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][0]~38                                                                                                                                           ; LCCOMB_X49_Y22_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                              ; FF_X49_Y20_N13     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[0]~31                                                                                                                                             ; LCCOMB_X49_Y21_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                ; FF_X48_Y22_N9      ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                              ; FF_X49_Y24_N9      ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~32                                                                                                                                    ; LCCOMB_X49_Y22_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                      ; LCCOMB_X49_Y24_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~27                                                                                                                 ; LCCOMB_X49_Y24_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~28                                                                                                                 ; LCCOMB_X49_Y24_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                         ; FF_X50_Y23_N7      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                        ; FF_X49_Y23_N21     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                         ; FF_X49_Y24_N13     ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                         ; FF_X49_Y22_N5      ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                  ; LCCOMB_X50_Y23_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                        ; FF_X50_Y23_N13     ; 21      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; ul_RST                                                                                                                                                                          ; PIN_33             ; 16      ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ul_c:inst57|Q[11]                                                                                                                                                               ; FF_X39_Y25_N27     ; 32      ; Latch enable               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                               ;
+-------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                          ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                           ; PIN_152            ; 16      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; GATE                          ; PIN_37             ; 16      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; RST                           ; PIN_39             ; 31      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; Reg_s:inst43|L_Reg:inst|inst5 ; LCCOMB_X34_Y22_N2  ; 992     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; Reg_s:inst43|inst2            ; LCCOMB_X34_Y22_N8  ; 32      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; Reg_s:inst43|inst3            ; LCCOMB_X34_Y22_N10 ; 32      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; Stmp:inst3|inst5              ; FF_X38_Y25_N9      ; 32      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; Stmp:inst3|inst6              ; LCCOMB_X34_Y22_N4  ; 7       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP  ; JTAG_X1_Y22_N0     ; 126     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; inst28                        ; LCCOMB_X34_Y22_N22 ; 32      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; inst41                        ; LCCOMB_X38_Y25_N8  ; 2       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; inst6~5                       ; LCCOMB_X36_Y14_N24 ; 32      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; ul_RST                        ; PIN_33             ; 16      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ul_c:inst57|Q[11]             ; FF_X39_Y25_N27     ; 32      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
+-------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Reg_s:inst43|MUX31:inst1|COUT[2]~18                                                                                            ; 71      ;
; Reg_s:inst43|L_Reg:inst|gdfx_temp0[11]~15                                                                                      ; 65      ;
; ul_c:inst57|Q[3]                                                                                                               ; 57      ;
; ul_c:inst57|Q[11]                                                                                                              ; 53      ;
; ul_c:inst57|Q[9]                                                                                                               ; 53      ;
; ul_c:inst57|Q[1]                                                                                                               ; 42      ;
; Reg_s:inst43|MUX31:inst1|COUT[1]~16                                                                                            ; 40      ;
; Reg_s:inst43|L_Reg:inst|gdfx_temp0[11]~755                                                                                     ; 39      ;
; Reg_s:inst43|L_Reg:inst|gdfx_temp0[11]~42                                                                                      ; 38      ;
; Reg_s:inst43|MUX31:inst1|COUT[0]~19                                                                                            ; 36      ;
; ALUControl:inst26|Mux5~1                                                                                                       ; 33      ;
; ALUControl:inst26|Mux4~0                                                                                                       ; 33      ;
; RSTC~input                                                                                                                     ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|20                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|17                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|16                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|15                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|18                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|22                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|15                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|15                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|19                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|22                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|20                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|16                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|20                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|18                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|16                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|21                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|20                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst4|18                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|19                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|15                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|16                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|17                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|21                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|18                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|22                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|21                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|19                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst1|19                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst3|22                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|17                                                                                         ; 32      ;
; Reg_s:inst43|L_Reg:inst|74138:inst2|21                                                                                         ; 32      ;
; ul_c:inst57|Q[13]                                                                                                              ; 32      ;
; inst10                                                                                                                         ; 32      ;
; ul_c:inst57|Q[7]                                                                                                               ; 32      ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]~65 ; 32      ;
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2             ; 32      ;
; Reg_s:inst43|L_Reg:inst|gdfx_temp0[11]~69                                                                                      ; 32      ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+--------------------------------+
; Name                                                                                                                ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF        ; Location                       ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+--------------------------------+
; lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|altsyncram_04b2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; Memory.mif ; M9K_X40_Y18_N0, M9K_X40_Y19_N0 ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+--------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------------------------------------------------------------------------+
; |MIPS|lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|altsyncram_04b2:altsyncram1|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 3,034 / 116,715 ( 3 % ) ;
; C16 interconnects          ; 63 / 3,886 ( 2 % )      ;
; C4 interconnects           ; 1,956 / 73,752 ( 3 % )  ;
; Direct links               ; 224 / 116,715 ( < 1 % ) ;
; Global clocks              ; 14 / 20 ( 70 % )        ;
; Local interconnects        ; 1,036 / 39,600 ( 3 % )  ;
; R24 interconnects          ; 84 / 3,777 ( 2 % )      ;
; R4 interconnects           ; 2,061 / 99,858 ( 2 % )  ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.23) ; Number of LABs  (Total = 151) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 15                            ;
; 2                                           ; 4                             ;
; 3                                           ; 1                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 1                             ;
; 11                                          ; 3                             ;
; 12                                          ; 1                             ;
; 13                                          ; 7                             ;
; 14                                          ; 10                            ;
; 15                                          ; 3                             ;
; 16                                          ; 100                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.76) ; Number of LABs  (Total = 151) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 10                            ;
; 1 Clock                            ; 112                           ;
; 1 Clock enable                     ; 33                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 83                            ;
; 2 Clocks                           ; 18                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.92) ; Number of LABs  (Total = 151) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 12                            ;
; 2                                            ; 6                             ;
; 3                                            ; 0                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 1                             ;
; 8                                            ; 3                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 0                             ;
; 13                                           ; 0                             ;
; 14                                           ; 1                             ;
; 15                                           ; 2                             ;
; 16                                           ; 11                            ;
; 17                                           ; 4                             ;
; 18                                           ; 19                            ;
; 19                                           ; 5                             ;
; 20                                           ; 17                            ;
; 21                                           ; 3                             ;
; 22                                           ; 3                             ;
; 23                                           ; 3                             ;
; 24                                           ; 21                            ;
; 25                                           ; 17                            ;
; 26                                           ; 8                             ;
; 27                                           ; 2                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 2                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.93) ; Number of LABs  (Total = 151) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 18                            ;
; 2                                               ; 1                             ;
; 3                                               ; 1                             ;
; 4                                               ; 4                             ;
; 5                                               ; 7                             ;
; 6                                               ; 9                             ;
; 7                                               ; 11                            ;
; 8                                               ; 50                            ;
; 9                                               ; 14                            ;
; 10                                              ; 10                            ;
; 11                                              ; 3                             ;
; 12                                              ; 3                             ;
; 13                                              ; 5                             ;
; 14                                              ; 3                             ;
; 15                                              ; 4                             ;
; 16                                              ; 7                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.52) ; Number of LABs  (Total = 151) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 1                             ;
; 3                                            ; 5                             ;
; 4                                            ; 6                             ;
; 5                                            ; 3                             ;
; 6                                            ; 1                             ;
; 7                                            ; 3                             ;
; 8                                            ; 0                             ;
; 9                                            ; 3                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 31                            ;
; 14                                           ; 2                             ;
; 15                                           ; 4                             ;
; 16                                           ; 10                            ;
; 17                                           ; 3                             ;
; 18                                           ; 5                             ;
; 19                                           ; 2                             ;
; 20                                           ; 5                             ;
; 21                                           ; 3                             ;
; 22                                           ; 6                             ;
; 23                                           ; 5                             ;
; 24                                           ; 3                             ;
; 25                                           ; 1                             ;
; 26                                           ; 7                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 3                             ;
; 30                                           ; 1                             ;
; 31                                           ; 2                             ;
; 32                                           ; 16                            ;
; 33                                           ; 10                            ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 44           ; 0            ; 44           ; 0            ; 0            ; 87        ; 44           ; 0            ; 87        ; 87        ; 0            ; 70           ; 0            ; 0            ; 13           ; 0            ; 70           ; 13           ; 0            ; 0            ; 0            ; 70           ; 0            ; 0            ; 0            ; 0            ; 0            ; 87        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 43           ; 87           ; 43           ; 87           ; 87           ; 0         ; 43           ; 87           ; 0         ; 0         ; 87           ; 17           ; 87           ; 87           ; 74           ; 87           ; 17           ; 74           ; 87           ; 87           ; 87           ; 17           ; 87           ; 87           ; 87           ; 87           ; 87           ; 0         ; 87           ; 87           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Instruction[31]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[30]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[29]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[28]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[27]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[26]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[25]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[24]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[23]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[22]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[21]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[20]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[19]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[18]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[17]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[16]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[15]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[14]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[13]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Instruction[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[31]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[30]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[29]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[28]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[27]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[26]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[25]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[24]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[23]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[22]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[21]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[20]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[19]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[18]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_F[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ul_RST              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RSTC                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cin[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cin[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cin[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cin[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cin[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cin[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cin[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cin[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GATE                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed May 31 23:37:20 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP3C40Q240C8 for design "MIPS"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C16Q240C8 is compatible
    Info: Device EP3C25Q240C8 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14
    Info: Pin ~ALTERA_DCLK~ is reserved at location 23
    Info: Pin ~ALTERA_DATA0~ is reserved at location 24
    Info: Pin ~ALTERA_nCEO~ is reserved at location 162
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 39 pins of 83 total pins
    Info: Pin T[6] not assigned to an exact location on the device
    Info: Pin T[5] not assigned to an exact location on the device
    Info: Pin T[4] not assigned to an exact location on the device
    Info: Pin T[3] not assigned to an exact location on the device
    Info: Pin T[2] not assigned to an exact location on the device
    Info: Pin T[1] not assigned to an exact location on the device
    Info: Pin PC_F[31] not assigned to an exact location on the device
    Info: Pin PC_F[30] not assigned to an exact location on the device
    Info: Pin PC_F[29] not assigned to an exact location on the device
    Info: Pin PC_F[28] not assigned to an exact location on the device
    Info: Pin PC_F[27] not assigned to an exact location on the device
    Info: Pin PC_F[26] not assigned to an exact location on the device
    Info: Pin PC_F[25] not assigned to an exact location on the device
    Info: Pin PC_F[24] not assigned to an exact location on the device
    Info: Pin PC_F[23] not assigned to an exact location on the device
    Info: Pin PC_F[22] not assigned to an exact location on the device
    Info: Pin PC_F[21] not assigned to an exact location on the device
    Info: Pin PC_F[20] not assigned to an exact location on the device
    Info: Pin PC_F[19] not assigned to an exact location on the device
    Info: Pin PC_F[18] not assigned to an exact location on the device
    Info: Pin PC_F[17] not assigned to an exact location on the device
    Info: Pin PC_F[16] not assigned to an exact location on the device
    Info: Pin PC_F[15] not assigned to an exact location on the device
    Info: Pin PC_F[14] not assigned to an exact location on the device
    Info: Pin PC_F[13] not assigned to an exact location on the device
    Info: Pin PC_F[12] not assigned to an exact location on the device
    Info: Pin PC_F[11] not assigned to an exact location on the device
    Info: Pin PC_F[10] not assigned to an exact location on the device
    Info: Pin PC_F[9] not assigned to an exact location on the device
    Info: Pin PC_F[8] not assigned to an exact location on the device
    Info: Pin PC_F[7] not assigned to an exact location on the device
    Info: Pin PC_F[6] not assigned to an exact location on the device
    Info: Pin PC_F[5] not assigned to an exact location on the device
    Info: Pin PC_F[4] not assigned to an exact location on the device
    Info: Pin PC_F[3] not assigned to an exact location on the device
    Info: Pin PC_F[2] not assigned to an exact location on the device
    Info: Pin PC_F[1] not assigned to an exact location on the device
    Info: Pin PC_F[0] not assigned to an exact location on the device
    Info: Pin ul_RST not assigned to an exact location on the device
Info: Fitter is using the TimeQuest Timing Analyzer
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst1|lpm_latch_component|latches[0]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[27]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[26]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[28]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[31]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[30]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[29]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[0]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst29|inst4|F[0]~latch|combout" is a latch
    Warning: Node "inst29|inst4|F[1]~latch|combout" is a latch
    Warning: Node "inst29|inst4|F[2]~latch|combout" is a latch
    Warning: Node "inst29|inst4|F[3]~latch|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst29|inst4|F[4]~latch|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst29|inst4|F[5]~latch|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst29|inst4|F[6]~latch|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst29|inst4|F[7]~latch|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[27]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[26]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[0]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[28]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[31]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[30]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[29]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[0]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[23]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[21]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[22]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[18]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[13]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[25]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[24]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[16]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[11]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[17]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[12]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[0]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[27]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[26]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[20]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[15]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[19]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[14]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[28]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[31]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[30]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[29]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[23]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[21]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[22]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[18]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[13]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[25]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[24]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[16]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[11]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[17]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[12]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[19]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[30]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[29]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[20]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[28]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[27]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[26]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[15]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[14]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[8]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[19]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[18]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[17]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[16]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[23]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[22]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[21]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[20]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[25]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[24]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[31]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[15]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[30]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[29]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[28]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[27]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[26]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[14]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[13]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[10]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[12]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[9]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[11]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[10]|combout" is a latch
    Warning: Node "inst1|lpm_latch_component|latches[8]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[10]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[9]|combout" is a latch
    Warning: Node "inst43|inst4|lpm_latch_component|latches[8]|combout" is a latch
    Warning: Node "inst43|inst5|lpm_latch_component|latches[9]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[19]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[18]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[17]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[16]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[23]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[22]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[21]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[20]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[25]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[24]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[31]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[23]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[21]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[22]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[15]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[14]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[13]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[12]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[11]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[10]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[9]|combout" is a latch
    Warning: Node "inst25|lpm_latch_component|latches[8]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[18]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[13]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[25]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[24]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[16]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[11]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[17]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[12]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[19]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[20]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[15]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[14]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[8]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[10]|combout" is a latch
    Warning: Node "inst24|lpm_latch_component|latches[9]|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
Critical Warning: Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: Stmp:inst3|inst was determined to be a clock but was found without an associated clock assignment.
Warning: Node: GATE was determined to be a clock but was found without an associated clock assignment.
Warning: Node: Stmp:inst3|inst7 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ul_c:inst57|Q[11] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: Stmp:inst3|inst2 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: RST was determined to be a clock but was found without an associated clock assignment.
Warning: Node: Stmp:inst3|inst5 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: Stmp:inst3|inst1 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000 altera_reserved_tck
Info: Automatically promoted node CLK~input (placed in PIN 152 (CLK4, DIFFCLK_2p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Stmp:inst3|inst6
        Info: Destination node inst28
Info: Automatically promoted node Reg_s:inst43|L_Reg:inst|inst5 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node inst28 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node inst41 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node inst6~5 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node Reg_s:inst43|inst2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node Reg_s:inst43|inst3 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node Stmp:inst3|inst5 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Stmp:inst3|inst7
        Info: Destination node Stmp:inst3|inst10
        Info: Destination node Stmp:inst3|inst10~0
        Info: Destination node ul_c:inst57|Q~129
        Info: Destination node ul_c:inst57|Q~130
        Info: Destination node inst41
        Info: Destination node ul_c:inst57|Q~132
        Info: Destination node ul_c:inst57|Q~136
        Info: Destination node ul_c:inst57|Q~137
        Info: Destination node T[5]~output
Info: Automatically promoted node ul_c:inst57|Q[11] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_08e:auto_generated|result_node[18]~64
        Info: Destination node ALU:inst|Add0~24
        Info: Destination node ALU:inst|Add0~25
        Info: Destination node ALU:inst|Add0~26
        Info: Destination node ALU:inst|Add0~27
        Info: Destination node ALU:inst|Add0~28
        Info: Destination node lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_08e:auto_generated|result_node[17]~65
        Info: Destination node lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_08e:auto_generated|result_node[16]~66
        Info: Destination node lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_08e:auto_generated|result_node[15]~67
        Info: Destination node lpm_mux0:inst14|lpm_mux:lpm_mux_component|mux_08e:auto_generated|result_node[15]~68
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node GATE~input 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Pin GATE~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted node RST~input 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node MFDMA:inst29|ADD:inst4|F[0]~head_lut
        Info: Destination node MFDMA:inst29|ADD:inst4|F[1]~head_lut
        Info: Destination node MFDMA:inst29|ADD:inst4|F[2]~head_lut
        Info: Destination node MFDMA:inst29|ADD:inst4|F[3]~head_lut
        Info: Destination node MFDMA:inst29|ADD:inst4|F[4]~head_lut
        Info: Destination node MFDMA:inst29|ADD:inst4|F[5]~head_lut
        Info: Destination node MFDMA:inst29|ADD:inst4|F[6]~head_lut
        Info: Destination node MFDMA:inst29|ADD:inst4|F[7]~head_lut
Info: Pin RST~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted node Stmp:inst3|inst6 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node ul_RST~input (placed in PIN 33 (CLK2, DIFFCLK_1p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 0 input, 38 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  8 pins available
        Info: I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  3 pins available
        Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  8 pins available
        Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  13 pins available
        Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  2 pins available
        Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 46.702
    Info: -setup
    Info: -npaths 1
Info: Path #1: Setup slack is 46.702 
    Info: ===================================================================
    Info: From Node    : lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info: To Node      : sld_hub:sld_hub_inst|tdo
    Info: Launch Clock : altera_reserved_tck
    Info: Latch Clock  : altera_reserved_tck (INVERTED)
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      4.884      4.884  R        clock network delay
    Info:      5.145      0.261     uTco  lMemory:inst5|altsyncram:altsyncram_component|altsyncram_5tk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info:      5.145      0.000 RR  CELL  inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info:      6.409      1.264 RR    IC  inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~2|dataa
    Info:      6.862      0.453 RR  CELL  inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~2|combout
    Info:      6.781     -0.081 RR    IC  inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~3|datab
    Info:      7.253      0.472 RR  CELL  inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~3|combout
    Info:      7.341      0.088 RR    IC  sld_hub_inst|tdo~5|datac
    Info:      7.668      0.327 RR  CELL  sld_hub_inst|tdo~5|combout
    Info:      7.587     -0.081 RR    IC  sld_hub_inst|tdo~6|datab
    Info:      8.076      0.489 RF  CELL  sld_hub_inst|tdo~6|combout
    Info:      8.076      0.000 FF    IC  sld_hub_inst|tdo|d
    Info:      8.191      0.115 FF  CELL  sld_hub:sld_hub_inst|tdo
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:     50.000     50.000           latch edge time
    Info:     54.872      4.872  F        clock network delay
    Info:     54.893      0.021     uTsu  sld_hub:sld_hub_inst|tdo
    Info: 
    Info: Data Arrival Time  :     8.191
    Info: Data Required Time :    54.893
    Info: Slack              :    46.702 
    Info: ===================================================================
    Info: 
Info: Fitter routing operations beginning
Info: Average interconnect usage is 2% of the available device resources
    Info: Peak interconnect usage is 15% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21
Info: Fitter routing operations ending: elapsed time is 00:00:03
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Generated suppressed messages file E:/MIPS/MIPS.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 407 megabytes
    Info: Processing ended: Wed May 31 23:37:34 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/MIPS/MIPS.fit.smsg.


