Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 94059338a55140eb9401b1cebf8e469c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_3l_tb_behav xil_defaultlib.decoder_3l_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'inp_num_d' is not connected on this instance [C:/Vivado_project/bipolar_three/bipolar_three.srcs/sim_1/new/decoder_3l_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/bipolar_three/bipolar_three.srcs/sources_1/new/decoder_3l.v" Line 1. Module decoder_3l doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_3l
Compiling module xil_defaultlib.decoder_3l_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_3l_tb_behav
