// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TrainFilter_1(
  input         clock,
  input         reset,
  input         io_ld_in_0_valid,
  input         io_ld_in_0_bits_uop_robIdx_flag,
  input  [7:0]  io_ld_in_0_bits_uop_robIdx_value,
  input  [40:0] io_ld_in_0_bits_vaddr,
  input         io_ld_in_1_valid,
  input         io_ld_in_1_bits_uop_robIdx_flag,
  input  [7:0]  io_ld_in_1_bits_uop_robIdx_value,
  input  [40:0] io_ld_in_1_bits_vaddr,
  input         io_ld_in_2_valid,
  input         io_ld_in_2_bits_uop_robIdx_flag,
  input  [7:0]  io_ld_in_2_bits_uop_robIdx_value,
  input  [40:0] io_ld_in_2_bits_vaddr,
  input         io_train_req_ready,
  output        io_train_req_valid,
  output [40:0] io_train_req_bits_vaddr
);

  reg  [40:0]      entries_0_vaddr;
  reg  [40:0]      entries_1_vaddr;
  reg  [40:0]      entries_2_vaddr;
  reg  [40:0]      entries_3_vaddr;
  reg              valids_0;
  reg              valids_1;
  reg              valids_2;
  reg              valids_3;
  reg              enqPtrExt_0_flag;
  reg  [1:0]       enqPtrExt_0_value;
  reg              enqPtrExt_1_flag;
  reg  [1:0]       enqPtrExt_1_value;
  reg              enqPtrExt_2_flag;
  reg  [1:0]       enqPtrExt_2_value;
  reg              deqPtrExt_flag;
  reg  [1:0]       deqPtrExt_value;
  reg              ld_in_reordered_res_0_1_0_valid;
  reg              ld_in_reordered_res_0_1_0_bits_uop_robIdx_flag;
  reg  [7:0]       ld_in_reordered_res_0_1_0_bits_uop_robIdx_value;
  reg  [40:0]      ld_in_reordered_res_0_1_0_bits_vaddr;
  reg              ld_in_reordered_res_0_1_1_valid;
  reg              ld_in_reordered_res_0_1_1_bits_uop_robIdx_flag;
  reg  [7:0]       ld_in_reordered_res_0_1_1_bits_uop_robIdx_value;
  reg  [40:0]      ld_in_reordered_res_0_1_1_bits_vaddr;
  reg              ld_in_reordered_res_0_1_2_valid;
  reg              ld_in_reordered_res_0_1_2_bits_uop_robIdx_flag;
  reg  [7:0]       ld_in_reordered_res_0_1_2_bits_uop_robIdx_value;
  reg  [40:0]      ld_in_reordered_res_0_1_2_bits_vaddr;
  reg              ld_in_reordered_res_1_2_0_valid;
  reg              ld_in_reordered_res_1_2_0_bits_uop_robIdx_flag;
  reg  [7:0]       ld_in_reordered_res_1_2_0_bits_uop_robIdx_value;
  reg  [40:0]      ld_in_reordered_res_1_2_0_bits_vaddr;
  reg              ld_in_reordered_res_1_2_1_valid;
  reg              ld_in_reordered_res_1_2_1_bits_uop_robIdx_flag;
  reg  [7:0]       ld_in_reordered_res_1_2_1_bits_uop_robIdx_value;
  reg  [40:0]      ld_in_reordered_res_1_2_1_bits_vaddr;
  reg              ld_in_reordered_res_1_2_2_valid;
  reg  [40:0]      ld_in_reordered_res_1_2_2_bits_vaddr;
  reg              ld_in_reordered_0_valid;
  reg  [40:0]      ld_in_reordered_0_bits_vaddr;
  reg              ld_in_reordered_1_valid;
  reg  [40:0]      ld_in_reordered_1_bits_vaddr;
  reg              ld_in_reordered_2_valid;
  reg  [40:0]      ld_in_reordered_2_bits_vaddr;
  wire             needAlloc_0 =
    ld_in_reordered_0_valid
    & {valids_0
         & {entries_0_vaddr[20:16] ^ entries_0_vaddr[25:21] ^ entries_0_vaddr[30:26],
            entries_0_vaddr[15:6]} == {ld_in_reordered_0_bits_vaddr[20:16]
                                         ^ ld_in_reordered_0_bits_vaddr[25:21]
                                         ^ ld_in_reordered_0_bits_vaddr[30:26],
                                       ld_in_reordered_0_bits_vaddr[15:6]},
       valids_1
         & {entries_1_vaddr[20:16] ^ entries_1_vaddr[25:21] ^ entries_1_vaddr[30:26],
            entries_1_vaddr[15:6]} == {ld_in_reordered_0_bits_vaddr[20:16]
                                         ^ ld_in_reordered_0_bits_vaddr[25:21]
                                         ^ ld_in_reordered_0_bits_vaddr[30:26],
                                       ld_in_reordered_0_bits_vaddr[15:6]},
       valids_2
         & {entries_2_vaddr[20:16] ^ entries_2_vaddr[25:21] ^ entries_2_vaddr[30:26],
            entries_2_vaddr[15:6]} == {ld_in_reordered_0_bits_vaddr[20:16]
                                         ^ ld_in_reordered_0_bits_vaddr[25:21]
                                         ^ ld_in_reordered_0_bits_vaddr[30:26],
                                       ld_in_reordered_0_bits_vaddr[15:6]},
       valids_3
         & {entries_3_vaddr[20:16] ^ entries_3_vaddr[25:21] ^ entries_3_vaddr[30:26],
            entries_3_vaddr[15:6]} == {ld_in_reordered_0_bits_vaddr[20:16]
                                         ^ ld_in_reordered_0_bits_vaddr[25:21]
                                         ^ ld_in_reordered_0_bits_vaddr[30:26],
                                       ld_in_reordered_0_bits_vaddr[15:6]}} == 4'h0;
  wire             canAlloc_0 =
    needAlloc_0
    & (enqPtrExt_0_flag ^ deqPtrExt_flag ^ enqPtrExt_0_value >= deqPtrExt_value);
  wire             _GEN = canAlloc_0 & enqPtrExt_0_value == 2'h0;
  wire             _GEN_0 = canAlloc_0 & enqPtrExt_0_value == 2'h1;
  wire             _GEN_1 = canAlloc_0 & enqPtrExt_0_value == 2'h2;
  wire             _GEN_2 = canAlloc_0 & (&enqPtrExt_0_value);
  wire             needAlloc_1 =
    ld_in_reordered_1_valid
    & {valids_0
         & {entries_0_vaddr[20:16] ^ entries_0_vaddr[25:21] ^ entries_0_vaddr[30:26],
            entries_0_vaddr[15:6]} == {ld_in_reordered_1_bits_vaddr[20:16]
                                         ^ ld_in_reordered_1_bits_vaddr[25:21]
                                         ^ ld_in_reordered_1_bits_vaddr[30:26],
                                       ld_in_reordered_1_bits_vaddr[15:6]},
       valids_1
         & {entries_1_vaddr[20:16] ^ entries_1_vaddr[25:21] ^ entries_1_vaddr[30:26],
            entries_1_vaddr[15:6]} == {ld_in_reordered_1_bits_vaddr[20:16]
                                         ^ ld_in_reordered_1_bits_vaddr[25:21]
                                         ^ ld_in_reordered_1_bits_vaddr[30:26],
                                       ld_in_reordered_1_bits_vaddr[15:6]},
       valids_2
         & {entries_2_vaddr[20:16] ^ entries_2_vaddr[25:21] ^ entries_2_vaddr[30:26],
            entries_2_vaddr[15:6]} == {ld_in_reordered_1_bits_vaddr[20:16]
                                         ^ ld_in_reordered_1_bits_vaddr[25:21]
                                         ^ ld_in_reordered_1_bits_vaddr[30:26],
                                       ld_in_reordered_1_bits_vaddr[15:6]},
       valids_3
         & {entries_3_vaddr[20:16] ^ entries_3_vaddr[25:21] ^ entries_3_vaddr[30:26],
            entries_3_vaddr[15:6]} == {ld_in_reordered_1_bits_vaddr[20:16]
                                         ^ ld_in_reordered_1_bits_vaddr[25:21]
                                         ^ ld_in_reordered_1_bits_vaddr[30:26],
                                       ld_in_reordered_1_bits_vaddr[15:6]}} == 4'h0
    & ~(ld_in_reordered_0_valid
        & {ld_in_reordered_0_bits_vaddr[20:16] ^ ld_in_reordered_0_bits_vaddr[25:21]
             ^ ld_in_reordered_0_bits_vaddr[30:26],
           ld_in_reordered_0_bits_vaddr[15:6]} == {ld_in_reordered_1_bits_vaddr[20:16]
                                                     ^ ld_in_reordered_1_bits_vaddr[25:21]
                                                     ^ ld_in_reordered_1_bits_vaddr[30:26],
                                                   ld_in_reordered_1_bits_vaddr[15:6]});
  wire [1:0]       _GEN_3 = {1'h0, needAlloc_0};
  wire [3:0]       _GEN_4 =
    {{enqPtrExt_0_flag}, {enqPtrExt_2_flag}, {enqPtrExt_1_flag}, {enqPtrExt_0_flag}};
  wire [3:0][1:0]  _GEN_5 =
    {{enqPtrExt_0_value}, {enqPtrExt_2_value}, {enqPtrExt_1_value}, {enqPtrExt_0_value}};
  wire             canAlloc_1 =
    needAlloc_1 & (_GEN_4[_GEN_3] ^ deqPtrExt_flag ^ _GEN_5[_GEN_3] >= deqPtrExt_value);
  wire             _GEN_6 = _GEN_5[_GEN_3] == 2'h0;
  wire             _GEN_7 = _GEN_5[_GEN_3] == 2'h1;
  wire             _GEN_8 = _GEN_5[_GEN_3] == 2'h2;
  wire [1:0]       index = 2'(_GEN_3 + {1'h0, needAlloc_1});
  wire             canAlloc_2 =
    ld_in_reordered_2_valid
    & {valids_0
         & {entries_0_vaddr[20:16] ^ entries_0_vaddr[25:21] ^ entries_0_vaddr[30:26],
            entries_0_vaddr[15:6]} == {ld_in_reordered_2_bits_vaddr[20:16]
                                         ^ ld_in_reordered_2_bits_vaddr[25:21]
                                         ^ ld_in_reordered_2_bits_vaddr[30:26],
                                       ld_in_reordered_2_bits_vaddr[15:6]},
       valids_1
         & {entries_1_vaddr[20:16] ^ entries_1_vaddr[25:21] ^ entries_1_vaddr[30:26],
            entries_1_vaddr[15:6]} == {ld_in_reordered_2_bits_vaddr[20:16]
                                         ^ ld_in_reordered_2_bits_vaddr[25:21]
                                         ^ ld_in_reordered_2_bits_vaddr[30:26],
                                       ld_in_reordered_2_bits_vaddr[15:6]},
       valids_2
         & {entries_2_vaddr[20:16] ^ entries_2_vaddr[25:21] ^ entries_2_vaddr[30:26],
            entries_2_vaddr[15:6]} == {ld_in_reordered_2_bits_vaddr[20:16]
                                         ^ ld_in_reordered_2_bits_vaddr[25:21]
                                         ^ ld_in_reordered_2_bits_vaddr[30:26],
                                       ld_in_reordered_2_bits_vaddr[15:6]},
       valids_3
         & {entries_3_vaddr[20:16] ^ entries_3_vaddr[25:21] ^ entries_3_vaddr[30:26],
            entries_3_vaddr[15:6]} == {ld_in_reordered_2_bits_vaddr[20:16]
                                         ^ ld_in_reordered_2_bits_vaddr[25:21]
                                         ^ ld_in_reordered_2_bits_vaddr[30:26],
                                       ld_in_reordered_2_bits_vaddr[15:6]}} == 4'h0
    & {ld_in_reordered_0_valid
         & {ld_in_reordered_0_bits_vaddr[20:16] ^ ld_in_reordered_0_bits_vaddr[25:21]
              ^ ld_in_reordered_0_bits_vaddr[30:26],
            ld_in_reordered_0_bits_vaddr[15:6]} == {ld_in_reordered_2_bits_vaddr[20:16]
                                                      ^ ld_in_reordered_2_bits_vaddr[25:21]
                                                      ^ ld_in_reordered_2_bits_vaddr[30:26],
                                                    ld_in_reordered_2_bits_vaddr[15:6]},
       ld_in_reordered_1_valid
         & {ld_in_reordered_1_bits_vaddr[20:16] ^ ld_in_reordered_1_bits_vaddr[25:21]
              ^ ld_in_reordered_1_bits_vaddr[30:26],
            ld_in_reordered_1_bits_vaddr[15:6]} == {ld_in_reordered_2_bits_vaddr[20:16]
                                                      ^ ld_in_reordered_2_bits_vaddr[25:21]
                                                      ^ ld_in_reordered_2_bits_vaddr[30:26],
                                                    ld_in_reordered_2_bits_vaddr[15:6]}} == 2'h0
    & (_GEN_4[index] ^ deqPtrExt_flag ^ _GEN_5[index] >= deqPtrExt_value);
  wire             _GEN_9 = canAlloc_2 & _GEN_5[index] == 2'h0;
  wire             _GEN_10 = canAlloc_2 & _GEN_5[index] == 2'h1;
  wire             _GEN_11 = canAlloc_2 & _GEN_5[index] == 2'h2;
  wire             _GEN_12 = canAlloc_2 & (&_GEN_5[index]);
  wire             _GEN_13 = deqPtrExt_value == 2'h0;
  wire [3:0]       _GEN_14 = {{valids_3}, {valids_2}, {valids_1}, {_GEN_13 & valids_0}};
  wire             io_train_req_valid_0 = _GEN_14[deqPtrExt_value];
  wire [3:0][40:0] _GEN_15 =
    {{entries_3_vaddr}, {entries_2_vaddr}, {entries_1_vaddr}, {entries_0_vaddr}};
  reg              REG;
  wire             ld_in_reordered_tmp_source_1_older =
    (&{io_ld_in_0_valid, io_ld_in_1_valid})
    & (io_ld_in_1_bits_uop_robIdx_flag ^ io_ld_in_0_bits_uop_robIdx_flag
       ^ io_ld_in_1_bits_uop_robIdx_value < io_ld_in_0_bits_uop_robIdx_value);
  wire             ld_in_reordered_tmp_1_source_1_older =
    (&{ld_in_reordered_res_0_1_1_valid, ld_in_reordered_res_0_1_2_valid})
    & (ld_in_reordered_res_0_1_2_bits_uop_robIdx_flag
       ^ ld_in_reordered_res_0_1_1_bits_uop_robIdx_flag
       ^ ld_in_reordered_res_0_1_2_bits_uop_robIdx_value < ld_in_reordered_res_0_1_1_bits_uop_robIdx_value);
  wire             ld_in_reordered_tmp_2_source_1_older =
    (&{ld_in_reordered_res_1_2_0_valid, ld_in_reordered_res_1_2_1_valid})
    & (ld_in_reordered_res_1_2_1_bits_uop_robIdx_flag
       ^ ld_in_reordered_res_1_2_0_bits_uop_robIdx_flag
       ^ ld_in_reordered_res_1_2_1_bits_uop_robIdx_value < ld_in_reordered_res_1_2_0_bits_uop_robIdx_value);
  always @(posedge clock) begin
    if (_GEN_9)
      entries_0_vaddr <= ld_in_reordered_2_bits_vaddr;
    else if (canAlloc_1 & _GEN_6)
      entries_0_vaddr <= ld_in_reordered_1_bits_vaddr;
    else if (_GEN)
      entries_0_vaddr <= ld_in_reordered_0_bits_vaddr;
    if (_GEN_10)
      entries_1_vaddr <= ld_in_reordered_2_bits_vaddr;
    else if (canAlloc_1 & _GEN_7)
      entries_1_vaddr <= ld_in_reordered_1_bits_vaddr;
    else if (_GEN_0)
      entries_1_vaddr <= ld_in_reordered_0_bits_vaddr;
    if (_GEN_11)
      entries_2_vaddr <= ld_in_reordered_2_bits_vaddr;
    else if (canAlloc_1 & _GEN_8)
      entries_2_vaddr <= ld_in_reordered_1_bits_vaddr;
    else if (_GEN_1)
      entries_2_vaddr <= ld_in_reordered_0_bits_vaddr;
    if (_GEN_12)
      entries_3_vaddr <= ld_in_reordered_2_bits_vaddr;
    else if (canAlloc_1 & (&_GEN_5[_GEN_3]))
      entries_3_vaddr <= ld_in_reordered_1_bits_vaddr;
    else if (_GEN_2)
      entries_3_vaddr <= ld_in_reordered_0_bits_vaddr;
    ld_in_reordered_res_0_1_0_valid <=
      ld_in_reordered_tmp_source_1_older ? io_ld_in_1_valid : io_ld_in_0_valid;
    ld_in_reordered_res_0_1_0_bits_uop_robIdx_flag <=
      ld_in_reordered_tmp_source_1_older
        ? io_ld_in_1_bits_uop_robIdx_flag
        : io_ld_in_0_bits_uop_robIdx_flag;
    ld_in_reordered_res_0_1_0_bits_uop_robIdx_value <=
      ld_in_reordered_tmp_source_1_older
        ? io_ld_in_1_bits_uop_robIdx_value
        : io_ld_in_0_bits_uop_robIdx_value;
    ld_in_reordered_res_0_1_0_bits_vaddr <=
      ld_in_reordered_tmp_source_1_older ? io_ld_in_1_bits_vaddr : io_ld_in_0_bits_vaddr;
    ld_in_reordered_res_0_1_1_valid <=
      ld_in_reordered_tmp_source_1_older ? io_ld_in_0_valid : io_ld_in_1_valid;
    ld_in_reordered_res_0_1_1_bits_uop_robIdx_flag <=
      ld_in_reordered_tmp_source_1_older
        ? io_ld_in_0_bits_uop_robIdx_flag
        : io_ld_in_1_bits_uop_robIdx_flag;
    ld_in_reordered_res_0_1_1_bits_uop_robIdx_value <=
      ld_in_reordered_tmp_source_1_older
        ? io_ld_in_0_bits_uop_robIdx_value
        : io_ld_in_1_bits_uop_robIdx_value;
    ld_in_reordered_res_0_1_1_bits_vaddr <=
      ld_in_reordered_tmp_source_1_older ? io_ld_in_0_bits_vaddr : io_ld_in_1_bits_vaddr;
    ld_in_reordered_res_0_1_2_valid <= io_ld_in_2_valid;
    ld_in_reordered_res_0_1_2_bits_uop_robIdx_flag <= io_ld_in_2_bits_uop_robIdx_flag;
    ld_in_reordered_res_0_1_2_bits_uop_robIdx_value <= io_ld_in_2_bits_uop_robIdx_value;
    ld_in_reordered_res_0_1_2_bits_vaddr <= io_ld_in_2_bits_vaddr;
    ld_in_reordered_res_1_2_0_valid <= ld_in_reordered_res_0_1_0_valid;
    ld_in_reordered_res_1_2_0_bits_uop_robIdx_flag <=
      ld_in_reordered_res_0_1_0_bits_uop_robIdx_flag;
    ld_in_reordered_res_1_2_0_bits_uop_robIdx_value <=
      ld_in_reordered_res_0_1_0_bits_uop_robIdx_value;
    ld_in_reordered_res_1_2_0_bits_vaddr <= ld_in_reordered_res_0_1_0_bits_vaddr;
    ld_in_reordered_res_1_2_1_valid <=
      ld_in_reordered_tmp_1_source_1_older
        ? ld_in_reordered_res_0_1_2_valid
        : ld_in_reordered_res_0_1_1_valid;
    ld_in_reordered_res_1_2_1_bits_uop_robIdx_flag <=
      ld_in_reordered_tmp_1_source_1_older
        ? ld_in_reordered_res_0_1_2_bits_uop_robIdx_flag
        : ld_in_reordered_res_0_1_1_bits_uop_robIdx_flag;
    ld_in_reordered_res_1_2_1_bits_uop_robIdx_value <=
      ld_in_reordered_tmp_1_source_1_older
        ? ld_in_reordered_res_0_1_2_bits_uop_robIdx_value
        : ld_in_reordered_res_0_1_1_bits_uop_robIdx_value;
    ld_in_reordered_res_1_2_1_bits_vaddr <=
      ld_in_reordered_tmp_1_source_1_older
        ? ld_in_reordered_res_0_1_2_bits_vaddr
        : ld_in_reordered_res_0_1_1_bits_vaddr;
    ld_in_reordered_res_1_2_2_valid <=
      ld_in_reordered_tmp_1_source_1_older
        ? ld_in_reordered_res_0_1_1_valid
        : ld_in_reordered_res_0_1_2_valid;
    ld_in_reordered_res_1_2_2_bits_vaddr <=
      ld_in_reordered_tmp_1_source_1_older
        ? ld_in_reordered_res_0_1_1_bits_vaddr
        : ld_in_reordered_res_0_1_2_bits_vaddr;
    ld_in_reordered_0_valid <=
      ld_in_reordered_tmp_2_source_1_older
        ? ld_in_reordered_res_1_2_1_valid
        : ld_in_reordered_res_1_2_0_valid;
    ld_in_reordered_0_bits_vaddr <=
      ld_in_reordered_tmp_2_source_1_older
        ? ld_in_reordered_res_1_2_1_bits_vaddr
        : ld_in_reordered_res_1_2_0_bits_vaddr;
    ld_in_reordered_1_valid <=
      ld_in_reordered_tmp_2_source_1_older
        ? ld_in_reordered_res_1_2_0_valid
        : ld_in_reordered_res_1_2_1_valid;
    ld_in_reordered_1_bits_vaddr <=
      ld_in_reordered_tmp_2_source_1_older
        ? ld_in_reordered_res_1_2_0_bits_vaddr
        : ld_in_reordered_res_1_2_1_bits_vaddr;
    ld_in_reordered_2_valid <= ld_in_reordered_res_1_2_2_valid;
    ld_in_reordered_2_bits_vaddr <= ld_in_reordered_res_1_2_2_bits_vaddr;
    REG <= 1'h0;
  end // always @(posedge)
  wire [2:0]       _GEN_16 = {canAlloc_2, canAlloc_1, canAlloc_0};
  wire [2:0]       _GEN_17 =
    {1'h0, 2'({1'h0, canAlloc_0} + 2'({1'h0, canAlloc_1} + {1'h0, canAlloc_2}))};
  wire [2:0]       _enqPtrExt_0_new_ptr_T_1 =
    3'({enqPtrExt_0_flag, enqPtrExt_0_value} + _GEN_17);
  wire [2:0]       _enqPtrExt_1_new_ptr_T_1 =
    3'({enqPtrExt_1_flag, enqPtrExt_1_value} + _GEN_17);
  wire [2:0]       _enqPtrExt_2_new_ptr_T_1 =
    3'({enqPtrExt_2_flag, enqPtrExt_2_value} + _GEN_17);
  wire             _GEN_18 = io_train_req_ready & io_train_req_valid_0;
  wire [2:0]       _deqPtrExt_new_ptr_T_1 = 3'({deqPtrExt_flag, deqPtrExt_value} + 3'h1);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      valids_0 <= 1'h0;
      valids_1 <= 1'h0;
      valids_2 <= 1'h0;
      valids_3 <= 1'h0;
      enqPtrExt_0_flag <= 1'h0;
      enqPtrExt_0_value <= 2'h0;
      enqPtrExt_1_flag <= 1'h0;
      enqPtrExt_1_value <= 2'h1;
      enqPtrExt_2_flag <= 1'h0;
      enqPtrExt_2_value <= 2'h2;
      deqPtrExt_flag <= 1'h0;
      deqPtrExt_value <= 2'h0;
    end
    else begin
      valids_0 <=
        ~(REG | _GEN_18 & _GEN_13)
        & (_GEN_9 | (canAlloc_1 ? _GEN_6 | _GEN | valids_0 : _GEN | valids_0));
      valids_1 <=
        ~(REG | _GEN_18 & deqPtrExt_value == 2'h1)
        & (_GEN_10 | (canAlloc_1 ? _GEN_7 | _GEN_0 | valids_1 : _GEN_0 | valids_1));
      valids_2 <=
        ~(REG | _GEN_18 & deqPtrExt_value == 2'h2)
        & (_GEN_11 | (canAlloc_1 ? _GEN_8 | _GEN_1 | valids_2 : _GEN_1 | valids_2));
      valids_3 <=
        ~(REG | _GEN_18 & (&deqPtrExt_value))
        & (_GEN_12
           | (canAlloc_1 ? (&_GEN_5[_GEN_3]) | _GEN_2 | valids_3 : _GEN_2 | valids_3));
      enqPtrExt_0_flag <=
        ~REG & ((|_GEN_16) ? _enqPtrExt_0_new_ptr_T_1[2] : enqPtrExt_0_flag);
      if (REG) begin
        enqPtrExt_0_value <= 2'h0;
        enqPtrExt_1_value <= 2'h1;
        enqPtrExt_2_value <= 2'h2;
        deqPtrExt_value <= 2'h0;
      end
      else begin
        if (|_GEN_16) begin
          enqPtrExt_0_value <= _enqPtrExt_0_new_ptr_T_1[1:0];
          enqPtrExt_1_value <= _enqPtrExt_1_new_ptr_T_1[1:0];
          enqPtrExt_2_value <= _enqPtrExt_2_new_ptr_T_1[1:0];
        end
        if (_GEN_18)
          deqPtrExt_value <= _deqPtrExt_new_ptr_T_1[1:0];
      end
      enqPtrExt_1_flag <=
        ~REG & ((|_GEN_16) ? _enqPtrExt_1_new_ptr_T_1[2] : enqPtrExt_1_flag);
      enqPtrExt_2_flag <=
        ~REG & ((|_GEN_16) ? _enqPtrExt_2_new_ptr_T_1[2] : enqPtrExt_2_flag);
      deqPtrExt_flag <= ~REG & (_GEN_18 ? _deqPtrExt_new_ptr_T_1[2] : deqPtrExt_flag);
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:499];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [8:0] i = 9'h0; i < 9'h1F4; i += 9'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_vaddr = {_RANDOM[9'h0], _RANDOM[9'h1][8:0]};
        entries_1_vaddr = {_RANDOM[9'h3][31:23], _RANDOM[9'h4]};
        entries_2_vaddr = {_RANDOM[9'h7][31:14], _RANDOM[9'h8][22:0]};
        entries_3_vaddr = {_RANDOM[9'hB][31:5], _RANDOM[9'hC][13:0]};
        valids_0 = _RANDOM[9'hE][28];
        valids_1 = _RANDOM[9'hE][29];
        valids_2 = _RANDOM[9'hE][30];
        valids_3 = _RANDOM[9'hE][31];
        enqPtrExt_0_flag = _RANDOM[9'hF][0];
        enqPtrExt_0_value = _RANDOM[9'hF][2:1];
        enqPtrExt_1_flag = _RANDOM[9'hF][3];
        enqPtrExt_1_value = _RANDOM[9'hF][5:4];
        enqPtrExt_2_flag = _RANDOM[9'hF][6];
        enqPtrExt_2_value = _RANDOM[9'hF][8:7];
        deqPtrExt_flag = _RANDOM[9'hF][9];
        deqPtrExt_value = _RANDOM[9'hF][11:10];
        ld_in_reordered_res_0_1_0_valid = _RANDOM[9'hF][12];
        ld_in_reordered_res_0_1_0_bits_uop_robIdx_flag = _RANDOM[9'h22][2];
        ld_in_reordered_res_0_1_0_bits_uop_robIdx_value = _RANDOM[9'h22][10:3];
        ld_in_reordered_res_0_1_0_bits_vaddr =
          {_RANDOM[9'h35][31:26], _RANDOM[9'h36], _RANDOM[9'h37][2:0]};
        ld_in_reordered_res_0_1_1_valid = _RANDOM[9'h45][4];
        ld_in_reordered_res_0_1_1_bits_uop_robIdx_flag = _RANDOM[9'h57][26];
        ld_in_reordered_res_0_1_1_bits_uop_robIdx_value =
          {_RANDOM[9'h57][31:27], _RANDOM[9'h58][2:0]};
        ld_in_reordered_res_0_1_1_bits_vaddr =
          {_RANDOM[9'h6B][31:18], _RANDOM[9'h6C][26:0]};
        ld_in_reordered_res_0_1_2_valid = _RANDOM[9'h7A][28];
        ld_in_reordered_res_0_1_2_bits_uop_robIdx_flag = _RANDOM[9'h8D][18];
        ld_in_reordered_res_0_1_2_bits_uop_robIdx_value = _RANDOM[9'h8D][26:19];
        ld_in_reordered_res_0_1_2_bits_vaddr =
          {_RANDOM[9'hA1][31:10], _RANDOM[9'hA2][18:0]};
        ld_in_reordered_res_1_2_0_valid = _RANDOM[9'hB0][20];
        ld_in_reordered_res_1_2_0_bits_uop_robIdx_flag = _RANDOM[9'hC3][10];
        ld_in_reordered_res_1_2_0_bits_uop_robIdx_value = _RANDOM[9'hC3][18:11];
        ld_in_reordered_res_1_2_0_bits_vaddr =
          {_RANDOM[9'hD7][31:2], _RANDOM[9'hD8][10:0]};
        ld_in_reordered_res_1_2_1_valid = _RANDOM[9'hE6][12];
        ld_in_reordered_res_1_2_1_bits_uop_robIdx_flag = _RANDOM[9'hF9][2];
        ld_in_reordered_res_1_2_1_bits_uop_robIdx_value = _RANDOM[9'hF9][10:3];
        ld_in_reordered_res_1_2_1_bits_vaddr =
          {_RANDOM[9'h10C][31:26], _RANDOM[9'h10D], _RANDOM[9'h10E][2:0]};
        ld_in_reordered_res_1_2_2_valid = _RANDOM[9'h11C][4];
        ld_in_reordered_res_1_2_2_bits_vaddr =
          {_RANDOM[9'h142][31:18], _RANDOM[9'h143][26:0]};
        ld_in_reordered_0_valid = _RANDOM[9'h151][28];
        ld_in_reordered_0_bits_vaddr = {_RANDOM[9'h178][31:10], _RANDOM[9'h179][18:0]};
        ld_in_reordered_1_valid = _RANDOM[9'h187][20];
        ld_in_reordered_1_bits_vaddr = {_RANDOM[9'h1AE][31:2], _RANDOM[9'h1AF][10:0]};
        ld_in_reordered_2_valid = _RANDOM[9'h1BD][12];
        ld_in_reordered_2_bits_vaddr =
          {_RANDOM[9'h1E3][31:26], _RANDOM[9'h1E4], _RANDOM[9'h1E5][2:0]};
        REG = _RANDOM[9'h1F3][4];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        valids_0 = 1'h0;
        valids_1 = 1'h0;
        valids_2 = 1'h0;
        valids_3 = 1'h0;
        enqPtrExt_0_flag = 1'h0;
        enqPtrExt_0_value = 2'h0;
        enqPtrExt_1_flag = 1'h0;
        enqPtrExt_1_value = 2'h1;
        enqPtrExt_2_flag = 1'h0;
        enqPtrExt_2_value = 2'h2;
        deqPtrExt_flag = 1'h0;
        deqPtrExt_value = 2'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_train_req_valid = io_train_req_valid_0;
  assign io_train_req_bits_vaddr = _GEN_15[deqPtrExt_value];
endmodule

