// Seed: 1428894798
module module_0 (
    id_1,
    id_2#(
        .id_3(-1),
        .id_4(1),
        .id_5(-1)
    ),
    id_6
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_7(
      .id_0(id_6)
  );
  wire id_8, id_9;
  assign id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1
);
  assign id_3 = ~id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
