// Seed: 404794541
module module_0 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input tri id_7
);
  assign id_1 = id_7;
  wire id_9, id_10, id_11;
  wire id_12, id_13;
  wire id_14;
  assign id_11 = id_2;
  wire id_15, id_16;
  assign module_1.id_4 = 0;
  wire id_17;
  id_18(
      1 & 1, 1 - id_11
  );
  uwire id_19 = 1 == {1};
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1
  );
endmodule
