<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">top_DUT</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>top_DUT</className>
    <version>1.0</version>
    <name>top_DUT</name>
    <uniqueName>top_DUT</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">DUT</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>acknack_base</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>acknack_set</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>adme_enable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>advance_error_reporting</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>advance_error_reporting_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>app_interface_width</name>
            <value>avst_256bit</value>
          </parameter>
          <parameter>
            <name>app_interface_width_hwtcl</name>
            <value>256-bit</value>
          </parameter>
          <parameter>
            <name>app_msi_addr_pf_hwtcl</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>app_msi_data_pf_hwtcl</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>app_msi_mask_pf_hwtcl</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>app_msi_msg_en_pf_hwtcl</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>app_msi_req_fn_hwtcl</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>apps_type_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>arb_upfc_30us_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>arb_upfc_30us_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>ari_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>aspm_config_management</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>aspm_patch_disable</name>
            <value>enable_both</value>
          </parameter>
          <parameter>
            <name>ast_trs_num_desc_hwtcl</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>ast_trs_rxdata_width_hwtcl</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>ast_trs_rxdesc_width_hwtcl</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>ast_trs_rxmty_width_hwtcl</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>ast_trs_txdata_width_hwtcl</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>ast_trs_txdesc_width_hwtcl</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>ast_trs_txmty_width_hwtcl</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>ast_trs_txstatus_width_hwtcl</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>ast_width_rx</name>
            <value>rx_256</value>
          </parameter>
          <parameter>
            <name>ast_width_tx</name>
            <value>tx_256</value>
          </parameter>
          <parameter>
            <name>atomic_malformed</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>atomic_op_completer_32bit</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>atomic_op_completer_64bit</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>atomic_op_routing</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>auto_msg_drop_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>avmm_addr_width_hwtcl</name>
            <value>64</value>
          </parameter>
          <parameter>
            <name>avmm_cvp_inter_sel_csr_ctrl</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>avmm_dprio_broadcast_en_csr_ctrl</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>avmm_force_inter_sel_csr_ctrl</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>avmm_power_iso_en_csr_ctrl</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>bar0_address_width_avmm_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar0_address_width_hwtcl</name>
            <value>28</value>
          </parameter>
          <parameter>
            <name>bar0_address_width_mux_hwtcl</name>
            <value>9</value>
          </parameter>
          <parameter>
            <name>bar0_size_mask</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar0_type</name>
            <value>bar0_64bit_prefetch_mem</value>
          </parameter>
          <parameter>
            <name>bar0_type_hwtcl</name>
            <value>64-bit prefetchable memory</value>
          </parameter>
          <parameter>
            <name>bar0_type_integer_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>bar1_address_width_avmm_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar1_address_width_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar1_address_width_mux_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar1_size_mask</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar1_type</name>
            <value>bar1_disable</value>
          </parameter>
          <parameter>
            <name>bar1_type_hwtcl</name>
            <value>Disabled</value>
          </parameter>
          <parameter>
            <name>bar1_type_integer_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar2_address_width_avmm_hwtcl</name>
            <value>29</value>
          </parameter>
          <parameter>
            <name>bar2_address_width_hwtcl</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>bar2_address_width_mux_hwtcl</name>
            <value>29</value>
          </parameter>
          <parameter>
            <name>bar2_size_mask</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar2_type</name>
            <value>bar2_64bit_prefetch_mem</value>
          </parameter>
          <parameter>
            <name>bar2_type_hwtcl</name>
            <value>64-bit prefetchable memory</value>
          </parameter>
          <parameter>
            <name>bar2_type_integer_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>bar3_address_width_avmm_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar3_address_width_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar3_address_width_mux_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar3_size_mask</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar3_type</name>
            <value>bar3_disable</value>
          </parameter>
          <parameter>
            <name>bar3_type_hwtcl</name>
            <value>Disabled</value>
          </parameter>
          <parameter>
            <name>bar3_type_integer_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar4_address_width_avmm_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar4_address_width_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar4_address_width_mux_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar4_size_mask</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar4_type</name>
            <value>bar4_disable</value>
          </parameter>
          <parameter>
            <name>bar4_type_hwtcl</name>
            <value>Disabled</value>
          </parameter>
          <parameter>
            <name>bar4_type_integer_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar5_address_width_avmm_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar5_address_width_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar5_address_width_mux_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar5_size_mask</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bar5_type</name>
            <value>bar5_disable</value>
          </parameter>
          <parameter>
            <name>bar5_type_hwtcl</name>
            <value>Disabled</value>
          </parameter>
          <parameter>
            <name>bar5_type_integer_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>base_counter_sel</name>
            <value>count_clk_62p5</value>
          </parameter>
          <parameter>
            <name>base_device</name>
            <value>NIGHTFURY5</value>
          </parameter>
          <parameter>
            <name>bfm_drive_interface_clk_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>bfm_drive_interface_control_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bfm_drive_interface_npor_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bfm_drive_interface_pipe_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bist_memory_settings</name>
            <value>2417851639246850506078208</value>
          </parameter>
          <parameter>
            <name>bridge_port_ssid_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>bridge_port_vga_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>burst_count_integer_hwtcl</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>bypass_cdc</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>bypass_clk_switch</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>bypass_tl</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>capab_rate_rxcfg_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>cas_completer_128bit</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cb_pcie_mode_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cb_pcie_rx_lite_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cdc_clk_relation</name>
            <value>plesiochronous</value>
          </parameter>
          <parameter>
            <name>cdc_dummy_insert_limit</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>cfg_num_vf_width_hwtcl</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>cfg_parchk_ena</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>cfgbp_req_recov_disable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cg_a2p_addr_map_num_entries_hwtcl</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>cg_a2p_addr_map_pass_thru_bits_hwtcl</name>
            <value>20</value>
          </parameter>
          <parameter>
            <name>cg_enable_a2p_interrupt_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cg_enable_advanced_interrupt_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cg_impl_cra_av_slave_port_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>class_code</name>
            <value>16711680</value>
          </parameter>
          <parameter>
            <name>class_code_hwtcl</name>
            <value>16711680</value>
          </parameter>
          <parameter>
            <name>clock_pwr_management</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>completion_timeout</name>
            <value>none_compl_timeout</value>
          </parameter>
          <parameter>
            <name>completion_timeout_disable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>completion_timeout_hwtcl</name>
            <value>NONE</value>
          </parameter>
          <parameter>
            <name>core_clk_divider</name>
            <value>div_2</value>
          </parameter>
          <parameter>
            <name>core_clk_freq_mhz</name>
            <value>core_clk_250mhz</value>
          </parameter>
          <parameter>
            <name>core_clk_out_sel</name>
            <value>core_clk_out_div_1</value>
          </parameter>
          <parameter>
            <name>core_clk_sel</name>
            <value>pld_clk</value>
          </parameter>
          <parameter>
            <name>core_clk_source</name>
            <value>pll_fixed_clk</value>
          </parameter>
          <parameter>
            <name>cpl_spc_data_hwtcl</name>
            <value>773</value>
          </parameter>
          <parameter>
            <name>cpl_spc_header_hwtcl</name>
            <value>195</value>
          </parameter>
          <parameter>
            <name>cseb_autonomous_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cseb_bar_match_checking</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>cseb_config_bypass</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>cseb_config_bypass_gui_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cseb_config_bypass_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cseb_cpl_status_during_cvp</name>
            <value>config_retry_status</value>
          </parameter>
          <parameter>
            <name>cseb_cpl_tag_checking</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>cseb_disable_auto_crs</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cseb_extend_pci</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cseb_extend_pci_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cseb_extend_pcie</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cseb_extend_pcie_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cseb_min_error_checking</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cseb_route_to_avl_rx_st</name>
            <value>cseb</value>
          </parameter>
          <parameter>
            <name>cseb_route_to_avl_rx_st_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cseb_temp_busy_crs</name>
            <value>completer_abort_tmp_busy</value>
          </parameter>
          <parameter>
            <name>cseb_temp_busy_crs_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cvp_clk_reset</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cvp_data_compressed</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cvp_data_encrypted</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cvp_enable</name>
            <value>cvp_dis</value>
          </parameter>
          <parameter>
            <name>cvp_enable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>cvp_mode_reset</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>cvp_rate_sel</name>
            <value>full_rate</value>
          </parameter>
          <parameter>
            <name>d0_pme</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>d1_pme</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>d1_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>d2_pme</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>d2_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>d3_cold_pme</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>d3_hot_pme</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>data_byte_width_integer_hwtcl</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>data_byte_width_integer_rxm_txs_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>data_byte_width_integer_txs_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>data_pack_rx</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>data_width_integer_hwtcl</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>data_width_integer_rxm_txs_hwtcl</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>data_width_integer_txs_hwtcl</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>deemphasis_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>deemphasis_enable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>design_environment_hwtcl</name>
            <value>QSYS</value>
          </parameter>
          <parameter>
            <name>deskew_comma</name>
            <value>skp_eieos_deskw</value>
          </parameter>
          <parameter>
            <name>devhide_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>device_embedded_ep_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>device_family</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>device_id</name>
            <value>57347</value>
          </parameter>
          <parameter>
            <name>device_id_hwtcl</name>
            <value>57347</value>
          </parameter>
          <parameter>
            <name>device_number</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>device_specific_init</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>dft_clock_obsrv_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>dft_clock_obsrv_sel</name>
            <value>dft_pclk</value>
          </parameter>
          <parameter>
            <name>diffclock_nfts_count</name>
            <value>128</value>
          </parameter>
          <parameter>
            <name>dis_adapt</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>dis_cplovf</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>dis_paritychk</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>disable_link_x2_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>disable_snoop_packet</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>dl_tx_check_parity_edb</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>dll_active_report_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>dll_active_report_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>dma_be_width_hwtcl</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>dma_brst_cnt_w_hwtcl</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>dma_use_scfifo_ext_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>dma_width_hwtcl</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>early_dl_up</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>eco_fb332688_dis</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>eco_fb332688_dis_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>ecrc_check_capable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>ecrc_check_capable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>ecrc_gen_capable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>ecrc_gen_capable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>egress_block_err_report_ena</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>ei_delay_powerdown_count</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>eie_before_nfts_count</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>electromech_interlock</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>empty_integer_hwtcl</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>en_ieiupdatefc</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>en_lane_errchk</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>en_phystatus_dly</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>ena_ido_cpl</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>ena_ido_req</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>enable_adapter_half_rate_mode</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>enable_alternate_link_list_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ast_trs_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_avst_reset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_ch01_pclk_out</name>
            <value>pclk_ch0</value>
          </parameter>
          <parameter>
            <name>enable_ch0_pclk_out</name>
            <value>pclk_central</value>
          </parameter>
          <parameter>
            <name>enable_completion_timeout_disable</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>enable_completion_timeout_disable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>enable_custom_features_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_devkit_conduit_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_directed_spd_chng</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>enable_example_design_qii_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_example_design_sim_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_example_design_synth_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_example_design_tb_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_function_msix_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>enable_function_msix_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_g3_bypass_equlz_rp_sim_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_gen3phase2eq_timechange</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_hip_status_for_avmm_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_l0s_aspm</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>enable_l1_aspm</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>enable_lmi_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_nobar_slection_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_pipe32_phyip_ser_driver_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_rx_buffer_checking</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>enable_rx_reordering</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>enable_rxm_burst_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_skp_det</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_slot_register</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>enable_slot_register_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>enable_soft_dfe</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>endpoint_l0_latency</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>endpoint_l0_latency_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>endpoint_l1_latency</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>endpoint_l1_latency_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>eql_rq_int_en_number</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>errmgt_fcpe_patch_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>errmgt_fep_patch_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>expansion_base_address_register</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>expansion_base_address_register_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>export_fpll_output_to_top_level_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>export_phy_input_to_top_level_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>extend_tag_field</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>extended_format_field</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>extended_tag_field_hwtcl</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>extended_tag_reset</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>extended_tag_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>fc_init_timer</name>
            <value>1024</value>
          </parameter>
          <parameter>
            <name>flow_control_timeout_count</name>
            <value>200</value>
          </parameter>
          <parameter>
            <name>flow_control_update_count</name>
            <value>30</value>
          </parameter>
          <parameter>
            <name>flr_capability</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>flr_capability_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>flr_capability_user_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>flr_completed_vf_width_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>force_dis_to_det</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>force_gen1_dis</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>force_tag_checking_on_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>force_tx_coeff_preset_lpbk</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>frame_err_patch_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>func_mode</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>g3_bypass_equlz</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>g3_coeff_done_tmout</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>g3_deskew_char</name>
            <value>default_sdsos</value>
          </parameter>
          <parameter>
            <name>g3_dis_be_frm_err</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>g3_dn_rx_hint_eqlz_0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_rx_hint_eqlz_1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_rx_hint_eqlz_2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_rx_hint_eqlz_3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_rx_hint_eqlz_4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_rx_hint_eqlz_5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_rx_hint_eqlz_6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_rx_hint_eqlz_7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_tx_preset_eqlz_0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_tx_preset_eqlz_1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_tx_preset_eqlz_2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_tx_preset_eqlz_3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_tx_preset_eqlz_4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_tx_preset_eqlz_5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_tx_preset_eqlz_6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_dn_tx_preset_eqlz_7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_force_ber_max</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>g3_force_ber_min</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>g3_lnk_trn_rx_ts</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>g3_ltssm_eq_dbg</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>g3_ltssm_rec_dbg</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>g3_pause_ltssm_rec_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>g3_quiesce_guarant</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>g3_redo_equlz_dis</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>g3_redo_equlz_en</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>g3_up_rx_hint_eqlz_0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_rx_hint_eqlz_1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_rx_hint_eqlz_2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_rx_hint_eqlz_3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_rx_hint_eqlz_4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_rx_hint_eqlz_5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_rx_hint_eqlz_6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_rx_hint_eqlz_7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_tx_preset_eqlz_0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_tx_preset_eqlz_1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_tx_preset_eqlz_2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_tx_preset_eqlz_3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_tx_preset_eqlz_4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_tx_preset_eqlz_5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_tx_preset_eqlz_6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>g3_up_tx_preset_eqlz_7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen123_lane_rate_mode</name>
            <value>gen1_gen2_gen3</value>
          </parameter>
          <parameter>
            <name>gen2_diffclock_nfts_count</name>
            <value>255</value>
          </parameter>
          <parameter>
            <name>gen2_pma_pll_usage</name>
            <value>not_applicaple</value>
          </parameter>
          <parameter>
            <name>gen2_sameclock_nfts_count</name>
            <value>255</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_1</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_10_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_10_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_10_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_10_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_10_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_10_sel</name>
            <value>preset_10</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_11_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_11_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_11_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_11_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_11_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_11_sel</name>
            <value>preset_11</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_12_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_12_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_12_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_12_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_12_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_12_sel</name>
            <value>preset_12</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_13_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_13_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_13_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_13_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_13_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_13_sel</name>
            <value>preset_13</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_14_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_14_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_14_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_14_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_14_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_14_sel</name>
            <value>preset_14</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_15_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_15_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_15_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_15_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_15_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_15_sel</name>
            <value>preset_15</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_16</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_16_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_16_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_16_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_16_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_16_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_16_sel</name>
            <value>preset_16</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_17</name>
            <value>196608</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_17_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_17_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_17_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_17_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_17_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_17_sel</name>
            <value>preset_17</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_18</name>
            <value>196609</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_18_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_18_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_18_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_18_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_18_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_18_sel</name>
            <value>preset_18</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_19</name>
            <value>196609</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_19_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_19_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_19_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_19_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_19_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_19_sel</name>
            <value>preset_19</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_1_ber_meas</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_1_hwtcl</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_1_nxtber_less</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_1_nxtber_more</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_1_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_1_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_1_sel</name>
            <value>preset_1</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_2</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_20</name>
            <value>196609</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_20_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_20_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_20_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_20_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_20_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_20_sel</name>
            <value>preset_20</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_21</name>
            <value>196609</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_21_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_21_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_21_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_21_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_21_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_21_sel</name>
            <value>preset_21</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_22</name>
            <value>196609</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_22_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_22_nxtber_less</name>
            <value>7</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_22_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_22_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_22_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_22_sel</name>
            <value>preset_22</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_23</name>
            <value>196609</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_23_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_23_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_23_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_23_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_23_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_23_sel</name>
            <value>preset_23</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_24</name>
            <value>196609</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_24_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_24_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_24_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_24_preset_hint</name>
            <value>7</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_24_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_24_sel</name>
            <value>preset_24</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_2_ber_meas</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_2_nxtber_less</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_2_nxtber_more</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_2_preset_hint</name>
            <value>7</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_2_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_2_sel</name>
            <value>preset_2</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_3</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_3_ber_meas</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_3_ber_meas_hwtcl</name>
            <value>12ms</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_3_nxtber_less</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_3_nxtber_more</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_3_preset_hint</name>
            <value>7</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_3_reqber</name>
            <value>31</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_3_sel</name>
            <value>preset_3</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_4</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_4_ber_meas</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_4_nxtber_less</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_4_nxtber_more</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_4_preset_hint</name>
            <value>7</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_4_reqber</name>
            <value>31</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_4_sel</name>
            <value>preset_4</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_5_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_5_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_5_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_5_preset_hint</name>
            <value>7</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_5_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_5_sel</name>
            <value>preset_5</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_6_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_6_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_6_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_6_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_6_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_6_sel</name>
            <value>preset_6</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_7_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_7_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_7_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_7_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_7_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_7_sel</name>
            <value>preset_7</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_8_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_8_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_8_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_8_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_8_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_8_sel</name>
            <value>preset_8</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_9_ber_meas</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_9_nxtber_less</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_9_nxtber_more</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_9_preset_hint</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_9_reqber</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_9_sel</name>
            <value>preset_9</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_delay_count</name>
            <value>125</value>
          </parameter>
          <parameter>
            <name>gen3_coeff_errchk</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>gen3_dcbal_en</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>gen3_diffclock_nfts_count</name>
            <value>128</value>
          </parameter>
          <parameter>
            <name>gen3_force_local_coeff</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>gen3_full_swing</name>
            <value>60</value>
          </parameter>
          <parameter>
            <name>gen3_half_swing</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>gen3_low_freq</name>
            <value>20</value>
          </parameter>
          <parameter>
            <name>gen3_paritychk</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>gen3_pl_framing_err_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_1</name>
            <value>64320</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_10</name>
            <value>3210</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_11</name>
            <value>84480</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_2</name>
            <value>44160</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_3</name>
            <value>52224</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_4</name>
            <value>36096</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_5</name>
            <value>3840</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_6</name>
            <value>3462</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_7</name>
            <value>3336</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_8</name>
            <value>51846</value>
          </parameter>
          <parameter>
            <name>gen3_preset_coeff_9</name>
            <value>35592</value>
          </parameter>
          <parameter>
            <name>gen3_reset_eieos_cnt_bit</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>gen3_rxfreqlock_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>gen3_sameclock_nfts_count</name>
            <value>128</value>
          </parameter>
          <parameter>
            <name>gen3_scrdscr_bypass</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>gen3_skip_ph2_ph3</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hard_reset_bypass</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>hard_rst_sig_chnl_en</name>
            <value>enable_hrc_sig_x8</value>
          </parameter>
          <parameter>
            <name>hard_rst_tx_pll_rst_chnl_en</name>
            <value>enable_hrc_txpll_rst_ch34</value>
          </parameter>
          <parameter>
            <name>hip_ac_pwr_clk_freq_in_hz</name>
            <value>250000000</value>
          </parameter>
          <parameter>
            <name>hip_ac_pwr_uw_per_mhz</name>
            <value>828</value>
          </parameter>
          <parameter>
            <name>hip_base_address</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hip_clock_dis</name>
            <value>enable_hip_clk</value>
          </parameter>
          <parameter>
            <name>hip_hard_reset</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>hip_pcs_sig_chnl_en</name>
            <value>enable_hip_pcs_sig_x8</value>
          </parameter>
          <parameter>
            <name>hip_reconfig_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hot_plug_support</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>hrc_chnl_txpll_master_cgb_rst_select</name>
            <value>ch3_master_cgb_sel</value>
          </parameter>
          <parameter>
            <name>hrdrstctrl_en</name>
            <value>hrdrstctrl_en</value>
          </parameter>
          <parameter>
            <name>iei_enable_settings</name>
            <value>gen3_infei_infsd_gen2_infsd_gen1_infsd_sd</value>
          </parameter>
          <parameter>
            <name>include_dma_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>include_sriov_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>include_virtio_capabilities_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>indicator</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>intel_id_access</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>interface_type_hwtcl</name>
            <value>Avalon-MM with DMA</value>
          </parameter>
          <parameter>
            <name>interface_type_integer_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>internal_controller_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>interrupt_pin</name>
            <value>inta</value>
          </parameter>
          <parameter>
            <name>io_window_addr_width</name>
            <value>none</value>
          </parameter>
          <parameter>
            <name>io_window_addr_width_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>jtag_id</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>ko_compl_data</name>
            <value>773</value>
          </parameter>
          <parameter>
            <name>ko_compl_header</name>
            <value>195</value>
          </parameter>
          <parameter>
            <name>l01_entry_latency</name>
            <value>31</value>
          </parameter>
          <parameter>
            <name>l0_exit_latency_diffclock</name>
            <value>6</value>
          </parameter>
          <parameter>
            <name>l0_exit_latency_sameclock</name>
            <value>6</value>
          </parameter>
          <parameter>
            <name>l0s_adj_rply_timer_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>l1_exit_latency_diffclock</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l1_exit_latency_sameclock</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>l2_async_logic</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>lane_mask</name>
            <value>ln_mask_x8</value>
          </parameter>
          <parameter>
            <name>lane_rate</name>
            <value>gen3</value>
          </parameter>
          <parameter>
            <name>lane_rate_hwtcl</name>
            <value>Gen3 (8.0 Gbps)</value>
          </parameter>
          <parameter>
            <name>lane_rate_integer_hwtcl</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>link2csr_width_hwtcl</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>link_width</name>
            <value>x8</value>
          </parameter>
          <parameter>
            <name>link_width_hwtcl</name>
            <value>x8</value>
          </parameter>
          <parameter>
            <name>link_width_integer_hwtcl</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>lmi_hold_off_cfg_timer_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>lmi_width_hwtcl</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>low_priority_vc</name>
            <value>single_vc_low_pr</value>
          </parameter>
          <parameter>
            <name>ltr_mechanism</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>ltssm_1ms_timeout</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>ltssm_freqlocked_check</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>malformed_tlp_truncate_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>max_link_width</name>
            <value>x8_link_width</value>
          </parameter>
          <parameter>
            <name>max_payload_size</name>
            <value>payload_256</value>
          </parameter>
          <parameter>
            <name>maximum_current</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>maximum_payload_size_hwtcl</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>message_level</name>
            <value>error</value>
          </parameter>
          <parameter>
            <name>millisecond_cycle_count</name>
            <value>248496</value>
          </parameter>
          <parameter>
            <name>msi_64bit_addressing_capable</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>msi_masking_capable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>msi_multi_message_capable</name>
            <value>count_4</value>
          </parameter>
          <parameter>
            <name>msi_multi_message_capable_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>msi_support</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>msix_pba_bir</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>msix_pba_offset</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>msix_table_bir</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>msix_table_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>msix_table_offset</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>msix_table_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>msix_table_size</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>msix_table_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>multiple_packets_per_cycle_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>national_inst_thru_enhance</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>no_command_completed</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>no_soft_reset</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>not_use_k_gbl_bits</name>
            <value>not_used_k_gbl</value>
          </parameter>
          <parameter>
            <name>operating_voltage</name>
            <value>standard</value>
          </parameter>
          <parameter>
            <name>part_trait_device</name>
            <value>10AX115S2F45I1SG</value>
          </parameter>
          <parameter>
            <name>pcie_base_spec</name>
            <value>pcie_3p0</value>
          </parameter>
          <parameter>
            <name>pcie_mode</name>
            <value>ep_native</value>
          </parameter>
          <parameter>
            <name>pcie_spec_1p0_compliance</name>
            <value>spec_1p1</value>
          </parameter>
          <parameter>
            <name>pcie_spec_version</name>
            <value>v3</value>
          </parameter>
          <parameter>
            <name>pcie_spec_version_hwtcl</name>
            <value>3.0</value>
          </parameter>
          <parameter>
            <name>pclk_out_sel</name>
            <value>pclk</value>
          </parameter>
          <parameter>
            <name>pf0_ats_invalidate_queue_depth_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar0_present_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_exprom_bar_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_exprom_bar_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_extra_bar_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_extra_bar_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_interrupt_pin_hwtcl</name>
            <value>inta</value>
          </parameter>
          <parameter>
            <name>pf0_intr_line_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_msi_multi_message_capable_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pf0_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_msix_table_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_msix_table_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_msix_table_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_pci_prog_intfc_byte_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_subclass_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_tph_dev_specific_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_tph_int_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_tph_st_table_location_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_tph_st_table_size_hwtcl</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf0_vf_count_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_count_user_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_msix_tbl_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_msix_tbl_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_msix_tbl_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_tph_dev_specific_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_tph_int_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_tph_st_table_location_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_vf_tph_st_table_size_hwtcl</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf0vf_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_ats_invalidate_queue_depth_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_class_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_exprom_bar_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_exprom_bar_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_interrupt_pin_hwtcl</name>
            <value>inta</value>
          </parameter>
          <parameter>
            <name>pf1_intr_line_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_msi_multi_message_capable_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pf1_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_msix_table_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_msix_table_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_msix_table_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_pci_prog_intfc_byte_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_revision_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_subclass_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_subsystem_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_tph_dev_specific_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_tph_int_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_tph_st_table_location_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_tph_st_table_size_hwtcl</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>pf1_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf1_vf_count_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_count_user_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_msix_tbl_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_msix_tbl_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_msix_tbl_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_tph_dev_specific_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_tph_int_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_tph_st_table_location_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_vf_tph_st_table_size_hwtcl</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf1vf_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_ats_invalidate_queue_depth_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_class_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_exprom_bar_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_exprom_bar_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_interrupt_pin_hwtcl</name>
            <value>inta</value>
          </parameter>
          <parameter>
            <name>pf2_intr_line_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_msi_multi_message_capable_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pf2_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_msix_table_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_msix_table_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_msix_table_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_pci_prog_intfc_byte_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_revision_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_subclass_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_subsystem_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_tph_dev_specific_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_tph_int_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_tph_st_table_location_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_tph_st_table_size_hwtcl</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>pf2_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf2_vf_count_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_count_user_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_msix_tbl_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_msix_tbl_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_msix_tbl_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_tph_dev_specific_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_tph_int_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_tph_st_table_location_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_vf_tph_st_table_size_hwtcl</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf2vf_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_ats_invalidate_queue_depth_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_class_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_exprom_bar_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_exprom_bar_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_interrupt_pin_hwtcl</name>
            <value>inta</value>
          </parameter>
          <parameter>
            <name>pf3_intr_line_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_msi_multi_message_capable_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pf3_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_msix_table_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_msix_table_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_msix_table_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_pci_prog_intfc_byte_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_revision_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_subclass_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_subsystem_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_tph_dev_specific_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_tph_int_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_tph_st_table_location_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_tph_st_table_size_hwtcl</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>pf3_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf3_vf_count_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_count_user_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_msix_tbl_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_msix_tbl_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_msix_tbl_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_tph_dev_specific_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_tph_int_mode_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_tph_st_table_location_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_vf_tph_st_table_size_hwtcl</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf3vf_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf4_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf4_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf4_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf4_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf4_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf4_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf4_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf4_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf4_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf4_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf4_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf4_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf4_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf4_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf4_class_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_exprom_bar_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_exprom_bar_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf4_interrupt_pin_hwtcl</name>
            <value>inta</value>
          </parameter>
          <parameter>
            <name>pf4_intr_line_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_msi_multi_message_capable_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pf4_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_msix_table_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_msix_table_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_msix_table_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_pci_prog_intfc_byte_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_revision_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_subclass_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_subsystem_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_vf_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_vf_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf4_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf5_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf5_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf5_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf5_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf5_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf5_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf5_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf5_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf5_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf5_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf5_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf5_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf5_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf5_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf5_class_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_exprom_bar_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_exprom_bar_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf5_interrupt_pin_hwtcl</name>
            <value>inta</value>
          </parameter>
          <parameter>
            <name>pf5_intr_line_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_msi_multi_message_capable_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pf5_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_msix_table_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_msix_table_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_msix_table_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_pci_prog_intfc_byte_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_revision_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_subclass_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_subsystem_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_vf_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_vf_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf5_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf6_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf6_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf6_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf6_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf6_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf6_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf6_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf6_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf6_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf6_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf6_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf6_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf6_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf6_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf6_class_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_exprom_bar_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_exprom_bar_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf6_interrupt_pin_hwtcl</name>
            <value>inta</value>
          </parameter>
          <parameter>
            <name>pf6_intr_line_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_msi_multi_message_capable_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pf6_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_msix_table_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_msix_table_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_msix_table_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_pci_prog_intfc_byte_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_revision_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_subclass_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_subsystem_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_vf_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_vf_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf6_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_bar0_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf7_bar0_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_bar0_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf7_bar0_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf7_bar1_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf7_bar1_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_bar1_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf7_bar2_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf7_bar2_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_bar2_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf7_bar2_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf7_bar3_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf7_bar3_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_bar3_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf7_bar4_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf7_bar4_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_bar4_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf7_bar4_type_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf7_bar5_prefetchable_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>pf7_bar5_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_bar5_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf7_class_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_exprom_bar_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_exprom_bar_size_hwtcl</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>pf7_interrupt_pin_hwtcl</name>
            <value>inta</value>
          </parameter>
          <parameter>
            <name>pf7_intr_line_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_msi_multi_message_capable_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>pf7_msix_pba_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_msix_pba_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_msix_table_bir_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_msix_table_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_msix_table_size_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_pci_prog_intfc_byte_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_revision_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_subclass_code_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_subsystem_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_vf_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_vf_subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_capability_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_cmn_config_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_cmn_config_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_cmn_config_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_device_specific_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_devspecific_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_devspecific_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_devspecific_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_isrstatus_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_isrstatus_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_isrstatus_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_notification_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_notification_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_notification_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_notify_off_multiplier_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_pciconfig_access_bar_indicator_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_pciconfig_access_bar_offset_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf7_virtio_pciconfig_access_structure_length_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf_ats_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf_enable_function_msix_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf_msi_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pf_tph_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>pld_clk_mhz_integer_hwtcl</name>
            <value>2500</value>
          </parameter>
          <parameter>
            <name>pld_in_use_reg</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>pll_refclk_freq_hwtcl</name>
            <value>100 MHz</value>
          </parameter>
          <parameter>
            <name>pm_latency_patch_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pm_txdl_patch_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>pme_clock</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>port_link_number</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>port_link_number_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>port_type</name>
            <value>native_ep</value>
          </parameter>
          <parameter>
            <name>port_type_hwtcl</name>
            <value>Native endpoint</value>
          </parameter>
          <parameter>
            <name>port_type_integer_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>powerdown_mode</name>
            <value>powerup</value>
          </parameter>
          <parameter>
            <name>prefetchable_mem_window_addr_width</name>
            <value>prefetch_0</value>
          </parameter>
          <parameter>
            <name>prefetchable_mem_window_addr_width_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>r2c_mask_easy</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>r2c_mask_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rcfg_jtag_enable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rec_frqlk_mon_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>reconfig_address_width_integer_hwtcl</name>
            <value>13</value>
          </parameter>
          <parameter>
            <name>register_pipe_signals</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>reserved_debug_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>retry_buffer_last_active_address</name>
            <value>1023</value>
          </parameter>
          <parameter>
            <name>retry_buffer_memory_settings</name>
            <value>12885005388</value>
          </parameter>
          <parameter>
            <name>retry_ecc_corr_mask_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>revision_id</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>revision_id_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>role_based_error_reporting</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>rp_bug_fix_pri_sec_stat_reg</name>
            <value>127</value>
          </parameter>
          <parameter>
            <name>rpltim_base</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>rpltim_set</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>rstctl_ltssm_dis</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_1ms_count_fref_clk</name>
            <value>100000</value>
          </parameter>
          <parameter>
            <name>rstctrl_1us_count_fref_clk</name>
            <value>100</value>
          </parameter>
          <parameter>
            <name>rstctrl_altpe3_crst_n_inv</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_altpe3_rst_n_inv</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_altpe3_srst_n_inv</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_chnl_cal_done_select</name>
            <value>ch01234567_out_chnl_cal_done</value>
          </parameter>
          <parameter>
            <name>rstctrl_debug_en</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_force_inactive_rst</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_fref_clk_select</name>
            <value>ch0_sel</value>
          </parameter>
          <parameter>
            <name>rstctrl_hard_block_enable</name>
            <value>hard_rst_ctl</value>
          </parameter>
          <parameter>
            <name>rstctrl_hip_ep</name>
            <value>hip_ep</value>
          </parameter>
          <parameter>
            <name>rstctrl_mask_tx_pll_lock_select</name>
            <value>ch3_sel_mask_tx_pll_lock</value>
          </parameter>
          <parameter>
            <name>rstctrl_perst_enable</name>
            <value>level</value>
          </parameter>
          <parameter>
            <name>rstctrl_perstn_select</name>
            <value>perstn_pin</value>
          </parameter>
          <parameter>
            <name>rstctrl_pld_clr</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>rstctrl_pll_cal_done_select</name>
            <value>ch34_sel_pll_cal_done</value>
          </parameter>
          <parameter>
            <name>rstctrl_rx_pcs_rst_n_inv</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_rx_pcs_rst_n_select</name>
            <value>ch01234567_out_rx_pcs_rst</value>
          </parameter>
          <parameter>
            <name>rstctrl_rx_pll_freq_lock_select</name>
            <value>not_active_rx_pll_f_lock</value>
          </parameter>
          <parameter>
            <name>rstctrl_rx_pll_lock_select</name>
            <value>ch01234567_sel_rx_pll_lock</value>
          </parameter>
          <parameter>
            <name>rstctrl_rx_pma_rstb_inv</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_rx_pma_rstb_select</name>
            <value>ch01234567_out_rx_pma_rstb</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_a</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_a_type</name>
            <value>a_timer_fref_cycles</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_b</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_b_type</name>
            <value>b_timer_fref_cycles</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_c</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_c_type</name>
            <value>c_timer_fref_cycles</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_d</name>
            <value>20</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_d_type</name>
            <value>d_timer_fref_cycles</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_e</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_e_type</name>
            <value>e_timer_fref_cycles</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_f</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_f_type</name>
            <value>f_timer_fref_cycles</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_g</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_g_type</name>
            <value>g_timer_fref_cycles</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_h</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_h_type</name>
            <value>h_timer_micro_secs</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_i</name>
            <value>20</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_i_type</name>
            <value>i_timer_fref_cycles</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_j</name>
            <value>20</value>
          </parameter>
          <parameter>
            <name>rstctrl_timer_j_type</name>
            <value>j_timer_fref_cycles</value>
          </parameter>
          <parameter>
            <name>rstctrl_tx_lcff_pll_lock_select</name>
            <value>ch34_sel_lcff_pll_lock</value>
          </parameter>
          <parameter>
            <name>rstctrl_tx_lcff_pll_rstb_select</name>
            <value>ch34_out_lcff_pll_rstb</value>
          </parameter>
          <parameter>
            <name>rstctrl_tx_pcs_rst_n_inv</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_tx_pcs_rst_n_select</name>
            <value>ch01234567_out_tx_pcs_rst</value>
          </parameter>
          <parameter>
            <name>rstctrl_tx_pma_rstb_inv</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_tx_pma_syncp_inv</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>rstctrl_tx_pma_syncp_select</name>
            <value>ch3_out_tx_pma_syncp</value>
          </parameter>
          <parameter>
            <name>rx_ast_parity</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>rx_buffer_credit_alloc</name>
            <value>low</value>
          </parameter>
          <parameter>
            <name>rx_buffer_credit_alloc_display</name>
            <value>Header:195 Data:773</value>
          </parameter>
          <parameter>
            <name>rx_buffer_credit_alloc_hwtcl</name>
            <value>Low</value>
          </parameter>
          <parameter>
            <name>rx_buffer_fc_protect</name>
            <value>68</value>
          </parameter>
          <parameter>
            <name>rx_buffer_nonpost_credit_alloc_display</name>
            <value>Header:n/a Data:n/a</value>
          </parameter>
          <parameter>
            <name>rx_buffer_post_credit_alloc_display</name>
            <value>Header:n/a Data:n/a</value>
          </parameter>
          <parameter>
            <name>rx_buffer_protect</name>
            <value>68</value>
          </parameter>
          <parameter>
            <name>rx_cdc_almost_empty</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>rx_cdc_almost_full</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>rx_cred_ctl_param</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>rx_cred_ctl_param_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_ei_l0s</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>rx_l0s_count_idl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_polinv_soft_logic_enable</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_ptr0_nonposted_dpram_max</name>
            <value>2047</value>
          </parameter>
          <parameter>
            <name>rx_ptr0_nonposted_dpram_min</name>
            <value>2008</value>
          </parameter>
          <parameter>
            <name>rx_ptr0_posted_dpram_max</name>
            <value>2007</value>
          </parameter>
          <parameter>
            <name>rx_ptr0_posted_dpram_min</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>rx_runt_patch_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>rx_sop_ctrl</name>
            <value>rx_sop_boundary_256</value>
          </parameter>
          <parameter>
            <name>rx_trunc_patch_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>rx_use_prst</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>rx_use_prst_ep</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>rxbuf_ecc_corr_mask_dis</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>rxdl_bad_sop_eop_filter_dis</name>
            <value>rxdlbug1_enable_both</value>
          </parameter>
          <parameter>
            <name>rxdl_bad_tlp_patch_dis</name>
            <value>rxdlbug2_enable_both</value>
          </parameter>
          <parameter>
            <name>rxdl_lcrc_patch_dis</name>
            <value>rxdlbug3_enable_both</value>
          </parameter>
          <parameter>
            <name>sameclock_nfts_count</name>
            <value>128</value>
          </parameter>
          <parameter>
            <name>sel_enable_pcs_rx_fifo_err</name>
            <value>disable_sel</value>
          </parameter>
          <parameter>
            <name>select_design_example_hwtcl</name>
            <value>DMA</value>
          </parameter>
          <parameter>
            <name>select_design_example_rtl_lang_hwtcl</name>
            <value>Verilog</value>
          </parameter>
          <parameter>
            <name>serial_sim_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>set_capability_reg_enable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_csr_soft_logic_enable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_embedded_debug_enable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_pld_clk_x1_625MHz_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>set_prbs_soft_logic_enable_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>silicon_rev</name>
            <value>20nm5es</value>
          </parameter>
          <parameter>
            <name>sim_mode</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>simple_ro_fifo_control_en</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>single_rx_detect</name>
            <value>detect_all_lanes</value>
          </parameter>
          <parameter>
            <name>skp_os_gen3_count</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>skp_os_schedule_count</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_0_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_1_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_2_hprxm_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_2_hwtcl</name>
            <value>29</value>
          </parameter>
          <parameter>
            <name>slave_address_map_3_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_4_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_5_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slot_clock_cfg_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>slot_number</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slot_number_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slot_power_limit</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slot_power_limit_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slot_power_scale</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slot_power_scale_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slotclk_cfg</name>
            <value>static_slotclkcfgon</value>
          </parameter>
          <parameter>
            <name>speed_change_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>sr_iov_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>sriov2_en</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>ssid</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>ssvid</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>st_signal_width_integer_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>subsystem_device_id</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>subsystem_device_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>subsystem_vendor_id</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>subsystem_vendor_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>sup_mode</name>
            <value>user_mode</value>
          </parameter>
          <parameter>
            <name>surprise_down_error_support</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>surprise_down_error_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>system_page_sizes_supported_hwtcl</name>
            <value>1363</value>
          </parameter>
          <parameter>
            <name>targeted_devkit_hwtcl</name>
            <value>Arria 10 GX FPGA Development Kit</value>
          </parameter>
          <parameter>
            <name>test_cseb_switch_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tl_cfg_div</name>
            <value>cfg_clk_div_7</value>
          </parameter>
          <parameter>
            <name>tl_tx_check_parity_msg</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>tlp_insp_trg_dw0_hwtcl</name>
            <value>2049</value>
          </parameter>
          <parameter>
            <name>tlp_insp_trg_dw1_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tlp_insp_trg_dw2_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tlp_inspector_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tlp_inspector_use_signal_probe_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tlp_inspector_use_thin_rx_master</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>total_pf_count_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>total_pf_count_width_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>total_vf_count_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>total_vf_count_width_hwtcl</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>tph_completer</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>track_rxfc_cplbuf_ovf_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>tx_ast_parity</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>tx_cdc_almost_empty</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>tx_cdc_almost_full</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>tx_sop_ctrl</name>
            <value>boundary_256</value>
          </parameter>
          <parameter>
            <name>tx_swing</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>txdl_fair_arbiter_counter</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>txdl_fair_arbiter_en</name>
            <value>enable</value>
          </parameter>
          <parameter>
            <name>txrate_adv</name>
            <value>capability</value>
          </parameter>
          <parameter>
            <name>txs_addr_width_integer_hwtcl</name>
            <value>40</value>
          </parameter>
          <parameter>
            <name>uc_calibration_en</name>
            <value>uc_calibration_en</value>
          </parameter>
          <parameter>
            <name>use_aer</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>use_ast_parity_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>use_crc_forwarding</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>use_crc_forwarding_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>use_dynamic_design_example_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>use_rpbfm_pro</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>use_rx_st_be_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>use_tx_cons_cred_sel_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>user_id</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>user_id_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>user_txs_addr_width_hwtcl</name>
            <value>40</value>
          </parameter>
          <parameter>
            <name>vc0_clk_enable</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>vc0_rx_buffer_memory_settings</name>
            <value>12885005388</value>
          </parameter>
          <parameter>
            <name>vc0_rx_flow_ctrl_compl_data</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>vc0_rx_flow_ctrl_compl_header</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>vc0_rx_flow_ctrl_nonposted_data</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>vc0_rx_flow_ctrl_nonposted_header</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>vc0_rx_flow_ctrl_posted_data</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>vc0_rx_flow_ctrl_posted_header</name>
            <value>16</value>
          </parameter>
          <parameter>
            <name>vc1_clk_enable</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>vc_arbitration</name>
            <value>single_vc_arb</value>
          </parameter>
          <parameter>
            <name>vc_enable</name>
            <value>single_vc</value>
          </parameter>
          <parameter>
            <name>vendor_id</name>
            <value>4466</value>
          </parameter>
          <parameter>
            <name>vendor_id_hwtcl</name>
            <value>4466</value>
          </parameter>
          <parameter>
            <name>vf_ats_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>vf_msix_cap_present_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>vf_tph_support_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>virtio_visible</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>vsec_cap</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>vsec_cap_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>vsec_id</name>
            <value>4466</value>
          </parameter>
          <parameter>
            <name>vsec_id_hwtcl</name>
            <value>4466</value>
          </parameter>
          <parameter>
            <name>wrala_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>wrong_device_id</name>
            <value>disable</value>
          </parameter>
          <parameter>
            <name>xcvr_reconfig_hwtcl</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_pcie_a10_hip</className>
        <version>19.1</version>
        <name>DUT</name>
        <uniqueName>top_DUT_altera_pcie_a10_hip_191_5igssfy</uniqueName>
        <nonce>0</nonce>
        <incidentConnections></incidentConnections>
        <path>top_DUT.DUT</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">fpll_g3</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>base_device</name>
                <value>NIGHTFURY5</value>
              </parameter>
              <parameter>
                <name>c_counter0_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>c_counter1_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>c_counter2_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>c_counter3_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>calibration_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>cgb_div_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>check_output_ports_mcgb</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_analog_mode</name>
                <value>user_custom</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_bandwidth_range_high</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_bandwidth_range_low</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_bonding</name>
                <value>pll_bonding</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_bw_sel</name>
                <value>high</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_calibration_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_cgb_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_compensation_mode</name>
                <value>direct</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_dps_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_duty_cycle_0</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_duty_cycle_1</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_duty_cycle_2</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_duty_cycle_3</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_enable_idle_fpll_support</name>
                <value>idle_none</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_0</name>
                <value>3861860000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_1</name>
                <value>4287223000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_2</name>
                <value>4688476000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_3</name>
                <value>5072700000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_4</name>
                <value>5423191000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_5</name>
                <value>5762211000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_6</name>
                <value>6075045000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_7</name>
                <value>6374148000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_8</name>
                <value>14025000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_9</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_div_two_bypass</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_pfd</name>
                <value>800000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_pfd_bonded</name>
                <value>600000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_pfd_fractional</name>
                <value>800000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_pfd_integer</name>
                <value>800000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_vco</name>
                <value>12500000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_vco_fractional</name>
                <value>14025000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_0</name>
                <value>7000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_1</name>
                <value>3861860000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_2</name>
                <value>4287223000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_3</name>
                <value>4688476000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_4</name>
                <value>5072700000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_5</name>
                <value>5423191000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_6</name>
                <value>5762211000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_7</name>
                <value>6075045000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_8</name>
                <value>6374148000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_9</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_pfd</name>
                <value>50000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_vco</name>
                <value>6000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c0</name>
                <value>000000011101110011010110010100000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c0_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c1</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c1_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c2</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c2_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c3</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c3_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_feedback</name>
                <value>normal</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_fpll_cal_test_sel</name>
                <value>sel_cal_out_7_to_0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_fpll_cas_out_enable</name>
                <value>fpll_cas_out_disable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_fpll_hclk_out_enable</name>
                <value>fpll_hclk_out_enable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_fpll_iqtxrxclk_out_enable</name>
                <value>fpll_iqtxrxclk_out_disable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_hssi_output_clock_frequency</name>
                <value>2500.0 MHz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_input_tolerance</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_is_cascaded_pll</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_is_otn</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_is_pa_core</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_is_sdi</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_l_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter_c0</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter_c1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter_c2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter_c3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_max_fractional_percentage</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_min_fractional_percentage</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_out_freq</name>
                <value>000010010101000000101111100100000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_out_freq_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_clock_frequency_0</name>
                <value>500 MHz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_clock_frequency_1</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_clock_frequency_2</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_clock_frequency_3</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_tolerance</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pfd_freq</name>
                <value>000000000101111101011110000100000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_phase_shift_0</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_phase_shift_1</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_phase_shift_2</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_phase_shift_3</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_atb</name>
                <value>atb_selectdisable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_bw_mode</name>
                <value>hi_bw</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c0_pllcout_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c1_pllcout_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c2_pllcout_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c3_pllcout_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_min_tco_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_in_src</name>
                <value>m_cnt_in_src_test_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_min_tco_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_in_src</name>
                <value>m_cnt_in_src_test_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_min_tco_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_in_src</name>
                <value>m_cnt_in_src_test_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_min_tco_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cal_status</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_calibration</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cmp_buf_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cmu_rstn_value</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_cali_ref_off</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_cali_vco_off</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_vccdreg_fb</name>
                <value>vreg_fb5</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_vccdreg_fw</name>
                <value>vreg_fw5</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_vreg0_atbsel</name>
                <value>atb_disabled</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_vreg1_atbsel</name>
                <value>atb_disabled1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_compensation</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_current_setting</name>
                <value>cp_current_setting26</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_lf_3rd_pole_freq</name>
                <value>lf_3rd_pole_setting0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_lf_order</name>
                <value>lf_2nd_order</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_testmode</name>
                <value>cp_normal</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ctrl_override_setting</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ctrl_plniotri_override</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_device_variant</name>
                <value>device1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_base_addr</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_broadcast_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_clk_vreg_boost</name>
                <value>clk_fpll_vreg_no_voltage_boost</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_cvp_inter_sel</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_force_inter_sel</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_fpll_vreg1_boost</name>
                <value>fpll_vreg1_boost_1_step</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_fpll_vreg_boost</name>
                <value>fpll_vreg_boost_1_step</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_power_iso_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_status_select</name>
                <value>dprio_normal_status</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_ecn_bypass</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_ecn_test_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_fractional_value_ready</name>
                <value>pll_k_ready</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_mode</name>
                <value>dsm_mode_integer</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_out_sel</name>
                <value>pll_dsm_disable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_extra_csr</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_fbclk_mux_1</name>
                <value>pll_fbclk_mux_1_glb</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_fbclk_mux_2</name>
                <value>pll_fbclk_mux_2_m_cnt</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_iqclk_mux_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_l_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_l_counter_bypass</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_l_counter_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lf_cbig</name>
                <value>lf_cbig_setting4</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lf_resistance</name>
                <value>lf_res_setting1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lf_ripplecap</name>
                <value>lf_no_ripple</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lock_fltr_cfg</name>
                <value>25</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lock_fltr_test</name>
                <value>pll_lock_fltr_nrm</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lpf_rstn_value</name>
                <value>lpf_normal</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_min_tco_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_n_counter_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_n_counter_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_nreset_invert</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_op_mode</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_powerdown_mode</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ppm_clk0_src</name>
                <value>ppm_clk0_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ppm_clk1_src</name>
                <value>ppm_clk1_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ref_buf_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_rstn_override</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_self_reset</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_tclk_mux_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_tclk_sel</name>
                <value>pll_tclk_m_src</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_test_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_unlock_fltr_cfg</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vccr_pd_en</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0</name>
                <value>pll_freq_band0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0_dyn_high_bits</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0_dyn_low_bits</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0_fix</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0_fix_high</name>
                <value>pll_vco_freq_band_0_fix_high_0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1</name>
                <value>pll_freq_band0_1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1_dyn_high_bits</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1_dyn_low_bits</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1_fix</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1_fix_high</name>
                <value>pll_vco_freq_band_1_fix_high_0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph0_en</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph0_value</name>
                <value>pll_vco_ph0_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph1_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph1_value</name>
                <value>pll_vco_ph1_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph2_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph2_value</name>
                <value>pll_vco_ph2_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph3_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph3_value</name>
                <value>pll_vco_ph3_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pm_speed_grade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pma_width</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_power_mode</name>
                <value>low_power</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_power_rail_et</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_primary_use</name>
                <value>tx</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_prot_mode</name>
                <value>pcie_gen2_tx</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_reconfig_en</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_freq</name>
                <value>000000000101111101011110000100000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk2_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk3_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk4_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk0_logical_to_physical_mapping</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk1_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk2_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk3_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk4_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_loss_edge</name>
                <value>pll_clk_loss_both_edges</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_loss_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_sel_override</name>
                <value>normal</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_sel_override_value</name>
                <value>select_clk0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_sw_dly</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch0_src</name>
                <value>pll_clkin_0_scratch0_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch1_src</name>
                <value>pll_clkin_0_scratch1_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch2_src</name>
                <value>pll_clkin_0_scratch2_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch3_src</name>
                <value>pll_clkin_0_scratch3_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch4_src</name>
                <value>pll_clkin_0_scratch4_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_src</name>
                <value>pll_clkin_0_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch0_src</name>
                <value>pll_clkin_1_scratch0_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch1_src</name>
                <value>pll_clkin_1_scratch1_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch2_src</name>
                <value>pll_clkin_1_scratch2_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch3_src</name>
                <value>pll_clkin_1_scratch3_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch4_src</name>
                <value>pll_clkin_1_scratch4_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_src</name>
                <value>pll_clkin_1_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_manu_clk_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_powerdown_mode</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_sw_refclk_src</name>
                <value>pll_sw_refclk_src_clk_0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_refclk_select0</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_refclk_select1</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_iqclk_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch0_src</name>
                <value>scratch0_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch1_src</name>
                <value>scratch1_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch2_src</name>
                <value>scratch2_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch3_src</name>
                <value>scratch3_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch4_src</name>
                <value>scratch4_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_iqclk_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch0_src</name>
                <value>scratch0_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch1_src</name>
                <value>scratch1_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch2_src</name>
                <value>scratch2_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch3_src</name>
                <value>scratch3_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch4_src</name>
                <value>scratch4_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_reference_clock_frequency</name>
                <value>100.0 MHz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_reference_clock_frequency_scratch</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_set_fpll_input_freq_range</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_side</name>
                <value>side_unknown</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_silicon_rev</name>
                <value>20nm5</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_top_or_bottom</name>
                <value>tb_unknown</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_vco_freq</name>
                <value>001001010100000010111110010000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_vco_freq_hz</name>
                <value>10000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_vco_frequency</name>
                <value>10000.0 MHz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_cal_vco_count_length</name>
                <value>sel_8b_count</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_fpll_refclk_source</name>
                <value>normal_refclk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_fpll_vco_div_by_2_sel</name>
                <value>bypass_divide_by_2</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_pfd_delay_compensation</name>
                <value>normal_delay</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_pfd_pulse_width</name>
                <value>pulse_width_setting0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_xpm_cpvco_fpll_xpm_chgpmplf_fpll_cp_current_boost</name>
                <value>normal_setting</value>
              </parameter>
              <parameter>
                <name>compensation_mode</name>
                <value>direct</value>
              </parameter>
              <parameter>
                <name>core_actual_using_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_m_counter</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>core_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_pfd_frequency</name>
                <value>300.0 MHz</value>
              </parameter>
              <parameter>
                <name>core_vco_frequency_adv</name>
                <value>300.0 MHz</value>
              </parameter>
              <parameter>
                <name>core_vco_frequency_basic</name>
                <value>10000.0</value>
              </parameter>
              <parameter>
                <name>dbg_capability_reg_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_ctrl_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_embedded_debug_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_stat_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_user_identifier</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>device</name>
                <value>Unknown</value>
              </parameter>
              <parameter>
                <name>device_family</name>
                <value>Arria 10</value>
              </parameter>
              <parameter>
                <name>device_revision</name>
                <value>20nm5</value>
              </parameter>
              <parameter>
                <name>device_speed_grade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>enable_advanced_avmm_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_advanced_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_analog_resets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_bonding_clks</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_cascade_in</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_ext_lockdetect_ports</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_fb_comp_bonding</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hfreq_clk</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hip_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_mcgb</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_mcgb_debug_ports_parameters</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_mcgb_pcie_clksw</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pld_mcgb_cal_busy_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pll_reconfig</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>f_out_c0_bitvec</name>
                <value>000000011101110011010110010100000000</value>
              </parameter>
              <parameter>
                <name>f_out_c1_bitvec</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>f_out_c2_bitvec</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>f_out_c3_bitvec</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>feedback</name>
                <value>normal</value>
              </parameter>
              <parameter>
                <name>fpll_refclk_select</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>full_actual_outclk0_frequency</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_actual_outclk1_frequency</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_actual_outclk2_frequency</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_actual_outclk3_frequency</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_actual_refclk_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>full_outclk0_actual_phase_shift</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_outclk1_actual_phase_shift</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_outclk2_actual_phase_shift</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_outclk3_actual_phase_shift</name>
                <value></value>
              </parameter>
              <parameter>
                <name>generate_add_hdl_instance_example</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>generate_docs</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_actual_outclk0_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_actual_outclk1_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_actual_outclk2_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_actual_outclk3_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_actual_refclk_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_bw_sel</name>
                <value>high</value>
              </parameter>
              <parameter>
                <name>gui_cascade_outclk_index</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_desired_hssi_cascade_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_outclk0_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_outclk1_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_outclk2_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_outclk3_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_refclk_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_enable_50G_support</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_active_clk</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_cascade_out</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_clk_bad</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_dps</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_extswitch</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_hip_cal_done_port</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_enable_iqtxrxclk_mode</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_low_f_support</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_manual_config</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_manual_hssi_counters</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_phase_alignment</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_pld_cal_busy_port</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_fpll_mode</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>gui_fractional_f</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_fractional_x</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>gui_hip_cal_en</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_hssi_calc_output_clock_frequency</name>
                <value>1250.0</value>
              </parameter>
              <parameter>
                <name>gui_hssi_output_clock_frequency</name>
                <value>2500.0</value>
              </parameter>
              <parameter>
                <name>gui_hssi_prot_mode</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>gui_iqtxrxclk_outclk_index</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_is_downstream_cascaded_pll</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_number_of_output_clocks</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_operation_mode</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk0_actual_phase_shift</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk0_actual_phase_shift_deg</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk0_desired_phase_shift</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk0_phase_shift_unit</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk1_actual_phase_shift</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk1_actual_phase_shift_deg</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk1_desired_phase_shift</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk1_phase_shift_unit</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk2_actual_phase_shift</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>gui_outclk2_actual_phase_shift_deg</name>
                <value>0 deg</value>
              </parameter>
              <parameter>
                <name>gui_outclk2_desired_phase_shift</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk2_phase_shift_unit</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk3_actual_phase_shift</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk3_actual_phase_shift_deg</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk3_desired_phase_shift</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk3_phase_shift_unit</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_parameter_list</name>
                <value>C-counter-0,C-counter-1,C-counter-2,C-counter-3,L-counter,M-counter,N-counter,VCO Frequency,pll_dsm_fractional_division</value>
              </parameter>
              <parameter>
                <name>gui_parameter_values</name>
                <value>5,1,1,1,2,50,1,10000.0 MHz,1</value>
              </parameter>
              <parameter>
                <name>gui_pfd_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_pll_c_counter_0</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_c_counter_1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_c_counter_2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_c_counter_3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_datarate</name>
                <value>5000.0</value>
              </parameter>
              <parameter>
                <name>gui_pll_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_m_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_set_hssi_k_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_set_hssi_l_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_set_hssi_m_counter</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>gui_pll_set_hssi_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_refclk1_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_refclk_cnt</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_refclk_index</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_refclk_switch</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_reference_clock_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_self_reset_enabled</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>gui_switchover_delay</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_switchover_mode</name>
                <value>Automatic Switchover</value>
              </parameter>
              <parameter>
                <name>hip_cal_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_actual_using_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_actual_using_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_m_counter</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_pfd_frequency</name>
                <value>300.0 MHz</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_vco_frequency</name>
                <value>300.0 MHz</value>
              </parameter>
              <parameter>
                <name>hssi_dsm_fractional_division</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter_bypass</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_m_counter</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>hssi_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_output_clock_frequency</name>
                <value>2500.0 MHz</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_pfd_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_cgb_enable_iqtxrxclk</name>
                <value>disable_iqtxrxclk</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_cgb_power_down</name>
                <value>normal_cgb</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_input_select</name>
                <value>fpll_top</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_input_select_gen3</name>
                <value>unused</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_observe_cgb_clocks</name>
                <value>observe_nothing</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_op_mode</name>
                <value>enabled</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_prot_mode</name>
                <value>pcie_gen2_tx</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_ser_mode</name>
                <value>sixty_four_bit</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_silicon_rev</name>
                <value>20nm5</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_tx_ucontrol_reset_pcie</name>
                <value>pcscorehip_controls_mcgb</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_vccdreg_output</name>
                <value>vccdreg_nominal</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_x1_div_m_sel</name>
                <value>divbypass</value>
              </parameter>
              <parameter>
                <name>hssi_vco_frequency</name>
                <value>10000.0</value>
              </parameter>
              <parameter>
                <name>is_c10</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>is_protocol_PCIe</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_counter_bitvec</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>m_counter_bitvec</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>mapped_hip_cal_done_port</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mapped_output_clock_frequency</name>
                <value>2500.0 MHz</value>
              </parameter>
              <parameter>
                <name>mapped_primary_pll_buffer</name>
                <value>N/A</value>
              </parameter>
              <parameter>
                <name>mcgb_aux_clkin_cnt</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>mcgb_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mcgb_div_fnl</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mcgb_enable_iqtxrxclk</name>
                <value>disable_iqtxrxclk</value>
              </parameter>
              <parameter>
                <name>mcgb_in_clk_freq</name>
                <value>2500.0</value>
              </parameter>
              <parameter>
                <name>mcgb_out_datarate</name>
                <value>5000.0</value>
              </parameter>
              <parameter>
                <name>n_counter_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>numeric_speed_grade</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency_0</name>
                <value>500 MHz</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency_1</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency_2</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency_3</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>output_freq_bitvec</name>
                <value>000010010101000000101111100100000000</value>
              </parameter>
              <parameter>
                <name>pfd_freq_bitvec</name>
                <value>000000000101111101011110000100000000</value>
              </parameter>
              <parameter>
                <name>pfd_frequency</name>
                <value>100.0 MHz</value>
              </parameter>
              <parameter>
                <name>phase_alignment_check_var</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>phase_shift_0</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>phase_shift_1</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>phase_shift_2</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>phase_shift_3</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_actual_using_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pll_auto_clk_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_in_src</name>
                <value>m_cnt_in_src_test_clk</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_in_src</name>
                <value>m_cnt_in_src_test_clk</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_in_src</name>
                <value>m_cnt_in_src_test_clk</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_clk_loss_edge</name>
                <value>pll_clk_loss_both_edges</value>
              </parameter>
              <parameter>
                <name>pll_clk_loss_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pll_clk_sw_dly</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_cp_lf_3rd_pole_freq</name>
                <value>lf_3rd_pole_setting0</value>
              </parameter>
              <parameter>
                <name>pll_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pll_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_dsm_mode</name>
                <value>dsm_mode_integer</value>
              </parameter>
              <parameter>
                <name>pll_dsm_out_sel</name>
                <value>pll_dsm_disable</value>
              </parameter>
              <parameter>
                <name>pll_iqclk_mux_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>pll_l_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>pll_m_counter</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>pll_m_counter_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>pll_manu_clk_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pll_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_sw_refclk_src</name>
                <value>pll_sw_refclk_src_clk_0</value>
              </parameter>
              <parameter>
                <name>pma_width</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>pma_width_bitvec</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>primary_use</name>
                <value>tx</value>
              </parameter>
              <parameter>
                <name>prot_mode</name>
                <value>pcie_gen2_tx</value>
              </parameter>
              <parameter>
                <name>rcfg_debug</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_enable_avmm_busy_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_file_prefix</name>
                <value>altera_xcvr_fpll_a10</value>
              </parameter>
              <parameter>
                <name>rcfg_h_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_jtag_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_mif_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_separate_avmm_busy</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_sv_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_txt_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>refclk_freq_bitvec</name>
                <value>000000000101111101011110000100000000</value>
              </parameter>
              <parameter>
                <name>refclk_select0</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>refclk_select1</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>reference_clock_frequency</name>
                <value>100.0 MHz</value>
              </parameter>
              <parameter>
                <name>set_altera_xcvr_fpll_a10_calibration_en</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_capability_reg_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_csr_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_user_identifier</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>silicon_rev</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>support_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>system_info_device_family</name>
                <value>Arria 10</value>
              </parameter>
              <parameter>
                <name>temp_bw_sel</name>
                <value>high</value>
              </parameter>
              <parameter>
                <name>vco_freq_bitvec</name>
                <value>001001010100000010111110010000000000</value>
              </parameter>
              <parameter>
                <name>vco_frequency</name>
                <value>10000.0 MHz</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_pcie_a10_hip</className>
            <version>19.1</version>
            <name>fpll_g3</name>
            <uniqueName>fpll_g3</uniqueName>
            <fixedName>fpll_g3</fixedName>
            <nonce>0</nonce>
            <incidentConnections></incidentConnections>
            <path>top_DUT.DUT.fpll_g3</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">fpll_g3</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>base_device</name>
                    <value>NIGHTFURY5</value>
                  </parameter>
                  <parameter>
                    <name>c_counter0_bitvec</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>c_counter1_bitvec</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>c_counter2_bitvec</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>c_counter3_bitvec</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>calibration_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>cgb_div_bitvec</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>check_output_ports_mcgb</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_bandwidth_range_high</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_bandwidth_range_low</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_bonding</name>
                    <value>pll_bonding</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_bw_sel</name>
                    <value>high</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_calibration_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_cgb_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_compensation_mode</name>
                    <value>direct</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_dps_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_duty_cycle_0</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_duty_cycle_1</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_duty_cycle_2</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_duty_cycle_3</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_enable_idle_fpll_support</name>
                    <value>idle_none</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_0</name>
                    <value>3861860000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_1</name>
                    <value>4287223000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_2</name>
                    <value>4688476000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_3</name>
                    <value>5072700000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_4</name>
                    <value>5423191000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_5</name>
                    <value>5762211000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_6</name>
                    <value>6075045000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_7</name>
                    <value>6374148000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_8</name>
                    <value>14025000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_band_9</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_div_two_bypass</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_pfd</name>
                    <value>800000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_pfd_bonded</name>
                    <value>600000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_pfd_fractional</name>
                    <value>800000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_pfd_integer</name>
                    <value>800000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_vco</name>
                    <value>12500000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_max_vco_fractional</name>
                    <value>14025000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_0</name>
                    <value>7000000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_1</name>
                    <value>3861860000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_2</name>
                    <value>4287223000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_3</name>
                    <value>4688476000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_4</name>
                    <value>5072700000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_5</name>
                    <value>5423191000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_6</name>
                    <value>5762211000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_7</name>
                    <value>6075045000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_8</name>
                    <value>6374148000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_band_9</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_pfd</name>
                    <value>50000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_min_vco</name>
                    <value>6000000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_out_c0</name>
                    <value>000000011101110011010110010100000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_out_c0_hz</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_out_c1</name>
                    <value>000000000000000000000000000000000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_out_c1_hz</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_out_c2</name>
                    <value>000000000000000000000000000000000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_out_c2_hz</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_out_c3</name>
                    <value>000000000000000000000000000000000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_f_out_c3_hz</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_feedback</name>
                    <value>normal</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_fpll_cal_test_sel</name>
                    <value>sel_cal_out_7_to_0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_fpll_cas_out_enable</name>
                    <value>fpll_cas_out_disable</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_fpll_hclk_out_enable</name>
                    <value>fpll_hclk_out_enable</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_fpll_iqtxrxclk_out_enable</name>
                    <value>fpll_iqtxrxclk_out_disable</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_hssi_output_clock_frequency</name>
                    <value>2500.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_input_tolerance</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_is_cascaded_pll</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_is_otn</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_is_pa_core</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_is_sdi</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_l_counter</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_m_counter</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_m_counter_c0</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_m_counter_c1</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_m_counter_c2</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_m_counter_c3</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_max_fractional_percentage</name>
                    <value>99</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_min_fractional_percentage</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_out_freq</name>
                    <value>000010010101000000101111100100000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_out_freq_hz</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_output_clock_frequency_0</name>
                    <value>500 MHz</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_output_clock_frequency_1</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_output_clock_frequency_2</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_output_clock_frequency_3</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_output_tolerance</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pfd_freq</name>
                    <value>000000000101111101011110000100000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_phase_shift_0</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_phase_shift_1</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_phase_shift_2</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_phase_shift_3</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_atb</name>
                    <value>atb_selectdisable</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_bw_mode</name>
                    <value>hi_bw</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c0_pllcout_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c1_pllcout_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c2_pllcout_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c3_pllcout_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_0</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_0_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_0_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_0_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_0_min_tco_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_0_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_0_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_1</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_1_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_1_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_1_in_src</name>
                    <value>m_cnt_in_src_test_clk</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_1_min_tco_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_1_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_1_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_2</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_2_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_2_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_2_in_src</name>
                    <value>m_cnt_in_src_test_clk</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_2_min_tco_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_2_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_2_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_3</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_3_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_3_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_3_in_src</name>
                    <value>m_cnt_in_src_test_clk</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_3_min_tco_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_3_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_c_counter_3_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_cal_status</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_calibration</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_cmp_buf_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_cmu_rstn_value</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_core_cali_ref_off</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_core_cali_vco_off</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_core_vccdreg_fb</name>
                    <value>vreg_fb5</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_core_vccdreg_fw</name>
                    <value>vreg_fw5</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_core_vreg0_atbsel</name>
                    <value>atb_disabled</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_core_vreg1_atbsel</name>
                    <value>atb_disabled1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_cp_compensation</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_cp_current_setting</name>
                    <value>cp_current_setting26</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_cp_lf_3rd_pole_freq</name>
                    <value>lf_3rd_pole_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_cp_lf_order</name>
                    <value>lf_2nd_order</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_cp_testmode</name>
                    <value>cp_normal</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_ctrl_override_setting</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_ctrl_plniotri_override</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_device_variant</name>
                    <value>device1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dprio_base_addr</name>
                    <value>256</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dprio_broadcast_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dprio_clk_vreg_boost</name>
                    <value>clk_fpll_vreg_no_voltage_boost</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dprio_cvp_inter_sel</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dprio_force_inter_sel</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dprio_fpll_vreg1_boost</name>
                    <value>fpll_vreg1_boost_1_step</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dprio_fpll_vreg_boost</name>
                    <value>fpll_vreg_boost_1_step</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dprio_power_iso_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dprio_status_select</name>
                    <value>dprio_normal_status</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dsm_ecn_bypass</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dsm_ecn_test_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dsm_fractional_division</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dsm_fractional_value_ready</name>
                    <value>pll_k_ready</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dsm_mode</name>
                    <value>dsm_mode_integer</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_dsm_out_sel</name>
                    <value>pll_dsm_disable</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_extra_csr</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_fbclk_mux_1</name>
                    <value>pll_fbclk_mux_1_glb</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_fbclk_mux_2</name>
                    <value>pll_fbclk_mux_2_m_cnt</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_iqclk_mux_sel</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_l_counter</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_l_counter_bypass</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_l_counter_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_lf_cbig</name>
                    <value>lf_cbig_setting4</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_lf_resistance</name>
                    <value>lf_res_setting1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_lf_ripplecap</name>
                    <value>lf_no_ripple</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_lock_fltr_cfg</name>
                    <value>25</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_lock_fltr_test</name>
                    <value>pll_lock_fltr_nrm</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_lpf_rstn_value</name>
                    <value>lpf_normal</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_m_counter</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_m_counter_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_m_counter_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_m_counter_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_m_counter_min_tco_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_m_counter_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_m_counter_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_n_counter_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_n_counter_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_nreset_invert</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_op_mode</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_powerdown_mode</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_ppm_clk0_src</name>
                    <value>ppm_clk0_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_ppm_clk1_src</name>
                    <value>ppm_clk1_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_ref_buf_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_rstn_override</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_self_reset</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_tclk_mux_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_tclk_sel</name>
                    <value>pll_tclk_m_src</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_test_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_unlock_fltr_cfg</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vccr_pd_en</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_0</name>
                    <value>pll_freq_band0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_0_dyn_high_bits</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_0_dyn_low_bits</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_0_fix</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_0_fix_high</name>
                    <value>pll_vco_freq_band_0_fix_high_0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_1</name>
                    <value>pll_freq_band0_1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_1_dyn_high_bits</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_1_dyn_low_bits</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_1_fix</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_freq_band_1_fix_high</name>
                    <value>pll_vco_freq_band_1_fix_high_0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_ph0_en</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_ph0_value</name>
                    <value>pll_vco_ph0_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_ph1_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_ph1_value</name>
                    <value>pll_vco_ph1_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_ph2_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_ph2_value</name>
                    <value>pll_vco_ph2_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_ph3_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pll_vco_ph3_value</name>
                    <value>pll_vco_ph3_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pm_speed_grade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_pma_width</name>
                    <value>64</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_power_mode</name>
                    <value>low_power</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_power_rail_et</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_primary_use</name>
                    <value>tx</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_prot_mode</name>
                    <value>pcie_gen2_tx</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_reconfig_en</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_freq</name>
                    <value>000000000101111101011110000100000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping</name>
                    <value>lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux0_inclk2_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux0_inclk3_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux0_inclk4_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux1_inclk0_logical_to_physical_mapping</name>
                    <value>lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux1_inclk1_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux1_inclk2_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux1_inclk3_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_mux1_inclk4_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clk_loss_edge</name>
                    <value>pll_clk_loss_both_edges</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clk_loss_sw_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clk_sel_override</name>
                    <value>normal</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clk_sel_override_value</name>
                    <value>select_clk0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clk_sw_dly</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch0_src</name>
                    <value>pll_clkin_0_scratch0_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch1_src</name>
                    <value>pll_clkin_0_scratch1_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch2_src</name>
                    <value>pll_clkin_0_scratch2_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch3_src</name>
                    <value>pll_clkin_0_scratch3_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch4_src</name>
                    <value>pll_clkin_0_scratch4_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_0_src</name>
                    <value>pll_clkin_0_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch0_src</name>
                    <value>pll_clkin_1_scratch0_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch1_src</name>
                    <value>pll_clkin_1_scratch1_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch2_src</name>
                    <value>pll_clkin_1_scratch2_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch3_src</name>
                    <value>pll_clkin_1_scratch3_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch4_src</name>
                    <value>pll_clkin_1_scratch4_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_clkin_1_src</name>
                    <value>pll_clkin_1_src_vss</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_manu_clk_sw_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_powerdown_mode</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_pll_sw_refclk_src</name>
                    <value>pll_sw_refclk_src_clk_0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_refclk_select0</name>
                    <value>lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_refclk_select1</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_iqclk_sel</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch0_src</name>
                    <value>scratch0_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch1_src</name>
                    <value>scratch1_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch2_src</name>
                    <value>scratch2_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch3_src</name>
                    <value>scratch3_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch4_src</name>
                    <value>scratch4_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_iqclk_sel</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch0_src</name>
                    <value>scratch0_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch1_src</name>
                    <value>scratch1_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch2_src</name>
                    <value>scratch2_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch3_src</name>
                    <value>scratch3_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch4_src</name>
                    <value>scratch4_power_down</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_reference_clock_frequency</name>
                    <value>100.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_reference_clock_frequency_scratch</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_set_fpll_input_freq_range</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_side</name>
                    <value>side_unknown</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_silicon_rev</name>
                    <value>20nm5</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_top_or_bottom</name>
                    <value>tb_unknown</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_vco_freq</name>
                    <value>001001010100000010111110010000000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_vco_freq_hz</name>
                    <value>10000000000</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_vco_frequency</name>
                    <value>10000.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_xpm_cmu_fpll_core_cal_vco_count_length</name>
                    <value>sel_8b_count</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_xpm_cmu_fpll_core_fpll_refclk_source</name>
                    <value>normal_refclk</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_xpm_cmu_fpll_core_fpll_vco_div_by_2_sel</name>
                    <value>bypass_divide_by_2</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_xpm_cmu_fpll_core_pfd_delay_compensation</name>
                    <value>normal_delay</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_xpm_cmu_fpll_core_pfd_pulse_width</name>
                    <value>pulse_width_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cmu_fpll_xpm_cmu_fpll_core_xpm_cpvco_fpll_xpm_chgpmplf_fpll_cp_current_boost</name>
                    <value>normal_setting</value>
                  </parameter>
                  <parameter>
                    <name>compensation_mode</name>
                    <value>direct</value>
                  </parameter>
                  <parameter>
                    <name>core_actual_using_fractional</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_0</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_0_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_0_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_0_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_0_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_0_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_1</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_1_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_1_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_1_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_1_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_1_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_2</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_2_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_2_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_2_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_2_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_2_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_3</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_3_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_3_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_3_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_3_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>core_c_counter_3_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_dsm_fractional_division</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_m_counter</name>
                    <value>11</value>
                  </parameter>
                  <parameter>
                    <name>core_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>core_pfd_frequency</name>
                    <value>300.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>core_vco_frequency_adv</name>
                    <value>300.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>core_vco_frequency_basic</name>
                    <value>10000.0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_capability_reg_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_ctrl_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_embedded_debug_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_stat_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_user_identifier</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>device</name>
                    <value>Unknown</value>
                  </parameter>
                  <parameter>
                    <name>device_family</name>
                    <value>Arria 10</value>
                  </parameter>
                  <parameter>
                    <name>device_revision</name>
                    <value>20nm5</value>
                  </parameter>
                  <parameter>
                    <name>device_speed_grade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_avmm_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_analog_resets</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_bonding_clks</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_cascade_in</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ext_lockdetect_ports</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_fb_comp_bonding</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_hfreq_clk</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_hip_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_mcgb</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_mcgb_debug_ports_parameters</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_mcgb_pcie_clksw</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_pld_mcgb_cal_busy_port</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_pll_reconfig</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>f_out_c0_bitvec</name>
                    <value>000000011101110011010110010100000000</value>
                  </parameter>
                  <parameter>
                    <name>f_out_c1_bitvec</name>
                    <value>000000000000000000000000000000000000</value>
                  </parameter>
                  <parameter>
                    <name>f_out_c2_bitvec</name>
                    <value>000000000000000000000000000000000000</value>
                  </parameter>
                  <parameter>
                    <name>f_out_c3_bitvec</name>
                    <value>000000000000000000000000000000000000</value>
                  </parameter>
                  <parameter>
                    <name>feedback</name>
                    <value>normal</value>
                  </parameter>
                  <parameter>
                    <name>fpll_refclk_select</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>full_actual_outclk0_frequency</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>full_actual_outclk1_frequency</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>full_actual_outclk2_frequency</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>full_actual_outclk3_frequency</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>full_actual_refclk_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>full_outclk0_actual_phase_shift</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>full_outclk1_actual_phase_shift</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>full_outclk2_actual_phase_shift</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>full_outclk3_actual_phase_shift</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>generate_add_hdl_instance_example</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>generate_docs</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_actual_outclk0_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_actual_outclk1_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_actual_outclk2_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_actual_outclk3_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_actual_refclk_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_bw_sel</name>
                    <value>high</value>
                  </parameter>
                  <parameter>
                    <name>gui_cascade_outclk_index</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_desired_hssi_cascade_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_desired_outclk0_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_desired_outclk1_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_desired_outclk2_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_desired_outclk3_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_desired_refclk_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_50G_support</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_active_clk</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_cascade_out</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_clk_bad</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_dps</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_extswitch</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_fractional</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_hip_cal_done_port</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_iqtxrxclk_mode</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_low_f_support</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_manual_config</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_manual_hssi_counters</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_phase_alignment</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_enable_pld_cal_busy_port</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_fpll_mode</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>gui_fractional_f</name>
                    <value>0.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_fractional_x</name>
                    <value>32</value>
                  </parameter>
                  <parameter>
                    <name>gui_hip_cal_en</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_hssi_calc_output_clock_frequency</name>
                    <value>1250.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_hssi_output_clock_frequency</name>
                    <value>2500.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_hssi_prot_mode</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>gui_iqtxrxclk_outclk_index</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_is_downstream_cascaded_pll</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_number_of_output_clocks</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_operation_mode</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk0_actual_phase_shift</name>
                    <value>0.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk0_actual_phase_shift_deg</name>
                    <value>0.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk0_desired_phase_shift</name>
                    <value>0.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk0_phase_shift_unit</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk1_actual_phase_shift</name>
                    <value>0.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk1_actual_phase_shift_deg</name>
                    <value>0.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk1_desired_phase_shift</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk1_phase_shift_unit</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk2_actual_phase_shift</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk2_actual_phase_shift_deg</name>
                    <value>0 deg</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk2_desired_phase_shift</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk2_phase_shift_unit</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk3_actual_phase_shift</name>
                    <value>0.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk3_actual_phase_shift_deg</name>
                    <value>0.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk3_desired_phase_shift</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_outclk3_phase_shift_unit</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_parameter_list</name>
                    <value>C-counter-0,C-counter-1,C-counter-2,C-counter-3,L-counter,M-counter,N-counter,VCO Frequency,pll_dsm_fractional_division</value>
                  </parameter>
                  <parameter>
                    <name>gui_parameter_values</name>
                    <value>5,1,1,1,2,50,1,10000.0 MHz,1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pfd_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_c_counter_0</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_c_counter_1</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_c_counter_2</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_c_counter_3</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_datarate</name>
                    <value>5000.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_dsm_fractional_division</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_m_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_set_hssi_k_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_set_hssi_l_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_set_hssi_m_counter</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>gui_pll_set_hssi_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_refclk1_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_refclk_cnt</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>gui_refclk_index</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_refclk_switch</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_reference_clock_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>gui_self_reset_enabled</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>gui_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>gui_switchover_delay</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_switchover_mode</name>
                    <value>Automatic Switchover</value>
                  </parameter>
                  <parameter>
                    <name>hip_cal_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_actual_using_fractional</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_actual_using_fractional</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_c_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_c_counter_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_c_counter_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_c_counter_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_c_counter_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_c_counter_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_dsm_fractional_division</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_m_counter</name>
                    <value>11</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_pfd_frequency</name>
                    <value>300.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>hssi_cascade_vco_frequency</name>
                    <value>300.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>hssi_dsm_fractional_division</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_l_counter</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_l_counter_bypass</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_l_counter_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_l_counter_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_l_counter_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_m_counter</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>hssi_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_output_clock_frequency</name>
                    <value>2500.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pcie_c_counter_0</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pcie_c_counter_0_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pcie_c_counter_0_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pcie_c_counter_0_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pcie_c_counter_0_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pcie_c_counter_0_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pfd_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_cgb_enable_iqtxrxclk</name>
                    <value>disable_iqtxrxclk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_cgb_power_down</name>
                    <value>normal_cgb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_input_select</name>
                    <value>fpll_top</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_input_select_gen3</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_observe_cgb_clocks</name>
                    <value>observe_nothing</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_op_mode</name>
                    <value>enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_prot_mode</name>
                    <value>pcie_gen2_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_ser_mode</name>
                    <value>sixty_four_bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_silicon_rev</name>
                    <value>20nm5</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_tx_ucontrol_reset_pcie</name>
                    <value>pcscorehip_controls_mcgb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_vccdreg_output</name>
                    <value>vccdreg_nominal</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_x1_div_m_sel</name>
                    <value>divbypass</value>
                  </parameter>
                  <parameter>
                    <name>hssi_vco_frequency</name>
                    <value>10000.0</value>
                  </parameter>
                  <parameter>
                    <name>is_c10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>is_protocol_PCIe</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_counter_bitvec</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>m_counter_bitvec</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>mapped_hip_cal_done_port</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>mapped_output_clock_frequency</name>
                    <value>2500.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>mapped_primary_pll_buffer</name>
                    <value>N/A</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_aux_clkin_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_div_fnl</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_enable_iqtxrxclk</name>
                    <value>disable_iqtxrxclk</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_in_clk_freq</name>
                    <value>2500.0</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_out_datarate</name>
                    <value>5000.0</value>
                  </parameter>
                  <parameter>
                    <name>n_counter_bitvec</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>numeric_speed_grade</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>output_clock_frequency_0</name>
                    <value>500 MHz</value>
                  </parameter>
                  <parameter>
                    <name>output_clock_frequency_1</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>output_clock_frequency_2</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>output_clock_frequency_3</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>output_freq_bitvec</name>
                    <value>000010010101000000101111100100000000</value>
                  </parameter>
                  <parameter>
                    <name>pfd_freq_bitvec</name>
                    <value>000000000101111101011110000100000000</value>
                  </parameter>
                  <parameter>
                    <name>pfd_frequency</name>
                    <value>100.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>phase_alignment_check_var</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>phase_shift_0</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>phase_shift_1</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>phase_shift_2</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>phase_shift_3</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>pll_actual_using_fractional</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pll_auto_clk_sw_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_0</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_0_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_0_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_0_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_0_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_0_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_1</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_1_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_1_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_1_in_src</name>
                    <value>m_cnt_in_src_test_clk</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_1_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_1_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_2</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_2_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_2_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_2_in_src</name>
                    <value>m_cnt_in_src_test_clk</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_2_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_2_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_3</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_3_coarse_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_3_fine_dly</name>
                    <value>0 ps</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_3_in_src</name>
                    <value>m_cnt_in_src_test_clk</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_3_ph_mux_prst</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pll_c_counter_3_prst</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pll_clk_loss_edge</name>
                    <value>pll_clk_loss_both_edges</value>
                  </parameter>
                  <parameter>
                    <name>pll_clk_loss_sw_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pll_clk_sw_dly</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pll_cp_lf_3rd_pole_freq</name>
                    <value>lf_3rd_pole_setting0</value>
                  </parameter>
                  <parameter>
                    <name>pll_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pll_dsm_fractional_division</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pll_dsm_mode</name>
                    <value>dsm_mode_integer</value>
                  </parameter>
                  <parameter>
                    <name>pll_dsm_out_sel</name>
                    <value>pll_dsm_disable</value>
                  </parameter>
                  <parameter>
                    <name>pll_iqclk_mux_sel</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>pll_l_counter</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>pll_m_counter</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>pll_m_counter_in_src</name>
                    <value>m_cnt_in_src_ph_mux_clk</value>
                  </parameter>
                  <parameter>
                    <name>pll_manu_clk_sw_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pll_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pll_sw_refclk_src</name>
                    <value>pll_sw_refclk_src_clk_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_width</name>
                    <value>64</value>
                  </parameter>
                  <parameter>
                    <name>pma_width_bitvec</name>
                    <value>64</value>
                  </parameter>
                  <parameter>
                    <name>primary_use</name>
                    <value>tx</value>
                  </parameter>
                  <parameter>
                    <name>prot_mode</name>
                    <value>pcie_gen2_tx</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_debug</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_enable_avmm_busy_port</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_file_prefix</name>
                    <value>altera_xcvr_fpll_a10</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_h_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_jtag_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_mif_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_separate_avmm_busy</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_sv_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_txt_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>refclk_freq_bitvec</name>
                    <value>000000000101111101011110000100000000</value>
                  </parameter>
                  <parameter>
                    <name>refclk_select0</name>
                    <value>lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>refclk_select1</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>reference_clock_frequency</name>
                    <value>100.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>set_altera_xcvr_fpll_a10_calibration_en</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_capability_reg_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_csr_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_user_identifier</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>silicon_rev</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>support_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>system_info_device_family</name>
                    <value>Arria 10</value>
                  </parameter>
                  <parameter>
                    <name>temp_bw_sel</name>
                    <value>high</value>
                  </parameter>
                  <parameter>
                    <name>vco_freq_bitvec</name>
                    <value>001001010100000010111110010000000000</value>
                  </parameter>
                  <parameter>
                    <name>vco_frequency</name>
                    <value>10000.0 MHz</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_xcvr_fpll_a10</className>
                <version>19.1</version>
                <name>fpll_g3</name>
                <uniqueName>altera_xcvr_fpll_a10</uniqueName>
                <fixedName>altera_xcvr_fpll_a10</fixedName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>top_DUT.DUT.fpll_g3.fpll_g3</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">lcpll_g3xn</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>atx_pll_analog_mode</name>
                <value>user_custom</value>
              </parameter>
              <parameter>
                <name>atx_pll_bandwidth_range_high</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_bandwidth_range_low</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_bonding</name>
                <value>pll_bonding</value>
              </parameter>
              <parameter>
                <name>atx_pll_bonding_mode</name>
                <value>cpri_bonding</value>
              </parameter>
              <parameter>
                <name>atx_pll_bw_sel</name>
                <value>high</value>
              </parameter>
              <parameter>
                <name>atx_pll_cal_status</name>
                <value>cal_in_progress</value>
              </parameter>
              <parameter>
                <name>atx_pll_calibration_mode</name>
                <value>cal_off</value>
              </parameter>
              <parameter>
                <name>atx_pll_cascadeclk_test</name>
                <value>cascadetest_off</value>
              </parameter>
              <parameter>
                <name>atx_pll_cgb_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_clk_high_perf_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_clk_low_power_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_clk_mid_power_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_compensation_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_current_setting</name>
                <value>cp_current_setting26</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_lf_3rd_pole_freq</name>
                <value>lf_3rd_pole_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_lf_order</name>
                <value>lf_3rd_order</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_testmode</name>
                <value>cp_normal</value>
              </parameter>
              <parameter>
                <name>atx_pll_d2a_voltage</name>
                <value>d2a_setting_4</value>
              </parameter>
              <parameter>
                <name>atx_pll_datarate</name>
                <value>8000000000 bps</value>
              </parameter>
              <parameter>
                <name>atx_pll_device_variant</name>
                <value>device1</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_clk_vreg_boost_expected_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_clk_vreg_boost_scratch</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_clk_vreg_boost_step_size</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_lc_vreg1_boost_expected_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_lc_vreg1_boost_scratch</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_lc_vreg_boost_expected_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_lc_vreg_boost_scratch</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_mcgb_vreg_boost_expected_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_mcgb_vreg_boost_scratch</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_mcgb_vreg_boost_step_size</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_vreg1_boost_step_size</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_vreg_boost_step_size</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_ecn_bypass</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_ecn_test_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_fractional_value_ready</name>
                <value>pll_k_ready</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_mode</name>
                <value>dsm_mode_integer</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_out_sel</name>
                <value>pll_dsm_disable</value>
              </parameter>
              <parameter>
                <name>atx_pll_enable_hclk</name>
                <value>hclk_disabled</value>
              </parameter>
              <parameter>
                <name>atx_pll_enable_idle_atx_pll_support</name>
                <value>idle_none</value>
              </parameter>
              <parameter>
                <name>atx_pll_enable_lc_calibration</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_enable_lc_vreg_calibration</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_expected_lc_boost_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_lcnt_fpll_cascading</name>
                <value>1200000000</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_pfd</name>
                <value>800000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_pfd_fractional</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_ref</name>
                <value>800000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_tank_0</name>
                <value>8800000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_tank_1</name>
                <value>11400000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_tank_2</name>
                <value>14400000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_vco</name>
                <value>14400000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_vco_fractional</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_x1</name>
                <value>8700000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_pfd</name>
                <value>61440000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_ref</name>
                <value>61440000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_tank_0</name>
                <value>6500000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_tank_1</name>
                <value>8800000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_tank_2</name>
                <value>11400000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_vco</name>
                <value>7200000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_fb_select</name>
                <value>direct_fb</value>
              </parameter>
              <parameter>
                <name>atx_pll_fpll_refclk_selection</name>
                <value>select_vco_output</value>
              </parameter>
              <parameter>
                <name>atx_pll_hclk_divide</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>atx_pll_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_iqclk_mux_sel</name>
                <value>iqtxrxclk0</value>
              </parameter>
              <parameter>
                <name>atx_pll_is_cascaded_pll</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_is_otn</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_is_sdi</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_l_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>atx_pll_l_counter_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_l_counter_scratch</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_lc_atb</name>
                <value>atb_selectdisable</value>
              </parameter>
              <parameter>
                <name>atx_pll_lc_mode</name>
                <value>lccmu_normal</value>
              </parameter>
              <parameter>
                <name>atx_pll_lc_to_fpll_l_counter</name>
                <value>lcounter_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_lc_to_fpll_l_counter_scratch</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_lf_cbig_size</name>
                <value>lf_cbig_setting4</value>
              </parameter>
              <parameter>
                <name>atx_pll_lf_resistance</name>
                <value>lf_setting1</value>
              </parameter>
              <parameter>
                <name>atx_pll_lf_ripplecap</name>
                <value>lf_ripple_cap_0</value>
              </parameter>
              <parameter>
                <name>atx_pll_m_counter</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>atx_pll_max_fractional_percentage</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>atx_pll_min_fractional_percentage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_n_counter_scratch</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_output_clock_frequency</name>
                <value>4000000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_output_regulator_supply</name>
                <value>vreg1v_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_overrange_voltage</name>
                <value>over_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_pfd_delay_compensation</name>
                <value>normal_delay</value>
              </parameter>
              <parameter>
                <name>atx_pll_pfd_pulse_width</name>
                <value>pulse_width_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_pm_speed_grade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>atx_pll_pma_width</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>atx_pll_power_mode</name>
                <value>low_power</value>
              </parameter>
              <parameter>
                <name>atx_pll_power_rail_et</name>
                <value>950</value>
              </parameter>
              <parameter>
                <name>atx_pll_powerdown_mode</name>
                <value>powerup</value>
              </parameter>
              <parameter>
                <name>atx_pll_primary_use</name>
                <value>hssi_x1</value>
              </parameter>
              <parameter>
                <name>atx_pll_prot_mode</name>
                <value>pcie_gen3_tx</value>
              </parameter>
              <parameter>
                <name>atx_pll_ref_clk_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_reference_clock_frequency</name>
                <value>100000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_regulator_bypass</name>
                <value>reg_enable</value>
              </parameter>
              <parameter>
                <name>atx_pll_side</name>
                <value>side_unknown</value>
              </parameter>
              <parameter>
                <name>atx_pll_silicon_rev</name>
                <value>20nm5</value>
              </parameter>
              <parameter>
                <name>atx_pll_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>atx_pll_tank_band</name>
                <value>lc_band3</value>
              </parameter>
              <parameter>
                <name>atx_pll_tank_sel</name>
                <value>lctank0</value>
              </parameter>
              <parameter>
                <name>atx_pll_tank_voltage_coarse</name>
                <value>vreg_setting_coarse0</value>
              </parameter>
              <parameter>
                <name>atx_pll_tank_voltage_fine</name>
                <value>vreg_setting5</value>
              </parameter>
              <parameter>
                <name>atx_pll_top_or_bottom</name>
                <value>tb_unknown</value>
              </parameter>
              <parameter>
                <name>atx_pll_underrange_voltage</name>
                <value>under_setting4</value>
              </parameter>
              <parameter>
                <name>atx_pll_vccdreg_clk</name>
                <value>vreg_clk5</value>
              </parameter>
              <parameter>
                <name>atx_pll_vccdreg_fb</name>
                <value>vreg_fb8</value>
              </parameter>
              <parameter>
                <name>atx_pll_vccdreg_fw</name>
                <value>vreg_fw5</value>
              </parameter>
              <parameter>
                <name>atx_pll_vco_bypass_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_vco_freq</name>
                <value>8000000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_xcpvco_xchgpmplf_cp_current_boost</name>
                <value>normal_setting</value>
              </parameter>
              <parameter>
                <name>auto_list</name>
                <value>61.538462 {m 65 effective_m 65 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 62.500000 {m 64 effective_m 64 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 63.492063 {m 63 effective_m 63 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 64.516129 {m 62 effective_m 62 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 65.573770 {m 61 effective_m 61 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 66.666667 {m 60 effective_m 60 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 67.796610 {m 59 effective_m 59 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 68.965517 {m 58 effective_m 58 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 70.175439 {m 57 effective_m 57 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 71.428571 {m 56 effective_m 56 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 72.727273 {m 55 effective_m 55 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 74.074074 {m 54 effective_m 54 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 75.471698 {m 53 effective_m 53 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 76.923077 {m 52 effective_m 52 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 78.431373 {m 51 effective_m 51 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 80.000000 {m 50 effective_m 50 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 81.632653 {m 49 effective_m 49 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 83.333333 {m 48 effective_m 48 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 85.106383 {m 47 effective_m 47 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 86.956522 {m 46 effective_m 46 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 88.888889 {m 45 effective_m 45 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 90.909091 {m 44 effective_m 44 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 93.023256 {m 43 effective_m 43 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 95.238095 {m 42 effective_m 42 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 97.560976 {m 41 effective_m 41 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 100.000000 {m 40 effective_m 40 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 102.564103 {m 39 effective_m 39 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 105.263158 {m 38 effective_m 38 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 108.108108 {m 37 effective_m 37 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 111.111111 {m 36 effective_m 36 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 114.285714 {m 35 effective_m 35 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 117.647059 {m 34 effective_m 34 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 121.212121 {m 33 effective_m 33 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 125.000000 {m 32 effective_m 32 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 129.032258 {m 31 effective_m 31 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 133.333333 {m 30 effective_m 30 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 137.931034 {m 29 effective_m 29 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 142.857143 {m 28 effective_m 28 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 148.148148 {m 27 effective_m 27 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 153.846154 {m 26 effective_m 26 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 160.000000 {m 25 effective_m 25 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 166.666667 {m 24 effective_m 24 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 173.913043 {m 23 effective_m 23 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 181.818182 {m 22 effective_m 22 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 190.476190 {m 21 effective_m 21 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 200.000000 {m 20 effective_m 20 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 210.526316 {m 19 effective_m 19 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 222.222222 {m 18 effective_m 18 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 235.294118 {m 17 effective_m 17 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 250.000000 {m 16 effective_m 16 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 266.666667 {m 15 effective_m 15 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 285.714286 {m 14 effective_m 14 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 307.692308 {m 13 effective_m 13 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 333.333333 {m 12 effective_m 12 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 363.636364 {m 11 effective_m 11 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 400.000000 {m 10 effective_m 10 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 444.444444 {m 9 effective_m 9 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 500.000000 {m 8 effective_m 8 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0}</value>
              </parameter>
              <parameter>
                <name>base_device</name>
                <value>NIGHTFURY5</value>
              </parameter>
              <parameter>
                <name>bw_sel</name>
                <value>high</value>
              </parameter>
              <parameter>
                <name>calibration_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>check_output_ports_mcgb</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>check_output_ports_pll</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>datarate</name>
                <value>8000.0 Mbps</value>
              </parameter>
              <parameter>
                <name>dbg_capability_reg_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_ctrl_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_embedded_debug_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_stat_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_user_identifier</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>device</name>
                <value>Unknown</value>
              </parameter>
              <parameter>
                <name>device_family</name>
                <value>Arria VI</value>
              </parameter>
              <parameter>
                <name>device_revision</name>
                <value>20nm5</value>
              </parameter>
              <parameter>
                <name>dsm_mode</name>
                <value>dsm_mode_integer</value>
              </parameter>
              <parameter>
                <name>effective_m_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_16G_buffer_fnl</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>enable_16G_path</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_8G_buffer_fnl</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>enable_8G_path</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_advanced_avmm_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_advanced_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_analog_resets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_atx_to_fpll_cascade_out</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_bonding_clks</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_cascade_out</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_debug_ports_parameters</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_ext_lockdetect_ports</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_fb_comp_bonding</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_fb_comp_bonding_fnl</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_fractional</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hfreq_clk</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hip_cal_done_port</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_hip_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_manual_configuration</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_mcgb</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_mcgb_debug_ports_parameters</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_mcgb_pcie_clksw</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_pcie_clk</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_pld_atx_cal_busy_port</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_pld_mcgb_cal_busy_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pll_reconfig</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>fb_select_fnl</name>
                <value>direct_fb</value>
              </parameter>
              <parameter>
                <name>feedback_clock_frequency_fnl</name>
                <value>156.25</value>
              </parameter>
              <parameter>
                <name>generate_add_hdl_instance_example</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>generate_docs</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_parameter_list</name>
                <value>K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate</value>
              </parameter>
              <parameter>
                <name>gui_parameter_values</name>
                <value>1,2,40,1,select_vco_output,1,4000.0 MHz,8000.0 MHz,8000.0 Mbps</value>
              </parameter>
              <parameter>
                <name>hip_cal_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_cgb_enable_iqtxrxclk</name>
                <value>disable_iqtxrxclk</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_cgb_power_down</name>
                <value>normal_cgb</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_datarate</name>
                <value>8000000000 bps</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_input_select</name>
                <value>fpll_top</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_input_select_gen3</name>
                <value>lcpll_top</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_observe_cgb_clocks</name>
                <value>observe_nothing</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_op_mode</name>
                <value>enabled</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_prot_mode</name>
                <value>pcie_gen3_tx</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_ser_mode</name>
                <value>thirty_two_bit</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_silicon_rev</name>
                <value>20nm5</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_tx_ucontrol_reset_pcie</name>
                <value>pcscorehip_controls_mcgb</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_vccdreg_output</name>
                <value>vccdreg_nominal</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_x1_div_m_sel</name>
                <value>divbypass</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_powerdown_mode</name>
                <value>powerup</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_refclk_select</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_silicon_rev</name>
                <value>20nm5</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src</name>
                <value>scratch0_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src</name>
                <value>scratch1_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src</name>
                <value>scratch2_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src</name>
                <value>scratch3_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src</name>
                <value>scratch4_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_refclk_src</name>
                <value>src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src</name>
                <value>scratch0_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src</name>
                <value>scratch1_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src</name>
                <value>scratch2_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src</name>
                <value>scratch3_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src</name>
                <value>scratch4_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_clk_divider</name>
                <value>div2_off</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_clkbuf_sel</name>
                <value>high_vcm</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_core_clk_lvpecl</name>
                <value>core_clk_lvpecl_off</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_enable_lvpecl</name>
                <value>lvpecl_enable</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_iostandard</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_powerdown_mode</name>
                <value>powerup</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_sel_pldclk</name>
                <value>iqclk_sel_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_silicon_rev</name>
                <value>20nm5</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_term_tristate</name>
                <value>tristate_off</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_vcm_pup</name>
                <value>pup_off</value>
              </parameter>
              <parameter>
                <name>iqclk_mux_sel</name>
                <value>iqtxrxclk0</value>
              </parameter>
              <parameter>
                <name>is_c10</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>is_protocol_PCIe</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>k_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_cascade_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_cascade_predivider</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>lc_refclk_select</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>m_counter</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>manual_list</name>
                <value></value>
              </parameter>
              <parameter>
                <name>mapped_hip_cal_done_port</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mapped_output_clock_frequency</name>
                <value>4000.0 MHz</value>
              </parameter>
              <parameter>
                <name>mapped_primary_pll_buffer</name>
                <value>GX clock output buffer</value>
              </parameter>
              <parameter>
                <name>mcgb_aux_clkin_cnt</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mcgb_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mcgb_div_fnl</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mcgb_enable_iqtxrxclk</name>
                <value>disable_iqtxrxclk</value>
              </parameter>
              <parameter>
                <name>mcgb_in_clk_freq</name>
                <value>4000.0</value>
              </parameter>
              <parameter>
                <name>mcgb_out_datarate</name>
                <value>8000.0</value>
              </parameter>
              <parameter>
                <name>message_level</name>
                <value>error</value>
              </parameter>
              <parameter>
                <name>output_clock_datarate</name>
                <value>8000.0</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency</name>
                <value>4000.0 MHz</value>
              </parameter>
              <parameter>
                <name>pll_setting</name>
                <value>refclk {100.000000 MHz} m_cnt 40 n_cnt 1 l_cnt 2 k_cnt 1 l_cascade 1 l_cascade_predivider 1 outclk {4000.0 MHz}</value>
              </parameter>
              <parameter>
                <name>pma_speedgrade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>pma_width</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>primary_pll_buffer</name>
                <value>GX clock output buffer</value>
              </parameter>
              <parameter>
                <name>primary_use</name>
                <value>hssi_x1</value>
              </parameter>
              <parameter>
                <name>prot_mode</name>
                <value>PCIe Gen 3</value>
              </parameter>
              <parameter>
                <name>prot_mode_fnl</name>
                <value>pcie_gen3_tx</value>
              </parameter>
              <parameter>
                <name>rcfg_debug</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_emb_strm_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_enable_avmm_busy_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_file_prefix</name>
                <value>altera_xcvr_atx_pll_a10</value>
              </parameter>
              <parameter>
                <name>rcfg_h_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_jtag_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_mif_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_multi_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_param_labels</name>
                <value>rcfg_debug,Enable dynamic reconfiguration,Enable Native PHY Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,PLL integer reference clock frequency,PLL fractional reference clock frequency,PLL fractional reference clock frequency,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port</value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals0</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals1</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals2</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals3</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals4</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals5</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals6</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals7</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_params</name>
                <value>rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port</value>
              </parameter>
              <parameter>
                <name>rcfg_profile_cnt</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data0</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data1</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data2</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data3</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data4</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data5</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data6</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data7</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_select</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>rcfg_reduced_files_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_separate_avmm_busy</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_sv_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_txt_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ref_clk_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>refclk_cnt</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>refclk_index</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>reference_clock_frequency_fnl</name>
                <value>100.000000 MHz</value>
              </parameter>
              <parameter>
                <name>select_manual_config</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>set_altera_xcvr_atx_pll_a10_calibration_en</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_auto_reference_clock_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>set_capability_reg_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_csr_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_fref_clock_frequency</name>
                <value>156.25</value>
              </parameter>
              <parameter>
                <name>set_hip_cal_en</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_k_counter</name>
                <value>2000000000</value>
              </parameter>
              <parameter>
                <name>set_l_cascade_counter</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>set_l_cascade_predivider</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_l_counter</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>set_m_counter</name>
                <value>24</value>
              </parameter>
              <parameter>
                <name>set_manual_reference_clock_frequency</name>
                <value>200.0</value>
              </parameter>
              <parameter>
                <name>set_output_clock_frequency</name>
                <value>4000.0</value>
              </parameter>
              <parameter>
                <name>set_rcfg_emb_strm_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_ref_clk_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_user_identifier</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>silicon_rev</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>support_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>test_mode</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>vco_freq</name>
                <value>8000.0 MHz</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_pcie_a10_hip</className>
            <version>19.1</version>
            <name>lcpll_g3xn</name>
            <uniqueName>lcpll_g3xn</uniqueName>
            <fixedName>lcpll_g3xn</fixedName>
            <nonce>0</nonce>
            <incidentConnections></incidentConnections>
            <path>top_DUT.DUT.lcpll_g3xn</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">lcpll_g3xn</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>atx_pll_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_bandwidth_range_high</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_bandwidth_range_low</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_bonding</name>
                    <value>pll_bonding</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_bonding_mode</name>
                    <value>cpri_bonding</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_bw_sel</name>
                    <value>high</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_cal_status</name>
                    <value>cal_in_progress</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_calibration_mode</name>
                    <value>cal_off</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_cascadeclk_test</name>
                    <value>cascadetest_off</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_cgb_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_clk_high_perf_voltage</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_clk_low_power_voltage</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_clk_mid_power_voltage</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_cp_compensation_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_cp_current_setting</name>
                    <value>cp_current_setting26</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_cp_lf_3rd_pole_freq</name>
                    <value>lf_3rd_pole_setting0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_cp_lf_order</name>
                    <value>lf_3rd_order</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_cp_testmode</name>
                    <value>cp_normal</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_d2a_voltage</name>
                    <value>d2a_setting_4</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_datarate</name>
                    <value>8000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_device_variant</name>
                    <value>device1</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_clk_vreg_boost_expected_voltage</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_clk_vreg_boost_scratch</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_clk_vreg_boost_step_size</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_lc_vreg1_boost_expected_voltage</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_lc_vreg1_boost_scratch</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_lc_vreg_boost_expected_voltage</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_lc_vreg_boost_scratch</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_mcgb_vreg_boost_expected_voltage</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_mcgb_vreg_boost_scratch</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_mcgb_vreg_boost_step_size</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_vreg1_boost_step_size</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dprio_vreg_boost_step_size</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dsm_ecn_bypass</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dsm_ecn_test_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dsm_fractional_division</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dsm_fractional_value_ready</name>
                    <value>pll_k_ready</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dsm_mode</name>
                    <value>dsm_mode_integer</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_dsm_out_sel</name>
                    <value>pll_dsm_disable</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_enable_hclk</name>
                    <value>hclk_disabled</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_enable_idle_atx_pll_support</name>
                    <value>idle_none</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_enable_lc_calibration</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_enable_lc_vreg_calibration</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_expected_lc_boost_voltage</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_lcnt_fpll_cascading</name>
                    <value>1200000000</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_pfd</name>
                    <value>800000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_pfd_fractional</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_ref</name>
                    <value>800000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_tank_0</name>
                    <value>8800000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_tank_1</name>
                    <value>11400000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_tank_2</name>
                    <value>14400000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_vco</name>
                    <value>14400000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_vco_fractional</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_max_x1</name>
                    <value>8700000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_min_pfd</name>
                    <value>61440000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_min_ref</name>
                    <value>61440000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_min_tank_0</name>
                    <value>6500000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_min_tank_1</name>
                    <value>8800000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_min_tank_2</name>
                    <value>11400000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_f_min_vco</name>
                    <value>7200000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_fb_select</name>
                    <value>direct_fb</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_fpll_refclk_selection</name>
                    <value>select_vco_output</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_hclk_divide</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_iqclk_mux_sel</name>
                    <value>iqtxrxclk0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_is_cascaded_pll</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_is_otn</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_is_sdi</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_l_counter</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_l_counter_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_l_counter_scratch</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_lc_atb</name>
                    <value>atb_selectdisable</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_lc_mode</name>
                    <value>lccmu_normal</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_lc_to_fpll_l_counter</name>
                    <value>lcounter_setting0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_lc_to_fpll_l_counter_scratch</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_lf_cbig_size</name>
                    <value>lf_cbig_setting4</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_lf_resistance</name>
                    <value>lf_setting1</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_lf_ripplecap</name>
                    <value>lf_ripple_cap_0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_m_counter</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_max_fractional_percentage</name>
                    <value>100</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_min_fractional_percentage</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_n_counter_scratch</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_output_clock_frequency</name>
                    <value>4000000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_output_regulator_supply</name>
                    <value>vreg1v_setting0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_overrange_voltage</name>
                    <value>over_setting0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_pfd_delay_compensation</name>
                    <value>normal_delay</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_pfd_pulse_width</name>
                    <value>pulse_width_setting0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_pm_speed_grade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_pma_width</name>
                    <value>32</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_power_mode</name>
                    <value>low_power</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_power_rail_et</name>
                    <value>950</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_powerdown_mode</name>
                    <value>powerup</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_primary_use</name>
                    <value>hssi_x1</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_prot_mode</name>
                    <value>pcie_gen3_tx</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_ref_clk_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_reference_clock_frequency</name>
                    <value>100000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_regulator_bypass</name>
                    <value>reg_enable</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_side</name>
                    <value>side_unknown</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_silicon_rev</name>
                    <value>20nm5</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_tank_band</name>
                    <value>lc_band3</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_tank_sel</name>
                    <value>lctank0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_tank_voltage_coarse</name>
                    <value>vreg_setting_coarse0</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_tank_voltage_fine</name>
                    <value>vreg_setting5</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_top_or_bottom</name>
                    <value>tb_unknown</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_underrange_voltage</name>
                    <value>under_setting4</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_vccdreg_clk</name>
                    <value>vreg_clk5</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_vccdreg_fb</name>
                    <value>vreg_fb8</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_vccdreg_fw</name>
                    <value>vreg_fw5</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_vco_bypass_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_vco_freq</name>
                    <value>8000000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>atx_pll_xcpvco_xchgpmplf_cp_current_boost</name>
                    <value>normal_setting</value>
                  </parameter>
                  <parameter>
                    <name>auto_list</name>
                    <value>61.538462 {m 65 effective_m 65 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 62.500000 {m 64 effective_m 64 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 63.492063 {m 63 effective_m 63 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 64.516129 {m 62 effective_m 62 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 65.573770 {m 61 effective_m 61 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 66.666667 {m 60 effective_m 60 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 67.796610 {m 59 effective_m 59 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 68.965517 {m 58 effective_m 58 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 70.175439 {m 57 effective_m 57 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 71.428571 {m 56 effective_m 56 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 72.727273 {m 55 effective_m 55 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 74.074074 {m 54 effective_m 54 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 75.471698 {m 53 effective_m 53 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 76.923077 {m 52 effective_m 52 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 78.431373 {m 51 effective_m 51 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 80.000000 {m 50 effective_m 50 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 81.632653 {m 49 effective_m 49 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 83.333333 {m 48 effective_m 48 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 85.106383 {m 47 effective_m 47 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 86.956522 {m 46 effective_m 46 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 88.888889 {m 45 effective_m 45 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 90.909091 {m 44 effective_m 44 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 93.023256 {m 43 effective_m 43 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 95.238095 {m 42 effective_m 42 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 97.560976 {m 41 effective_m 41 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 100.000000 {m 40 effective_m 40 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 102.564103 {m 39 effective_m 39 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 105.263158 {m 38 effective_m 38 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 108.108108 {m 37 effective_m 37 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 111.111111 {m 36 effective_m 36 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 114.285714 {m 35 effective_m 35 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 117.647059 {m 34 effective_m 34 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 121.212121 {m 33 effective_m 33 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 125.000000 {m 32 effective_m 32 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 129.032258 {m 31 effective_m 31 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 133.333333 {m 30 effective_m 30 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 137.931034 {m 29 effective_m 29 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 142.857143 {m 28 effective_m 28 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 148.148148 {m 27 effective_m 27 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 153.846154 {m 26 effective_m 26 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 160.000000 {m 25 effective_m 25 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 166.666667 {m 24 effective_m 24 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 173.913043 {m 23 effective_m 23 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 181.818182 {m 22 effective_m 22 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 190.476190 {m 21 effective_m 21 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 200.000000 {m 20 effective_m 20 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 210.526316 {m 19 effective_m 19 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 222.222222 {m 18 effective_m 18 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 235.294118 {m 17 effective_m 17 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 250.000000 {m 16 effective_m 16 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 266.666667 {m 15 effective_m 15 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 285.714286 {m 14 effective_m 14 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 307.692308 {m 13 effective_m 13 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 333.333333 {m 12 effective_m 12 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 363.636364 {m 11 effective_m 11 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 400.000000 {m 10 effective_m 10 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 444.444444 {m 9 effective_m 9 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 500.000000 {m 8 effective_m 8 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0}</value>
                  </parameter>
                  <parameter>
                    <name>base_device</name>
                    <value>NIGHTFURY5</value>
                  </parameter>
                  <parameter>
                    <name>bw_sel</name>
                    <value>high</value>
                  </parameter>
                  <parameter>
                    <name>calibration_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>check_output_ports_mcgb</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>check_output_ports_pll</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>datarate</name>
                    <value>8000.0 Mbps</value>
                  </parameter>
                  <parameter>
                    <name>dbg_capability_reg_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_ctrl_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_embedded_debug_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_stat_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_user_identifier</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>device</name>
                    <value>Unknown</value>
                  </parameter>
                  <parameter>
                    <name>device_family</name>
                    <value>Arria VI</value>
                  </parameter>
                  <parameter>
                    <name>device_revision</name>
                    <value>20nm5</value>
                  </parameter>
                  <parameter>
                    <name>dsm_mode</name>
                    <value>dsm_mode_integer</value>
                  </parameter>
                  <parameter>
                    <name>effective_m_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_16G_buffer_fnl</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>enable_16G_path</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_8G_buffer_fnl</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>enable_8G_path</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_avmm_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_analog_resets</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_atx_to_fpll_cascade_out</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_bonding_clks</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_cascade_out</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_debug_ports_parameters</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ext_lockdetect_ports</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_fb_comp_bonding</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_fb_comp_bonding_fnl</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_fractional</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_hfreq_clk</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_hip_cal_done_port</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_hip_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_manual_configuration</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_mcgb</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_mcgb_debug_ports_parameters</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_mcgb_pcie_clksw</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_pcie_clk</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_pld_atx_cal_busy_port</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_pld_mcgb_cal_busy_port</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_pll_reconfig</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>fb_select_fnl</name>
                    <value>direct_fb</value>
                  </parameter>
                  <parameter>
                    <name>feedback_clock_frequency_fnl</name>
                    <value>156.25</value>
                  </parameter>
                  <parameter>
                    <name>generate_add_hdl_instance_example</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>generate_docs</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>gui_parameter_list</name>
                    <value>K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate</value>
                  </parameter>
                  <parameter>
                    <name>gui_parameter_values</name>
                    <value>1,2,40,1,select_vco_output,1,4000.0 MHz,8000.0 MHz,8000.0 Mbps</value>
                  </parameter>
                  <parameter>
                    <name>hip_cal_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_cgb_enable_iqtxrxclk</name>
                    <value>disable_iqtxrxclk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_cgb_power_down</name>
                    <value>normal_cgb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_datarate</name>
                    <value>8000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_input_select</name>
                    <value>fpll_top</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_input_select_gen3</name>
                    <value>lcpll_top</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_observe_cgb_clocks</name>
                    <value>observe_nothing</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_op_mode</name>
                    <value>enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_prot_mode</name>
                    <value>pcie_gen3_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_ser_mode</name>
                    <value>thirty_two_bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_silicon_rev</name>
                    <value>20nm5</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_tx_ucontrol_reset_pcie</name>
                    <value>pcscorehip_controls_mcgb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_vccdreg_output</name>
                    <value>vccdreg_nominal</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_cgb_master_x1_div_m_sel</name>
                    <value>divbypass</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_powerdown_mode</name>
                    <value>powerup</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_refclk_select</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_silicon_rev</name>
                    <value>20nm5</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src</name>
                    <value>scratch0_src_lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src</name>
                    <value>scratch1_src_lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src</name>
                    <value>scratch2_src_lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src</name>
                    <value>scratch3_src_lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src</name>
                    <value>scratch4_src_lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xmux_refclk_src</name>
                    <value>src_lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src</name>
                    <value>scratch0_power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src</name>
                    <value>scratch1_power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src</name>
                    <value>scratch2_power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src</name>
                    <value>scratch3_power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src</name>
                    <value>scratch4_power_down</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_clk_divider</name>
                    <value>div2_off</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_clkbuf_sel</name>
                    <value>high_vcm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_core_clk_lvpecl</name>
                    <value>core_clk_lvpecl_off</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_enable_lvpecl</name>
                    <value>lvpecl_enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_iostandard</name>
                    <value>lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_powerdown_mode</name>
                    <value>powerup</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_sel_pldclk</name>
                    <value>iqclk_sel_lvpecl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_silicon_rev</name>
                    <value>20nm5</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_term_tristate</name>
                    <value>tristate_off</value>
                  </parameter>
                  <parameter>
                    <name>hssi_refclk_divider_vcm_pup</name>
                    <value>pup_off</value>
                  </parameter>
                  <parameter>
                    <name>iqclk_mux_sel</name>
                    <value>iqtxrxclk0</value>
                  </parameter>
                  <parameter>
                    <name>is_c10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>is_protocol_PCIe</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>k_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_cascade_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_cascade_predivider</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_counter</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>lc_refclk_select</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>m_counter</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>manual_list</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>mapped_hip_cal_done_port</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>mapped_output_clock_frequency</name>
                    <value>4000.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>mapped_primary_pll_buffer</name>
                    <value>GX clock output buffer</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_aux_clkin_cnt</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_div_fnl</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_enable_iqtxrxclk</name>
                    <value>disable_iqtxrxclk</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_in_clk_freq</name>
                    <value>4000.0</value>
                  </parameter>
                  <parameter>
                    <name>mcgb_out_datarate</name>
                    <value>8000.0</value>
                  </parameter>
                  <parameter>
                    <name>message_level</name>
                    <value>error</value>
                  </parameter>
                  <parameter>
                    <name>output_clock_datarate</name>
                    <value>8000.0</value>
                  </parameter>
                  <parameter>
                    <name>output_clock_frequency</name>
                    <value>4000.0 MHz</value>
                  </parameter>
                  <parameter>
                    <name>pll_setting</name>
                    <value>refclk {100.000000 MHz} m_cnt 40 n_cnt 1 l_cnt 2 k_cnt 1 l_cascade 1 l_cascade_predivider 1 outclk {4000.0 MHz}</value>
                  </parameter>
                  <parameter>
                    <name>pma_speedgrade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>pma_width</name>
                    <value>32</value>
                  </parameter>
                  <parameter>
                    <name>primary_pll_buffer</name>
                    <value>GX clock output buffer</value>
                  </parameter>
                  <parameter>
                    <name>primary_use</name>
                    <value>hssi_x1</value>
                  </parameter>
                  <parameter>
                    <name>prot_mode</name>
                    <value>PCIe Gen 3</value>
                  </parameter>
                  <parameter>
                    <name>prot_mode_fnl</name>
                    <value>pcie_gen3_tx</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_debug</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_emb_strm_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_enable_avmm_busy_port</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_file_prefix</name>
                    <value>altera_xcvr_atx_pll_a10</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_h_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_jtag_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_mif_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_multi_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_labels</name>
                    <value>rcfg_debug,Enable dynamic reconfiguration,Enable Native PHY Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,PLL integer reference clock frequency,PLL fractional reference clock frequency,PLL fractional reference clock frequency,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals0</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals1</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals2</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals3</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals4</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals5</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals6</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals7</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_params</name>
                    <value>rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_cnt</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data0</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data1</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data2</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data3</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data4</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data5</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data6</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data7</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_select</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_reduced_files_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_separate_avmm_busy</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_sv_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_txt_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ref_clk_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>refclk_cnt</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>refclk_index</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>reference_clock_frequency_fnl</name>
                    <value>100.000000 MHz</value>
                  </parameter>
                  <parameter>
                    <name>select_manual_config</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>set_altera_xcvr_atx_pll_a10_calibration_en</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_auto_reference_clock_frequency</name>
                    <value>100.0</value>
                  </parameter>
                  <parameter>
                    <name>set_capability_reg_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_csr_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_fref_clock_frequency</name>
                    <value>156.25</value>
                  </parameter>
                  <parameter>
                    <name>set_hip_cal_en</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_k_counter</name>
                    <value>2000000000</value>
                  </parameter>
                  <parameter>
                    <name>set_l_cascade_counter</name>
                    <value>15</value>
                  </parameter>
                  <parameter>
                    <name>set_l_cascade_predivider</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_l_counter</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>set_m_counter</name>
                    <value>24</value>
                  </parameter>
                  <parameter>
                    <name>set_manual_reference_clock_frequency</name>
                    <value>200.0</value>
                  </parameter>
                  <parameter>
                    <name>set_output_clock_frequency</name>
                    <value>4000.0</value>
                  </parameter>
                  <parameter>
                    <name>set_rcfg_emb_strm_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_ref_clk_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_user_identifier</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>silicon_rev</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>support_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>test_mode</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>vco_freq</name>
                    <value>8000.0 MHz</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_xcvr_atx_pll_a10</className>
                <version>19.1</version>
                <name>lcpll_g3xn</name>
                <uniqueName>top_DUT_altera_xcvr_atx_pll_a10_191_5xrbkaa</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>top_DUT.DUT.lcpll_g3xn.lcpll_g3xn</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">phy_g3x8</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>adme_data_rate</name>
                <value>5000000000</value>
              </parameter>
              <parameter>
                <name>adme_pma_mode</name>
                <value>basic</value>
              </parameter>
              <parameter>
                <name>adme_prot_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>adme_tx_power_mode</name>
                <value>mid_power</value>
              </parameter>
              <parameter>
                <name>anlg_enable_rx_default_ovr</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>anlg_enable_tx_default_ovr</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>anlg_link</name>
                <value>sr</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_ctle_acgain_4s</name>
                <value>radp_ctle_acgain_4s_1</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_ctle_eqz_1s_sel</name>
                <value>radp_ctle_eqz_1s_sel_3</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap1</name>
                <value>radp_dfe_fxtap1_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap10</name>
                <value>radp_dfe_fxtap10_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap11</name>
                <value>radp_dfe_fxtap11_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap2</name>
                <value>radp_dfe_fxtap2_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap3</name>
                <value>radp_dfe_fxtap3_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap4</name>
                <value>radp_dfe_fxtap4_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap5</name>
                <value>radp_dfe_fxtap5_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap6</name>
                <value>radp_dfe_fxtap6_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap7</name>
                <value>radp_dfe_fxtap7_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap8</name>
                <value>radp_dfe_fxtap8_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_dfe_fxtap9</name>
                <value>radp_dfe_fxtap9_0</value>
              </parameter>
              <parameter>
                <name>anlg_rx_adp_vga_sel</name>
                <value>radp_vga_sel_2</value>
              </parameter>
              <parameter>
                <name>anlg_rx_eq_dc_gain_trim</name>
                <value>stg2_gain7</value>
              </parameter>
              <parameter>
                <name>anlg_rx_one_stage_enable</name>
                <value>s1_mode</value>
              </parameter>
              <parameter>
                <name>anlg_rx_term_sel</name>
                <value>r_r1</value>
              </parameter>
              <parameter>
                <name>anlg_tx_analog_mode</name>
                <value>user_custom</value>
              </parameter>
              <parameter>
                <name>anlg_tx_compensation_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>anlg_tx_pre_emp_sign_1st_post_tap</name>
                <value>fir_post_1t_neg</value>
              </parameter>
              <parameter>
                <name>anlg_tx_pre_emp_sign_2nd_post_tap</name>
                <value>fir_post_2t_neg</value>
              </parameter>
              <parameter>
                <name>anlg_tx_pre_emp_sign_pre_tap_1t</name>
                <value>fir_pre_1t_neg</value>
              </parameter>
              <parameter>
                <name>anlg_tx_pre_emp_sign_pre_tap_2t</name>
                <value>fir_pre_2t_neg</value>
              </parameter>
              <parameter>
                <name>anlg_tx_pre_emp_switching_ctrl_1st_post_tap</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>anlg_tx_pre_emp_switching_ctrl_2nd_post_tap</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>anlg_tx_pre_emp_switching_ctrl_pre_tap_1t</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>anlg_tx_pre_emp_switching_ctrl_pre_tap_2t</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>anlg_tx_slew_rate_ctrl</name>
                <value>slew_r7</value>
              </parameter>
              <parameter>
                <name>anlg_tx_term_sel</name>
                <value>r_r1</value>
              </parameter>
              <parameter>
                <name>anlg_tx_vod_output_swing_ctrl</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>anlg_voltage</name>
                <value>1_0V</value>
              </parameter>
              <parameter>
                <name>base_device</name>
                <value>NIGHTFURY5</value>
              </parameter>
              <parameter>
                <name>bonded_mode</name>
                <value>pma_pcs</value>
              </parameter>
              <parameter>
                <name>cdr_pll_analog_mode</name>
                <value>user_custom</value>
              </parameter>
              <parameter>
                <name>cdr_pll_atb_select_control</name>
                <value>atb_off</value>
              </parameter>
              <parameter>
                <name>cdr_pll_auto_reset_on</name>
                <value>auto_reset_off</value>
              </parameter>
              <parameter>
                <name>cdr_pll_bandwidth_range_high</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_bandwidth_range_low</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_bbpd_data_pattern_filter_select</name>
                <value>bbpd_data_pat_off</value>
              </parameter>
              <parameter>
                <name>cdr_pll_bw_sel</name>
                <value>medium</value>
              </parameter>
              <parameter>
                <name>cdr_pll_cal_vco_count_length</name>
                <value>sel_8b_count</value>
              </parameter>
              <parameter>
                <name>cdr_pll_cdr_odi_select</name>
                <value>sel_cdr</value>
              </parameter>
              <parameter>
                <name>cdr_pll_cdr_phaselock_mode</name>
                <value>no_ignore_lock</value>
              </parameter>
              <parameter>
                <name>cdr_pll_cdr_powerdown_mode</name>
                <value>power_up</value>
              </parameter>
              <parameter>
                <name>cdr_pll_cgb_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_current_dn_pd</name>
                <value>cp_current_pd_dn_setting4</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_current_dn_trim</name>
                <value>cp_current_trimming_dn_setting0</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_current_pd</name>
                <value>cp_current_pd_setting0</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_current_pfd</name>
                <value>cp_current_pfd_setting1</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_current_up_pd</name>
                <value>cp_current_pd_up_setting4</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_current_up_trim</name>
                <value>cp_current_trimming_up_setting0</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_dn_pd_trim_double</name>
                <value>normal_dn_trim_current</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_replicate</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_testmode</name>
                <value>cp_test_disable</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_up_pd_trim_double</name>
                <value>normal_up_trim_current</value>
              </parameter>
              <parameter>
                <name>cdr_pll_chgpmp_vccreg</name>
                <value>vreg_fw0</value>
              </parameter>
              <parameter>
                <name>cdr_pll_clklow_mux_select</name>
                <value>clklow_mux_cdr_fbclk</value>
              </parameter>
              <parameter>
                <name>cdr_pll_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>cdr_pll_diag_loopback_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cdr_pll_disable_up_dn</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cdr_pll_enable_idle_rx_channel_support</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cdr_pll_f_max_cmu_out_freq</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cdr_pll_f_max_m_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cdr_pll_f_max_pfd</name>
                <value>350000000 Hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_f_max_ref</name>
                <value>800000000 Hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_f_max_vco</name>
                <value>14150000000 Hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_f_min_gt_channel</name>
                <value>8700000000 Hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_f_min_pfd</name>
                <value>50000000 Hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_f_min_ref</name>
                <value>50000000 Hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_f_min_vco</name>
                <value>4900000000 Hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_fb_select</name>
                <value>direct_fb</value>
              </parameter>
              <parameter>
                <name>cdr_pll_fref_clklow_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cdr_pll_fref_mux_select</name>
                <value>fref_mux_cdr_refclk</value>
              </parameter>
              <parameter>
                <name>cdr_pll_gpon_lck2ref_control</name>
                <value>gpon_lck2ref_off</value>
              </parameter>
              <parameter>
                <name>cdr_pll_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cdr_pll_iqclk_mux_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cdr_pll_is_cascaded_pll</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cdr_pll_lck2ref_delay_control</name>
                <value>lck2ref_delay_2</value>
              </parameter>
              <parameter>
                <name>cdr_pll_lf_resistor_pd</name>
                <value>lf_pd_setting3</value>
              </parameter>
              <parameter>
                <name>cdr_pll_lf_resistor_pfd</name>
                <value>lf_pfd_setting3</value>
              </parameter>
              <parameter>
                <name>cdr_pll_lf_ripple_cap</name>
                <value>lf_no_ripple</value>
              </parameter>
              <parameter>
                <name>cdr_pll_loop_filter_bias_select</name>
                <value>lpflt_bias_7</value>
              </parameter>
              <parameter>
                <name>cdr_pll_loopback_mode</name>
                <value>loopback_disabled</value>
              </parameter>
              <parameter>
                <name>cdr_pll_lpd_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>cdr_pll_lpfd_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cdr_pll_ltd_ltr_micro_controller_select</name>
                <value>ltd_ltr_pcs</value>
              </parameter>
              <parameter>
                <name>cdr_pll_m_counter</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cdr_pll_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cdr_pll_n_counter_scratch</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cdr_pll_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cdr_pll_output_clock_frequency</name>
                <value>2500000000 Hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_pcie_gen</name>
                <value>pcie_gen3_100mhzref</value>
              </parameter>
              <parameter>
                <name>cdr_pll_pd_fastlock_mode</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cdr_pll_pd_l_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>cdr_pll_pfd_l_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cdr_pll_pm_speed_grade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>cdr_pll_pma_width</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>cdr_pll_position</name>
                <value>position_unknown</value>
              </parameter>
              <parameter>
                <name>cdr_pll_power_mode</name>
                <value>mid_power</value>
              </parameter>
              <parameter>
                <name>cdr_pll_primary_use</name>
                <value>cdr</value>
              </parameter>
              <parameter>
                <name>cdr_pll_prot_mode</name>
                <value>pcie_gen3_rx</value>
              </parameter>
              <parameter>
                <name>cdr_pll_reference_clock_frequency</name>
                <value>100000000 hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_requires_gt_capable_channel</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cdr_pll_reverse_serial_loopback</name>
                <value>no_loopback</value>
              </parameter>
              <parameter>
                <name>cdr_pll_set_cdr_input_freq_range</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cdr_pll_set_cdr_v2i_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cdr_pll_set_cdr_vco_reset</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cdr_pll_set_cdr_vco_speed</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>cdr_pll_set_cdr_vco_speed_fix</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>cdr_pll_set_cdr_vco_speed_pciegen3</name>
                <value>cdr_vco_max_speedbin_pciegen3</value>
              </parameter>
              <parameter>
                <name>cdr_pll_side</name>
                <value>side_unknown</value>
              </parameter>
              <parameter>
                <name>cdr_pll_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>cdr_pll_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>cdr_pll_top_or_bottom</name>
                <value>tb_unknown</value>
              </parameter>
              <parameter>
                <name>cdr_pll_tx_pll_prot_mode</name>
                <value>txpll_unused</value>
              </parameter>
              <parameter>
                <name>cdr_pll_txpll_hclk_driver_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cdr_pll_uc_cru_rstb</name>
                <value>cdr_lf_reset_off</value>
              </parameter>
              <parameter>
                <name>cdr_pll_uc_ro_cal</name>
                <value>uc_ro_cal_on</value>
              </parameter>
              <parameter>
                <name>cdr_pll_uc_ro_cal_status</name>
                <value>uc_ro_cal_notdone</value>
              </parameter>
              <parameter>
                <name>cdr_pll_vco_freq</name>
                <value>5000000000 Hz</value>
              </parameter>
              <parameter>
                <name>cdr_pll_vco_overrange_voltage</name>
                <value>vco_overrange_off</value>
              </parameter>
              <parameter>
                <name>cdr_pll_vco_underrange_voltage</name>
                <value>vco_underange_off</value>
              </parameter>
              <parameter>
                <name>cdr_refclk_cnt</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cdr_refclk_select</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>channels</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>data_rate_bps</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>datapath_select</name>
                <value>Standard</value>
              </parameter>
              <parameter>
                <name>dbg_capability_reg_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_ctrl_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_embedded_debug_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_odi_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_prbs_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_stat_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>dbg_user_identifier</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>design_environment</name>
                <value>NATIVE</value>
              </parameter>
              <parameter>
                <name>device</name>
                <value>Unknown</value>
              </parameter>
              <parameter>
                <name>device_family</name>
                <value>Arria 10</value>
              </parameter>
              <parameter>
                <name>device_revision</name>
                <value>20nm5</value>
              </parameter>
              <parameter>
                <name>disable_continuous_dfe</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>display_std_rx_pld_pcs_width</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>display_std_tx_pld_pcs_width</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>duplex_mode</name>
                <value>duplex</value>
              </parameter>
              <parameter>
                <name>enable_advanced_avmm_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_advanced_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_advanced_upi_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_analog_resets</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_analog_settings</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_calibration</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_debug_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_enh</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hard_reset</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_hip</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_odi_accelerator</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_parallel_loopback</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pcie_data_mask_option</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pcie_dfe_ip</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>enable_pcs_dir</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_physical_bonding_clocks</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_krfec_rx_enh_frame</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_krfec_rx_enh_frame_diag_status</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_krfec_tx_enh_frame</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_pipe_rx_polarity</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_analog_reset_ack</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_bitslip</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_blk_lock</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_clr_errblk_count</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_clr_errblk_count_c10</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_crc32_err</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_data_valid</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_align_clr</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_align_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_cnt</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_del</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_empty</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_full</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_insert</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_pempty</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_pfull</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_fifo_rd_en</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_frame</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_frame_diag_status</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_frame_lock</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_highber</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_enh_highber_clr_cnt</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_is_lockedtodata</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_is_lockedtoref</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_pma_clkout</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_pma_clkslip</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_pma_div_clkout</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_pma_iqtxrx_clkout</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_pma_qpipulldn</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_polinv</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_seriallpbken</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_seriallpbken_tx</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_signaldetect</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_bitrev_ena</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_bitslip</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_bitslipboundarysel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_byterev_ena</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_pcfifo_empty</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_pcfifo_full</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_rmfifo_empty</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_rmfifo_full</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_signaldetect</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_wa_a1a2size</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_rx_std_wa_patternalign</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_analog_reset_ack</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_enh_bitslip</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_enh_fifo_cnt</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_enh_fifo_empty</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_enh_fifo_full</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_enh_fifo_pempty</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_enh_fifo_pfull</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_enh_frame</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_enh_frame_burst_en</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_enh_frame_diag_status</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_pma_clkout</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_pma_div_clkout</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_pma_elecidle</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_pma_iqtxrx_clkout</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_pma_qpipulldn</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_pma_qpipullup</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_pma_rxfound</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_pma_txdetectrx</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_polinv</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_std_bitslipboundarysel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_std_pcfifo_empty</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_port_tx_std_pcfifo_full</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_ports_adaptation</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_ports_pipe_g3_analog</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_ports_pipe_hclk</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_ports_pipe_rx_elecidle</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_ports_pipe_sw</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_ports_rx_manual_cdr_mode</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_ports_rx_manual_ppm</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_ports_rx_prbs</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_reset_sequence</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_simple_interface</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_skp_ports</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_split_interface</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_std</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_transparent_pcs</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_upi_pipeline_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_low_latency_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_pcs_pma_width</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>enh_pld_pcs_width</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>enh_rx_64b66b_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rx_bitslip_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rx_blksync_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rx_crcchk_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rx_descram_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rx_dispchk_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rx_frmsync_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rx_frmsync_mfrm_length</name>
                <value>2048</value>
              </parameter>
              <parameter>
                <name>enh_rx_krfec_err_mark_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rx_krfec_err_mark_type</name>
                <value>10G</value>
              </parameter>
              <parameter>
                <name>enh_rx_polinv_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rxfifo_align_del</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rxfifo_control_del</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_rxfifo_mode</name>
                <value>Phase compensation</value>
              </parameter>
              <parameter>
                <name>enh_rxfifo_pempty</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>enh_rxfifo_pfull</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>enh_rxtxfifo_double_width</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_64b66b_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_bitslip_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_crcerr_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_crcgen_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_dispgen_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_frmgen_burst_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_frmgen_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_frmgen_mfrm_length</name>
                <value>2048</value>
              </parameter>
              <parameter>
                <name>enh_tx_krfec_burst_err_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_krfec_burst_err_len</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enh_tx_polinv_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_randomdispbit_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_scram_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_scram_seed</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_tx_sh_err</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enh_txfifo_mode</name>
                <value>Phase compensation</value>
              </parameter>
              <parameter>
                <name>enh_txfifo_pempty</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>enh_txfifo_pfull</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>generate_add_hdl_instance_example</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>generate_docs</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hip_cal_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_advanced_user_mode</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_align_del</name>
                <value>align_del_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_ber_bit_err_total_cnt</name>
                <value>bit_err_total_cnt_10g</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_ber_clken</name>
                <value>ber_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_ber_xus_timer_window</name>
                <value>19530</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_bitslip_mode</name>
                <value>bitslip_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_blksync_bitslip_type</name>
                <value>bitslip_comb</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_blksync_bitslip_wait_cnt</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_blksync_bitslip_wait_type</name>
                <value>bitslip_cnt</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_blksync_bypass</name>
                <value>blksync_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_blksync_clken</name>
                <value>blksync_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt</name>
                <value>enum_invalid_sh_cnt_10g</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock</name>
                <value>knum_sh_cnt_postlock_10g</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock</name>
                <value>knum_sh_cnt_prelock_10g</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_blksync_pipeln</name>
                <value>blksync_pipeln_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_clr_errblk_cnt_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_control_del</name>
                <value>control_del_none</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_crcchk_bypass</name>
                <value>crcchk_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_crcchk_clken</name>
                <value>crcchk_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_crcchk_inv</name>
                <value>crcchk_inv_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_crcchk_pipeln</name>
                <value>crcchk_pipeln_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_crcflag_pipeln</name>
                <value>crcflag_pipeln_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_ctrl_bit_reverse</name>
                <value>ctrl_bit_reverse_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_data_bit_reverse</name>
                <value>data_bit_reverse_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_dec64b66b_clken</name>
                <value>dec64b66b_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass</name>
                <value>dec_64b66b_rxsm_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_descrm_bypass</name>
                <value>descrm_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_descrm_clken</name>
                <value>descrm_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_descrm_mode</name>
                <value>async</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_descrm_pipeln</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_dft_clk_out_sel</name>
                <value>rx_master_clk</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_dis_signal_ok</name>
                <value>dis_signal_ok_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_dispchk_bypass</name>
                <value>dispchk_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_empty_flag_type</name>
                <value>empty_rd_side</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_fast_path</name>
                <value>fast_path_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_fec_clken</name>
                <value>fec_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_fec_enable</name>
                <value>fec_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_fifo_double_read</name>
                <value>fifo_double_read_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_fifo_stop_rd</name>
                <value>n_rd_empty</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_fifo_stop_wr</name>
                <value>n_wr_full</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_force_align</name>
                <value>force_align_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_frmsync_bypass</name>
                <value>frmsync_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_frmsync_clken</name>
                <value>frmsync_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_frmsync_enum_scrm</name>
                <value>enum_scrm_default</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_frmsync_enum_sync</name>
                <value>enum_sync_default</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_frmsync_flag_type</name>
                <value>location_only</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_frmsync_knum_sync</name>
                <value>knum_sync_default</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_frmsync_mfrm_length</name>
                <value>2048</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_frmsync_pipeln</name>
                <value>frmsync_pipeln_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_full_flag_type</name>
                <value>full_wr_side</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_gb_rx_idwidth</name>
                <value>width_64</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_gb_rx_odwidth</name>
                <value>width_64</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_gbexp_clken</name>
                <value>gbexp_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_low_latency_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_lpbk_mode</name>
                <value>lpbk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_master_clk_sel</name>
                <value>master_rx_pma_clk</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_pempty_flag_type</name>
                <value>pempty_rd_side</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_pfull_flag_type</name>
                <value>pfull_wr_side</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_phcomp_rd_del</name>
                <value>phcomp_rd_del2</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_pld_if_type</name>
                <value>fifo</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_prot_mode</name>
                <value>disable_mode</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rand_clken</name>
                <value>rand_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rd_clk_sel</name>
                <value>rd_rx_pld_clk</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rdfifo_clken</name>
                <value>rdfifo_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rx_fifo_write_ctrl</name>
                <value>blklock_stops</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rx_scrm_width</name>
                <value>bit64</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rx_sh_location</name>
                <value>msb</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rx_signal_ok_sel</name>
                <value>synchronized_ver</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rx_sm_bypass</name>
                <value>rx_sm_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rx_sm_hiber</name>
                <value>rx_sm_hiber_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rx_sm_pipeln</name>
                <value>rx_sm_pipeln_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rx_testbus_sel</name>
                <value>rx_fifo_testbus1</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rx_true_b2b</name>
                <value>b2b</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rxfifo_empty</name>
                <value>empty_default</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rxfifo_full</name>
                <value>full_default</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rxfifo_mode</name>
                <value>phase_comp</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rxfifo_pempty</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_rxfifo_pfull</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_stretch_num_stages</name>
                <value>zero_stage</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_test_mode</name>
                <value>test_off</value>
              </parameter>
              <parameter>
                <name>hssi_10g_rx_pcs_wrfifo_clken</name>
                <value>wrfifo_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_advanced_user_mode</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_bitslip_en</name>
                <value>bitslip_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_bonding_dft_en</name>
                <value>dft_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_bonding_dft_val</name>
                <value>dft_0</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_comp_cnt</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_compin_sel</name>
                <value>compin_master</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_crcgen_bypass</name>
                <value>crcgen_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_crcgen_clken</name>
                <value>crcgen_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_crcgen_err</name>
                <value>crcgen_err_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_crcgen_inv</name>
                <value>crcgen_inv_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_ctrl_bit_reverse</name>
                <value>ctrl_bit_reverse_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_ctrl_plane_bonding</name>
                <value>individual</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_data_bit_reverse</name>
                <value>data_bit_reverse_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_dft_clk_out_sel</name>
                <value>tx_master_clk</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_dispgen_bypass</name>
                <value>dispgen_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_dispgen_clken</name>
                <value>dispgen_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_dispgen_err</name>
                <value>dispgen_err_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_dispgen_pipeln</name>
                <value>dispgen_pipeln_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_distdwn_bypass_pipeln</name>
                <value>distdwn_bypass_pipeln_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_distdwn_master</name>
                <value>distdwn_master_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_distup_bypass_pipeln</name>
                <value>distup_bypass_pipeln_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_distup_master</name>
                <value>distup_master_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_dv_bond</name>
                <value>dv_bond_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_empty_flag_type</name>
                <value>empty_rd_side</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_enc64b66b_txsm_clken</name>
                <value>enc64b66b_txsm_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_enc_64b66b_txsm_bypass</name>
                <value>enc_64b66b_txsm_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_fastpath</name>
                <value>fastpath_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_fec_clken</name>
                <value>fec_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_fec_enable</name>
                <value>fec_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_fifo_double_write</name>
                <value>fifo_double_write_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_fifo_reg_fast</name>
                <value>fifo_reg_fast_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_fifo_stop_rd</name>
                <value>rd_empty</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_fifo_stop_wr</name>
                <value>n_wr_full</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_frmgen_burst</name>
                <value>frmgen_burst_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_frmgen_bypass</name>
                <value>frmgen_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_frmgen_clken</name>
                <value>frmgen_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_frmgen_mfrm_length</name>
                <value>2048</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_frmgen_pipeln</name>
                <value>frmgen_pipeln_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_frmgen_pyld_ins</name>
                <value>frmgen_pyld_ins_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_frmgen_wordslip</name>
                <value>frmgen_wordslip_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_full_flag_type</name>
                <value>full_wr_side</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_gb_pipeln_bypass</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_gb_tx_idwidth</name>
                <value>width_64</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_gb_tx_odwidth</name>
                <value>width_64</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_gbred_clken</name>
                <value>gbred_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_indv</name>
                <value>indv_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_low_latency_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_master_clk_sel</name>
                <value>master_tx_pma_clk</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_pempty_flag_type</name>
                <value>pempty_rd_side</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_pfull_flag_type</name>
                <value>pfull_wr_side</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_phcomp_rd_del</name>
                <value>phcomp_rd_del2</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_pld_if_type</name>
                <value>fifo</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_prot_mode</name>
                <value>disable_mode</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_pseudo_random</name>
                <value>all_0</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_pseudo_seed_a</name>
                <value>288230376151711743</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_pseudo_seed_b</name>
                <value>288230376151711743</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_random_disp</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_rdfifo_clken</name>
                <value>rdfifo_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_scrm_bypass</name>
                <value>scrm_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_scrm_clken</name>
                <value>scrm_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_scrm_mode</name>
                <value>async</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_scrm_pipeln</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_sh_err</name>
                <value>sh_err_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_sop_mark</name>
                <value>sop_mark_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_stretch_num_stages</name>
                <value>zero_stage</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_test_mode</name>
                <value>test_off</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_tx_scrm_err</name>
                <value>scrm_err_dis</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_tx_scrm_width</name>
                <value>bit64</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_tx_sh_location</name>
                <value>msb</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_tx_sm_bypass</name>
                <value>tx_sm_bypass_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_tx_sm_pipeln</name>
                <value>tx_sm_pipeln_en</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_tx_testbus_sel</name>
                <value>tx_fifo_testbus1</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_txfifo_empty</name>
                <value>empty_default</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_txfifo_full</name>
                <value>full_default</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_txfifo_mode</name>
                <value>phase_comp</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_txfifo_pempty</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_txfifo_pfull</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_wr_clk_sel</name>
                <value>wr_tx_pld_clk</value>
              </parameter>
              <parameter>
                <name>hssi_10g_tx_pcs_wrfifo_clken</name>
                <value>wrfifo_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_auto_error_replacement</name>
                <value>en_err_replace</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_auto_speed_nego</name>
                <value>en_asn_g2_freq_scal</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_bit_reversal</name>
                <value>dis_bit_reversal</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_bonding_dft_en</name>
                <value>dft_dis</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_bonding_dft_val</name>
                <value>dft_0</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_bypass_pipeline_reg</name>
                <value>dis_bypass_pipeline</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_byte_deserializer</name>
                <value>en_bds_by_4</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask</name>
                <value>en_rxvalid_mask</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clkcmp_pattern_n</name>
                <value>192892</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clkcmp_pattern_p</name>
                <value>855683</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_bds_dec_asn</name>
                <value>dis_bds_dec_asn_clk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_cdr_eidle</name>
                <value>dis_cdr_eidle_clk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk</name>
                <value>en_dw_pc_wrclk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_dw_rm_rd</name>
                <value>en_dw_rm_rdclk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_dw_rm_wr</name>
                <value>en_dw_rm_wrclk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_dw_wa</name>
                <value>en_dw_wa_clk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_pc_rdclk</name>
                <value>dis_pc_rdclk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk</name>
                <value>dis_sw_pc_wrclk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_sw_rm_rd</name>
                <value>dis_sw_rm_rdclk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_sw_rm_wr</name>
                <value>dis_sw_rm_wrclk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_gate_sw_wa</name>
                <value>dis_sw_wa_clk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_clock_observation_in_pld_core</name>
                <value>internal_sw_wa_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_ctrl_plane_bonding_compensation</name>
                <value>en_compensation</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_ctrl_plane_bonding_consumption</name>
                <value>bundled_master</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_ctrl_plane_bonding_distribution</name>
                <value>master_chnl_distr</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_eidle_entry_eios</name>
                <value>dis_eidle_eios</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_eidle_entry_iei</name>
                <value>dis_eidle_iei</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_eidle_entry_sd</name>
                <value>en_eidle_sd</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_eightb_tenb_decoder</name>
                <value>en_8b10b_ibm</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_err_flags_sel</name>
                <value>err_flags_wa</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_fixed_pat_det</name>
                <value>dis_fixed_patdet</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_fixed_pat_num</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_force_signal_detect</name>
                <value>en_force_signal_detect</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_gen3_clk_en</name>
                <value>enable_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_gen3_rx_clk_sel</name>
                <value>rcvd_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_gen3_tx_clk_sel</name>
                <value>tx_pma_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_hip_mode</name>
                <value>en_hip</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_ibm_invalid_code</name>
                <value>dis_ibm_invalid_code</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_invalid_code_flag_only</name>
                <value>dis_invalid_code_only</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_pad_or_edb_error_replace</name>
                <value>replace_edb_dynamic</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_pcs_bypass</name>
                <value>dis_pcs_bypass</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_phase_comp_rdptr</name>
                <value>disable_rdptr</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_phase_compensation_fifo</name>
                <value>register_fifo</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_pipe_if_enable</name>
                <value>en_pipe3_rx</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_pma_dw</name>
                <value>ten_bit</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_polinv_8b10b_dec</name>
                <value>en_polinv_8b10b_dec</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_prot_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rate_match</name>
                <value>pipe_rm</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rate_match_del_thres</name>
                <value>pipe_rm_del_thres</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rate_match_empty_thres</name>
                <value>pipe_rm_empty_thres</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rate_match_full_thres</name>
                <value>pipe_rm_full_thres</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rate_match_ins_thres</name>
                <value>pipe_rm_ins_thres</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rate_match_start_thres</name>
                <value>pipe_rm_start_thres</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rx_clk2</name>
                <value>tx_pma_clock_clk2</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rx_clk_free_running</name>
                <value>en_rx_clk_free_run</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rx_pcs_urst</name>
                <value>en_rx_pcs_urst</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rx_rcvd_clk</name>
                <value>rcvd_clk_rcvd_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rx_rd_clk</name>
                <value>rx_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rx_refclk</name>
                <value>dis_refclk_sel</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_rx_wr_clk</name>
                <value>txfifo_rd_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_symbol_swap</name>
                <value>dis_symbol_swap</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_sync_sm_idle_eios</name>
                <value>en_syncsm_idle</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_test_bus_sel</name>
                <value>tx_testbus</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_tx_rx_parallel_loopback</name>
                <value>dis_plpbk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_boundary_lock_ctrl</name>
                <value>sync_sm</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_clk_slip_spacing</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_det_latency_sync_status_beh</name>
                <value>dont_care_assert_sync</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_disp_err_flag</name>
                <value>en_disp_err_flag</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_kchar</name>
                <value>dis_kchar</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_pd</name>
                <value>wa_pd_10</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_pd_data</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_pd_polarity</name>
                <value>dont_care_both_pol</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_pld_controlled</name>
                <value>dis_pld_ctrl</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_renumber_data</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_rgnumber_data</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_rknumber_data</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_rosnumber_data</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_rvnumber_data</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wa_sync_sm_ctrl</name>
                <value>pipe_sync_sm</value>
              </parameter>
              <parameter>
                <name>hssi_8g_rx_pcs_wait_cnt</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_auto_speed_nego_gen2</name>
                <value>dis_asn_g2</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_bit_reversal</name>
                <value>dis_bit_reversal</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_bonding_dft_en</name>
                <value>dft_dis</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_bonding_dft_val</name>
                <value>dft_0</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_bypass_pipeline_reg</name>
                <value>dis_bypass_pipeline</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_byte_serializer</name>
                <value>en_bs_by_4</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_clock_gate_bs_enc</name>
                <value>dis_bs_enc_clk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_clock_gate_dw_fifowr</name>
                <value>en_dw_fifowr_clk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_clock_gate_fiford</name>
                <value>dis_fiford_clk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_clock_gate_sw_fifowr</name>
                <value>dis_sw_fifowr_clk_gating</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_clock_observation_in_pld_core</name>
                <value>internal_refclk_b</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_ctrl_plane_bonding_compensation</name>
                <value>en_compensation</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_ctrl_plane_bonding_consumption</name>
                <value>bundled_master</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_ctrl_plane_bonding_distribution</name>
                <value>master_chnl_distr</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_data_selection_8b10b_encoder_input</name>
                <value>normal_data_path</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_dynamic_clk_switch</name>
                <value>en_dyn_clk_switch</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_eightb_tenb_disp_ctrl</name>
                <value>en_disp_ctrl</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_eightb_tenb_encoder</name>
                <value>en_8b10b_ibm</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_force_echar</name>
                <value>dis_force_echar</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_force_kchar</name>
                <value>dis_force_kchar</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_gen3_tx_clk_sel</name>
                <value>tx_pma_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel</name>
                <value>func_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_hip_mode</name>
                <value>en_hip</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_pcs_bypass</name>
                <value>dis_pcs_bypass</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_phase_comp_rdptr</name>
                <value>disable_rdptr</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_phase_compensation_fifo</name>
                <value>register_fifo</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_phfifo_write_clk_sel</name>
                <value>tx_clk</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_pma_dw</name>
                <value>ten_bit</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_prot_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_refclk_b_clk_sel</name>
                <value>tx_pma_clock</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_revloop_back_rm</name>
                <value>en_rev_loopback_rx_rm</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_symbol_swap</name>
                <value>dis_symbol_swap</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_tx_bitslip</name>
                <value>dis_tx_bitslip</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_tx_compliance_controlled_disparity</name>
                <value>en_txcompliance_pipe3p0</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_tx_fast_pld_reg</name>
                <value>dis_tx_fast_pld_reg</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_txclk_freerun</name>
                <value>en_freerun_tx</value>
              </parameter>
              <parameter>
                <name>hssi_8g_tx_pcs_txpcs_urst</name>
                <value>en_txpcs_urst</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_asn_clk_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_asn_enable</name>
                <value>en_asn</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_block_sel</name>
                <value>pcie_gen3</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_bypass_early_eios</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_bypass_pcie_switch</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_bypass_pma_ltr</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_bypass_pma_sw_done</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_bypass_ppm_lock</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_bypass_txdetectrx</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_cdr_control</name>
                <value>en_cdr_ctrl</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_cid_enable</name>
                <value>en_cid_mode</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_cp_cons_sel</name>
                <value>cp_cons_master</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_cp_dwn_mstr</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_cp_up_mstr</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_ctrl_plane_bonding</name>
                <value>ctrl_master</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_data_mask_count</name>
                <value>2500</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_data_mask_count_multi</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_dft_observation_clock_selection</name>
                <value>dft_clk_obsrv_tx0</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_early_eios_counter</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_force_freqdet</name>
                <value>force_freqdet_dis</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_free_run_clk_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_ignore_sigdet_g23</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_pc_en_counter</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_pc_rst_counter</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_pcie_hip_mode</name>
                <value>hip_enable</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_ph_fifo_reg_mode</name>
                <value>phfifo_reg_mode_en</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_phfifo_flush_wait</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_pipe_if_g3pcs</name>
                <value>pipe_if_g3pcs</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_pma_done_counter</name>
                <value>175000</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_pma_if_dft_en</name>
                <value>dft_dis</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_pma_if_dft_val</name>
                <value>dft_0</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_ppm_cnt_rst</name>
                <value>ppm_cnt_rst_dis</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_ppm_deassert_early</name>
                <value>deassert_early_en</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_ppm_det_buckets</name>
                <value>ppm_300_bucket</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_ppm_gen1_2_cnt</name>
                <value>cnt_32k</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_ppm_post_eidle_delay</name>
                <value>cnt_200_cycles</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_ppmsel</name>
                <value>ppmsel_300</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_prot_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_rxvalid_mask</name>
                <value>rxvalid_mask_en</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_sigdet_wait_counter</name>
                <value>2500</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_sigdet_wait_counter_multi</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_sim_mode</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_testout_sel</name>
                <value>asn_test</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_wait_clk_on_off_timer</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_wait_pipe_synchronizing</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>hssi_common_pcs_pma_interface_wait_send_syncp_fbkp</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>hssi_common_pld_pcs_interface_dft_clk_out_en</name>
                <value>dft_clk_out_disable</value>
              </parameter>
              <parameter>
                <name>hssi_common_pld_pcs_interface_dft_clk_out_sel</name>
                <value>teng_rx_dft_clk</value>
              </parameter>
              <parameter>
                <name>hssi_common_pld_pcs_interface_hrdrstctrl_en</name>
                <value>hrst_en</value>
              </parameter>
              <parameter>
                <name>hssi_common_pld_pcs_interface_pcs_testbus_block_sel</name>
                <value>pma_if</value>
              </parameter>
              <parameter>
                <name>hssi_common_pld_pcs_interface_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_common_pld_pcs_interface_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_fifo_rx_pcs_double_read_mode</name>
                <value>double_read_dis</value>
              </parameter>
              <parameter>
                <name>hssi_fifo_rx_pcs_prot_mode</name>
                <value>non_teng_mode</value>
              </parameter>
              <parameter>
                <name>hssi_fifo_rx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_fifo_tx_pcs_double_write_mode</name>
                <value>double_write_dis</value>
              </parameter>
              <parameter>
                <name>hssi_fifo_tx_pcs_prot_mode</name>
                <value>non_teng_mode</value>
              </parameter>
              <parameter>
                <name>hssi_fifo_tx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_block_sync</name>
                <value>enable_block_sync</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_block_sync_sm</name>
                <value>enable_blk_sync_sm</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_lpbk_force</name>
                <value>lpbk_frce_en</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_mode</name>
                <value>gen3_func</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_rate_match_fifo</name>
                <value>enable_rm_fifo_600ppm</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_rate_match_fifo_latency</name>
                <value>regular_latency</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_reverse_lpbk</name>
                <value>rev_lpbk_en</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_rx_b4gb_par_lpbk</name>
                <value>b4gb_par_lpbk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_rx_force_balign</name>
                <value>en_force_balign</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_rx_ins_del_one_skip</name>
                <value>ins_del_one_skip_en</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_rx_num_fixed_pat</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_rx_test_out_sel</name>
                <value>rx_test_out0</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_rx_pcs_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_tx_pcs_mode</name>
                <value>gen3_func</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_tx_pcs_reverse_lpbk</name>
                <value>rev_lpbk_en</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_tx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_tx_pcs_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_tx_pcs_tx_bitslip</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_gen3_tx_pcs_tx_gbox_byp</name>
                <value>enable_gbox</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_blksync_cor_en</name>
                <value>detect</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_bypass_gb</name>
                <value>bypass_dis</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_clr_ctrl</name>
                <value>both_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_ctrl_bit_reverse</name>
                <value>ctrl_bit_reverse_en</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_data_bit_reverse</name>
                <value>data_bit_reverse_dis</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_dv_start</name>
                <value>with_blklock</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_err_mark_type</name>
                <value>err_mark_10g</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_error_marking_en</name>
                <value>err_mark_dis</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_low_latency_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_lpbk_mode</name>
                <value>lpbk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_parity_invalid_enum</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_parity_valid_num</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_blksync</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_descrm</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_errcorrect</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_errtrap_ind</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_errtrap_lfsr</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_errtrap_loc</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_errtrap_pat</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_gearbox</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_syndrm</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_pipeln_trans_dec</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_prot_mode</name>
                <value>disable_mode</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_receive_order</name>
                <value>receive_lsb</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_rx_testbus_sel</name>
                <value>overall</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_signal_ok_en</name>
                <value>sig_ok_en</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_rx_pcs_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_burst_err</name>
                <value>burst_err_dis</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_burst_err_len</name>
                <value>burst_err_len1</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_ctrl_bit_reverse</name>
                <value>ctrl_bit_reverse_en</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_data_bit_reverse</name>
                <value>data_bit_reverse_dis</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_enc_frame_query</name>
                <value>enc_query_dis</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_low_latency_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_pipeln_encoder</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_pipeln_scrambler</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_prot_mode</name>
                <value>disable_mode</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_transcode_err</name>
                <value>trans_err_dis</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_transmit_order</name>
                <value>transmit_lsb</value>
              </parameter>
              <parameter>
                <name>hssi_krfec_tx_pcs_tx_testbus_sel</name>
                <value>overall</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_elec_idle_delay_val</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_error_replace_pad</name>
                <value>replace_edb</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_hip_mode</name>
                <value>en_hip</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_ind_error_reporting</name>
                <value>dis_ind_error_reporting</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_phystatus_delay_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_phystatus_rst_toggle</name>
                <value>dis_phystatus_rst_toggle</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_pipe_byte_de_serializer_en</name>
                <value>dont_care_bds</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_prot_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rpre_emph_a_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rpre_emph_b_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rpre_emph_c_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rpre_emph_d_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rpre_emph_e_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rvod_sel_a_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rvod_sel_b_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rvod_sel_c_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rvod_sel_d_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rvod_sel_e_val</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rx_pipe_enable</name>
                <value>en_pipe3_rx</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_rxdetect_bypass</name>
                <value>dis_rxdetect_bypass</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_tx_pipe_enable</name>
                <value>en_pipe3_tx</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen1_2_txswing</name>
                <value>dis_txswing</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_bypass_rx_detection_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_bypass_rx_preset</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_bypass_rx_preset_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_bypass_tx_coefficent</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_bypass_tx_coefficent_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_elecidle_delay_g3</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_ind_error_reporting</name>
                <value>dis_ind_error_reporting</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_phy_status_delay_g12</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_phy_status_delay_g3</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_phystatus_rst_toggle_g12</name>
                <value>dis_phystatus_rst_toggle</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_phystatus_rst_toggle_g3</name>
                <value>dis_phystatus_rst_toggle_g3</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_rate_match_pad_insertion</name>
                <value>dis_rm_fifo_pad_ins</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_pipe_gen3_test_out_sel</name>
                <value>disable_test_out</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_block_sel</name>
                <value>eight_g_pcs</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_clkslip_sel</name>
                <value>pld</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_master_clk_sel</name>
                <value>master_rx_pma_clk</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_pldif_datawidth_mode</name>
                <value>pldif_data_10bit</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_pma_dw_rx</name>
                <value>pcie_g3_dyn_dw_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_pma_if_dft_en</name>
                <value>dft_dis</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_pma_if_dft_val</name>
                <value>dft_0</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_prbs9_dwidth</name>
                <value>prbs9_64b</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_prbs_clken</name>
                <value>prbs_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_prbs_ver</name>
                <value>prbs_off</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_prot_mode_rx</name>
                <value>eightg_g3_pcie_g3_hip_mode_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion</name>
                <value>rx_dyn_polinv_dis</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_rx_lpbk_en</name>
                <value>lpbk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok</name>
                <value>force_sig_ok</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_rx_prbs_mask</name>
                <value>prbsmask128</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_rx_prbs_mode</name>
                <value>teng_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel</name>
                <value>sel_sig_det</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_rx_static_polarity_inversion</name>
                <value>rx_stat_polinv_dis</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en</name>
                <value>uhsif_lpbk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pcs_pma_interface_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx</name>
                <value>individual_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx</name>
                <value>fifo_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx</name>
                <value>pma_64b_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx</name>
                <value>disabled_prot_mode_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx</name>
                <value>single_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode</name>
                <value>rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx</name>
                <value>ctrl_master_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx</name>
                <value>reg_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_8g_hip_mode</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_8g_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx</name>
                <value>pma_10b_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx</name>
                <value>pipe_g3_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_8g_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx</name>
                <value>ctrl_master_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_func_mode</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_hip_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage</name>
                <value>standard</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk</name>
                <value>pma_rx_clk</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx</name>
                <value>reg_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx</name>
                <value>pcie_g3_dyn_dw_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz</name>
                <value>500000000</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx</name>
                <value>pcie_g3_capable_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx</name>
                <value>single_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_speed_grade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx</name>
                <value>non_teng_mode_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx</name>
                <value>single_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_fifo_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_g3_prot_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_g3_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx</name>
                <value>disabled_prot_mode_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_krfec_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode</name>
                <value>tx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx</name>
                <value>eightg_and_g3_reg_mode_hip_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_pldif_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx</name>
                <value>pcie_g3_dyn_dw_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx</name>
                <value>eightg_g3_pcie_g3_hip_mode_rx</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_pcs_rx_block_sel</name>
                <value>eightg</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel</name>
                <value>eightg_clk_out</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_sel</name>
                <value>pcs_rx_clk</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en</name>
                <value>hip_rx_enable</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_pcs_rx_output_sel</name>
                <value>teng_output</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_rx_pld_pcs_interface_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_bypass_pma_txelecidle</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_master_clk_sel</name>
                <value>master_tx_pma_clk</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_pldif_datawidth_mode</name>
                <value>pldif_data_10bit</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_pma_dw_tx</name>
                <value>pcie_g3_dyn_dw_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_pma_if_dft_en</name>
                <value>dft_dis</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_pmagate_en</name>
                <value>pmagate_dis</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_prbs9_dwidth</name>
                <value>prbs9_64b</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_prbs_clken</name>
                <value>prbs_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_prbs_gen_pat</name>
                <value>prbs_gen_dis</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_prot_mode_tx</name>
                <value>eightg_g3_pcie_g3_hip_mode_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_sq_wave_num</name>
                <value>sq_wave_default</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_sqwgen_clken</name>
                <value>sqwgen_clk_dis</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion</name>
                <value>tx_dyn_polinv_dis</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_tx_pma_data_sel</name>
                <value>pcie_gen3</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_tx_static_polarity_inversion</name>
                <value>tx_stat_polinv_dis</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock</name>
                <value>uhsif_filt_stepsz_b4lock_2</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock</name>
                <value>uhsif_filt_cntthr_b4lock_8</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period</name>
                <value>uhsif_dcn_test_period_4</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable</name>
                <value>uhsif_dcn_test_mode_disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh</name>
                <value>uhsif_dzt_cnt_thr_2</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable</name>
                <value>uhsif_dzt_disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window</name>
                <value>uhsif_dzt_obr_win_16</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size</name>
                <value>uhsif_dzt_skipsz_4</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel</name>
                <value>uhsif_index_cram</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin</name>
                <value>uhsif_dcn_margin_2</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control</name>
                <value>uhsif_dft_dz_det_val_0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control</name>
                <value>uhsif_dft_up_val_0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_enable</name>
                <value>uhsif_disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock</name>
                <value>uhsif_lkd_segsz_aflock_512</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock</name>
                <value>uhsif_lkd_segsz_b4lock_16</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx</name>
                <value>individual_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx</name>
                <value>fifo_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx</name>
                <value>pma_64b_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx</name>
                <value>disabled_prot_mode_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx</name>
                <value>single_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_10g_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx</name>
                <value>ctrl_master_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx</name>
                <value>reg_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_8g_hip_mode</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_8g_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx</name>
                <value>pma_10b_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx</name>
                <value>pipe_g3_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_8g_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx</name>
                <value>ctrl_master_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_func_mode</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_hip_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk</name>
                <value>pma_tx_clk</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx</name>
                <value>reg_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx</name>
                <value>pcie_g3_dyn_dw_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz</name>
                <value>500000000</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx</name>
                <value>pcie_g3_capable_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx</name>
                <value>single_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_speed_grade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_chnl_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx</name>
                <value>non_teng_mode_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx</name>
                <value>single_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_fifo_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_g3_prot_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_g3_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx</name>
                <value>disabled_prot_mode_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_krfec_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx</name>
                <value>eightg_and_g3_reg_mode_hip_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pldif_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode</name>
                <value>tx_rx_pair_enabled</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding</name>
                <value>ctrl_master</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx</name>
                <value>pcie_g3_dyn_dw_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx</name>
                <value>eightg_g3_pcie_g3_hip_mode_tx</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel</name>
                <value>eightg_clk_out</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_source</name>
                <value>eightg</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_data_source</name>
                <value>hip_enable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en</name>
                <value>delay1_clk_disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel</name>
                <value>pcs_tx_clk</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl</name>
                <value>delay1_path0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel</name>
                <value>one_ff_delay</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en</name>
                <value>delay2_clk_disable</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl</name>
                <value>delay2_path0</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_pcs_tx_output_sel</name>
                <value>teng_output</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_reconfig_settings</name>
                <value>{}</value>
              </parameter>
              <parameter>
                <name>hssi_tx_pld_pcs_interface_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>is_c10</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_anlg_rx_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_anlg_tx_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_channels</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>l_enable_pma_bonding</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_enable_reve_support</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_enable_rx_enh</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_enable_rx_enh_iface</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_enable_rx_pcs_dir</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_enable_rx_std</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_enable_rx_std_iface</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_enable_std_pipe</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_enable_tx_enh</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_enable_tx_enh_iface</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_enable_tx_pcs_dir</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_enable_tx_std</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_enable_tx_std_iface</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_pcs_pma_width</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>l_pll_settings</name>
                <value>333.333333 {refclk 333.333333 m 15 n 1 lpfd 1 lpd 2 fvco 5000.0} 312.500000 {refclk 312.500000 m 16 n 1 lpfd 1 lpd 2 fvco 5000.0} 294.117647 {refclk 294.117647 m 17 n 1 lpfd 1 lpd 2 fvco 5000.0} 277.777778 {refclk 277.777778 m 18 n 1 lpfd 1 lpd 2 fvco 5000.0} 263.157895 {refclk 263.157895 m 19 n 1 lpfd 1 lpd 2 fvco 5000.0} 250.000000 {refclk 250.000000 m 20 n 1 lpfd 1 lpd 2 fvco 5000.0} 238.095238 {refclk 238.095238 m 21 n 1 lpfd 1 lpd 2 fvco 5000.0} 227.272727 {refclk 227.272727 m 22 n 1 lpfd 1 lpd 2 fvco 5000.0} 217.391304 {refclk 217.391304 m 23 n 1 lpfd 1 lpd 2 fvco 5000.0} 208.333333 {refclk 208.333333 m 24 n 1 lpfd 1 lpd 2 fvco 5000.0} 200.000000 {refclk 200.000000 m 25 n 1 lpfd 1 lpd 2 fvco 5000.0} 192.307692 {refclk 192.307692 m 26 n 1 lpfd 1 lpd 2 fvco 5000.0} 185.185185 {refclk 185.185185 m 27 n 1 lpfd 1 lpd 2 fvco 5000.0} 178.571429 {refclk 178.571429 m 28 n 1 lpfd 1 lpd 2 fvco 5000.0} 172.413793 {refclk 172.413793 m 29 n 1 lpfd 1 lpd 2 fvco 5000.0} 166.666667 {refclk 166.666667 m 30 n 1 lpfd 1 lpd 2 fvco 5000.0} 161.290323 {refclk 161.290323 m 31 n 1 lpfd 1 lpd 2 fvco 5000.0} 156.250000 {refclk 156.250000 m 32 n 1 lpfd 1 lpd 2 fvco 5000.0} 151.515152 {refclk 151.515152 m 33 n 1 lpfd 1 lpd 2 fvco 5000.0} 147.058824 {refclk 147.058824 m 34 n 1 lpfd 1 lpd 2 fvco 5000.0} 142.857143 {refclk 142.857143 m 35 n 1 lpfd 1 lpd 2 fvco 5000.0} 138.888889 {refclk 138.888889 m 36 n 1 lpfd 1 lpd 2 fvco 5000.0} 135.135135 {refclk 135.135135 m 37 n 1 lpfd 1 lpd 2 fvco 5000.0} 131.578947 {refclk 131.578947 m 38 n 1 lpfd 1 lpd 2 fvco 5000.0} 128.205128 {refclk 128.205128 m 39 n 1 lpfd 1 lpd 2 fvco 5000.0} 125.000000 {refclk 125.000000 m 40 n 1 lpfd 1 lpd 2 fvco 5000.0} 121.951220 {refclk 121.951220 m 41 n 1 lpfd 1 lpd 2 fvco 5000.0} 119.047619 {refclk 119.047619 m 42 n 1 lpfd 1 lpd 2 fvco 5000.0} 116.279070 {refclk 116.279070 m 43 n 1 lpfd 1 lpd 2 fvco 5000.0} 113.636364 {refclk 113.636364 m 44 n 1 lpfd 1 lpd 2 fvco 5000.0} 111.111111 {refclk 111.111111 m 45 n 1 lpfd 1 lpd 2 fvco 5000.0} 108.695652 {refclk 108.695652 m 46 n 1 lpfd 1 lpd 2 fvco 5000.0} 106.382979 {refclk 106.382979 m 47 n 1 lpfd 1 lpd 2 fvco 5000.0} 104.166667 {refclk 104.166667 m 48 n 1 lpfd 1 lpd 2 fvco 5000.0} 102.040816 {refclk 102.040816 m 49 n 1 lpfd 1 lpd 2 fvco 5000.0} 100.000000 {refclk 100.000000 m 50 n 1 lpfd 1 lpd 2 fvco 5000.0} 98.039216 {refclk 98.039216 m 51 n 1 lpfd 1 lpd 2 fvco 5000.0} 96.153846 {refclk 96.153846 m 52 n 1 lpfd 1 lpd 2 fvco 5000.0} 94.339623 {refclk 94.339623 m 53 n 1 lpfd 1 lpd 2 fvco 5000.0} 92.592593 {refclk 92.592593 m 54 n 1 lpfd 1 lpd 2 fvco 5000.0} 90.909091 {refclk 90.909091 m 55 n 1 lpfd 1 lpd 2 fvco 5000.0} 89.285714 {refclk 89.285714 m 56 n 1 lpfd 1 lpd 2 fvco 5000.0} 87.719298 {refclk 87.719298 m 57 n 1 lpfd 1 lpd 2 fvco 5000.0} 86.206897 {refclk 86.206897 m 58 n 1 lpfd 1 lpd 2 fvco 5000.0} 84.745763 {refclk 84.745763 m 59 n 1 lpfd 1 lpd 2 fvco 5000.0} 83.333333 {refclk 83.333333 m 60 n 1 lpfd 1 lpd 2 fvco 5000.0} 81.967213 {refclk 81.967213 m 61 n 1 lpfd 1 lpd 2 fvco 5000.0} 80.645161 {refclk 80.645161 m 62 n 1 lpfd 1 lpd 2 fvco 5000.0} 79.365079 {refclk 79.365079 m 63 n 1 lpfd 1 lpd 2 fvco 5000.0} 78.125000 {refclk 78.125000 m 64 n 1 lpfd 1 lpd 2 fvco 5000.0} 76.923077 {refclk 76.923077 m 65 n 1 lpfd 1 lpd 2 fvco 5000.0} 75.757576 {refclk 75.757576 m 66 n 1 lpfd 1 lpd 2 fvco 5000.0} 74.626866 {refclk 74.626866 m 67 n 1 lpfd 1 lpd 2 fvco 5000.0} 73.529412 {refclk 73.529412 m 68 n 1 lpfd 1 lpd 2 fvco 5000.0} 72.463768 {refclk 72.463768 m 69 n 1 lpfd 1 lpd 2 fvco 5000.0} 71.428571 {refclk 71.428571 m 70 n 1 lpfd 1 lpd 2 fvco 5000.0} 70.422535 {refclk 70.422535 m 71 n 1 lpfd 1 lpd 2 fvco 5000.0} 69.444444 {refclk 69.444444 m 72 n 1 lpfd 1 lpd 2 fvco 5000.0} 68.493151 {refclk 68.493151 m 73 n 1 lpfd 1 lpd 2 fvco 5000.0} 67.567568 {refclk 67.567568 m 74 n 1 lpfd 1 lpd 2 fvco 5000.0} 66.666667 {refclk 66.666667 m 75 n 1 lpfd 1 lpd 2 fvco 5000.0} 65.789474 {refclk 65.789474 m 76 n 1 lpfd 1 lpd 2 fvco 5000.0} 64.935065 {refclk 64.935065 m 77 n 1 lpfd 1 lpd 2 fvco 5000.0} 64.102564 {refclk 64.102564 m 78 n 1 lpfd 1 lpd 2 fvco 5000.0} 63.291139 {refclk 63.291139 m 79 n 1 lpfd 1 lpd 2 fvco 5000.0} 62.500000 {refclk 62.500000 m 80 n 1 lpfd 1 lpd 2 fvco 5000.0} 61.728395 {refclk 61.728395 m 81 n 1 lpfd 1 lpd 2 fvco 5000.0} 60.975610 {refclk 60.975610 m 82 n 1 lpfd 1 lpd 2 fvco 5000.0} 60.240964 {refclk 60.240964 m 83 n 1 lpfd 1 lpd 2 fvco 5000.0} 59.523810 {refclk 59.523810 m 84 n 1 lpfd 1 lpd 2 fvco 5000.0} 58.823529 {refclk 58.823529 m 85 n 1 lpfd 1 lpd 2 fvco 5000.0} 58.139535 {refclk 58.139535 m 86 n 1 lpfd 1 lpd 2 fvco 5000.0} 57.471264 {refclk 57.471264 m 87 n 1 lpfd 1 lpd 2 fvco 5000.0} 56.818182 {refclk 56.818182 m 88 n 1 lpfd 1 lpd 2 fvco 5000.0} 56.179775 {refclk 56.179775 m 89 n 1 lpfd 1 lpd 2 fvco 5000.0} 55.555556 {refclk 55.555556 m 90 n 1 lpfd 1 lpd 2 fvco 5000.0} 54.945055 {refclk 54.945055 m 91 n 1 lpfd 1 lpd 2 fvco 5000.0} 54.347826 {refclk 54.347826 m 92 n 1 lpfd 1 lpd 2 fvco 5000.0} 53.763441 {refclk 53.763441 m 93 n 1 lpfd 1 lpd 2 fvco 5000.0} 53.191489 {refclk 53.191489 m 94 n 1 lpfd 1 lpd 2 fvco 5000.0} 52.631579 {refclk 52.631579 m 95 n 1 lpfd 1 lpd 2 fvco 5000.0} 52.083333 {refclk 52.083333 m 96 n 1 lpfd 1 lpd 2 fvco 5000.0} 51.546392 {refclk 51.546392 m 97 n 1 lpfd 1 lpd 2 fvco 5000.0} 51.020408 {refclk 51.020408 m 98 n 1 lpfd 1 lpd 2 fvco 5000.0} 50.505051 {refclk 50.505051 m 99 n 1 lpfd 1 lpd 2 fvco 5000.0} 50.000000 {refclk 50.000000 m 100 n 1 lpfd 1 lpd 2 fvco 5000.0} allowed_ranges {50.000000 50.505051 51.020408 51.546392 52.083333 52.631579 53.191489 53.763441 54.347826 54.945055 55.555556 56.179775 56.818182 57.471264 58.139535 58.823529 59.523810 60.240964 60.975610 61.728395 62.500000 63.291139 64.102564 64.935065 65.789474 66.666667 67.567568 68.493151 69.444444 70.422535 71.428571 72.463768 73.529412 74.626866 75.757576 76.923077 78.125000 79.365079 80.645161 81.967213 83.333333 84.745763 86.206897 87.719298 89.285714 90.909091 92.592593 94.339623 96.153846 98.039216 100.000000 102.040816 104.166667 106.382979 108.695652 111.111111 113.636364 116.279070 119.047619 121.951220 125.000000 128.205128 131.578947 135.135135 138.888889 142.857143 147.058824 151.515152 156.250000 161.290323 166.666667 172.413793 178.571429 185.185185 192.307692 200.000000 208.333333 217.391304 227.272727 238.095238 250.000000 263.157895 277.777778 294.117647 312.500000 333.333333}</value>
              </parameter>
              <parameter>
                <name>l_pll_settings_key</name>
                <value>100.000000</value>
              </parameter>
              <parameter>
                <name>l_protocol_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>l_rcfg_addr_bits</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>l_rcfg_datapath_message</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_rcfg_ifaces</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_rx_pld_pcs_width</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>l_split_iface</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_std_data_mask_count_multi</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_std_rx_field_width</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>l_std_rx_pld_pcs_width</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>l_std_rx_word_count</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>l_std_rx_word_width</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>l_std_tx_field_width</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>l_std_tx_pld_pcs_width</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>l_std_tx_word_count</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>l_std_tx_word_width</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>l_tx_pld_pcs_width</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>message_level</name>
                <value>error</value>
              </parameter>
              <parameter>
                <name>number_physical_bonding_clocks</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pcie_rate_match</name>
                <value>600 ppm</value>
              </parameter>
              <parameter>
                <name>pcs_bonding_master</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>pcs_direct_width</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>pcs_speedgrade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>pcs_tx_delay1_ctrl</name>
                <value>delay1_path0</value>
              </parameter>
              <parameter>
                <name>pcs_tx_delay1_data_sel</name>
                <value>one_ff_delay</value>
              </parameter>
              <parameter>
                <name>pcs_tx_delay2_ctrl</name>
                <value>delay2_path0</value>
              </parameter>
              <parameter>
                <name>pll_select</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>plls</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adapt_dfe_control_sel</name>
                <value>r_adapt_dfe_control_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adapt_dfe_sel</name>
                <value>r_adapt_dfe_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adapt_mode</name>
                <value>ctle</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adapt_vga_sel</name>
                <value>r_adapt_vga_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adapt_vref_sel</name>
                <value>r_adapt_vref_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_1s_ctle_bypass</name>
                <value>radp_1s_ctle_bypass_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_4s_ctle_bypass</name>
                <value>radp_4s_ctle_bypass_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_adapt_control_sel</name>
                <value>radp_adapt_control_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_adapt_rstn</name>
                <value>radp_adapt_rstn_1</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_adapt_start</name>
                <value>radp_adapt_start_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_bist_auxpath_en</name>
                <value>radp_bist_auxpath_disable</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_bist_count_rstn</name>
                <value>radp_bist_count_rstn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_bist_datapath_en</name>
                <value>radp_bist_datapath_disable</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_bist_mode</name>
                <value>radp_bist_mode_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_bist_odi_dfe_sel</name>
                <value>radp_bist_odi_dfe_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_bist_spec_en</name>
                <value>radp_bist_spec_en_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_control_mux_bypass</name>
                <value>radp_control_mux_bypass_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_acgain_4s</name>
                <value>radp_ctle_acgain_4s_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_adapt_bw</name>
                <value>radp_ctle_adapt_bw_3</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_adapt_cycle_window</name>
                <value>radp_ctle_adapt_cycle_window_7</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_adapt_oneshot</name>
                <value>radp_ctle_adapt_oneshot_1</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_en</name>
                <value>radp_ctle_enable</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_eqz_1s_sel</name>
                <value>radp_ctle_eqz_1s_sel_3</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_force_spec_sign</name>
                <value>radp_ctle_force_spec_sign_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_hold_en</name>
                <value>radp_ctle_not_held</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_load</name>
                <value>radp_ctle_load_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_load_value</name>
                <value>radp_ctle_load_value_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_scale</name>
                <value>radp_ctle_scale_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_scale_en</name>
                <value>radp_ctle_scale_en_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_spec_sign</name>
                <value>radp_ctle_spec_sign_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_sweep_direction</name>
                <value>radp_ctle_sweep_direction_1</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_threshold</name>
                <value>radp_ctle_threshold_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_threshold_en</name>
                <value>radp_ctle_threshold_en_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_vref_polarity</name>
                <value>radp_ctle_vref_polarity_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_ctle_window</name>
                <value>radp_ctle_window_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_bw</name>
                <value>radp_dfe_bw_3</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_clkout_div_sel</name>
                <value>radp_dfe_clkout_div_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_cycle</name>
                <value>radp_dfe_cycle_6</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fltap_bypass</name>
                <value>radp_dfe_fltap_bypass_1</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fltap_en</name>
                <value>radp_dfe_fltap_disable</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fltap_hold_en</name>
                <value>radp_dfe_fltap_not_held</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fltap_load</name>
                <value>radp_dfe_fltap_load_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fltap_position</name>
                <value>radp_dfe_fltap_position_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_force_spec_sign</name>
                <value>radp_dfe_force_spec_sign_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap1</name>
                <value>radp_dfe_fxtap1_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap10</name>
                <value>radp_dfe_fxtap10_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap10_sgn</name>
                <value>radp_dfe_fxtap10_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap11</name>
                <value>radp_dfe_fxtap11_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap11_sgn</name>
                <value>radp_dfe_fxtap11_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap2</name>
                <value>radp_dfe_fxtap2_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap2_sgn</name>
                <value>radp_dfe_fxtap2_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap3</name>
                <value>radp_dfe_fxtap3_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap3_sgn</name>
                <value>radp_dfe_fxtap3_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap4</name>
                <value>radp_dfe_fxtap4_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap4_sgn</name>
                <value>radp_dfe_fxtap4_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap5</name>
                <value>radp_dfe_fxtap5_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap5_sgn</name>
                <value>radp_dfe_fxtap5_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap6</name>
                <value>radp_dfe_fxtap6_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap6_sgn</name>
                <value>radp_dfe_fxtap6_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap7</name>
                <value>radp_dfe_fxtap7_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap7_sgn</name>
                <value>radp_dfe_fxtap7_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap8</name>
                <value>radp_dfe_fxtap8_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap8_sgn</name>
                <value>radp_dfe_fxtap8_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap9</name>
                <value>radp_dfe_fxtap9_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap9_sgn</name>
                <value>radp_dfe_fxtap9_sgn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap_bypass</name>
                <value>radp_dfe_fxtap_bypass_1</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap_en</name>
                <value>radp_dfe_fxtap_disable</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap_hold_en</name>
                <value>radp_dfe_fxtap_hold</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_fxtap_load</name>
                <value>radp_dfe_fxtap_load_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_mode</name>
                <value>radp_dfe_mode_4</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_spec_sign</name>
                <value>radp_dfe_spec_sign_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_dfe_vref_polarity</name>
                <value>radp_dfe_vref_polarity_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_force_freqlock</name>
                <value>radp_force_freqlock_off</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_frame_capture</name>
                <value>radp_frame_capture_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_frame_en</name>
                <value>radp_frame_en_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_frame_odi_sel</name>
                <value>radp_frame_odi_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_frame_out_sel</name>
                <value>radp_frame_out_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_lfeq_fb_sel</name>
                <value>radp_lfeq_fb_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_mode</name>
                <value>radp_mode_8</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_odi_control_sel</name>
                <value>radp_odi_control_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_onetime_dfe</name>
                <value>radp_onetime_dfe_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_spec_avg_window</name>
                <value>radp_spec_avg_window_4</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_spec_trans_filter</name>
                <value>radp_spec_trans_filter_2</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_status_sel</name>
                <value>radp_status_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vga_bypass</name>
                <value>radp_vga_bypass_1</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vga_en</name>
                <value>radp_vga_enable</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vga_load</name>
                <value>radp_vga_load_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vga_polarity</name>
                <value>radp_vga_polarity_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vga_sel</name>
                <value>radp_vga_sel_4</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vga_sweep_direction</name>
                <value>radp_vga_sweep_direction_1</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vga_threshold</name>
                <value>radp_vga_threshold_4</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_bw</name>
                <value>radp_vref_bw_1</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_bypass</name>
                <value>radp_vref_bypass_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_cycle</name>
                <value>radp_vref_cycle_6</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_dfe_spec_en</name>
                <value>radp_vref_dfe_spec_en_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_en</name>
                <value>radp_vref_enable</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_hold_en</name>
                <value>radp_vref_not_held</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_load</name>
                <value>radp_vref_load_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_polarity</name>
                <value>radp_vref_polarity_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_sel</name>
                <value>radp_vref_sel_21</value>
              </parameter>
              <parameter>
                <name>pma_adapt_adp_vref_vga_level</name>
                <value>radp_vref_vga_level_13</value>
              </parameter>
              <parameter>
                <name>pma_adapt_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pma_adapt_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_adapt_odi_count_threshold</name>
                <value>rodi_count_threshold_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_odi_dfe_spec_en</name>
                <value>rodi_dfe_spec_en_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_odi_en</name>
                <value>rodi_en_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_odi_mode</name>
                <value>rodi_mode_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_odi_rstn</name>
                <value>rodi_rstn_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_odi_spec_sel</name>
                <value>rodi_spec_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_odi_start</name>
                <value>rodi_start_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_odi_vref_sel</name>
                <value>rodi_vref_sel_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_adapt_prot_mode</name>
                <value>pcie_gen3_rx</value>
              </parameter>
              <parameter>
                <name>pma_adapt_rrx_pcie_eqz</name>
                <value>rrx_pcie_eqz_0</value>
              </parameter>
              <parameter>
                <name>pma_adapt_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_adapt_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_cdr_clkin_scratch0_src</name>
                <value>cdr_clkin_scratch0_src_refclk_iqclk</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_cdr_clkin_scratch1_src</name>
                <value>cdr_clkin_scratch1_src_refclk_iqclk</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_cdr_clkin_scratch2_src</name>
                <value>cdr_clkin_scratch2_src_refclk_iqclk</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_cdr_clkin_scratch3_src</name>
                <value>cdr_clkin_scratch3_src_refclk_iqclk</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_cdr_clkin_scratch4_src</name>
                <value>cdr_clkin_scratch4_src_refclk_iqclk</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_inclk0_logical_to_physical_mapping</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_inclk1_logical_to_physical_mapping</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_inclk2_logical_to_physical_mapping</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_inclk3_logical_to_physical_mapping</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_inclk4_logical_to_physical_mapping</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_powerdown_mode</name>
                <value>powerup</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_receiver_detect_src</name>
                <value>iqclk_src</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_refclk_select</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_xmux_refclk_src</name>
                <value>refclk_iqclk</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_xpm_iqref_mux_iqclk_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_xpm_iqref_mux_scratch0_src</name>
                <value>scratch0_power_down</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_xpm_iqref_mux_scratch1_src</name>
                <value>scratch1_power_down</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_xpm_iqref_mux_scratch2_src</name>
                <value>scratch2_power_down</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_xpm_iqref_mux_scratch3_src</name>
                <value>scratch3_power_down</value>
              </parameter>
              <parameter>
                <name>pma_cdr_refclk_xpm_iqref_mux_scratch4_src</name>
                <value>scratch4_power_down</value>
              </parameter>
              <parameter>
                <name>pma_cgb_bitslip_enable</name>
                <value>disable_bitslip</value>
              </parameter>
              <parameter>
                <name>pma_cgb_bonding_mode</name>
                <value>x1_non_bonded</value>
              </parameter>
              <parameter>
                <name>pma_cgb_bonding_reset_enable</name>
                <value>disallow_bonding_reset</value>
              </parameter>
              <parameter>
                <name>pma_cgb_cgb_power_down</name>
                <value>normal_cgb</value>
              </parameter>
              <parameter>
                <name>pma_cgb_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pma_cgb_dprio_cgb_vreg_boost</name>
                <value>no_voltage_boost</value>
              </parameter>
              <parameter>
                <name>pma_cgb_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_cgb_input_select_gen3</name>
                <value>unused</value>
              </parameter>
              <parameter>
                <name>pma_cgb_input_select_x1</name>
                <value>unused</value>
              </parameter>
              <parameter>
                <name>pma_cgb_input_select_xn</name>
                <value>sel_x6_dn</value>
              </parameter>
              <parameter>
                <name>pma_cgb_observe_cgb_clocks</name>
                <value>observe_nothing</value>
              </parameter>
              <parameter>
                <name>pma_cgb_pcie_gen3_bitwidth</name>
                <value>pciegen3_wide</value>
              </parameter>
              <parameter>
                <name>pma_cgb_prot_mode</name>
                <value>pcie_gen3_tx</value>
              </parameter>
              <parameter>
                <name>pma_cgb_scratch0_x1_clock_src</name>
                <value>unused</value>
              </parameter>
              <parameter>
                <name>pma_cgb_scratch1_x1_clock_src</name>
                <value>unused</value>
              </parameter>
              <parameter>
                <name>pma_cgb_scratch2_x1_clock_src</name>
                <value>unused</value>
              </parameter>
              <parameter>
                <name>pma_cgb_scratch3_x1_clock_src</name>
                <value>unused</value>
              </parameter>
              <parameter>
                <name>pma_cgb_select_done_master_or_slave</name>
                <value>choose_master_pcie_sw_done</value>
              </parameter>
              <parameter>
                <name>pma_cgb_ser_mode</name>
                <value>ten_bit</value>
              </parameter>
              <parameter>
                <name>pma_cgb_ser_powerdown</name>
                <value>normal_poweron_ser</value>
              </parameter>
              <parameter>
                <name>pma_cgb_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_cgb_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_cgb_tx_ucontrol_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>pma_cgb_tx_ucontrol_pcie</name>
                <value>gen1</value>
              </parameter>
              <parameter>
                <name>pma_cgb_tx_ucontrol_reset</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>pma_cgb_vccdreg_output</name>
                <value>vccdreg_nominal</value>
              </parameter>
              <parameter>
                <name>pma_cgb_x1_clock_source_sel</name>
                <value>cdr_txpll_t</value>
              </parameter>
              <parameter>
                <name>pma_cgb_x1_div_m_sel</name>
                <value>divbypass</value>
              </parameter>
              <parameter>
                <name>pma_cgb_xn_clock_source_sel</name>
                <value>sel_xn_up</value>
              </parameter>
              <parameter>
                <name>pma_mode</name>
                <value>basic</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_act_isource_disable</name>
                <value>isrc_en</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_bodybias_enable</name>
                <value>bodybias_en</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_bodybias_select</name>
                <value>bodybias_sel1</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_bypass_eqz_stages_234</name>
                <value>bypass_off</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_cdrclk_to_cgb</name>
                <value>cdrclk_2cgb_dis</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_cgm_bias_disable</name>
                <value>cgmbias_en</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_diag_lp_en</name>
                <value>dlp_off</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_eq_bw_sel</name>
                <value>eq_bw_1</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_eq_dc_gain_trim</name>
                <value>no_dc_gain</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_input_vcm_sel</name>
                <value>high_vcm</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_iostandard</name>
                <value>hssi_diffio</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_lfeq_enable</name>
                <value>non_lfeq_mode</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_lfeq_zero_control</name>
                <value>lfeq_setting_2</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_link</name>
                <value>sr</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_link_rx</name>
                <value>sr</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_loopback_modes</name>
                <value>lpbk_disable</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_offset_cal_pd</name>
                <value>eqz1_en</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_offset_cancellation_coarse</name>
                <value>coarse_setting_00</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_offset_cancellation_ctrl</name>
                <value>volt_0mv</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_offset_cancellation_fine</name>
                <value>fine_setting_00</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_offset_pd</name>
                <value>oc_en</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_one_stage_enable</name>
                <value>non_s1_mode</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_pdb_rx</name>
                <value>normal_rx_on</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_pm_speed_grade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_pm_tx_rx_cvp_mode</name>
                <value>cvp_off</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_pm_tx_rx_pcie_gen</name>
                <value>non_pcie</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth</name>
                <value>pcie_gen3_32b</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_pm_tx_rx_testmux_select</name>
                <value>setting0</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_power_mode</name>
                <value>mid_power</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_power_mode_rx</name>
                <value>mid_power</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_power_rail_eht</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_power_rail_er</name>
                <value>1030</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_prot_mode</name>
                <value>pcie_gen3_rx</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_qpi_enable</name>
                <value>non_qpi_mode</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_refclk_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_rx_atb_select</name>
                <value>atb_disable</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_rx_refclk_divider</name>
                <value>bypass_divider</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_rx_sel_bias_source</name>
                <value>bias_vcmdrv</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_rx_vga_oc_en</name>
                <value>vga_cal_off</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_term_sel</name>
                <value>r_r1</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_term_tri_enable</name>
                <value>disable_tri</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_vccela_supply_voltage</name>
                <value>vccela_1p1v</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_vcm_current_add</name>
                <value>vcm_current_default</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_vcm_sel</name>
                <value>vcm_setting_03</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_vga_bandwidth_select</name>
                <value>vga_bw_1</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_analog_mode</name>
                <value>user_custom</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_datawidth</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_gt_enabled</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_jtag_hys</name>
                <value>hys_increase_disable</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_jtag_lp</name>
                <value>lp_off</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_pma_rx_divclk_hz</name>
                <value>500000000</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_prot_mode</name>
                <value>pcie_gen3_rx</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_uc_cal_enable</name>
                <value>rx_cal_off</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_uc_cru_rstb</name>
                <value>cdr_lf_reset_off</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_uc_pcie_sw</name>
                <value>uc_pcie_gen1</value>
              </parameter>
              <parameter>
                <name>pma_rx_buf_xrx_path_uc_rx_rstb</name>
                <value>rx_reset_on</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_bitslip_bypass</name>
                <value>bs_bypass_yes</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_clkdiv_source</name>
                <value>vco_bypass_normal</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_clkdivrx_user_mode</name>
                <value>clkdivrx_user_disabled</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_deser_factor</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_deser_powerdown</name>
                <value>deser_power_up</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_force_adaptation_outputs</name>
                <value>normal_outputs</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_force_clkdiv_for_testing</name>
                <value>normal_clkdiv</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_pcie_gen</name>
                <value>pcie_gen3_100mhzref</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_pcie_gen_bitwidth</name>
                <value>pcie_gen3_32b</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_prot_mode</name>
                <value>pcie_gen3_rx</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_rst_n_adapt_odi</name>
                <value>no_rst_adapt_odi</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_sdclk_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_rx_deser_tdr_mode</name>
                <value>select_bbpd_data</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_atb_select</name>
                <value>atb_disable</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_dft_en</name>
                <value>dft_enalbe</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_oc_sa_adp1</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_oc_sa_adp2</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_oc_sa_c270</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_oc_sa_c90</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_oc_sa_d0c0</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_oc_sa_d0c180</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_oc_sa_d1c0</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_oc_sa_d1c180</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_pdb</name>
                <value>dfe_enable</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_pdb_fixedtap</name>
                <value>fixtap_dfe_enable</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_pdb_floattap</name>
                <value>floattap_dfe_powerdown</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_pdb_fxtap4t7</name>
                <value>fxtap4t7_powerdown</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_power_mode</name>
                <value>mid_power</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_prot_mode</name>
                <value>pcie_gen3_rx</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_sel_fltapstep_dec</name>
                <value>fltap_step_no_dec</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_sel_fltapstep_inc</name>
                <value>fltap_step_no_inc</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_sel_fxtapstep_dec</name>
                <value>fxtap_step_no_dec</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_sel_fxtapstep_inc</name>
                <value>fxtap_step_no_inc</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_sel_oc_en</name>
                <value>off_canc_disable</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_sel_probe_tstmx</name>
                <value>probe_tstmx_none</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_uc_rx_dfe_cal</name>
                <value>uc_rx_dfe_cal_off</value>
              </parameter>
              <parameter>
                <name>pma_rx_dfe_uc_rx_dfe_cal_status</name>
                <value>uc_rx_dfe_cal_notdone</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_clk_dcd_bypass</name>
                <value>no_bypass</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_enable_odi</name>
                <value>power_down_eye</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_invert_dfe_vref</name>
                <value>no_inversion</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_monitor_bw_sel</name>
                <value>bw_1</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_oc_sa_c0</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_oc_sa_c180</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_phase_steps_64_vs_128</name>
                <value>phase_steps_64</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_phase_steps_sel</name>
                <value>step40</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_power_mode</name>
                <value>mid_power</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_prot_mode</name>
                <value>pcie_gen3_rx</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_sel_oc_en</name>
                <value>off_canc_disable</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_step_ctrl_sel</name>
                <value>dprio_mode</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_v_vert_sel</name>
                <value>plus</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_v_vert_threshold_scaling</name>
                <value>scale_3</value>
              </parameter>
              <parameter>
                <name>pma_rx_odi_vert_threshold</name>
                <value>vert_0</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_link</name>
                <value>sr</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_power_mode</name>
                <value>mid_power</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_prot_mode</name>
                <value>pcie_gen3_rx</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_sd_output_off</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_sd_output_on</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_sd_pdb</name>
                <value>sd_on</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_sd_threshold</name>
                <value>sdlv_3</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_rx_sd_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_speedgrade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_calibration_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_calibration_resistor_value</name>
                <value>res_setting0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_cdr_cp_calibration_en</name>
                <value>cdr_cp_cal_disable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_chgpmp_current_dn_trim</name>
                <value>cp_current_trimming_dn_setting0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_chgpmp_current_up_trim</name>
                <value>cp_current_trimming_up_setting0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_chgpmp_dn_trim_double</name>
                <value>normal_dn_trim_current</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_chgpmp_up_trim_double</name>
                <value>normal_up_trim_current</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_compensation_driver_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_compensation_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_cpen_ctrl</name>
                <value>cp_l0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_dcd_clk_div_ctrl</name>
                <value>dcd_ck_div128</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_dcd_detection_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_dft_sel</name>
                <value>dft_disabled</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_correction_bandwidth</name>
                <value>dcc_bw_12</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_correction_bandwidth_dn</name>
                <value>dcd_bw_dn_0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_correction_mode_ctrl</name>
                <value>dcc_disable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_correction_reference1</name>
                <value>dcc_ref1_3</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_correction_reference2</name>
                <value>dcc_ref2_3</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_correction_reset_n</name>
                <value>reset_n</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_cp_comp_en</name>
                <value>cp_comp_off</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_detector_cp_cal</name>
                <value>dcd_cp_cal_disable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_detector_sa_cal</name>
                <value>dcd_sa_cal_disable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_input_polarity</name>
                <value>dcc_input_pos</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_setting</name>
                <value>dcc_t32</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_duty_cycle_setting_aux</name>
                <value>dcc2_t32</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_enable_idle_tx_channel_support</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_jtag_drv_sel</name>
                <value>drv1</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_jtag_lp</name>
                <value>lp_off</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_link</name>
                <value>sr</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_link_tx</name>
                <value>sr</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_low_power_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_lst</name>
                <value>atb_disabled</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_mcgb_location_for_pcie</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_pm_speed_grade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_power_mode</name>
                <value>mid_power</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_power_rail_eht</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_power_rail_et</name>
                <value>1030</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_pre_emp_sign_1st_post_tap</name>
                <value>fir_post_1t_neg</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_pre_emp_sign_2nd_post_tap</name>
                <value>fir_post_2t_neg</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_pre_emp_sign_pre_tap_1t</name>
                <value>fir_pre_1t_neg</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_pre_emp_sign_pre_tap_2t</name>
                <value>fir_pre_2t_neg</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_prot_mode</name>
                <value>pcie_gen3_tx</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_res_cal_local</name>
                <value>non_local</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_rx_det</name>
                <value>mode_0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_rx_det_output_sel</name>
                <value>rx_det_pcie_out</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_rx_det_pdb</name>
                <value>rx_det_on</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_sense_amp_offset_cal_curr_n</name>
                <value>sa_os_cal_in_0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_sense_amp_offset_cal_curr_p</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_ser_powerdown</name>
                <value>normal_ser_on</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_slew_rate_ctrl</name>
                <value>slew_r5</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_swing_level</name>
                <value>lv</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_term_code</name>
                <value>rterm_code7</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_term_n_tune</name>
                <value>rterm_n0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_term_p_tune</name>
                <value>rterm_p0</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_term_sel</name>
                <value>r_r1</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_tri_driver</name>
                <value>tri_driver_disable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_tx_powerdown</name>
                <value>normal_tx_on</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_dcd_cal</name>
                <value>uc_dcd_cal_off</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_dcd_cal_status</name>
                <value>uc_dcd_cal_notdone</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_gen3</name>
                <value>gen3_off</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_gen4</name>
                <value>gen4_off</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_skew_cal</name>
                <value>uc_skew_cal_off</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_skew_cal_status</name>
                <value>uc_skew_cal_notdone</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_txvod_cal</name>
                <value>uc_tx_vod_cal_off</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_txvod_cal_cont</name>
                <value>uc_tx_vod_cal_cont_off</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_txvod_cal_status</name>
                <value>uc_tx_vod_cal_notdone</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_uc_vcc_setting</name>
                <value>vcc_setting1</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_user_fir_coeff_ctrl_sel</name>
                <value>dynamic_ctl</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_vod_output_swing_ctrl</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_vreg_output</name>
                <value>vccdreg_nominal</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_analog_mode</name>
                <value>user_custom</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_bonding_mode</name>
                <value>x6_xn_bonded</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_calibration_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_clock_divider_ratio</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_datarate</name>
                <value>5000000000 bps</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_datawidth</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_gt_enabled</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_pma_tx_divclk_hz</name>
                <value>500000000</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_prot_mode</name>
                <value>pcie_gen3_tx</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_swing_level</name>
                <value>lv</value>
              </parameter>
              <parameter>
                <name>pma_tx_buf_xtx_path_tx_pll_clk_hz</name>
                <value>2500000000</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_bonding_mode</name>
                <value>x1_non_bonded</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_clk_divtx_deskew</name>
                <value>deskew_delay8</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_control_clk_divtx</name>
                <value>no_dft_control_clkdivtx</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_duty_cycle_correction_mode_ctrl</name>
                <value>dcc_disable</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_prot_mode</name>
                <value>pcie_gen3_tx</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_ser_clk_divtx_user_sel</name>
                <value>divtx_user_off</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_ser_clk_mon</name>
                <value>disable_clk_mon</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_ser_powerdown</name>
                <value>normal_poweron_ser</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>pma_tx_ser_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>protocol_mode</name>
                <value>pipe_g3</value>
              </parameter>
              <parameter>
                <name>rcfg_emb_strm_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>rcfg_enable_avmm_busy_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_file_prefix</name>
                <value>altera_xcvr_native_a10</value>
              </parameter>
              <parameter>
                <name>rcfg_h_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_iface_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_jtag_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_mif_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_multi_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>rcfg_param_labels</name>
                <value>VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,Enable UPI Pipeline Options,Delay1 setting,Delay1 mode,Delay2 setting,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable 'Standard PCS' low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable 'Enhanced PCS' low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable rx_enh_clr_errblk_count port (10GBASE-R),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Intel-recommended Default Setting Rules),Override Intel-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Intel-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination</value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals0</name>
                <value>1_0V,sr,user_mode,pipe_g3,basic,duplex,8,5000,0,0,0,1,0,0,delay1_path0,one_ff_delay,delay2_path0,pma_pcs,Auto,1,2,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,125.000,1000,manual,disabled,3,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,10,0,1,1,0,register_fifo,register_fifo,0,0,0,0,Serialize x4,Deserialize x4,1,1,1,pipe,192892,855683,0,0,600 ppm,0,0,synchronous state machine,10,380,3,16,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,1,1,40,40,0,0,Phase compensation,11,2,0,0,0,0,0,Phase compensation,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10G,0,1,0,0,0,8,0,user_custom,0,0,fir_pre_1t_neg,0,fir_pre_2t_neg,0,fir_post_1t_neg,0,fir_post_2t_neg,0,slew_r7,enable,r_r1,0,s1_mode,stg2_gain7,radp_ctle_acgain_4s_1,radp_ctle_eqz_1s_sel_3,radp_vga_sel_2,radp_dfe_fxtap1_0,radp_dfe_fxtap2_0,radp_dfe_fxtap3_0,radp_dfe_fxtap4_0,radp_dfe_fxtap5_0,radp_dfe_fxtap6_0,radp_dfe_fxtap7_0,radp_dfe_fxtap8_0,radp_dfe_fxtap9_0,radp_dfe_fxtap10_0,radp_dfe_fxtap11_0,r_r1</value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals1</name>
                <value>1_0V,sr,user_mode,basic_std_rm,basic,duplex,8,5000,0,0,0,1,0,0,delay1_path0,one_ff_delay,delay2_path0,pma_pcs,Auto,1,2,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,125.000,1000,manual,disabled,3,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,10,0,0,0,0,register_fifo,register_fifo,0,0,0,0,Serialize x2,Deserialize x2,1,1,1,basic (single width),0,0,0,0,Bypass,0,0,synchronous state machine,10,380,3,16,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,1,1,40,40,0,0,Phase compensation,11,2,0,0,0,0,0,Phase compensation,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10G,0,1,0,0,0,8,0,user_custom,0,0,fir_pre_1t_neg,0,fir_pre_2t_neg,0,fir_post_1t_neg,0,fir_post_2t_neg,0,slew_r7,enable,r_r1,0,s1_mode,stg2_gain7,radp_ctle_acgain_4s_1,radp_ctle_eqz_1s_sel_3,radp_vga_sel_2,radp_dfe_fxtap1_0,radp_dfe_fxtap2_0,radp_dfe_fxtap3_0,radp_dfe_fxtap4_0,radp_dfe_fxtap5_0,radp_dfe_fxtap6_0,radp_dfe_fxtap7_0,radp_dfe_fxtap8_0,radp_dfe_fxtap9_0,radp_dfe_fxtap10_0,radp_dfe_fxtap11_0,r_r1</value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals2</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals3</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals4</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals5</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals6</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals7</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_params</name>
                <value>anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,enable_upi_pipeline_options,pcs_tx_delay1_ctrl,pcs_tx_delay1_data_sel,pcs_tx_delay2_ctrl,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enable_port_rx_enh_clr_errblk_count_c10,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel</value>
              </parameter>
              <parameter>
                <name>rcfg_profile_cnt</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data0</name>
                <value>enable_skp_ports 1 anlg_voltage 1_0V anlg_link sr support_mode user_mode protocol_mode pipe_g3 pma_mode basic duplex_mode duplex channels 8 set_data_rate 5000 rcfg_iface_enable 0 enable_simple_interface 0 enable_split_interface 0 set_enable_calibration 1 enable_parallel_loopback 0 bonded_mode pma_pcs set_pcs_bonding_master Auto tx_pma_clk_div 1 plls 2 pll_select 0 enable_port_tx_analog_reset_ack 0 enable_port_tx_pma_clkout 0 enable_port_tx_pma_div_clkout 0 tx_pma_div_clkout_divider 0 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 enable_port_tx_pma_rxfound 0 enable_port_rx_seriallpbken_tx 0 number_physical_bonding_clocks 1 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 125.000 rx_ppm_detect_threshold 1000 rx_pma_ctle_adaptation_mode manual rx_pma_dfe_adaptation_mode disabled rx_pma_dfe_fixed_taps 3 enable_ports_adaptation 0 enable_port_rx_analog_reset_ack 0 enable_port_rx_pma_clkout 0 enable_port_rx_pma_div_clkout 0 rx_pma_div_clkout_divider 0 enable_port_rx_pma_iqtxrx_clkout 0 enable_port_rx_pma_clkslip 0 enable_port_rx_pma_qpipulldn 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 1 enable_ports_rx_manual_ppm 0 enable_port_rx_signaldetect 0 enable_port_rx_seriallpbken 0 enable_ports_rx_prbs 0 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 1 enable_hard_reset 1 set_hip_cal_en 0 std_tx_pcfifo_mode register_fifo std_rx_pcfifo_mode register_fifo enable_port_tx_std_pcfifo_full 0 enable_port_tx_std_pcfifo_empty 0 enable_port_rx_std_pcfifo_full 0 enable_port_rx_std_pcfifo_empty 0 std_tx_byte_ser_mode {Serialize x4} std_rx_byte_deser_mode {Deserialize x4} std_tx_8b10b_enable 1 std_tx_8b10b_disp_ctrl_enable 1 std_rx_8b10b_enable 1 std_rx_rmfifo_mode pipe std_rx_rmfifo_pattern_n 192892 std_rx_rmfifo_pattern_p 855683 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match {600 ppm} std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode {synchronous state machine} std_rx_word_aligner_pattern_len 10 std_rx_word_aligner_pattern 380 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 16 std_rx_word_aligner_rgnumber 15 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 1 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 1 enable_ports_pipe_hclk 1 enable_ports_pipe_g3_analog 1 enable_ports_pipe_rx_elecidle 1 enable_port_pipe_rx_polarity 1 enh_pcs_pma_width 40 enh_pld_pcs_width 40 enh_low_latency_enable 0 enh_rxtxfifo_double_width 0 enh_txfifo_mode {Phase compensation} enh_txfifo_pfull 11 enh_txfifo_pempty 2 enable_port_tx_enh_fifo_full 0 enable_port_tx_enh_fifo_pfull 0 enable_port_tx_enh_fifo_empty 0 enable_port_tx_enh_fifo_pempty 0 enable_port_tx_enh_fifo_cnt 0 enh_rxfifo_mode {Phase compensation} enh_rxfifo_pfull 23 enh_rxfifo_pempty 2 enh_rxfifo_align_del 0 enh_rxfifo_control_del 0 enable_port_rx_enh_data_valid 0 enable_port_rx_enh_fifo_full 0 enable_port_rx_enh_fifo_pfull 0 enable_port_rx_enh_fifo_empty 0 enable_port_rx_enh_fifo_pempty 0 enable_port_rx_enh_fifo_cnt 0 enable_port_rx_enh_fifo_del 0 enable_port_rx_enh_fifo_insert 0 enable_port_rx_enh_fifo_rd_en 0 enable_port_rx_enh_fifo_align_val 0 enable_port_rx_enh_fifo_align_clr 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_analog_settings 0 anlg_tx_analog_mode user_custom anlg_enable_tx_default_ovr 0 anlg_tx_vod_output_swing_ctrl 0 anlg_tx_pre_emp_sign_pre_tap_1t fir_pre_1t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_1t 0 anlg_tx_pre_emp_sign_pre_tap_2t fir_pre_2t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_2t 0 anlg_tx_pre_emp_sign_1st_post_tap fir_post_1t_neg anlg_tx_pre_emp_switching_ctrl_1st_post_tap 0 anlg_tx_pre_emp_sign_2nd_post_tap fir_post_2t_neg anlg_tx_pre_emp_switching_ctrl_2nd_post_tap 0 anlg_tx_slew_rate_ctrl slew_r7 anlg_tx_compensation_en enable anlg_tx_term_sel r_r1 anlg_enable_rx_default_ovr 0 anlg_rx_one_stage_enable s1_mode anlg_rx_eq_dc_gain_trim stg2_gain7 anlg_rx_adp_ctle_acgain_4s radp_ctle_acgain_4s_1 anlg_rx_adp_ctle_eqz_1s_sel radp_ctle_eqz_1s_sel_3 anlg_rx_adp_vga_sel radp_vga_sel_2 anlg_rx_adp_dfe_fxtap1 radp_dfe_fxtap1_0 anlg_rx_adp_dfe_fxtap2 radp_dfe_fxtap2_0 anlg_rx_adp_dfe_fxtap3 radp_dfe_fxtap3_0 anlg_rx_adp_dfe_fxtap4 radp_dfe_fxtap4_0 anlg_rx_adp_dfe_fxtap5 radp_dfe_fxtap5_0 anlg_rx_adp_dfe_fxtap6 radp_dfe_fxtap6_0 anlg_rx_adp_dfe_fxtap7 radp_dfe_fxtap7_0 anlg_rx_adp_dfe_fxtap8 radp_dfe_fxtap8_0 anlg_rx_adp_dfe_fxtap9 radp_dfe_fxtap9_0 anlg_rx_adp_dfe_fxtap10 radp_dfe_fxtap10_0 anlg_rx_adp_dfe_fxtap11 radp_dfe_fxtap11_0 anlg_rx_term_sel r_r1</value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data1</name>
                <value>enable_skp_ports 1 anlg_voltage 1_0V anlg_link sr support_mode user_mode protocol_mode basic_std_rm pma_mode basic duplex_mode duplex channels 8 set_data_rate 5000 rcfg_iface_enable 0 enable_simple_interface 0 enable_split_interface 0 set_enable_calibration 1 enable_parallel_loopback 0 bonded_mode pma_pcs set_pcs_bonding_master Auto tx_pma_clk_div 1 plls 2 pll_select 0 enable_port_tx_analog_reset_ack 0 enable_port_tx_pma_clkout 0 enable_port_tx_pma_div_clkout 0 tx_pma_div_clkout_divider 0 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 enable_port_tx_pma_rxfound 0 enable_port_rx_seriallpbken_tx 0 number_physical_bonding_clocks 1 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 125.000 rx_ppm_detect_threshold 1000 rx_pma_ctle_adaptation_mode manual rx_pma_dfe_adaptation_mode disabled rx_pma_dfe_fixed_taps 3 enable_ports_adaptation 0 enable_port_rx_analog_reset_ack 0 enable_port_rx_pma_clkout 0 enable_port_rx_pma_div_clkout 0 rx_pma_div_clkout_divider 0 enable_port_rx_pma_iqtxrx_clkout 0 enable_port_rx_pma_clkslip 0 enable_port_rx_pma_qpipulldn 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 1 enable_ports_rx_manual_ppm 0 enable_port_rx_signaldetect 0 enable_port_rx_seriallpbken 0 enable_ports_rx_prbs 0 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 0 enable_hard_reset 0 set_hip_cal_en 0 std_tx_pcfifo_mode register_fifo std_rx_pcfifo_mode register_fifo enable_port_tx_std_pcfifo_full 0 enable_port_tx_std_pcfifo_empty 0 enable_port_rx_std_pcfifo_full 0 enable_port_rx_std_pcfifo_empty 0 std_tx_byte_ser_mode {Serialize x2} std_rx_byte_deser_mode {Deserialize x2} std_tx_8b10b_enable 1 std_tx_8b10b_disp_ctrl_enable 1 std_rx_8b10b_enable 1 std_rx_rmfifo_mode {basic (single width)} std_rx_rmfifo_pattern_n 0 std_rx_rmfifo_pattern_p 0 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match Bypass std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode {synchronous state machine} std_rx_word_aligner_pattern_len 10 std_rx_word_aligner_pattern 380 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 16 std_rx_word_aligner_rgnumber 15 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 1 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 1 enable_ports_pipe_hclk 1 enable_ports_pipe_g3_analog 1 enable_ports_pipe_rx_elecidle 1 enable_port_pipe_rx_polarity 1 enh_pcs_pma_width 40 enh_pld_pcs_width 40 enh_low_latency_enable 0 enh_rxtxfifo_double_width 0 enh_txfifo_mode {Phase compensation} enh_txfifo_pfull 11 enh_txfifo_pempty 2 enable_port_tx_enh_fifo_full 0 enable_port_tx_enh_fifo_pfull 0 enable_port_tx_enh_fifo_empty 0 enable_port_tx_enh_fifo_pempty 0 enable_port_tx_enh_fifo_cnt 0 enh_rxfifo_mode {Phase compensation} enh_rxfifo_pfull 23 enh_rxfifo_pempty 2 enh_rxfifo_align_del 0 enh_rxfifo_control_del 0 enable_port_rx_enh_data_valid 0 enable_port_rx_enh_fifo_full 0 enable_port_rx_enh_fifo_pfull 0 enable_port_rx_enh_fifo_empty 0 enable_port_rx_enh_fifo_pempty 0 enable_port_rx_enh_fifo_cnt 0 enable_port_rx_enh_fifo_del 0 enable_port_rx_enh_fifo_insert 0 enable_port_rx_enh_fifo_rd_en 0 enable_port_rx_enh_fifo_align_val 0 enable_port_rx_enh_fifo_align_clr 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_analog_settings 0 anlg_tx_analog_mode user_custom anlg_enable_tx_default_ovr 0 anlg_tx_vod_output_swing_ctrl 0 anlg_tx_pre_emp_sign_pre_tap_1t fir_pre_1t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_1t 0 anlg_tx_pre_emp_sign_pre_tap_2t fir_pre_2t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_2t 0 anlg_tx_pre_emp_sign_1st_post_tap fir_post_1t_neg anlg_tx_pre_emp_switching_ctrl_1st_post_tap 0 anlg_tx_pre_emp_sign_2nd_post_tap fir_post_2t_neg anlg_tx_pre_emp_switching_ctrl_2nd_post_tap 0 anlg_tx_slew_rate_ctrl slew_r7 anlg_tx_compensation_en enable anlg_tx_term_sel r_r1 anlg_enable_rx_default_ovr 0 anlg_rx_one_stage_enable s1_mode anlg_rx_eq_dc_gain_trim stg2_gain7 anlg_rx_adp_ctle_acgain_4s radp_ctle_acgain_4s_1 anlg_rx_adp_ctle_eqz_1s_sel radp_ctle_eqz_1s_sel_3 anlg_rx_adp_vga_sel radp_vga_sel_2 anlg_rx_adp_dfe_fxtap1 radp_dfe_fxtap1_0 anlg_rx_adp_dfe_fxtap2 radp_dfe_fxtap2_0 anlg_rx_adp_dfe_fxtap3 radp_dfe_fxtap3_0 anlg_rx_adp_dfe_fxtap4 radp_dfe_fxtap4_0 anlg_rx_adp_dfe_fxtap5 radp_dfe_fxtap5_0 anlg_rx_adp_dfe_fxtap6 radp_dfe_fxtap6_0 anlg_rx_adp_dfe_fxtap7 radp_dfe_fxtap7_0 anlg_rx_adp_dfe_fxtap8 radp_dfe_fxtap8_0 anlg_rx_adp_dfe_fxtap9 radp_dfe_fxtap9_0 anlg_rx_adp_dfe_fxtap10 radp_dfe_fxtap10_0 anlg_rx_adp_dfe_fxtap11 radp_dfe_fxtap11_0 anlg_rx_term_sel r_r1</value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data2</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data3</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data4</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data5</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data6</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data7</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_select</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_reduced_files_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_separate_avmm_busy</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_shared</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>rcfg_sv_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rx_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>rx_pma_ctle_adaptation_mode</name>
                <value>one-time</value>
              </parameter>
              <parameter>
                <name>rx_pma_dfe_adaptation_mode</name>
                <value>disabled</value>
              </parameter>
              <parameter>
                <name>rx_pma_dfe_fixed_taps</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>rx_pma_div_clkout_divider</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rx_ppm_detect_threshold</name>
                <value>300</value>
              </parameter>
              <parameter>
                <name>set_capability_reg_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_cdr_refclk_freq</name>
                <value>100.000000</value>
              </parameter>
              <parameter>
                <name>set_csr_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_data_rate</name>
                <value>5000</value>
              </parameter>
              <parameter>
                <name>set_disconnect_analog_resets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_embedded_debug_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_enable_calibration</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_hip_cal_en</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_odi_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_pcs_bonding_master</name>
                <value>Auto</value>
              </parameter>
              <parameter>
                <name>set_prbs_soft_logic_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_rcfg_emb_strm_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_user_identifier</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>sim_reduced_counters</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>std_data_mask_count_multi</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_low_latency_bypass_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_pcs_pma_width</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>std_rx_8b10b_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>std_rx_bitrev_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_rx_byte_deser_mode</name>
                <value>Deserialize x4</value>
              </parameter>
              <parameter>
                <name>std_rx_byterev_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_rx_pcfifo_mode</name>
                <value>register_fifo</value>
              </parameter>
              <parameter>
                <name>std_rx_polinv_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_rx_rmfifo_mode</name>
                <value>pipe</value>
              </parameter>
              <parameter>
                <name>std_rx_rmfifo_pattern_n</name>
                <value>192892</value>
              </parameter>
              <parameter>
                <name>std_rx_rmfifo_pattern_p</name>
                <value>855683</value>
              </parameter>
              <parameter>
                <name>std_rx_word_aligner_fast_sync_status_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_rx_word_aligner_mode</name>
                <value>synchronous state machine</value>
              </parameter>
              <parameter>
                <name>std_rx_word_aligner_pattern</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>std_rx_word_aligner_pattern_len</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>std_rx_word_aligner_renumber</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>std_rx_word_aligner_rgnumber</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>std_rx_word_aligner_rknumber</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>std_rx_word_aligner_rvnumber</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_tx_8b10b_disp_ctrl_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>std_tx_8b10b_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>std_tx_bitrev_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_tx_bitslip_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_tx_byte_ser_mode</name>
                <value>Serialize x4</value>
              </parameter>
              <parameter>
                <name>std_tx_byterev_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>std_tx_pcfifo_mode</name>
                <value>register_fifo</value>
              </parameter>
              <parameter>
                <name>std_tx_polinv_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>support_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>tx_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>tx_pma_clk_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>tx_pma_div_clkout_divider</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>validation_rule_select</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_pcie_a10_hip</className>
            <version>19.1</version>
            <name>phy_g3x8</name>
            <uniqueName>phy_g3x8</uniqueName>
            <fixedName>phy_g3x8</fixedName>
            <nonce>0</nonce>
            <incidentConnections></incidentConnections>
            <path>top_DUT.DUT.phy_g3x8</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">phy_g3x8</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>adme_data_rate</name>
                    <value>5000000000</value>
                  </parameter>
                  <parameter>
                    <name>adme_pma_mode</name>
                    <value>basic</value>
                  </parameter>
                  <parameter>
                    <name>adme_prot_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>adme_tx_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>anlg_enable_rx_default_ovr</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_enable_tx_default_ovr</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_link</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_ctle_acgain_4s</name>
                    <value>radp_ctle_acgain_4s_1</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_ctle_eqz_1s_sel</name>
                    <value>radp_ctle_eqz_1s_sel_3</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap1</name>
                    <value>radp_dfe_fxtap1_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap10</name>
                    <value>radp_dfe_fxtap10_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap11</name>
                    <value>radp_dfe_fxtap11_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap2</name>
                    <value>radp_dfe_fxtap2_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap3</name>
                    <value>radp_dfe_fxtap3_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap4</name>
                    <value>radp_dfe_fxtap4_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap5</name>
                    <value>radp_dfe_fxtap5_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap6</name>
                    <value>radp_dfe_fxtap6_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap7</name>
                    <value>radp_dfe_fxtap7_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap8</name>
                    <value>radp_dfe_fxtap8_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap9</name>
                    <value>radp_dfe_fxtap9_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_vga_sel</name>
                    <value>radp_vga_sel_2</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_eq_dc_gain_trim</name>
                    <value>stg2_gain7</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_one_stage_enable</name>
                    <value>s1_mode</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_term_sel</name>
                    <value>r_r1</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_compensation_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_sign_1st_post_tap</name>
                    <value>fir_post_1t_neg</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_sign_2nd_post_tap</name>
                    <value>fir_post_2t_neg</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_sign_pre_tap_1t</name>
                    <value>fir_pre_1t_neg</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_sign_pre_tap_2t</name>
                    <value>fir_pre_2t_neg</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_switching_ctrl_1st_post_tap</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_switching_ctrl_2nd_post_tap</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_switching_ctrl_pre_tap_1t</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_switching_ctrl_pre_tap_2t</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_slew_rate_ctrl</name>
                    <value>slew_r7</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_term_sel</name>
                    <value>r_r1</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_vod_output_swing_ctrl</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_voltage</name>
                    <value>1_0V</value>
                  </parameter>
                  <parameter>
                    <name>base_device</name>
                    <value>NIGHTFURY5</value>
                  </parameter>
                  <parameter>
                    <name>bonded_mode</name>
                    <value>pma_pcs</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_atb_select_control</name>
                    <value>atb_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_auto_reset_on</name>
                    <value>auto_reset_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_bandwidth_range_high</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_bandwidth_range_low</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_bbpd_data_pattern_filter_select</name>
                    <value>bbpd_data_pat_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_bw_sel</name>
                    <value>medium</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cal_vco_count_length</name>
                    <value>sel_8b_count</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cdr_odi_select</name>
                    <value>sel_cdr</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cdr_phaselock_mode</name>
                    <value>no_ignore_lock</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cdr_powerdown_mode</name>
                    <value>power_up</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cgb_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_dn_pd</name>
                    <value>cp_current_pd_dn_setting4</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_dn_trim</name>
                    <value>cp_current_trimming_dn_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_pd</name>
                    <value>cp_current_pd_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_pfd</name>
                    <value>cp_current_pfd_setting1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_up_pd</name>
                    <value>cp_current_pd_up_setting4</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_up_trim</name>
                    <value>cp_current_trimming_up_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_dn_pd_trim_double</name>
                    <value>normal_dn_trim_current</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_replicate</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_testmode</name>
                    <value>cp_test_disable</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_up_pd_trim_double</name>
                    <value>normal_up_trim_current</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_vccreg</name>
                    <value>vreg_fw0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_clklow_mux_select</name>
                    <value>clklow_mux_cdr_fbclk</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_diag_loopback_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_disable_up_dn</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_enable_idle_rx_channel_support</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_cmu_out_freq</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_m_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_pfd</name>
                    <value>350000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_ref</name>
                    <value>800000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_vco</name>
                    <value>14150000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_min_gt_channel</name>
                    <value>8700000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_min_pfd</name>
                    <value>50000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_min_ref</name>
                    <value>50000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_min_vco</name>
                    <value>4900000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_fb_select</name>
                    <value>direct_fb</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_fref_clklow_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_fref_mux_select</name>
                    <value>fref_mux_cdr_refclk</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_gpon_lck2ref_control</name>
                    <value>gpon_lck2ref_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_iqclk_mux_sel</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_is_cascaded_pll</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lck2ref_delay_control</name>
                    <value>lck2ref_delay_2</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lf_resistor_pd</name>
                    <value>lf_pd_setting3</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lf_resistor_pfd</name>
                    <value>lf_pfd_setting3</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lf_ripple_cap</name>
                    <value>lf_no_ripple</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_loop_filter_bias_select</name>
                    <value>lpflt_bias_7</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_loopback_mode</name>
                    <value>loopback_disabled</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lpd_counter</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lpfd_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_ltd_ltr_micro_controller_select</name>
                    <value>ltd_ltr_pcs</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_m_counter</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_n_counter_scratch</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_output_clock_frequency</name>
                    <value>2500000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pcie_gen</name>
                    <value>pcie_gen3_100mhzref</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pd_fastlock_mode</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pd_l_counter</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pfd_l_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pm_speed_grade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pma_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_position</name>
                    <value>position_unknown</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_primary_use</name>
                    <value>cdr</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_prot_mode</name>
                    <value>pcie_gen3_rx</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_reference_clock_frequency</name>
                    <value>100000000 hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_requires_gt_capable_channel</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_reverse_serial_loopback</name>
                    <value>no_loopback</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_input_freq_range</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_v2i_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_vco_reset</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_vco_speed</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_vco_speed_fix</name>
                    <value>117</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_vco_speed_pciegen3</name>
                    <value>cdr_vco_max_speedbin_pciegen3</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_side</name>
                    <value>side_unknown</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_top_or_bottom</name>
                    <value>tb_unknown</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_tx_pll_prot_mode</name>
                    <value>txpll_unused</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_txpll_hclk_driver_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_uc_cru_rstb</name>
                    <value>cdr_lf_reset_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_uc_ro_cal</name>
                    <value>uc_ro_cal_on</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_uc_ro_cal_status</name>
                    <value>uc_ro_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_vco_freq</name>
                    <value>5000000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_vco_overrange_voltage</name>
                    <value>vco_overrange_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_vco_underrange_voltage</name>
                    <value>vco_underange_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_refclk_cnt</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_refclk_select</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>channels</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>data_rate_bps</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>datapath_select</name>
                    <value>Standard</value>
                  </parameter>
                  <parameter>
                    <name>dbg_capability_reg_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_ctrl_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_embedded_debug_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_odi_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_prbs_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_stat_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_user_identifier</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>design_environment</name>
                    <value>NATIVE</value>
                  </parameter>
                  <parameter>
                    <name>device</name>
                    <value>Unknown</value>
                  </parameter>
                  <parameter>
                    <name>device_family</name>
                    <value>Arria 10</value>
                  </parameter>
                  <parameter>
                    <name>device_revision</name>
                    <value>20nm5</value>
                  </parameter>
                  <parameter>
                    <name>disable_continuous_dfe</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>display_std_rx_pld_pcs_width</name>
                    <value>32</value>
                  </parameter>
                  <parameter>
                    <name>display_std_tx_pld_pcs_width</name>
                    <value>32</value>
                  </parameter>
                  <parameter>
                    <name>duplex_mode</name>
                    <value>duplex</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_avmm_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_upi_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_analog_resets</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_analog_settings</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_calibration</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_debug_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_enh</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_hard_reset</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_hip</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_odi_accelerator</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_parallel_loopback</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_pcie_data_mask_option</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_pcie_dfe_ip</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>enable_pcs_dir</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_physical_bonding_clocks</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_krfec_rx_enh_frame</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_krfec_rx_enh_frame_diag_status</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_krfec_tx_enh_frame</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_pipe_rx_polarity</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_analog_reset_ack</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_bitslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_blk_lock</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_clr_errblk_count</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_clr_errblk_count_c10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_crc32_err</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_data_valid</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_align_clr</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_align_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_del</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_insert</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_pempty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_pfull</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_rd_en</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_frame</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_frame_diag_status</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_frame_lock</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_highber</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_highber_clr_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_is_lockedtodata</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_is_lockedtoref</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_clkslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_div_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_iqtxrx_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_qpipulldn</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_polinv</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_seriallpbken</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_seriallpbken_tx</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_signaldetect</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_bitrev_ena</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_bitslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_bitslipboundarysel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_byterev_ena</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_pcfifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_pcfifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_rmfifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_rmfifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_signaldetect</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_wa_a1a2size</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_wa_patternalign</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_analog_reset_ack</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_bitslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_pempty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_pfull</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_frame</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_frame_burst_en</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_frame_diag_status</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_div_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_elecidle</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_iqtxrx_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_qpipulldn</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_qpipullup</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_rxfound</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_txdetectrx</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_polinv</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_std_bitslipboundarysel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_std_pcfifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_std_pcfifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_adaptation</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_pipe_g3_analog</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_pipe_hclk</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_pipe_rx_elecidle</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_pipe_sw</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_rx_manual_cdr_mode</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_rx_manual_ppm</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_rx_prbs</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_reset_sequence</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_simple_interface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_skp_ports</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_split_interface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_std</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_transparent_pcs</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_upi_pipeline_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_low_latency_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_pcs_pma_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>enh_pld_pcs_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_64b66b_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_bitslip_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_blksync_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_crcchk_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_descram_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_dispchk_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_frmsync_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_frmsync_mfrm_length</name>
                    <value>2048</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_krfec_err_mark_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_krfec_err_mark_type</name>
                    <value>10G</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_polinv_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_align_del</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_control_del</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_mode</name>
                    <value>Phase compensation</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_pempty</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_pfull</name>
                    <value>23</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxtxfifo_double_width</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_64b66b_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_bitslip_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_crcerr_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_crcgen_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_dispgen_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_frmgen_burst_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_frmgen_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_frmgen_mfrm_length</name>
                    <value>2048</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_krfec_burst_err_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_krfec_burst_err_len</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_polinv_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_randomdispbit_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_scram_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_scram_seed</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_sh_err</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_txfifo_mode</name>
                    <value>Phase compensation</value>
                  </parameter>
                  <parameter>
                    <name>enh_txfifo_pempty</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>enh_txfifo_pfull</name>
                    <value>11</value>
                  </parameter>
                  <parameter>
                    <name>generate_add_hdl_instance_example</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>generate_docs</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hip_cal_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_advanced_user_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_align_del</name>
                    <value>align_del_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_ber_bit_err_total_cnt</name>
                    <value>bit_err_total_cnt_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_ber_clken</name>
                    <value>ber_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_ber_xus_timer_window</name>
                    <value>19530</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_bitslip_mode</name>
                    <value>bitslip_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_bitslip_type</name>
                    <value>bitslip_comb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_bitslip_wait_cnt</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_bitslip_wait_type</name>
                    <value>bitslip_cnt</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_bypass</name>
                    <value>blksync_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_clken</name>
                    <value>blksync_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt</name>
                    <value>enum_invalid_sh_cnt_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock</name>
                    <value>knum_sh_cnt_postlock_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock</name>
                    <value>knum_sh_cnt_prelock_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_pipeln</name>
                    <value>blksync_pipeln_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_clr_errblk_cnt_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_control_del</name>
                    <value>control_del_none</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcchk_bypass</name>
                    <value>crcchk_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcchk_clken</name>
                    <value>crcchk_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcchk_inv</name>
                    <value>crcchk_inv_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcchk_pipeln</name>
                    <value>crcchk_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcflag_pipeln</name>
                    <value>crcflag_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_ctrl_bit_reverse</name>
                    <value>ctrl_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_data_bit_reverse</name>
                    <value>data_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dec64b66b_clken</name>
                    <value>dec64b66b_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass</name>
                    <value>dec_64b66b_rxsm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_descrm_bypass</name>
                    <value>descrm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_descrm_clken</name>
                    <value>descrm_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_descrm_mode</name>
                    <value>async</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_descrm_pipeln</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dft_clk_out_sel</name>
                    <value>rx_master_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dis_signal_ok</name>
                    <value>dis_signal_ok_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dispchk_bypass</name>
                    <value>dispchk_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_empty_flag_type</name>
                    <value>empty_rd_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fast_path</name>
                    <value>fast_path_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fec_clken</name>
                    <value>fec_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fec_enable</name>
                    <value>fec_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fifo_double_read</name>
                    <value>fifo_double_read_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fifo_stop_rd</name>
                    <value>n_rd_empty</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fifo_stop_wr</name>
                    <value>n_wr_full</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_force_align</name>
                    <value>force_align_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_bypass</name>
                    <value>frmsync_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_clken</name>
                    <value>frmsync_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_enum_scrm</name>
                    <value>enum_scrm_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_enum_sync</name>
                    <value>enum_sync_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_flag_type</name>
                    <value>location_only</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_knum_sync</name>
                    <value>knum_sync_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_mfrm_length</name>
                    <value>2048</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_pipeln</name>
                    <value>frmsync_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_full_flag_type</name>
                    <value>full_wr_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_gb_rx_idwidth</name>
                    <value>width_64</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_gb_rx_odwidth</name>
                    <value>width_64</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_gbexp_clken</name>
                    <value>gbexp_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_low_latency_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_lpbk_mode</name>
                    <value>lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_master_clk_sel</name>
                    <value>master_rx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_pempty_flag_type</name>
                    <value>pempty_rd_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_pfull_flag_type</name>
                    <value>pfull_wr_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_phcomp_rd_del</name>
                    <value>phcomp_rd_del2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_pld_if_type</name>
                    <value>fifo</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_prot_mode</name>
                    <value>disable_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rand_clken</name>
                    <value>rand_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rd_clk_sel</name>
                    <value>rd_rx_pld_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rdfifo_clken</name>
                    <value>rdfifo_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_fifo_write_ctrl</name>
                    <value>blklock_stops</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_scrm_width</name>
                    <value>bit64</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_sh_location</name>
                    <value>msb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_signal_ok_sel</name>
                    <value>synchronized_ver</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_sm_bypass</name>
                    <value>rx_sm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_sm_hiber</name>
                    <value>rx_sm_hiber_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_sm_pipeln</name>
                    <value>rx_sm_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_testbus_sel</name>
                    <value>rx_fifo_testbus1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_true_b2b</name>
                    <value>b2b</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_empty</name>
                    <value>empty_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_full</name>
                    <value>full_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_mode</name>
                    <value>phase_comp</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_pempty</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_pfull</name>
                    <value>23</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_stretch_num_stages</name>
                    <value>zero_stage</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_test_mode</name>
                    <value>test_off</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_wrfifo_clken</name>
                    <value>wrfifo_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_advanced_user_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_bitslip_en</name>
                    <value>bitslip_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_bonding_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_bonding_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_comp_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_compin_sel</name>
                    <value>compin_master</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_crcgen_bypass</name>
                    <value>crcgen_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_crcgen_clken</name>
                    <value>crcgen_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_crcgen_err</name>
                    <value>crcgen_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_crcgen_inv</name>
                    <value>crcgen_inv_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_ctrl_bit_reverse</name>
                    <value>ctrl_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_ctrl_plane_bonding</name>
                    <value>individual</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_data_bit_reverse</name>
                    <value>data_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dft_clk_out_sel</name>
                    <value>tx_master_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dispgen_bypass</name>
                    <value>dispgen_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dispgen_clken</name>
                    <value>dispgen_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dispgen_err</name>
                    <value>dispgen_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dispgen_pipeln</name>
                    <value>dispgen_pipeln_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_distdwn_bypass_pipeln</name>
                    <value>distdwn_bypass_pipeln_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_distdwn_master</name>
                    <value>distdwn_master_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_distup_bypass_pipeln</name>
                    <value>distup_bypass_pipeln_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_distup_master</name>
                    <value>distup_master_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dv_bond</name>
                    <value>dv_bond_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_empty_flag_type</name>
                    <value>empty_rd_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_enc64b66b_txsm_clken</name>
                    <value>enc64b66b_txsm_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_enc_64b66b_txsm_bypass</name>
                    <value>enc_64b66b_txsm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fastpath</name>
                    <value>fastpath_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fec_clken</name>
                    <value>fec_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fec_enable</name>
                    <value>fec_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fifo_double_write</name>
                    <value>fifo_double_write_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fifo_reg_fast</name>
                    <value>fifo_reg_fast_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fifo_stop_rd</name>
                    <value>rd_empty</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fifo_stop_wr</name>
                    <value>n_wr_full</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_burst</name>
                    <value>frmgen_burst_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_bypass</name>
                    <value>frmgen_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_clken</name>
                    <value>frmgen_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_mfrm_length</name>
                    <value>2048</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_pipeln</name>
                    <value>frmgen_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_pyld_ins</name>
                    <value>frmgen_pyld_ins_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_wordslip</name>
                    <value>frmgen_wordslip_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_full_flag_type</name>
                    <value>full_wr_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_gb_pipeln_bypass</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_gb_tx_idwidth</name>
                    <value>width_64</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_gb_tx_odwidth</name>
                    <value>width_64</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_gbred_clken</name>
                    <value>gbred_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_indv</name>
                    <value>indv_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_low_latency_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_master_clk_sel</name>
                    <value>master_tx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pempty_flag_type</name>
                    <value>pempty_rd_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pfull_flag_type</name>
                    <value>pfull_wr_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_phcomp_rd_del</name>
                    <value>phcomp_rd_del2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pld_if_type</name>
                    <value>fifo</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_prot_mode</name>
                    <value>disable_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pseudo_random</name>
                    <value>all_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pseudo_seed_a</name>
                    <value>288230376151711743</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pseudo_seed_b</name>
                    <value>288230376151711743</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_random_disp</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_rdfifo_clken</name>
                    <value>rdfifo_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_scrm_bypass</name>
                    <value>scrm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_scrm_clken</name>
                    <value>scrm_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_scrm_mode</name>
                    <value>async</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_scrm_pipeln</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_sh_err</name>
                    <value>sh_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_sop_mark</name>
                    <value>sop_mark_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_stretch_num_stages</name>
                    <value>zero_stage</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_test_mode</name>
                    <value>test_off</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_scrm_err</name>
                    <value>scrm_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_scrm_width</name>
                    <value>bit64</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_sh_location</name>
                    <value>msb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_sm_bypass</name>
                    <value>tx_sm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_sm_pipeln</name>
                    <value>tx_sm_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_testbus_sel</name>
                    <value>tx_fifo_testbus1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_empty</name>
                    <value>empty_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_full</name>
                    <value>full_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_mode</name>
                    <value>phase_comp</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_pempty</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_pfull</name>
                    <value>11</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_wr_clk_sel</name>
                    <value>wr_tx_pld_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_wrfifo_clken</name>
                    <value>wrfifo_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_auto_error_replacement</name>
                    <value>en_err_replace</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_auto_speed_nego</name>
                    <value>en_asn_g2_freq_scal</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_bit_reversal</name>
                    <value>dis_bit_reversal</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_bonding_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_bonding_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_bypass_pipeline_reg</name>
                    <value>dis_bypass_pipeline</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_byte_deserializer</name>
                    <value>en_bds_by_4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask</name>
                    <value>en_rxvalid_mask</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clkcmp_pattern_n</name>
                    <value>192892</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clkcmp_pattern_p</name>
                    <value>855683</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_bds_dec_asn</name>
                    <value>dis_bds_dec_asn_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_cdr_eidle</name>
                    <value>dis_cdr_eidle_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk</name>
                    <value>en_dw_pc_wrclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_dw_rm_rd</name>
                    <value>en_dw_rm_rdclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_dw_rm_wr</name>
                    <value>en_dw_rm_wrclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_dw_wa</name>
                    <value>en_dw_wa_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_pc_rdclk</name>
                    <value>dis_pc_rdclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk</name>
                    <value>dis_sw_pc_wrclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_sw_rm_rd</name>
                    <value>dis_sw_rm_rdclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_sw_rm_wr</name>
                    <value>dis_sw_rm_wrclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_sw_wa</name>
                    <value>dis_sw_wa_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_observation_in_pld_core</name>
                    <value>internal_sw_wa_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_ctrl_plane_bonding_compensation</name>
                    <value>en_compensation</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_ctrl_plane_bonding_consumption</name>
                    <value>bundled_master</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_ctrl_plane_bonding_distribution</name>
                    <value>master_chnl_distr</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_eidle_entry_eios</name>
                    <value>dis_eidle_eios</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_eidle_entry_iei</name>
                    <value>dis_eidle_iei</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_eidle_entry_sd</name>
                    <value>en_eidle_sd</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_eightb_tenb_decoder</name>
                    <value>en_8b10b_ibm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_err_flags_sel</name>
                    <value>err_flags_wa</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_fixed_pat_det</name>
                    <value>dis_fixed_patdet</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_fixed_pat_num</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_force_signal_detect</name>
                    <value>en_force_signal_detect</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_gen3_clk_en</name>
                    <value>enable_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_gen3_rx_clk_sel</name>
                    <value>rcvd_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_gen3_tx_clk_sel</name>
                    <value>tx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_hip_mode</name>
                    <value>en_hip</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_ibm_invalid_code</name>
                    <value>dis_ibm_invalid_code</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_invalid_code_flag_only</name>
                    <value>dis_invalid_code_only</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_pad_or_edb_error_replace</name>
                    <value>replace_edb_dynamic</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_pcs_bypass</name>
                    <value>dis_pcs_bypass</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_phase_comp_rdptr</name>
                    <value>disable_rdptr</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_phase_compensation_fifo</name>
                    <value>register_fifo</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_pipe_if_enable</name>
                    <value>en_pipe3_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_pma_dw</name>
                    <value>ten_bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_polinv_8b10b_dec</name>
                    <value>en_polinv_8b10b_dec</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_prot_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match</name>
                    <value>pipe_rm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_del_thres</name>
                    <value>pipe_rm_del_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_empty_thres</name>
                    <value>pipe_rm_empty_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_full_thres</name>
                    <value>pipe_rm_full_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_ins_thres</name>
                    <value>pipe_rm_ins_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_start_thres</name>
                    <value>pipe_rm_start_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_clk2</name>
                    <value>tx_pma_clock_clk2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_clk_free_running</name>
                    <value>en_rx_clk_free_run</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_pcs_urst</name>
                    <value>en_rx_pcs_urst</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_rcvd_clk</name>
                    <value>rcvd_clk_rcvd_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_rd_clk</name>
                    <value>rx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_refclk</name>
                    <value>dis_refclk_sel</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_wr_clk</name>
                    <value>txfifo_rd_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_symbol_swap</name>
                    <value>dis_symbol_swap</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_sync_sm_idle_eios</name>
                    <value>en_syncsm_idle</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_test_bus_sel</name>
                    <value>tx_testbus</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_tx_rx_parallel_loopback</name>
                    <value>dis_plpbk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_boundary_lock_ctrl</name>
                    <value>sync_sm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_clk_slip_spacing</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_det_latency_sync_status_beh</name>
                    <value>dont_care_assert_sync</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_disp_err_flag</name>
                    <value>en_disp_err_flag</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_kchar</name>
                    <value>dis_kchar</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_pd</name>
                    <value>wa_pd_10</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_pd_data</name>
                    <value>380</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_pd_polarity</name>
                    <value>dont_care_both_pol</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_pld_controlled</name>
                    <value>dis_pld_ctrl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_renumber_data</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_rgnumber_data</name>
                    <value>15</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_rknumber_data</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_rosnumber_data</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_rvnumber_data</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_sync_sm_ctrl</name>
                    <value>pipe_sync_sm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wait_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_auto_speed_nego_gen2</name>
                    <value>dis_asn_g2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_bit_reversal</name>
                    <value>dis_bit_reversal</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_bonding_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_bonding_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_bypass_pipeline_reg</name>
                    <value>dis_bypass_pipeline</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_byte_serializer</name>
                    <value>en_bs_by_4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_gate_bs_enc</name>
                    <value>dis_bs_enc_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_gate_dw_fifowr</name>
                    <value>en_dw_fifowr_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_gate_fiford</name>
                    <value>dis_fiford_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_gate_sw_fifowr</name>
                    <value>dis_sw_fifowr_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_observation_in_pld_core</name>
                    <value>internal_refclk_b</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_ctrl_plane_bonding_compensation</name>
                    <value>en_compensation</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_ctrl_plane_bonding_consumption</name>
                    <value>bundled_master</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_ctrl_plane_bonding_distribution</name>
                    <value>master_chnl_distr</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_data_selection_8b10b_encoder_input</name>
                    <value>normal_data_path</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_dynamic_clk_switch</name>
                    <value>en_dyn_clk_switch</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_eightb_tenb_disp_ctrl</name>
                    <value>en_disp_ctrl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_eightb_tenb_encoder</name>
                    <value>en_8b10b_ibm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_force_echar</name>
                    <value>dis_force_echar</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_force_kchar</name>
                    <value>dis_force_kchar</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_gen3_tx_clk_sel</name>
                    <value>tx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel</name>
                    <value>func_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_hip_mode</name>
                    <value>en_hip</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_pcs_bypass</name>
                    <value>dis_pcs_bypass</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_phase_comp_rdptr</name>
                    <value>disable_rdptr</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_phase_compensation_fifo</name>
                    <value>register_fifo</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_phfifo_write_clk_sel</name>
                    <value>tx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_pma_dw</name>
                    <value>ten_bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_prot_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_refclk_b_clk_sel</name>
                    <value>tx_pma_clock</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_revloop_back_rm</name>
                    <value>en_rev_loopback_rx_rm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_symbol_swap</name>
                    <value>dis_symbol_swap</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_tx_bitslip</name>
                    <value>dis_tx_bitslip</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_tx_compliance_controlled_disparity</name>
                    <value>en_txcompliance_pipe3p0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_tx_fast_pld_reg</name>
                    <value>dis_tx_fast_pld_reg</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_txclk_freerun</name>
                    <value>en_freerun_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_txpcs_urst</name>
                    <value>en_txpcs_urst</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_asn_clk_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_asn_enable</name>
                    <value>en_asn</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_block_sel</name>
                    <value>pcie_gen3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_early_eios</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_pcie_switch</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_pma_ltr</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_pma_sw_done</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_ppm_lock</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_txdetectrx</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cdr_control</name>
                    <value>en_cdr_ctrl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cid_enable</name>
                    <value>en_cid_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cp_cons_sel</name>
                    <value>cp_cons_master</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cp_dwn_mstr</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cp_up_mstr</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ctrl_plane_bonding</name>
                    <value>ctrl_master</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_data_mask_count</name>
                    <value>2500</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_data_mask_count_multi</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_dft_observation_clock_selection</name>
                    <value>dft_clk_obsrv_tx0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_early_eios_counter</name>
                    <value>50</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_force_freqdet</name>
                    <value>force_freqdet_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_free_run_clk_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ignore_sigdet_g23</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pc_en_counter</name>
                    <value>55</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pc_rst_counter</name>
                    <value>23</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pcie_hip_mode</name>
                    <value>hip_enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ph_fifo_reg_mode</name>
                    <value>phfifo_reg_mode_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_phfifo_flush_wait</name>
                    <value>36</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pipe_if_g3pcs</name>
                    <value>pipe_if_g3pcs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pma_done_counter</name>
                    <value>175000</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pma_if_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pma_if_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_cnt_rst</name>
                    <value>ppm_cnt_rst_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_deassert_early</name>
                    <value>deassert_early_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_det_buckets</name>
                    <value>ppm_300_bucket</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_gen1_2_cnt</name>
                    <value>cnt_32k</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_post_eidle_delay</name>
                    <value>cnt_200_cycles</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppmsel</name>
                    <value>ppmsel_300</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_prot_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_rxvalid_mask</name>
                    <value>rxvalid_mask_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_sigdet_wait_counter</name>
                    <value>2500</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_sigdet_wait_counter_multi</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_sim_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_testout_sel</name>
                    <value>asn_test</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_wait_clk_on_off_timer</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_wait_pipe_synchronizing</name>
                    <value>23</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_wait_send_syncp_fbkp</name>
                    <value>250</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_dft_clk_out_en</name>
                    <value>dft_clk_out_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_dft_clk_out_sel</name>
                    <value>teng_rx_dft_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_hrdrstctrl_en</name>
                    <value>hrst_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_pcs_testbus_block_sel</name>
                    <value>pma_if</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_rx_pcs_double_read_mode</name>
                    <value>double_read_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_rx_pcs_prot_mode</name>
                    <value>non_teng_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_tx_pcs_double_write_mode</name>
                    <value>double_write_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_tx_pcs_prot_mode</name>
                    <value>non_teng_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_block_sync</name>
                    <value>enable_block_sync</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_block_sync_sm</name>
                    <value>enable_blk_sync_sm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_lpbk_force</name>
                    <value>lpbk_frce_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_mode</name>
                    <value>gen3_func</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rate_match_fifo</name>
                    <value>enable_rm_fifo_600ppm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rate_match_fifo_latency</name>
                    <value>regular_latency</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_reverse_lpbk</name>
                    <value>rev_lpbk_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_b4gb_par_lpbk</name>
                    <value>b4gb_par_lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_force_balign</name>
                    <value>en_force_balign</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_ins_del_one_skip</name>
                    <value>ins_del_one_skip_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_num_fixed_pat</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_test_out_sel</name>
                    <value>rx_test_out0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_mode</name>
                    <value>gen3_func</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_reverse_lpbk</name>
                    <value>rev_lpbk_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_tx_bitslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_tx_gbox_byp</name>
                    <value>enable_gbox</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_blksync_cor_en</name>
                    <value>detect</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_bypass_gb</name>
                    <value>bypass_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_clr_ctrl</name>
                    <value>both_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_ctrl_bit_reverse</name>
                    <value>ctrl_bit_reverse_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_data_bit_reverse</name>
                    <value>data_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_dv_start</name>
                    <value>with_blklock</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_err_mark_type</name>
                    <value>err_mark_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_error_marking_en</name>
                    <value>err_mark_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_low_latency_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_lpbk_mode</name>
                    <value>lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_parity_invalid_enum</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_parity_valid_num</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_blksync</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_descrm</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errcorrect</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errtrap_ind</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errtrap_lfsr</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errtrap_loc</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errtrap_pat</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_gearbox</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_syndrm</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_trans_dec</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_prot_mode</name>
                    <value>disable_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_receive_order</name>
                    <value>receive_lsb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_rx_testbus_sel</name>
                    <value>overall</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_signal_ok_en</name>
                    <value>sig_ok_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_burst_err</name>
                    <value>burst_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_burst_err_len</name>
                    <value>burst_err_len1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_ctrl_bit_reverse</name>
                    <value>ctrl_bit_reverse_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_data_bit_reverse</name>
                    <value>data_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_enc_frame_query</name>
                    <value>enc_query_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_low_latency_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_pipeln_encoder</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_pipeln_scrambler</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_prot_mode</name>
                    <value>disable_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_transcode_err</name>
                    <value>trans_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_transmit_order</name>
                    <value>transmit_lsb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_tx_testbus_sel</name>
                    <value>overall</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_elec_idle_delay_val</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_error_replace_pad</name>
                    <value>replace_edb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_hip_mode</name>
                    <value>en_hip</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_ind_error_reporting</name>
                    <value>dis_ind_error_reporting</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_phystatus_delay_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_phystatus_rst_toggle</name>
                    <value>dis_phystatus_rst_toggle</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_pipe_byte_de_serializer_en</name>
                    <value>dont_care_bds</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_prot_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_a_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_b_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_c_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_d_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_e_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_a_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_b_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_c_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_d_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_e_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rx_pipe_enable</name>
                    <value>en_pipe3_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rxdetect_bypass</name>
                    <value>dis_rxdetect_bypass</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_tx_pipe_enable</name>
                    <value>en_pipe3_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_txswing</name>
                    <value>dis_txswing</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_rx_detection_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_rx_preset</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_rx_preset_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_tx_coefficent</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_tx_coefficent_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_elecidle_delay_g3</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_ind_error_reporting</name>
                    <value>dis_ind_error_reporting</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_phy_status_delay_g12</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_phy_status_delay_g3</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_phystatus_rst_toggle_g12</name>
                    <value>dis_phystatus_rst_toggle</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_phystatus_rst_toggle_g3</name>
                    <value>dis_phystatus_rst_toggle_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_rate_match_pad_insertion</name>
                    <value>dis_rm_fifo_pad_ins</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_test_out_sel</name>
                    <value>disable_test_out</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_block_sel</name>
                    <value>eight_g_pcs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_clkslip_sel</name>
                    <value>pld</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_master_clk_sel</name>
                    <value>master_rx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_pldif_datawidth_mode</name>
                    <value>pldif_data_10bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_pma_dw_rx</name>
                    <value>pcie_g3_dyn_dw_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_pma_if_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_pma_if_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_prbs9_dwidth</name>
                    <value>prbs9_64b</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_prbs_clken</name>
                    <value>prbs_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_prbs_ver</name>
                    <value>prbs_off</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_prot_mode_rx</name>
                    <value>eightg_g3_pcie_g3_hip_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion</name>
                    <value>rx_dyn_polinv_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_lpbk_en</name>
                    <value>lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok</name>
                    <value>force_sig_ok</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_prbs_mask</name>
                    <value>prbsmask128</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_prbs_mode</name>
                    <value>teng_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel</name>
                    <value>sel_sig_det</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_static_polarity_inversion</name>
                    <value>rx_stat_polinv_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en</name>
                    <value>uhsif_lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx</name>
                    <value>individual_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx</name>
                    <value>fifo_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx</name>
                    <value>pma_64b_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx</name>
                    <value>disabled_prot_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx</name>
                    <value>single_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode</name>
                    <value>rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx</name>
                    <value>ctrl_master_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx</name>
                    <value>reg_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_hip_mode</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx</name>
                    <value>pma_10b_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx</name>
                    <value>pipe_g3_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx</name>
                    <value>ctrl_master_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_func_mode</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_hip_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage</name>
                    <value>standard</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk</name>
                    <value>pma_rx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx</name>
                    <value>reg_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx</name>
                    <value>pcie_g3_dyn_dw_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz</name>
                    <value>500000000</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx</name>
                    <value>pcie_g3_capable_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx</name>
                    <value>single_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_speed_grade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx</name>
                    <value>non_teng_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx</name>
                    <value>single_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_fifo_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_g3_prot_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_g3_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx</name>
                    <value>disabled_prot_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode</name>
                    <value>tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx</name>
                    <value>eightg_and_g3_reg_mode_hip_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pldif_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx</name>
                    <value>pcie_g3_dyn_dw_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx</name>
                    <value>eightg_g3_pcie_g3_hip_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_block_sel</name>
                    <value>eightg</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel</name>
                    <value>eightg_clk_out</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_sel</name>
                    <value>pcs_rx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en</name>
                    <value>hip_rx_enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_output_sel</name>
                    <value>teng_output</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_bypass_pma_txelecidle</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_master_clk_sel</name>
                    <value>master_tx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pldif_datawidth_mode</name>
                    <value>pldif_data_10bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pma_dw_tx</name>
                    <value>pcie_g3_dyn_dw_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pma_if_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pmagate_en</name>
                    <value>pmagate_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_prbs9_dwidth</name>
                    <value>prbs9_64b</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_prbs_clken</name>
                    <value>prbs_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_prbs_gen_pat</name>
                    <value>prbs_gen_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_prot_mode_tx</name>
                    <value>eightg_g3_pcie_g3_hip_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_sq_wave_num</name>
                    <value>sq_wave_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_sqwgen_clken</name>
                    <value>sqwgen_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion</name>
                    <value>tx_dyn_polinv_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_tx_pma_data_sel</name>
                    <value>pcie_gen3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_tx_static_polarity_inversion</name>
                    <value>tx_stat_polinv_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock</name>
                    <value>uhsif_filt_stepsz_b4lock_2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock</name>
                    <value>uhsif_filt_cntthr_b4lock_8</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period</name>
                    <value>uhsif_dcn_test_period_4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable</name>
                    <value>uhsif_dcn_test_mode_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh</name>
                    <value>uhsif_dzt_cnt_thr_2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable</name>
                    <value>uhsif_dzt_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window</name>
                    <value>uhsif_dzt_obr_win_16</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size</name>
                    <value>uhsif_dzt_skipsz_4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel</name>
                    <value>uhsif_index_cram</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin</name>
                    <value>uhsif_dcn_margin_2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control</name>
                    <value>uhsif_dft_dz_det_val_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control</name>
                    <value>uhsif_dft_up_val_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_enable</name>
                    <value>uhsif_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock</name>
                    <value>uhsif_lkd_segsz_aflock_512</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock</name>
                    <value>uhsif_lkd_segsz_b4lock_16</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx</name>
                    <value>individual_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx</name>
                    <value>fifo_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx</name>
                    <value>pma_64b_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx</name>
                    <value>disabled_prot_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx</name>
                    <value>single_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx</name>
                    <value>ctrl_master_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx</name>
                    <value>reg_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_hip_mode</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx</name>
                    <value>pma_10b_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx</name>
                    <value>pipe_g3_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx</name>
                    <value>ctrl_master_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_func_mode</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_hip_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk</name>
                    <value>pma_tx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx</name>
                    <value>reg_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx</name>
                    <value>pcie_g3_dyn_dw_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz</name>
                    <value>500000000</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx</name>
                    <value>pcie_g3_capable_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx</name>
                    <value>single_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_speed_grade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx</name>
                    <value>non_teng_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx</name>
                    <value>single_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_fifo_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_g3_prot_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_g3_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx</name>
                    <value>disabled_prot_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx</name>
                    <value>eightg_and_g3_reg_mode_hip_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pldif_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode</name>
                    <value>tx_rx_pair_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding</name>
                    <value>ctrl_master</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx</name>
                    <value>pcie_g3_dyn_dw_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx</name>
                    <value>eightg_g3_pcie_g3_hip_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel</name>
                    <value>eightg_clk_out</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_source</name>
                    <value>eightg</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_data_source</name>
                    <value>hip_enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en</name>
                    <value>delay1_clk_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel</name>
                    <value>pcs_tx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl</name>
                    <value>delay1_path0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel</name>
                    <value>one_ff_delay</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en</name>
                    <value>delay2_clk_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl</name>
                    <value>delay2_path0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_output_sel</name>
                    <value>teng_output</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>is_c10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_anlg_rx_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_anlg_tx_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_channels</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_pma_bonding</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_reve_support</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_enh</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_enh_iface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_pcs_dir</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_std</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_std_iface</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_std_pipe</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_enh</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_enh_iface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_pcs_dir</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_std</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_std_iface</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_pcs_pma_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>l_pll_settings</name>
                    <value>333.333333 {refclk 333.333333 m 15 n 1 lpfd 1 lpd 2 fvco 5000.0} 312.500000 {refclk 312.500000 m 16 n 1 lpfd 1 lpd 2 fvco 5000.0} 294.117647 {refclk 294.117647 m 17 n 1 lpfd 1 lpd 2 fvco 5000.0} 277.777778 {refclk 277.777778 m 18 n 1 lpfd 1 lpd 2 fvco 5000.0} 263.157895 {refclk 263.157895 m 19 n 1 lpfd 1 lpd 2 fvco 5000.0} 250.000000 {refclk 250.000000 m 20 n 1 lpfd 1 lpd 2 fvco 5000.0} 238.095238 {refclk 238.095238 m 21 n 1 lpfd 1 lpd 2 fvco 5000.0} 227.272727 {refclk 227.272727 m 22 n 1 lpfd 1 lpd 2 fvco 5000.0} 217.391304 {refclk 217.391304 m 23 n 1 lpfd 1 lpd 2 fvco 5000.0} 208.333333 {refclk 208.333333 m 24 n 1 lpfd 1 lpd 2 fvco 5000.0} 200.000000 {refclk 200.000000 m 25 n 1 lpfd 1 lpd 2 fvco 5000.0} 192.307692 {refclk 192.307692 m 26 n 1 lpfd 1 lpd 2 fvco 5000.0} 185.185185 {refclk 185.185185 m 27 n 1 lpfd 1 lpd 2 fvco 5000.0} 178.571429 {refclk 178.571429 m 28 n 1 lpfd 1 lpd 2 fvco 5000.0} 172.413793 {refclk 172.413793 m 29 n 1 lpfd 1 lpd 2 fvco 5000.0} 166.666667 {refclk 166.666667 m 30 n 1 lpfd 1 lpd 2 fvco 5000.0} 161.290323 {refclk 161.290323 m 31 n 1 lpfd 1 lpd 2 fvco 5000.0} 156.250000 {refclk 156.250000 m 32 n 1 lpfd 1 lpd 2 fvco 5000.0} 151.515152 {refclk 151.515152 m 33 n 1 lpfd 1 lpd 2 fvco 5000.0} 147.058824 {refclk 147.058824 m 34 n 1 lpfd 1 lpd 2 fvco 5000.0} 142.857143 {refclk 142.857143 m 35 n 1 lpfd 1 lpd 2 fvco 5000.0} 138.888889 {refclk 138.888889 m 36 n 1 lpfd 1 lpd 2 fvco 5000.0} 135.135135 {refclk 135.135135 m 37 n 1 lpfd 1 lpd 2 fvco 5000.0} 131.578947 {refclk 131.578947 m 38 n 1 lpfd 1 lpd 2 fvco 5000.0} 128.205128 {refclk 128.205128 m 39 n 1 lpfd 1 lpd 2 fvco 5000.0} 125.000000 {refclk 125.000000 m 40 n 1 lpfd 1 lpd 2 fvco 5000.0} 121.951220 {refclk 121.951220 m 41 n 1 lpfd 1 lpd 2 fvco 5000.0} 119.047619 {refclk 119.047619 m 42 n 1 lpfd 1 lpd 2 fvco 5000.0} 116.279070 {refclk 116.279070 m 43 n 1 lpfd 1 lpd 2 fvco 5000.0} 113.636364 {refclk 113.636364 m 44 n 1 lpfd 1 lpd 2 fvco 5000.0} 111.111111 {refclk 111.111111 m 45 n 1 lpfd 1 lpd 2 fvco 5000.0} 108.695652 {refclk 108.695652 m 46 n 1 lpfd 1 lpd 2 fvco 5000.0} 106.382979 {refclk 106.382979 m 47 n 1 lpfd 1 lpd 2 fvco 5000.0} 104.166667 {refclk 104.166667 m 48 n 1 lpfd 1 lpd 2 fvco 5000.0} 102.040816 {refclk 102.040816 m 49 n 1 lpfd 1 lpd 2 fvco 5000.0} 100.000000 {refclk 100.000000 m 50 n 1 lpfd 1 lpd 2 fvco 5000.0} 98.039216 {refclk 98.039216 m 51 n 1 lpfd 1 lpd 2 fvco 5000.0} 96.153846 {refclk 96.153846 m 52 n 1 lpfd 1 lpd 2 fvco 5000.0} 94.339623 {refclk 94.339623 m 53 n 1 lpfd 1 lpd 2 fvco 5000.0} 92.592593 {refclk 92.592593 m 54 n 1 lpfd 1 lpd 2 fvco 5000.0} 90.909091 {refclk 90.909091 m 55 n 1 lpfd 1 lpd 2 fvco 5000.0} 89.285714 {refclk 89.285714 m 56 n 1 lpfd 1 lpd 2 fvco 5000.0} 87.719298 {refclk 87.719298 m 57 n 1 lpfd 1 lpd 2 fvco 5000.0} 86.206897 {refclk 86.206897 m 58 n 1 lpfd 1 lpd 2 fvco 5000.0} 84.745763 {refclk 84.745763 m 59 n 1 lpfd 1 lpd 2 fvco 5000.0} 83.333333 {refclk 83.333333 m 60 n 1 lpfd 1 lpd 2 fvco 5000.0} 81.967213 {refclk 81.967213 m 61 n 1 lpfd 1 lpd 2 fvco 5000.0} 80.645161 {refclk 80.645161 m 62 n 1 lpfd 1 lpd 2 fvco 5000.0} 79.365079 {refclk 79.365079 m 63 n 1 lpfd 1 lpd 2 fvco 5000.0} 78.125000 {refclk 78.125000 m 64 n 1 lpfd 1 lpd 2 fvco 5000.0} 76.923077 {refclk 76.923077 m 65 n 1 lpfd 1 lpd 2 fvco 5000.0} 75.757576 {refclk 75.757576 m 66 n 1 lpfd 1 lpd 2 fvco 5000.0} 74.626866 {refclk 74.626866 m 67 n 1 lpfd 1 lpd 2 fvco 5000.0} 73.529412 {refclk 73.529412 m 68 n 1 lpfd 1 lpd 2 fvco 5000.0} 72.463768 {refclk 72.463768 m 69 n 1 lpfd 1 lpd 2 fvco 5000.0} 71.428571 {refclk 71.428571 m 70 n 1 lpfd 1 lpd 2 fvco 5000.0} 70.422535 {refclk 70.422535 m 71 n 1 lpfd 1 lpd 2 fvco 5000.0} 69.444444 {refclk 69.444444 m 72 n 1 lpfd 1 lpd 2 fvco 5000.0} 68.493151 {refclk 68.493151 m 73 n 1 lpfd 1 lpd 2 fvco 5000.0} 67.567568 {refclk 67.567568 m 74 n 1 lpfd 1 lpd 2 fvco 5000.0} 66.666667 {refclk 66.666667 m 75 n 1 lpfd 1 lpd 2 fvco 5000.0} 65.789474 {refclk 65.789474 m 76 n 1 lpfd 1 lpd 2 fvco 5000.0} 64.935065 {refclk 64.935065 m 77 n 1 lpfd 1 lpd 2 fvco 5000.0} 64.102564 {refclk 64.102564 m 78 n 1 lpfd 1 lpd 2 fvco 5000.0} 63.291139 {refclk 63.291139 m 79 n 1 lpfd 1 lpd 2 fvco 5000.0} 62.500000 {refclk 62.500000 m 80 n 1 lpfd 1 lpd 2 fvco 5000.0} 61.728395 {refclk 61.728395 m 81 n 1 lpfd 1 lpd 2 fvco 5000.0} 60.975610 {refclk 60.975610 m 82 n 1 lpfd 1 lpd 2 fvco 5000.0} 60.240964 {refclk 60.240964 m 83 n 1 lpfd 1 lpd 2 fvco 5000.0} 59.523810 {refclk 59.523810 m 84 n 1 lpfd 1 lpd 2 fvco 5000.0} 58.823529 {refclk 58.823529 m 85 n 1 lpfd 1 lpd 2 fvco 5000.0} 58.139535 {refclk 58.139535 m 86 n 1 lpfd 1 lpd 2 fvco 5000.0} 57.471264 {refclk 57.471264 m 87 n 1 lpfd 1 lpd 2 fvco 5000.0} 56.818182 {refclk 56.818182 m 88 n 1 lpfd 1 lpd 2 fvco 5000.0} 56.179775 {refclk 56.179775 m 89 n 1 lpfd 1 lpd 2 fvco 5000.0} 55.555556 {refclk 55.555556 m 90 n 1 lpfd 1 lpd 2 fvco 5000.0} 54.945055 {refclk 54.945055 m 91 n 1 lpfd 1 lpd 2 fvco 5000.0} 54.347826 {refclk 54.347826 m 92 n 1 lpfd 1 lpd 2 fvco 5000.0} 53.763441 {refclk 53.763441 m 93 n 1 lpfd 1 lpd 2 fvco 5000.0} 53.191489 {refclk 53.191489 m 94 n 1 lpfd 1 lpd 2 fvco 5000.0} 52.631579 {refclk 52.631579 m 95 n 1 lpfd 1 lpd 2 fvco 5000.0} 52.083333 {refclk 52.083333 m 96 n 1 lpfd 1 lpd 2 fvco 5000.0} 51.546392 {refclk 51.546392 m 97 n 1 lpfd 1 lpd 2 fvco 5000.0} 51.020408 {refclk 51.020408 m 98 n 1 lpfd 1 lpd 2 fvco 5000.0} 50.505051 {refclk 50.505051 m 99 n 1 lpfd 1 lpd 2 fvco 5000.0} 50.000000 {refclk 50.000000 m 100 n 1 lpfd 1 lpd 2 fvco 5000.0} allowed_ranges {50.000000 50.505051 51.020408 51.546392 52.083333 52.631579 53.191489 53.763441 54.347826 54.945055 55.555556 56.179775 56.818182 57.471264 58.139535 58.823529 59.523810 60.240964 60.975610 61.728395 62.500000 63.291139 64.102564 64.935065 65.789474 66.666667 67.567568 68.493151 69.444444 70.422535 71.428571 72.463768 73.529412 74.626866 75.757576 76.923077 78.125000 79.365079 80.645161 81.967213 83.333333 84.745763 86.206897 87.719298 89.285714 90.909091 92.592593 94.339623 96.153846 98.039216 100.000000 102.040816 104.166667 106.382979 108.695652 111.111111 113.636364 116.279070 119.047619 121.951220 125.000000 128.205128 131.578947 135.135135 138.888889 142.857143 147.058824 151.515152 156.250000 161.290323 166.666667 172.413793 178.571429 185.185185 192.307692 200.000000 208.333333 217.391304 227.272727 238.095238 250.000000 263.157895 277.777778 294.117647 312.500000 333.333333}</value>
                  </parameter>
                  <parameter>
                    <name>l_pll_settings_key</name>
                    <value>100.000000</value>
                  </parameter>
                  <parameter>
                    <name>l_protocol_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>l_rcfg_addr_bits</name>
                    <value>13</value>
                  </parameter>
                  <parameter>
                    <name>l_rcfg_datapath_message</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_rcfg_ifaces</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_rx_pld_pcs_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>l_split_iface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_std_data_mask_count_multi</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_std_rx_field_width</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>l_std_rx_pld_pcs_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>l_std_rx_word_count</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>l_std_rx_word_width</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>l_std_tx_field_width</name>
                    <value>11</value>
                  </parameter>
                  <parameter>
                    <name>l_std_tx_pld_pcs_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>l_std_tx_word_count</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>l_std_tx_word_width</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>l_tx_pld_pcs_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>message_level</name>
                    <value>error</value>
                  </parameter>
                  <parameter>
                    <name>number_physical_bonding_clocks</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pcie_rate_match</name>
                    <value>600 ppm</value>
                  </parameter>
                  <parameter>
                    <name>pcs_bonding_master</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>pcs_direct_width</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>pcs_speedgrade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>pcs_tx_delay1_ctrl</name>
                    <value>delay1_path0</value>
                  </parameter>
                  <parameter>
                    <name>pcs_tx_delay1_data_sel</name>
                    <value>one_ff_delay</value>
                  </parameter>
                  <parameter>
                    <name>pcs_tx_delay2_ctrl</name>
                    <value>delay2_path0</value>
                  </parameter>
                  <parameter>
                    <name>pll_select</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>plls</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_dfe_control_sel</name>
                    <value>r_adapt_dfe_control_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_dfe_sel</name>
                    <value>r_adapt_dfe_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_mode</name>
                    <value>ctle</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_vga_sel</name>
                    <value>r_adapt_vga_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_vref_sel</name>
                    <value>r_adapt_vref_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_1s_ctle_bypass</name>
                    <value>radp_1s_ctle_bypass_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_4s_ctle_bypass</name>
                    <value>radp_4s_ctle_bypass_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_adapt_control_sel</name>
                    <value>radp_adapt_control_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_adapt_rstn</name>
                    <value>radp_adapt_rstn_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_adapt_start</name>
                    <value>radp_adapt_start_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_auxpath_en</name>
                    <value>radp_bist_auxpath_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_count_rstn</name>
                    <value>radp_bist_count_rstn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_datapath_en</name>
                    <value>radp_bist_datapath_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_mode</name>
                    <value>radp_bist_mode_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_odi_dfe_sel</name>
                    <value>radp_bist_odi_dfe_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_spec_en</name>
                    <value>radp_bist_spec_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_control_mux_bypass</name>
                    <value>radp_control_mux_bypass_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_acgain_4s</name>
                    <value>radp_ctle_acgain_4s_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_adapt_bw</name>
                    <value>radp_ctle_adapt_bw_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_adapt_cycle_window</name>
                    <value>radp_ctle_adapt_cycle_window_7</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_adapt_oneshot</name>
                    <value>radp_ctle_adapt_oneshot_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_en</name>
                    <value>radp_ctle_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_eqz_1s_sel</name>
                    <value>radp_ctle_eqz_1s_sel_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_force_spec_sign</name>
                    <value>radp_ctle_force_spec_sign_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_hold_en</name>
                    <value>radp_ctle_not_held</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_load</name>
                    <value>radp_ctle_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_load_value</name>
                    <value>radp_ctle_load_value_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_scale</name>
                    <value>radp_ctle_scale_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_scale_en</name>
                    <value>radp_ctle_scale_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_spec_sign</name>
                    <value>radp_ctle_spec_sign_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_sweep_direction</name>
                    <value>radp_ctle_sweep_direction_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_threshold</name>
                    <value>radp_ctle_threshold_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_threshold_en</name>
                    <value>radp_ctle_threshold_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_vref_polarity</name>
                    <value>radp_ctle_vref_polarity_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_window</name>
                    <value>radp_ctle_window_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_bw</name>
                    <value>radp_dfe_bw_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_clkout_div_sel</name>
                    <value>radp_dfe_clkout_div_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_cycle</name>
                    <value>radp_dfe_cycle_6</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_bypass</name>
                    <value>radp_dfe_fltap_bypass_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_en</name>
                    <value>radp_dfe_fltap_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_hold_en</name>
                    <value>radp_dfe_fltap_not_held</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_load</name>
                    <value>radp_dfe_fltap_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_position</name>
                    <value>radp_dfe_fltap_position_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_force_spec_sign</name>
                    <value>radp_dfe_force_spec_sign_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap1</name>
                    <value>radp_dfe_fxtap1_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap10</name>
                    <value>radp_dfe_fxtap10_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap10_sgn</name>
                    <value>radp_dfe_fxtap10_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap11</name>
                    <value>radp_dfe_fxtap11_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap11_sgn</name>
                    <value>radp_dfe_fxtap11_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap2</name>
                    <value>radp_dfe_fxtap2_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap2_sgn</name>
                    <value>radp_dfe_fxtap2_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap3</name>
                    <value>radp_dfe_fxtap3_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap3_sgn</name>
                    <value>radp_dfe_fxtap3_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap4</name>
                    <value>radp_dfe_fxtap4_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap4_sgn</name>
                    <value>radp_dfe_fxtap4_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap5</name>
                    <value>radp_dfe_fxtap5_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap5_sgn</name>
                    <value>radp_dfe_fxtap5_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap6</name>
                    <value>radp_dfe_fxtap6_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap6_sgn</name>
                    <value>radp_dfe_fxtap6_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap7</name>
                    <value>radp_dfe_fxtap7_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap7_sgn</name>
                    <value>radp_dfe_fxtap7_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap8</name>
                    <value>radp_dfe_fxtap8_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap8_sgn</name>
                    <value>radp_dfe_fxtap8_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap9</name>
                    <value>radp_dfe_fxtap9_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap9_sgn</name>
                    <value>radp_dfe_fxtap9_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap_bypass</name>
                    <value>radp_dfe_fxtap_bypass_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap_en</name>
                    <value>radp_dfe_fxtap_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap_hold_en</name>
                    <value>radp_dfe_fxtap_hold</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap_load</name>
                    <value>radp_dfe_fxtap_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_mode</name>
                    <value>radp_dfe_mode_4</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_spec_sign</name>
                    <value>radp_dfe_spec_sign_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_vref_polarity</name>
                    <value>radp_dfe_vref_polarity_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_force_freqlock</name>
                    <value>radp_force_freqlock_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_frame_capture</name>
                    <value>radp_frame_capture_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_frame_en</name>
                    <value>radp_frame_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_frame_odi_sel</name>
                    <value>radp_frame_odi_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_frame_out_sel</name>
                    <value>radp_frame_out_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_lfeq_fb_sel</name>
                    <value>radp_lfeq_fb_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_mode</name>
                    <value>radp_mode_8</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_odi_control_sel</name>
                    <value>radp_odi_control_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_onetime_dfe</name>
                    <value>radp_onetime_dfe_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_spec_avg_window</name>
                    <value>radp_spec_avg_window_4</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_spec_trans_filter</name>
                    <value>radp_spec_trans_filter_2</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_status_sel</name>
                    <value>radp_status_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_bypass</name>
                    <value>radp_vga_bypass_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_en</name>
                    <value>radp_vga_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_load</name>
                    <value>radp_vga_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_polarity</name>
                    <value>radp_vga_polarity_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_sel</name>
                    <value>radp_vga_sel_4</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_sweep_direction</name>
                    <value>radp_vga_sweep_direction_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_threshold</name>
                    <value>radp_vga_threshold_4</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_bw</name>
                    <value>radp_vref_bw_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_bypass</name>
                    <value>radp_vref_bypass_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_cycle</name>
                    <value>radp_vref_cycle_6</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_dfe_spec_en</name>
                    <value>radp_vref_dfe_spec_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_en</name>
                    <value>radp_vref_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_hold_en</name>
                    <value>radp_vref_not_held</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_load</name>
                    <value>radp_vref_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_polarity</name>
                    <value>radp_vref_polarity_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_sel</name>
                    <value>radp_vref_sel_21</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_vga_level</name>
                    <value>radp_vref_vga_level_13</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_count_threshold</name>
                    <value>rodi_count_threshold_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_dfe_spec_en</name>
                    <value>rodi_dfe_spec_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_en</name>
                    <value>rodi_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_mode</name>
                    <value>rodi_mode_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_rstn</name>
                    <value>rodi_rstn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_spec_sel</name>
                    <value>rodi_spec_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_start</name>
                    <value>rodi_start_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_vref_sel</name>
                    <value>rodi_vref_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_prot_mode</name>
                    <value>pcie_gen3_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_rrx_pcie_eqz</name>
                    <value>rrx_pcie_eqz_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch0_src</name>
                    <value>cdr_clkin_scratch0_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch1_src</name>
                    <value>cdr_clkin_scratch1_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch2_src</name>
                    <value>cdr_clkin_scratch2_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch3_src</name>
                    <value>cdr_clkin_scratch3_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch4_src</name>
                    <value>cdr_clkin_scratch4_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk0_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk1_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk2_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk3_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk4_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_powerdown_mode</name>
                    <value>powerup</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_receiver_detect_src</name>
                    <value>iqclk_src</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_refclk_select</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xmux_refclk_src</name>
                    <value>refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_iqclk_sel</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch0_src</name>
                    <value>scratch0_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch1_src</name>
                    <value>scratch1_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch2_src</name>
                    <value>scratch2_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch3_src</name>
                    <value>scratch3_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch4_src</name>
                    <value>scratch4_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_bitslip_enable</name>
                    <value>disable_bitslip</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_bonding_mode</name>
                    <value>x1_non_bonded</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_bonding_reset_enable</name>
                    <value>disallow_bonding_reset</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_cgb_power_down</name>
                    <value>normal_cgb</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_dprio_cgb_vreg_boost</name>
                    <value>no_voltage_boost</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_input_select_gen3</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_input_select_x1</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_input_select_xn</name>
                    <value>sel_x6_dn</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_observe_cgb_clocks</name>
                    <value>observe_nothing</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_pcie_gen3_bitwidth</name>
                    <value>pciegen3_wide</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_prot_mode</name>
                    <value>pcie_gen3_tx</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_scratch0_x1_clock_src</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_scratch1_x1_clock_src</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_scratch2_x1_clock_src</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_scratch3_x1_clock_src</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_select_done_master_or_slave</name>
                    <value>choose_master_pcie_sw_done</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_ser_mode</name>
                    <value>ten_bit</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_ser_powerdown</name>
                    <value>normal_poweron_ser</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_tx_ucontrol_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_tx_ucontrol_pcie</name>
                    <value>gen1</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_tx_ucontrol_reset</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_vccdreg_output</name>
                    <value>vccdreg_nominal</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_x1_clock_source_sel</name>
                    <value>cdr_txpll_t</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_x1_div_m_sel</name>
                    <value>divbypass</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_xn_clock_source_sel</name>
                    <value>sel_xn_up</value>
                  </parameter>
                  <parameter>
                    <name>pma_mode</name>
                    <value>basic</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_act_isource_disable</name>
                    <value>isrc_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_bodybias_enable</name>
                    <value>bodybias_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_bodybias_select</name>
                    <value>bodybias_sel1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_bypass_eqz_stages_234</name>
                    <value>bypass_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_cdrclk_to_cgb</name>
                    <value>cdrclk_2cgb_dis</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_cgm_bias_disable</name>
                    <value>cgmbias_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_diag_lp_en</name>
                    <value>dlp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_eq_bw_sel</name>
                    <value>eq_bw_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_eq_dc_gain_trim</name>
                    <value>no_dc_gain</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_input_vcm_sel</name>
                    <value>high_vcm</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_iostandard</name>
                    <value>hssi_diffio</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_lfeq_enable</name>
                    <value>non_lfeq_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_lfeq_zero_control</name>
                    <value>lfeq_setting_2</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_link</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_link_rx</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_loopback_modes</name>
                    <value>lpbk_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_cal_pd</name>
                    <value>eqz1_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_cancellation_coarse</name>
                    <value>coarse_setting_00</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_cancellation_ctrl</name>
                    <value>volt_0mv</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_cancellation_fine</name>
                    <value>fine_setting_00</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_pd</name>
                    <value>oc_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_one_stage_enable</name>
                    <value>non_s1_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pdb_rx</name>
                    <value>normal_rx_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_speed_grade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_tx_rx_cvp_mode</name>
                    <value>cvp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_tx_rx_pcie_gen</name>
                    <value>non_pcie</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth</name>
                    <value>pcie_gen3_32b</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_tx_rx_testmux_select</name>
                    <value>setting0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_power_mode_rx</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_power_rail_eht</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_power_rail_er</name>
                    <value>1030</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_prot_mode</name>
                    <value>pcie_gen3_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_qpi_enable</name>
                    <value>non_qpi_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_refclk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_rx_atb_select</name>
                    <value>atb_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_rx_refclk_divider</name>
                    <value>bypass_divider</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_rx_sel_bias_source</name>
                    <value>bias_vcmdrv</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_rx_vga_oc_en</name>
                    <value>vga_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_term_sel</name>
                    <value>r_r1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_term_tri_enable</name>
                    <value>disable_tri</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_vccela_supply_voltage</name>
                    <value>vccela_1p1v</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_vcm_current_add</name>
                    <value>vcm_current_default</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_vcm_sel</name>
                    <value>vcm_setting_03</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_vga_bandwidth_select</name>
                    <value>vga_bw_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_datawidth</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_gt_enabled</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_jtag_hys</name>
                    <value>hys_increase_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_jtag_lp</name>
                    <value>lp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_pma_rx_divclk_hz</name>
                    <value>500000000</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_prot_mode</name>
                    <value>pcie_gen3_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_uc_cal_enable</name>
                    <value>rx_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_uc_cru_rstb</name>
                    <value>cdr_lf_reset_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_uc_pcie_sw</name>
                    <value>uc_pcie_gen1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_uc_rx_rstb</name>
                    <value>rx_reset_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_bitslip_bypass</name>
                    <value>bs_bypass_yes</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_clkdiv_source</name>
                    <value>vco_bypass_normal</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_clkdivrx_user_mode</name>
                    <value>clkdivrx_user_disabled</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_deser_factor</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_deser_powerdown</name>
                    <value>deser_power_up</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_force_adaptation_outputs</name>
                    <value>normal_outputs</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_force_clkdiv_for_testing</name>
                    <value>normal_clkdiv</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_pcie_gen</name>
                    <value>pcie_gen3_100mhzref</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_pcie_gen_bitwidth</name>
                    <value>pcie_gen3_32b</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_prot_mode</name>
                    <value>pcie_gen3_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_rst_n_adapt_odi</name>
                    <value>no_rst_adapt_odi</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_sdclk_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_tdr_mode</name>
                    <value>select_bbpd_data</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_atb_select</name>
                    <value>atb_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_dft_en</name>
                    <value>dft_enalbe</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_adp1</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_adp2</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_c270</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_c90</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_d0c0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_d0c180</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_d1c0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_d1c180</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_pdb</name>
                    <value>dfe_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_pdb_fixedtap</name>
                    <value>fixtap_dfe_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_pdb_floattap</name>
                    <value>floattap_dfe_powerdown</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_pdb_fxtap4t7</name>
                    <value>fxtap4t7_powerdown</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_prot_mode</name>
                    <value>pcie_gen3_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_fltapstep_dec</name>
                    <value>fltap_step_no_dec</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_fltapstep_inc</name>
                    <value>fltap_step_no_inc</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_fxtapstep_dec</name>
                    <value>fxtap_step_no_dec</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_fxtapstep_inc</name>
                    <value>fxtap_step_no_inc</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_oc_en</name>
                    <value>off_canc_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_probe_tstmx</name>
                    <value>probe_tstmx_none</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_uc_rx_dfe_cal</name>
                    <value>uc_rx_dfe_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_uc_rx_dfe_cal_status</name>
                    <value>uc_rx_dfe_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_clk_dcd_bypass</name>
                    <value>no_bypass</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_enable_odi</name>
                    <value>power_down_eye</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_invert_dfe_vref</name>
                    <value>no_inversion</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_monitor_bw_sel</name>
                    <value>bw_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_oc_sa_c0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_oc_sa_c180</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_phase_steps_64_vs_128</name>
                    <value>phase_steps_64</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_phase_steps_sel</name>
                    <value>step40</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_prot_mode</name>
                    <value>pcie_gen3_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_sel_oc_en</name>
                    <value>off_canc_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_step_ctrl_sel</name>
                    <value>dprio_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_v_vert_sel</name>
                    <value>plus</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_v_vert_threshold_scaling</name>
                    <value>scale_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_vert_threshold</name>
                    <value>vert_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_link</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_prot_mode</name>
                    <value>pcie_gen3_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sd_output_off</name>
                    <value>13</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sd_output_on</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sd_pdb</name>
                    <value>sd_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sd_threshold</name>
                    <value>sdlv_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_speedgrade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_calibration_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_calibration_resistor_value</name>
                    <value>res_setting0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_cdr_cp_calibration_en</name>
                    <value>cdr_cp_cal_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_chgpmp_current_dn_trim</name>
                    <value>cp_current_trimming_dn_setting0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_chgpmp_current_up_trim</name>
                    <value>cp_current_trimming_up_setting0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_chgpmp_dn_trim_double</name>
                    <value>normal_dn_trim_current</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_chgpmp_up_trim_double</name>
                    <value>normal_up_trim_current</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_compensation_driver_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_compensation_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_cpen_ctrl</name>
                    <value>cp_l0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_dcd_clk_div_ctrl</name>
                    <value>dcd_ck_div128</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_dcd_detection_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_dft_sel</name>
                    <value>dft_disabled</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_bandwidth</name>
                    <value>dcc_bw_12</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_bandwidth_dn</name>
                    <value>dcd_bw_dn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_mode_ctrl</name>
                    <value>dcc_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_reference1</name>
                    <value>dcc_ref1_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_reference2</name>
                    <value>dcc_ref2_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_reset_n</name>
                    <value>reset_n</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_cp_comp_en</name>
                    <value>cp_comp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_detector_cp_cal</name>
                    <value>dcd_cp_cal_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_detector_sa_cal</name>
                    <value>dcd_sa_cal_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_input_polarity</name>
                    <value>dcc_input_pos</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_setting</name>
                    <value>dcc_t32</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_setting_aux</name>
                    <value>dcc2_t32</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_enable_idle_tx_channel_support</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_jtag_drv_sel</name>
                    <value>drv1</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_jtag_lp</name>
                    <value>lp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_link</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_link_tx</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_low_power_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_lst</name>
                    <value>atb_disabled</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_mcgb_location_for_pcie</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pm_speed_grade</name>
                    <value>e2</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_power_rail_eht</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_power_rail_et</name>
                    <value>1030</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_sign_1st_post_tap</name>
                    <value>fir_post_1t_neg</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_sign_2nd_post_tap</name>
                    <value>fir_post_2t_neg</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_sign_pre_tap_1t</name>
                    <value>fir_pre_1t_neg</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_sign_pre_tap_2t</name>
                    <value>fir_pre_2t_neg</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_prot_mode</name>
                    <value>pcie_gen3_tx</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_res_cal_local</name>
                    <value>non_local</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_rx_det</name>
                    <value>mode_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_rx_det_output_sel</name>
                    <value>rx_det_pcie_out</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_rx_det_pdb</name>
                    <value>rx_det_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_sense_amp_offset_cal_curr_n</name>
                    <value>sa_os_cal_in_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_sense_amp_offset_cal_curr_p</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_ser_powerdown</name>
                    <value>normal_ser_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_slew_rate_ctrl</name>
                    <value>slew_r5</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_swing_level</name>
                    <value>lv</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_term_code</name>
                    <value>rterm_code7</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_term_n_tune</name>
                    <value>rterm_n0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_term_p_tune</name>
                    <value>rterm_p0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_term_sel</name>
                    <value>r_r1</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_tri_driver</name>
                    <value>tri_driver_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_tx_powerdown</name>
                    <value>normal_tx_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_dcd_cal</name>
                    <value>uc_dcd_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_dcd_cal_status</name>
                    <value>uc_dcd_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_gen3</name>
                    <value>gen3_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_gen4</name>
                    <value>gen4_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_skew_cal</name>
                    <value>uc_skew_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_skew_cal_status</name>
                    <value>uc_skew_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_txvod_cal</name>
                    <value>uc_tx_vod_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_txvod_cal_cont</name>
                    <value>uc_tx_vod_cal_cont_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_txvod_cal_status</name>
                    <value>uc_tx_vod_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_vcc_setting</name>
                    <value>vcc_setting1</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_user_fir_coeff_ctrl_sel</name>
                    <value>dynamic_ctl</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_vod_output_swing_ctrl</name>
                    <value>31</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_vreg_output</name>
                    <value>vccdreg_nominal</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_bonding_mode</name>
                    <value>x6_xn_bonded</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_calibration_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_clock_divider_ratio</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_datarate</name>
                    <value>5000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_datawidth</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_gt_enabled</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_pma_tx_divclk_hz</name>
                    <value>500000000</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_prot_mode</name>
                    <value>pcie_gen3_tx</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_swing_level</name>
                    <value>lv</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_tx_pll_clk_hz</name>
                    <value>2500000000</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_bonding_mode</name>
                    <value>x1_non_bonded</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_clk_divtx_deskew</name>
                    <value>deskew_delay8</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_control_clk_divtx</name>
                    <value>no_dft_control_clkdivtx</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_duty_cycle_correction_mode_ctrl</name>
                    <value>dcc_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_prot_mode</name>
                    <value>pcie_gen3_tx</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_ser_clk_divtx_user_sel</name>
                    <value>divtx_user_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_ser_clk_mon</name>
                    <value>disable_clk_mon</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_ser_powerdown</name>
                    <value>normal_poweron_ser</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>protocol_mode</name>
                    <value>pipe_g3</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_emb_strm_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_enable_avmm_busy_port</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_file_prefix</name>
                    <value>altera_xcvr_native_a10</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_h_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_iface_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_jtag_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_mif_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_multi_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_labels</name>
                    <value>VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,Enable UPI Pipeline Options,Delay1 setting,Delay1 mode,Delay2 setting,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable 'Standard PCS' low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable 'Enhanced PCS' low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable rx_enh_clr_errblk_count port (10GBASE-R),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Intel-recommended Default Setting Rules),Override Intel-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Intel-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals0</name>
                    <value>1_0V,sr,user_mode,pipe_g3,basic,duplex,8,5000,0,0,0,1,0,0,delay1_path0,one_ff_delay,delay2_path0,pma_pcs,Auto,1,2,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,125.000,1000,manual,disabled,3,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,10,0,1,1,0,register_fifo,register_fifo,0,0,0,0,Serialize x4,Deserialize x4,1,1,1,pipe,192892,855683,0,0,600 ppm,0,0,synchronous state machine,10,380,3,16,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,1,1,40,40,0,0,Phase compensation,11,2,0,0,0,0,0,Phase compensation,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10G,0,1,0,0,0,8,0,user_custom,0,0,fir_pre_1t_neg,0,fir_pre_2t_neg,0,fir_post_1t_neg,0,fir_post_2t_neg,0,slew_r7,enable,r_r1,0,s1_mode,stg2_gain7,radp_ctle_acgain_4s_1,radp_ctle_eqz_1s_sel_3,radp_vga_sel_2,radp_dfe_fxtap1_0,radp_dfe_fxtap2_0,radp_dfe_fxtap3_0,radp_dfe_fxtap4_0,radp_dfe_fxtap5_0,radp_dfe_fxtap6_0,radp_dfe_fxtap7_0,radp_dfe_fxtap8_0,radp_dfe_fxtap9_0,radp_dfe_fxtap10_0,radp_dfe_fxtap11_0,r_r1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals1</name>
                    <value>1_0V,sr,user_mode,basic_std_rm,basic,duplex,8,5000,0,0,0,1,0,0,delay1_path0,one_ff_delay,delay2_path0,pma_pcs,Auto,1,2,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,125.000,1000,manual,disabled,3,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,10,0,0,0,0,register_fifo,register_fifo,0,0,0,0,Serialize x2,Deserialize x2,1,1,1,basic (single width),0,0,0,0,Bypass,0,0,synchronous state machine,10,380,3,16,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,1,1,40,40,0,0,Phase compensation,11,2,0,0,0,0,0,Phase compensation,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10G,0,1,0,0,0,8,0,user_custom,0,0,fir_pre_1t_neg,0,fir_pre_2t_neg,0,fir_post_1t_neg,0,fir_post_2t_neg,0,slew_r7,enable,r_r1,0,s1_mode,stg2_gain7,radp_ctle_acgain_4s_1,radp_ctle_eqz_1s_sel_3,radp_vga_sel_2,radp_dfe_fxtap1_0,radp_dfe_fxtap2_0,radp_dfe_fxtap3_0,radp_dfe_fxtap4_0,radp_dfe_fxtap5_0,radp_dfe_fxtap6_0,radp_dfe_fxtap7_0,radp_dfe_fxtap8_0,radp_dfe_fxtap9_0,radp_dfe_fxtap10_0,radp_dfe_fxtap11_0,r_r1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals2</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals3</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals4</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals5</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals6</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals7</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_params</name>
                    <value>anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,enable_upi_pipeline_options,pcs_tx_delay1_ctrl,pcs_tx_delay1_data_sel,pcs_tx_delay2_ctrl,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enable_port_rx_enh_clr_errblk_count_c10,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_cnt</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data0</name>
                    <value>enable_skp_ports 1 anlg_voltage 1_0V anlg_link sr support_mode user_mode protocol_mode pipe_g3 pma_mode basic duplex_mode duplex channels 8 set_data_rate 5000 rcfg_iface_enable 0 enable_simple_interface 0 enable_split_interface 0 set_enable_calibration 1 enable_parallel_loopback 0 bonded_mode pma_pcs set_pcs_bonding_master Auto tx_pma_clk_div 1 plls 2 pll_select 0 enable_port_tx_analog_reset_ack 0 enable_port_tx_pma_clkout 0 enable_port_tx_pma_div_clkout 0 tx_pma_div_clkout_divider 0 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 enable_port_tx_pma_rxfound 0 enable_port_rx_seriallpbken_tx 0 number_physical_bonding_clocks 1 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 125.000 rx_ppm_detect_threshold 1000 rx_pma_ctle_adaptation_mode manual rx_pma_dfe_adaptation_mode disabled rx_pma_dfe_fixed_taps 3 enable_ports_adaptation 0 enable_port_rx_analog_reset_ack 0 enable_port_rx_pma_clkout 0 enable_port_rx_pma_div_clkout 0 rx_pma_div_clkout_divider 0 enable_port_rx_pma_iqtxrx_clkout 0 enable_port_rx_pma_clkslip 0 enable_port_rx_pma_qpipulldn 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 1 enable_ports_rx_manual_ppm 0 enable_port_rx_signaldetect 0 enable_port_rx_seriallpbken 0 enable_ports_rx_prbs 0 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 1 enable_hard_reset 1 set_hip_cal_en 0 std_tx_pcfifo_mode register_fifo std_rx_pcfifo_mode register_fifo enable_port_tx_std_pcfifo_full 0 enable_port_tx_std_pcfifo_empty 0 enable_port_rx_std_pcfifo_full 0 enable_port_rx_std_pcfifo_empty 0 std_tx_byte_ser_mode {Serialize x4} std_rx_byte_deser_mode {Deserialize x4} std_tx_8b10b_enable 1 std_tx_8b10b_disp_ctrl_enable 1 std_rx_8b10b_enable 1 std_rx_rmfifo_mode pipe std_rx_rmfifo_pattern_n 192892 std_rx_rmfifo_pattern_p 855683 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match {600 ppm} std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode {synchronous state machine} std_rx_word_aligner_pattern_len 10 std_rx_word_aligner_pattern 380 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 16 std_rx_word_aligner_rgnumber 15 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 1 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 1 enable_ports_pipe_hclk 1 enable_ports_pipe_g3_analog 1 enable_ports_pipe_rx_elecidle 1 enable_port_pipe_rx_polarity 1 enh_pcs_pma_width 40 enh_pld_pcs_width 40 enh_low_latency_enable 0 enh_rxtxfifo_double_width 0 enh_txfifo_mode {Phase compensation} enh_txfifo_pfull 11 enh_txfifo_pempty 2 enable_port_tx_enh_fifo_full 0 enable_port_tx_enh_fifo_pfull 0 enable_port_tx_enh_fifo_empty 0 enable_port_tx_enh_fifo_pempty 0 enable_port_tx_enh_fifo_cnt 0 enh_rxfifo_mode {Phase compensation} enh_rxfifo_pfull 23 enh_rxfifo_pempty 2 enh_rxfifo_align_del 0 enh_rxfifo_control_del 0 enable_port_rx_enh_data_valid 0 enable_port_rx_enh_fifo_full 0 enable_port_rx_enh_fifo_pfull 0 enable_port_rx_enh_fifo_empty 0 enable_port_rx_enh_fifo_pempty 0 enable_port_rx_enh_fifo_cnt 0 enable_port_rx_enh_fifo_del 0 enable_port_rx_enh_fifo_insert 0 enable_port_rx_enh_fifo_rd_en 0 enable_port_rx_enh_fifo_align_val 0 enable_port_rx_enh_fifo_align_clr 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_analog_settings 0 anlg_tx_analog_mode user_custom anlg_enable_tx_default_ovr 0 anlg_tx_vod_output_swing_ctrl 0 anlg_tx_pre_emp_sign_pre_tap_1t fir_pre_1t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_1t 0 anlg_tx_pre_emp_sign_pre_tap_2t fir_pre_2t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_2t 0 anlg_tx_pre_emp_sign_1st_post_tap fir_post_1t_neg anlg_tx_pre_emp_switching_ctrl_1st_post_tap 0 anlg_tx_pre_emp_sign_2nd_post_tap fir_post_2t_neg anlg_tx_pre_emp_switching_ctrl_2nd_post_tap 0 anlg_tx_slew_rate_ctrl slew_r7 anlg_tx_compensation_en enable anlg_tx_term_sel r_r1 anlg_enable_rx_default_ovr 0 anlg_rx_one_stage_enable s1_mode anlg_rx_eq_dc_gain_trim stg2_gain7 anlg_rx_adp_ctle_acgain_4s radp_ctle_acgain_4s_1 anlg_rx_adp_ctle_eqz_1s_sel radp_ctle_eqz_1s_sel_3 anlg_rx_adp_vga_sel radp_vga_sel_2 anlg_rx_adp_dfe_fxtap1 radp_dfe_fxtap1_0 anlg_rx_adp_dfe_fxtap2 radp_dfe_fxtap2_0 anlg_rx_adp_dfe_fxtap3 radp_dfe_fxtap3_0 anlg_rx_adp_dfe_fxtap4 radp_dfe_fxtap4_0 anlg_rx_adp_dfe_fxtap5 radp_dfe_fxtap5_0 anlg_rx_adp_dfe_fxtap6 radp_dfe_fxtap6_0 anlg_rx_adp_dfe_fxtap7 radp_dfe_fxtap7_0 anlg_rx_adp_dfe_fxtap8 radp_dfe_fxtap8_0 anlg_rx_adp_dfe_fxtap9 radp_dfe_fxtap9_0 anlg_rx_adp_dfe_fxtap10 radp_dfe_fxtap10_0 anlg_rx_adp_dfe_fxtap11 radp_dfe_fxtap11_0 anlg_rx_term_sel r_r1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data1</name>
                    <value>enable_skp_ports 1 anlg_voltage 1_0V anlg_link sr support_mode user_mode protocol_mode basic_std_rm pma_mode basic duplex_mode duplex channels 8 set_data_rate 5000 rcfg_iface_enable 0 enable_simple_interface 0 enable_split_interface 0 set_enable_calibration 1 enable_parallel_loopback 0 bonded_mode pma_pcs set_pcs_bonding_master Auto tx_pma_clk_div 1 plls 2 pll_select 0 enable_port_tx_analog_reset_ack 0 enable_port_tx_pma_clkout 0 enable_port_tx_pma_div_clkout 0 tx_pma_div_clkout_divider 0 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 enable_port_tx_pma_rxfound 0 enable_port_rx_seriallpbken_tx 0 number_physical_bonding_clocks 1 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 125.000 rx_ppm_detect_threshold 1000 rx_pma_ctle_adaptation_mode manual rx_pma_dfe_adaptation_mode disabled rx_pma_dfe_fixed_taps 3 enable_ports_adaptation 0 enable_port_rx_analog_reset_ack 0 enable_port_rx_pma_clkout 0 enable_port_rx_pma_div_clkout 0 rx_pma_div_clkout_divider 0 enable_port_rx_pma_iqtxrx_clkout 0 enable_port_rx_pma_clkslip 0 enable_port_rx_pma_qpipulldn 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 1 enable_ports_rx_manual_ppm 0 enable_port_rx_signaldetect 0 enable_port_rx_seriallpbken 0 enable_ports_rx_prbs 0 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 0 enable_hard_reset 0 set_hip_cal_en 0 std_tx_pcfifo_mode register_fifo std_rx_pcfifo_mode register_fifo enable_port_tx_std_pcfifo_full 0 enable_port_tx_std_pcfifo_empty 0 enable_port_rx_std_pcfifo_full 0 enable_port_rx_std_pcfifo_empty 0 std_tx_byte_ser_mode {Serialize x2} std_rx_byte_deser_mode {Deserialize x2} std_tx_8b10b_enable 1 std_tx_8b10b_disp_ctrl_enable 1 std_rx_8b10b_enable 1 std_rx_rmfifo_mode {basic (single width)} std_rx_rmfifo_pattern_n 0 std_rx_rmfifo_pattern_p 0 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match Bypass std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode {synchronous state machine} std_rx_word_aligner_pattern_len 10 std_rx_word_aligner_pattern 380 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 16 std_rx_word_aligner_rgnumber 15 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 1 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 1 enable_ports_pipe_hclk 1 enable_ports_pipe_g3_analog 1 enable_ports_pipe_rx_elecidle 1 enable_port_pipe_rx_polarity 1 enh_pcs_pma_width 40 enh_pld_pcs_width 40 enh_low_latency_enable 0 enh_rxtxfifo_double_width 0 enh_txfifo_mode {Phase compensation} enh_txfifo_pfull 11 enh_txfifo_pempty 2 enable_port_tx_enh_fifo_full 0 enable_port_tx_enh_fifo_pfull 0 enable_port_tx_enh_fifo_empty 0 enable_port_tx_enh_fifo_pempty 0 enable_port_tx_enh_fifo_cnt 0 enh_rxfifo_mode {Phase compensation} enh_rxfifo_pfull 23 enh_rxfifo_pempty 2 enh_rxfifo_align_del 0 enh_rxfifo_control_del 0 enable_port_rx_enh_data_valid 0 enable_port_rx_enh_fifo_full 0 enable_port_rx_enh_fifo_pfull 0 enable_port_rx_enh_fifo_empty 0 enable_port_rx_enh_fifo_pempty 0 enable_port_rx_enh_fifo_cnt 0 enable_port_rx_enh_fifo_del 0 enable_port_rx_enh_fifo_insert 0 enable_port_rx_enh_fifo_rd_en 0 enable_port_rx_enh_fifo_align_val 0 enable_port_rx_enh_fifo_align_clr 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_analog_settings 0 anlg_tx_analog_mode user_custom anlg_enable_tx_default_ovr 0 anlg_tx_vod_output_swing_ctrl 0 anlg_tx_pre_emp_sign_pre_tap_1t fir_pre_1t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_1t 0 anlg_tx_pre_emp_sign_pre_tap_2t fir_pre_2t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_2t 0 anlg_tx_pre_emp_sign_1st_post_tap fir_post_1t_neg anlg_tx_pre_emp_switching_ctrl_1st_post_tap 0 anlg_tx_pre_emp_sign_2nd_post_tap fir_post_2t_neg anlg_tx_pre_emp_switching_ctrl_2nd_post_tap 0 anlg_tx_slew_rate_ctrl slew_r7 anlg_tx_compensation_en enable anlg_tx_term_sel r_r1 anlg_enable_rx_default_ovr 0 anlg_rx_one_stage_enable s1_mode anlg_rx_eq_dc_gain_trim stg2_gain7 anlg_rx_adp_ctle_acgain_4s radp_ctle_acgain_4s_1 anlg_rx_adp_ctle_eqz_1s_sel radp_ctle_eqz_1s_sel_3 anlg_rx_adp_vga_sel radp_vga_sel_2 anlg_rx_adp_dfe_fxtap1 radp_dfe_fxtap1_0 anlg_rx_adp_dfe_fxtap2 radp_dfe_fxtap2_0 anlg_rx_adp_dfe_fxtap3 radp_dfe_fxtap3_0 anlg_rx_adp_dfe_fxtap4 radp_dfe_fxtap4_0 anlg_rx_adp_dfe_fxtap5 radp_dfe_fxtap5_0 anlg_rx_adp_dfe_fxtap6 radp_dfe_fxtap6_0 anlg_rx_adp_dfe_fxtap7 radp_dfe_fxtap7_0 anlg_rx_adp_dfe_fxtap8 radp_dfe_fxtap8_0 anlg_rx_adp_dfe_fxtap9 radp_dfe_fxtap9_0 anlg_rx_adp_dfe_fxtap10 radp_dfe_fxtap10_0 anlg_rx_adp_dfe_fxtap11 radp_dfe_fxtap11_0 anlg_rx_term_sel r_r1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data2</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data3</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data4</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data5</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data6</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data7</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_select</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_reduced_files_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_separate_avmm_busy</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_shared</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_sv_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rx_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>rx_pma_ctle_adaptation_mode</name>
                    <value>one-time</value>
                  </parameter>
                  <parameter>
                    <name>rx_pma_dfe_adaptation_mode</name>
                    <value>disabled</value>
                  </parameter>
                  <parameter>
                    <name>rx_pma_dfe_fixed_taps</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>rx_pma_div_clkout_divider</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rx_ppm_detect_threshold</name>
                    <value>300</value>
                  </parameter>
                  <parameter>
                    <name>set_capability_reg_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_cdr_refclk_freq</name>
                    <value>100.000000</value>
                  </parameter>
                  <parameter>
                    <name>set_csr_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_data_rate</name>
                    <value>5000</value>
                  </parameter>
                  <parameter>
                    <name>set_disconnect_analog_resets</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_embedded_debug_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_enable_calibration</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_hip_cal_en</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_odi_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_pcs_bonding_master</name>
                    <value>Auto</value>
                  </parameter>
                  <parameter>
                    <name>set_prbs_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_rcfg_emb_strm_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_user_identifier</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>sim_reduced_counters</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>std_data_mask_count_multi</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_low_latency_bypass_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_pcs_pma_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_8b10b_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_bitrev_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_byte_deser_mode</name>
                    <value>Deserialize x4</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_byterev_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_pcfifo_mode</name>
                    <value>register_fifo</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_polinv_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_rmfifo_mode</name>
                    <value>pipe</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_rmfifo_pattern_n</name>
                    <value>192892</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_rmfifo_pattern_p</name>
                    <value>855683</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_fast_sync_status_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_mode</name>
                    <value>synchronous state machine</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_pattern</name>
                    <value>380</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_pattern_len</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_renumber</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_rgnumber</name>
                    <value>15</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_rknumber</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_rvnumber</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_8b10b_disp_ctrl_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_8b10b_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_bitrev_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_bitslip_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_byte_ser_mode</name>
                    <value>Serialize x4</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_byterev_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_pcfifo_mode</name>
                    <value>register_fifo</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_polinv_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>support_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>tx_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>tx_pma_clk_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>tx_pma_div_clkout_divider</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>validation_rule_select</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_xcvr_native_a10</className>
                <version>19.1</version>
                <name>phy_g3x8</name>
                <uniqueName>top_DUT_altera_xcvr_native_a10_191_o3savxa</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>top_DUT.DUT.phy_g3x8.phy_g3x8</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
      </children>
    </node>
  </children>
</node>