; wire declarations
; $abc$160$auto$blifparse.cc:396:parse_blif$161.A
(let v0 (Wire "v0" 1))
; $abc$160$auto$blifparse.cc:396:parse_blif$161.Y
(let v1 (Wire "v1" 1))
; $abc$160$auto$blifparse.cc:396:parse_blif$162.Y
(let v2 (Wire "v2" 1))
; $abc$160$auto$blifparse.cc:396:parse_blif$163.Y
(let v3 (Wire "v3" 1))
; $abc$160$auto$blifparse.cc:396:parse_blif$164.A
(let v4 (Wire "v4" 1))
; $abc$160$auto$blifparse.cc:396:parse_blif$164.Y
(let v5 (Wire "v5" 1))
; $abc$160$auto$blifparse.cc:396:parse_blif$165.Y
(let v6 (Wire "v6" 1))
; $abc$160$auto$blifparse.cc:396:parse_blif$166.Y
(let v7 (Wire "v7" 1))
; $abc$160$auto$blifparse.cc:396:parse_blif$167.Y
(let v8 (Wire "v8" 1))
; $abc$160$auto$blifparse.cc:396:parse_blif$168.Y
(let v9 (Wire "v9" 1))
; $flatten$abc$160$auto$blifparse.cc:396:parse_blif$161.$or$mycells.v:25$175_Y
(let v10 (Wire "v10" 1))
; $flatten$abc$160$auto$blifparse.cc:396:parse_blif$163.$or$mycells.v:25$175_Y
(let v11 (Wire "v11" 1))
; $flatten$abc$160$auto$blifparse.cc:396:parse_blif$166.$or$mycells.v:25$175_Y
(let v12 (Wire "v12" 1))
; $flatten$abc$160$auto$blifparse.cc:396:parse_blif$167.$or$mycells.v:25$175_Y
(let v13 (Wire "v13" 1))
; $flatten$abc$160$auto$blifparse.cc:396:parse_blif$169.$or$mycells.v:25$175_Y
(let v14 (Wire "v14" 1))
; i_a
(let v15 (Wire "v15" 1))
; i_b
(let v16 (Wire "v16" 1))
; i_control
(let v17 (Wire "v17" 2))
; o_res
(let v18 (Wire "v18" 1))

; cells
(let v19 (Op1 (Extract 0 0) v17))
(union v0 (Op1 (Extract 0 0) v19))
(let v20 (Op1 (Extract 0 0) v17))
(union v4 (Op1 (Extract 1 1) v20))
(union v1 (Op1 (Not) v10))
(union v10 (Op2 (Or) v0 v15))
(union v2 (Op2 (Xor) v0 v15))
(union v3 (Op1 (Not) v11))
(union v11 (Op2 (Or) v16 v2))
(union v5 (Op2 (And) v4 v15))
(union v6 (Op1 (Not) v5))
(union v7 (Op1 (Not) v12))
(union v12 (Op2 (Or) v4 v16))
(union v8 (Op1 (Not) v13))
(union v13 (Op2 (Or) v1 v7))
(union v9 (Op2 (And) v6 v8))
(union v18 (Op1 (Not) v14))
(union v14 (Op2 (Or) v3 v9))

; inputs
(let i_a (Var "i_a" 1))
(IsPort "" "i_a" (Input) i_a)
(union v15 i_a)
(let i_b (Var "i_b" 1))
(IsPort "" "i_b" (Input) i_b)
(union v16 i_b)
(let i_control (Var "i_control" 2))
(IsPort "" "i_control" (Input) i_control)
(union v17 i_control)

; outputs
(let o_res v18)
(IsPort "" "o_res" (Output) o_res)

; delete wire expressions
(delete (Wire "v0" 1))
(delete (Wire "v1" 1))
(delete (Wire "v2" 1))
(delete (Wire "v3" 1))
(delete (Wire "v4" 1))
(delete (Wire "v5" 1))
(delete (Wire "v6" 1))
(delete (Wire "v7" 1))
(delete (Wire "v8" 1))
(delete (Wire "v9" 1))
(delete (Wire "v10" 1))
(delete (Wire "v11" 1))
(delete (Wire "v12" 1))
(delete (Wire "v13" 1))
(delete (Wire "v14" 1))
(delete (Wire "v15" 1))
(delete (Wire "v16" 1))
(delete (Wire "v17" 2))
(delete (Wire "v18" 1))
