Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 15 12:10:45 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SYS_A_timing_summary_routed.rpt -pb SYS_A_timing_summary_routed.pb -rpx SYS_A_timing_summary_routed.rpx -warn_on_violation
| Design       : SYS_A
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     49          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (93)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: uart/FSM_sequential_stbeCur_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/rClkDiv_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart/rClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (93)
-------------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.876        0.000                      0                  118        0.200        0.000                      0                  118        9.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        13.876        0.000                      0                  118        0.200        0.000                      0                  118        9.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.982ns (18.406%)  route 4.353ns (81.594%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 25.023 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.793    10.660    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    25.023    db_write/CLK_IBUF_BUFG
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[1]/C
                         clock pessimism              0.275    25.298    
                         clock uncertainty           -0.035    25.262    
    SLICE_X2Y86          FDSE (Setup_fdse_C_S)       -0.727    24.535    db_write/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.535    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.982ns (18.406%)  route 4.353ns (81.594%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 25.023 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.793    10.660    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    25.023    db_write/CLK_IBUF_BUFG
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[2]/C
                         clock pessimism              0.275    25.298    
                         clock uncertainty           -0.035    25.262    
    SLICE_X2Y86          FDSE (Setup_fdse_C_S)       -0.727    24.535    db_write/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.535    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.982ns (18.406%)  route 4.353ns (81.594%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 25.023 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.793    10.660    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    25.023    db_write/CLK_IBUF_BUFG
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[3]/C
                         clock pessimism              0.275    25.298    
                         clock uncertainty           -0.035    25.262    
    SLICE_X2Y86          FDSE (Setup_fdse_C_S)       -0.727    24.535    db_write/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.535    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.982ns (18.406%)  route 4.353ns (81.594%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 25.023 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.793    10.660    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    25.023    db_write/CLK_IBUF_BUFG
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[4]/C
                         clock pessimism              0.275    25.298    
                         clock uncertainty           -0.035    25.262    
    SLICE_X2Y86          FDSE (Setup_fdse_C_S)       -0.727    24.535    db_write/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.535    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.982ns (18.406%)  route 4.353ns (81.594%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 25.023 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.793    10.660    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    25.023    db_write/CLK_IBUF_BUFG
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[5]/C
                         clock pessimism              0.275    25.298    
                         clock uncertainty           -0.035    25.262    
    SLICE_X2Y86          FDSE (Setup_fdse_C_S)       -0.727    24.535    db_write/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.535    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.882ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.982ns (18.424%)  route 4.348ns (81.576%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.788    10.655    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y87          FDSE                                         r  db_write/deb.count_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    25.024    db_write/CLK_IBUF_BUFG
    SLICE_X2Y87          FDSE                                         r  db_write/deb.count_reg[16]/C
                         clock pessimism              0.275    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X2Y87          FDSE (Setup_fdse_C_S)       -0.727    24.536    db_write/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         24.536    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 13.882    

Slack (MET) :             13.882ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.982ns (18.424%)  route 4.348ns (81.576%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.788    10.655    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y87          FDSE                                         r  db_write/deb.count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    25.024    db_write/CLK_IBUF_BUFG
    SLICE_X2Y87          FDSE                                         r  db_write/deb.count_reg[9]/C
                         clock pessimism              0.275    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X2Y87          FDSE (Setup_fdse_C_S)       -0.727    24.536    db_write/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         24.536    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 13.882    

Slack (MET) :             14.025ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.982ns (18.917%)  route 4.209ns (81.083%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.649    10.516    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  db_write/deb.count_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.602    25.025    db_write/CLK_IBUF_BUFG
    SLICE_X2Y88          FDSE                                         r  db_write/deb.count_reg[14]/C
                         clock pessimism              0.278    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X2Y88          FDSE (Setup_fdse_C_S)       -0.727    24.540    db_write/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         24.540    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 14.025    

Slack (MET) :             14.025ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.982ns (18.917%)  route 4.209ns (81.083%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.649    10.516    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  db_write/deb.count_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.602    25.025    db_write/CLK_IBUF_BUFG
    SLICE_X2Y88          FDSE                                         r  db_write/deb.count_reg[17]/C
                         clock pessimism              0.278    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X2Y88          FDSE (Setup_fdse_C_S)       -0.727    24.540    db_write/deb.count_reg[17]
  -------------------------------------------------------------------
                         required time                         24.540    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 14.025    

Slack (MET) :             14.025ns  (required time - arrival time)
  Source:                 db_write/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.982ns (18.917%)  route 4.209ns (81.083%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.722     5.325    db_write/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  db_write/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  db_write/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.823     6.604    db_write/deb.count_reg_n_0_[13]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.728 f  db_write/FSM_sequential_BTN_state[1]_i_9/O
                         net (fo=1, routed)           0.796     7.524    db_write/FSM_sequential_BTN_state[1]_i_9_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.648 f  db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.963     8.611    db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.735 f  db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.978     9.713    db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.154     9.867 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.649    10.516    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  db_write/deb.count_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.602    25.025    db_write/CLK_IBUF_BUFG
    SLICE_X2Y88          FDSE                                         r  db_write/deb.count_reg[18]/C
                         clock pessimism              0.278    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X2Y88          FDSE (Setup_fdse_C_S)       -0.727    24.540    db_write/deb.count_reg[18]
  -------------------------------------------------------------------
                         required time                         24.540    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 14.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/clkDiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.483    uart/CLK_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  uart/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart/clkDiv_reg[0]/Q
                         net (fo=8, routed)           0.131     1.756    uart/clkDiv_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I1_O)        0.048     1.804 r  uart/clkDiv[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    uart/plusOp__3[4]
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.999    uart/CLK_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[4]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.107     1.603    uart/clkDiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uart/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/clkDiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.971%)  route 0.132ns (41.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.483    uart/CLK_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  uart/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart/clkDiv_reg[0]/Q
                         net (fo=8, routed)           0.132     1.757    uart/clkDiv_reg[0]
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.049     1.806 r  uart/clkDiv[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    uart/plusOp__3[2]
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.999    uart/CLK_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[2]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.104     1.600    uart/clkDiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/clkDiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.483    uart/CLK_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  uart/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart/clkDiv_reg[0]/Q
                         net (fo=8, routed)           0.131     1.756    uart/clkDiv_reg[0]
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  uart/clkDiv[3]_i_1/O
                         net (fo=1, routed)           0.000     1.801    uart/plusOp__3[3]
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.999    uart/CLK_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[3]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.091     1.587    uart/clkDiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 db_write/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/FSM_sequential_stbeCur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.320%)  route 0.153ns (44.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.601     1.520    db_write/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  db_write/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  db_write/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.153     1.814    uart/CLEARED_BTN
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.048     1.862 r  uart/FSM_sequential_stbeCur[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    uart/stbeNext[1]
    SLICE_X5Y90          FDRE                                         r  uart/FSM_sequential_stbeCur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.873     2.038    uart/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  uart/FSM_sequential_stbeCur_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.107     1.644    uart/FSM_sequential_stbeCur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db_write/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/FSM_sequential_stbeCur_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.925%)  route 0.153ns (45.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.601     1.520    db_write/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  db_write/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  db_write/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.153     1.814    uart/CLEARED_BTN
    SLICE_X5Y90          LUT4 (Prop_lut4_I0_O)        0.045     1.859 r  uart/FSM_sequential_stbeCur[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    uart/stbeNext[0]
    SLICE_X5Y90          FDRE                                         r  uart/FSM_sequential_stbeCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.873     2.038    uart/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  uart/FSM_sequential_stbeCur_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.091     1.628    uart/FSM_sequential_stbeCur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart/clkDiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.483    uart/CLK_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart/clkDiv_reg[5]/Q
                         net (fo=4, routed)           0.167     1.792    uart/clkDiv_reg[5]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  uart/rClk_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart/rClk_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  uart/rClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.999    uart/CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  uart/rClk_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.590    uart/rClk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uart/clkDiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/clkDiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.471%)  route 0.172ns (47.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.483    uart/CLK_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  uart/clkDiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart/clkDiv_reg[7]/Q
                         net (fo=4, routed)           0.172     1.796    uart/clkDiv_reg[7]
    SLICE_X52Y95         LUT4 (Prop_lut4_I2_O)        0.049     1.845 r  uart/clkDiv[8]_i_2/O
                         net (fo=1, routed)           0.000     1.845    uart/plusOp__3[8]
    SLICE_X52Y95         FDRE                                         r  uart/clkDiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.999    uart/CLK_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  uart/clkDiv_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.107     1.590    uart/clkDiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 db_write/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.195%)  route 0.121ns (34.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.601     1.520    db_write/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  db_write/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  db_write/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=7, routed)           0.121     1.770    db_write/BTN_state__0[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.099     1.869 r  db_write/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    db_write/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  db_write/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.872     2.037    db_write/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  db_write/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.092     1.612    db_write/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart/clkDiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/clkDiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.124%)  route 0.164ns (46.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.483    uart/CLK_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart/clkDiv_reg[3]/Q
                         net (fo=6, routed)           0.164     1.788    uart/clkDiv_reg[3]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  uart/clkDiv[5]_i_1/O
                         net (fo=1, routed)           0.000     1.833    uart/plusOp__3[5]
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.999    uart/CLK_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  uart/clkDiv_reg[5]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.092     1.575    uart/clkDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db_write/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            db_write/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    db_write/CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  db_write/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  db_write/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.118     1.780    db_write/deb.count_reg_n_0_[20]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  db_write/deb.count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    db_write/data1[20]
    SLICE_X3Y89          FDRE                                         r  db_write/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.875     2.040    db_write/CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  db_write/deb.count_reg[20]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    db_write/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y89     db_write/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y90     db_write/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y87     db_write/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y87     db_write/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y87     db_write/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y88     db_write/deb.count_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X2Y88     db_write/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y90     db_write/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y90     db_write/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y87     db_write/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y87     db_write/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y89     db_write/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y90     db_write/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y90     db_write/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y87     db_write/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y87     db_write/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/tfSReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_serial_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 4.183ns (44.959%)  route 5.121ns (55.041%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  uart/tfSReg_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  uart/tfSReg_reg[0]/Q
                         net (fo=1, routed)           5.121     5.749    data_serial_out_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     9.305 r  data_serial_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.305    data_serial_out
    D4                                                                r  data_serial_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_serial_in
                            (input port)
  Destination:            uart/ctr_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 1.614ns (22.545%)  route 5.544ns (77.455%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  data_serial_in (IN)
                         net (fo=0)                   0.000     0.000    data_serial_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  data_serial_in_IBUF_inst/O
                         net (fo=3, routed)           4.983     6.472    uart/data_serial_in_IBUF
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.124     6.596 r  uart/ctr[3]_i_1/O
                         net (fo=4, routed)           0.561     7.158    uart/ctRst
    SLICE_X1Y93          FDRE                                         r  uart/ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_serial_in
                            (input port)
  Destination:            uart/ctr_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 1.614ns (22.646%)  route 5.512ns (77.354%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  data_serial_in (IN)
                         net (fo=0)                   0.000     0.000    data_serial_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  data_serial_in_IBUF_inst/O
                         net (fo=3, routed)           4.983     6.472    uart/data_serial_in_IBUF
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.124     6.596 r  uart/ctr[3]_i_1/O
                         net (fo=4, routed)           0.529     7.126    uart/ctRst
    SLICE_X3Y93          FDRE                                         r  uart/ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_serial_in
                            (input port)
  Destination:            uart/ctr_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 1.614ns (22.646%)  route 5.512ns (77.354%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  data_serial_in (IN)
                         net (fo=0)                   0.000     0.000    data_serial_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  data_serial_in_IBUF_inst/O
                         net (fo=3, routed)           4.983     6.472    uart/data_serial_in_IBUF
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.124     6.596 r  uart/ctr[3]_i_1/O
                         net (fo=4, routed)           0.529     7.126    uart/ctRst
    SLICE_X3Y93          FDRE                                         r  uart/ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_serial_in
                            (input port)
  Destination:            uart/ctr_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 1.614ns (22.646%)  route 5.512ns (77.354%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  data_serial_in (IN)
                         net (fo=0)                   0.000     0.000    data_serial_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  data_serial_in_IBUF_inst/O
                         net (fo=3, routed)           4.983     6.472    uart/data_serial_in_IBUF
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.124     6.596 r  uart/ctr[3]_i_1/O
                         net (fo=4, routed)           0.529     7.126    uart/ctRst
    SLICE_X3Y93          FDRE                                         r  uart/ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_serial_in
                            (input port)
  Destination:            uart/FSM_sequential_strCur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 1.614ns (24.232%)  route 5.046ns (75.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  data_serial_in (IN)
                         net (fo=0)                   0.000     0.000    data_serial_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  data_serial_in_IBUF_inst/O
                         net (fo=3, routed)           5.046     6.535    uart/data_serial_in_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124     6.659 r  uart/FSM_sequential_strCur[0]_i_1/O
                         net (fo=1, routed)           0.000     6.659    uart/FSM_sequential_strCur[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  uart/FSM_sequential_strCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_serial_in
                            (input port)
  Destination:            uart/rdSReg_reg[8]_srl2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 1.490ns (23.463%)  route 4.860ns (76.537%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  data_serial_in (IN)
                         net (fo=0)                   0.000     0.000    data_serial_in
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  data_serial_in_IBUF_inst/O
                         net (fo=3, routed)           4.860     6.349    uart/data_serial_in_IBUF
    SLICE_X2Y91          SRL16E                                       r  uart/rdSReg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            uart/tfSReg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.854ns  (logic 1.742ns (35.892%)  route 3.112ns (64.108%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switches_IBUF[6]_inst/O
                         net (fo=2, routed)           2.211     3.705    uart/switches_IBUF[6]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     3.829 r  uart/tfSReg[9]_i_2/O
                         net (fo=1, routed)           0.901     4.730    uart/tfSReg[9]_i_2_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.124     4.854 r  uart/tfSReg[9]_i_1/O
                         net (fo=1, routed)           0.000     4.854    uart/tfSReg[9]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  uart/tfSReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            uart/tfSReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.771ns  (logic 1.617ns (42.865%)  route 2.155ns (57.135%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switches_IBUF[4]_inst/O
                         net (fo=2, routed)           2.155     3.647    uart/switches_IBUF[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.124     3.771 r  uart/tfSReg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.771    uart/p_1_in[5]
    SLICE_X0Y88          FDRE                                         r  uart/tfSReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            uart/tfSReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.581ns  (logic 1.627ns (45.433%)  route 1.954ns (54.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.954     3.431    uart/switches_IBUF[3]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.150     3.581 r  uart/tfSReg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.581    uart/p_1_in[4]
    SLICE_X0Y89          FDRE                                         r  uart/tfSReg_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/rdSReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/rdReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.148ns (57.950%)  route 0.107ns (42.050%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  uart/rdSReg_reg[7]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/rdSReg_reg[7]/Q
                         net (fo=2, routed)           0.107     0.255    uart/p_0_in7_in
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/rdReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.668%)  route 0.132ns (48.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  uart/rdSReg_reg[3]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/rdSReg_reg[3]/Q
                         net (fo=2, routed)           0.132     0.273    uart/p_4_in10_in
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rdSReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/rdSReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.148ns (47.327%)  route 0.165ns (52.673%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  uart/rdSReg_reg[7]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/rdSReg_reg[7]/Q
                         net (fo=2, routed)           0.165     0.313    uart/p_0_in7_in
    SLICE_X1Y91          FDRE                                         r  uart/rdSReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tfSReg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tfSReg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.243ns (69.040%)  route 0.109ns (30.960%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  uart/tfSReg_reg[9]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  uart/tfSReg_reg[9]/Q
                         net (fo=2, routed)           0.109     0.303    uart/tfSReg[9]
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.049     0.352 r  uart/tfSReg[8]_i_2/O
                         net (fo=1, routed)           0.000     0.352    uart/p_1_in[8]
    SLICE_X0Y88          FDRE                                         r  uart/tfSReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/rClkDiv_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  uart/rClkDiv_reg[0]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/rClkDiv_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    uart/rClkDiv_reg_n_0_[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.043     0.357 r  uart/rClkDiv[3]_i_1/O
                         net (fo=1, routed)           0.000     0.357    uart/plusOp[3]
    SLICE_X0Y87          FDRE                                         r  uart/rClkDiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/rClkDiv_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  uart/rClkDiv_reg[0]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/rClkDiv_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    uart/rClkDiv_reg_n_0_[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.045     0.359 r  uart/rClkDiv[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    uart/plusOp[2]
    SLICE_X0Y87          FDRE                                         r  uart/rClkDiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tfCtr_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.201ns (55.879%)  route 0.159ns (44.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  uart/FSM_onehot_sttCur_reg[1]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.201     0.201 r  uart/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=9, routed)           0.159     0.360    uart/tClkRST
    SLICE_X2Y90          FDRE                                         r  uart/tfCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tfCtr_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.201ns (55.879%)  route 0.159ns (44.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  uart/FSM_onehot_sttCur_reg[1]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.201     0.201 r  uart/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=9, routed)           0.159     0.360    uart/tClkRST
    SLICE_X2Y90          FDRE                                         r  uart/tfCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tfCtr_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.201ns (55.879%)  route 0.159ns (44.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  uart/FSM_onehot_sttCur_reg[1]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.201     0.201 r  uart/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=9, routed)           0.159     0.360    uart/tClkRST
    SLICE_X2Y90          FDRE                                         r  uart/tfCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tfCtr_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.201ns (55.879%)  route 0.159ns (44.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  uart/FSM_onehot_sttCur_reg[1]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.201     0.201 r  uart/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=9, routed)           0.159     0.360    uart/tClkRST
    SLICE_X2Y90          FDRE                                         r  uart/tfCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg/temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.149ns (60.936%)  route 2.660ns (39.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    reg/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  reg/temp_reg[7]/Q
                         net (fo=1, routed)           2.660     8.405    leds_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.730    12.135 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.135    leds[7]
    U16                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg/temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 4.008ns (59.644%)  route 2.712ns (40.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    reg/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  reg/temp_reg[5]/Q
                         net (fo=1, routed)           2.712     8.493    leds_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.045 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.045    leds[5]
    V17                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.533ns  (logic 4.011ns (61.397%)  route 2.522ns (38.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    reg/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  reg/temp_reg[6]/Q
                         net (fo=1, routed)           2.522     8.304    leds_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.859 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.859    leds[6]
    U17                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.330ns  (logic 4.009ns (63.332%)  route 2.321ns (36.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.724     5.327    reg/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  reg/temp_reg[2]/Q
                         net (fo=1, routed)           2.321     8.104    leds_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.656 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.656    leds[2]
    J13                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 3.976ns (63.322%)  route 2.303ns (36.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.724     5.327    reg/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  reg/temp_reg[0]/Q
                         net (fo=1, routed)           2.303     8.086    leds_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.606 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.606    leds[0]
    H17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.055ns  (logic 3.991ns (65.921%)  route 2.063ns (34.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.724     5.327    reg/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  reg/temp_reg[1]/Q
                         net (fo=1, routed)           2.063     7.846    leds_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.381 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.381    leds[1]
    K15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 4.008ns (68.251%)  route 1.864ns (31.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    reg/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  reg/temp_reg[4]/Q
                         net (fo=1, routed)           1.864     7.646    leds_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.198 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.198    leds[4]
    R18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.744ns  (logic 4.007ns (69.747%)  route 1.738ns (30.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    reg/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  reg/temp_reg[3]/Q
                         net (fo=1, routed)           1.738     7.520    leds_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.070 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.070    leds[3]
    N14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.735ns  (logic 0.580ns (33.437%)  route 1.155ns (66.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.635     6.417    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.541 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.519     7.060    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.735ns  (logic 0.580ns (33.437%)  route 1.155ns (66.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.635     6.417    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.541 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.519     7.060    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/FSM_sequential_stbeCur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/TBE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.186ns (37.338%)  route 0.312ns (62.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    uart/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  uart/FSM_sequential_stbeCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  uart/FSM_sequential_stbeCur_reg[0]/Q
                         net (fo=3, routed)           0.169     1.832    uart/stbeCur[0]
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  uart/TBE_reg_i_1/O
                         net (fo=1, routed)           0.143     2.019    uart/TBE_reg_i_1_n_0
    SLICE_X5Y89          LDCE                                         r  uart/TBE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.183ns (35.580%)  route 0.331ns (64.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.212     1.876    ff/Q
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.042     1.918 f  ff/RDA_i_2/O
                         net (fo=1, routed)           0.119     2.037    uart/RDA_reg_0
    SLICE_X1Y92          FDCE                                         f  uart/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.771%)  route 0.382ns (67.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.212     1.876    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.169     2.090    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.771%)  route 0.382ns (67.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.212     1.876    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.169     2.090    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.771%)  route 0.382ns (67.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.212     1.876    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.169     2.090    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.771%)  route 0.382ns (67.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.212     1.876    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.169     2.090    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.771%)  route 0.382ns (67.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.212     1.876    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.169     2.090    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.771%)  route 0.382ns (67.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.212     1.876    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.169     2.090    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.771%)  route 0.382ns (67.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.212     1.876    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.169     2.090    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rdReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.771%)  route 0.382ns (67.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.212     1.876    uart/Q
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.169     2.090    uart/rdReg[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  uart/rdReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.610ns (38.792%)  route 2.540ns (61.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.571     3.057    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.124     3.181 r  db_write/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.969     4.150    db_write/deb.count[31]_i_2_n_0
    SLICE_X2Y87          FDSE                                         r  db_write/deb.count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601     5.024    db_write/CLK_IBUF_BUFG
    SLICE_X2Y87          FDSE                                         r  db_write/deb.count_reg[16]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.610ns (38.792%)  route 2.540ns (61.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.571     3.057    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.124     3.181 r  db_write/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.969     4.150    db_write/deb.count[31]_i_2_n_0
    SLICE_X2Y87          FDSE                                         r  db_write/deb.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601     5.024    db_write/CLK_IBUF_BUFG
    SLICE_X2Y87          FDSE                                         r  db_write/deb.count_reg[9]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.610ns (39.260%)  route 2.491ns (60.740%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.571     3.057    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.124     3.181 r  db_write/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.920     4.100    db_write/deb.count[31]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.023    db_write/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.610ns (39.260%)  route 2.491ns (60.740%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.571     3.057    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.124     3.181 r  db_write/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.920     4.100    db_write/deb.count[31]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.023    db_write/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.610ns (39.260%)  route 2.491ns (60.740%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.571     3.057    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.124     3.181 r  db_write/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.920     4.100    db_write/deb.count[31]_i_2_n_0
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.023    db_write/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[8]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.049ns  (logic 1.610ns (39.759%)  route 2.439ns (60.241%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.570     3.056    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.124     3.180 r  db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.869     4.049    db_write/deb.count[31]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.023    db_write/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.049ns  (logic 1.610ns (39.759%)  route 2.439ns (60.241%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.570     3.056    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.124     3.180 r  db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.869     4.049    db_write/deb.count[31]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.023    db_write/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.049ns  (logic 1.610ns (39.759%)  route 2.439ns (60.241%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.570     3.056    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I3_O)        0.124     3.180 r  db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.869     4.049    db_write/deb.count[31]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.023    db_write/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  db_write/deb.count_reg[8]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.640ns (40.969%)  route 2.363ns (59.031%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.570     3.056    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.154     3.210 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.793     4.003    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.023    db_write/CLK_IBUF_BUFG
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            db_write/deb.count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.640ns (40.969%)  route 2.363ns (59.031%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  start_IBUF_inst/O
                         net (fo=7, routed)           1.570     3.056    db_write/start_IBUF
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.154     3.210 r  db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          0.793     4.003    db_write/deb.count[19]_i_1_n_0
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600     5.023    db_write/CLK_IBUF_BUFG
    SLICE_X2Y86          FDSE                                         r  db_write/deb.count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/rdReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  uart/rdReg_reg[1]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/rdReg_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    reg/temp_reg[7]_0[1]
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    reg/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[1]/C

Slack:                    inf
  Source:                 uart/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  uart/rdReg_reg[0]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/rdReg_reg[0]/Q
                         net (fo=1, routed)           0.121     0.262    reg/temp_reg[7]_0[0]
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    reg/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[0]/C

Slack:                    inf
  Source:                 uart/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff/Ytemp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.493%)  route 0.138ns (49.507%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE                         0.000     0.000 r  uart/RDA_reg/C
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart/RDA_reg/Q
                         net (fo=10, routed)          0.138     0.279    ff/E[0]
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    ff/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  ff/Ytemp_reg/C

Slack:                    inf
  Source:                 uart/rdReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg/temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.638%)  route 0.152ns (54.362%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  uart/rdReg_reg[5]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/rdReg_reg[5]/Q
                         net (fo=1, routed)           0.152     0.280    reg/temp_reg[7]_0[5]
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    reg/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[5]/C

Slack:                    inf
  Source:                 uart/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg/temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE                         0.000     0.000 r  uart/RDA_reg/C
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart/RDA_reg/Q
                         net (fo=10, routed)          0.139     0.280    reg/E[0]
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    reg/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[0]/C

Slack:                    inf
  Source:                 uart/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg/temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE                         0.000     0.000 r  uart/RDA_reg/C
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart/RDA_reg/Q
                         net (fo=10, routed)          0.139     0.280    reg/E[0]
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    reg/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[1]/C

Slack:                    inf
  Source:                 uart/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg/temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE                         0.000     0.000 r  uart/RDA_reg/C
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart/RDA_reg/Q
                         net (fo=10, routed)          0.139     0.280    reg/E[0]
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    reg/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[2]/C

Slack:                    inf
  Source:                 uart/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.233%)  route 0.155ns (54.767%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  uart/rdReg_reg[7]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/rdReg_reg[7]/Q
                         net (fo=1, routed)           0.155     0.283    reg/temp_reg[7]_0[7]
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    reg/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[7]/C

Slack:                    inf
  Source:                 uart/rdReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.791%)  route 0.148ns (51.209%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  uart/rdReg_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/rdReg_reg[2]/Q
                         net (fo=1, routed)           0.148     0.289    reg/temp_reg[7]_0[2]
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    reg/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  reg/temp_reg[2]/C

Slack:                    inf
  Source:                 uart/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.597%)  route 0.172ns (57.403%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  uart/rdReg_reg[4]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.172     0.300    reg/temp_reg[7]_0[4]
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    reg/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  reg/temp_reg[4]/C





