<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</text>
<text>Date: Thu Apr 10 09:59:55 2025
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>mss_based_isp</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\Lucas\Documents\Nascerr\mss_based_isp\synthesis\mss_based_isp.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>121</cell>
 <cell>27696</cell>
 <cell>0.44</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>100</cell>
 <cell>27696</cell>
 <cell>0.36</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>414</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>3</cell>
 <cell>138</cell>
 <cell>2.17</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>3</cell>
 <cell>138</cell>
 <cell>2.17</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>65</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>1</cell>
 <cell>31</cell>
 <cell>3.23</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>2</cell>
 <cell>16</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>0</cell>
 <cell>6</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>85</cell>
 <cell>64</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>36</cell>
 <cell>36</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>121</cell>
 <cell>100</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>9</cell>
 <cell>2</cell>
</row>
<row>
 <cell>17</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>3</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 2</cell>
 <cell> 1</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MCCC_CLK_BASE_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MCCC_CLK_BASE_ibuf_RNIE4JD2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : mss_based_isp_MSS_0_MSS_RESET_N_M2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: mss_based_isp_MSS_0/MSS_ADLIB_INST_RNIMMFR4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access[0]</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access[2]</cell>
</row>
<row>
 <cell>24</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access[1]</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_41_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_RNI8P6PL_0[1]</cell>
</row>
<row>
 <cell>15</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_62_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_RNIGRPGE[2]</cell>
</row>
<row>
 <cell>14</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_13_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_m5s4_1_0_a2</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_datae</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access_10_i_a2_RNI9402O</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_6_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2_RNIEH8GN_0</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr[2]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_385_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access[0]</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access[2]</cell>
</row>
<row>
 <cell>24</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access[1]</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_41_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_RNI8P6PL_0[1]</cell>
</row>
<row>
 <cell>15</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_62_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_RNIGRPGE[2]</cell>
</row>
<row>
 <cell>14</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_13_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_m5s4_1_0_a2</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_datae</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access_10_i_a2_RNI9402O</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_6_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2_RNIEH8GN_0</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr[2]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Dev_Restart_after_ISP_blk_0/Ram_intferface_0/N_385_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr[0]</cell>
</row>
</table>
</doc>
