
250904_softrobot_tempfan_v3.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016acc  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d94  08016da0  08016da0  00017da0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017b34  08017b34  00018b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017b3c  08017b3c  00018b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08017b40  08017b40  00018b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  08017b44  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RAM_D2       0000000c  240001d8  08017d1c  000191d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000288c  240001e4  08017d28  000191e4  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  24002a70  08017d28  00019a70  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000191e4  2**0
                  CONTENTS, READONLY
 11 .debug_info   00029abd  00000000  00000000  00019212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00004cd4  00000000  00000000  00042ccf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001f08  00000000  00000000  000479a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000185a  00000000  00000000  000498b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003a018  00000000  00000000  0004b10a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000321c8  00000000  00000000  00085122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00173b90  00000000  00000000  000b72ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0022ae7a  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000095fc  00000000  00000000  0022aec0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000007a  00000000  00000000  002344bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e4 	.word	0x240001e4
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08016d84 	.word	0x08016d84

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001e8 	.word	0x240001e8
 800030c:	08016d84 	.word	0x08016d84

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08c      	sub	sp, #48	@ 0x30
 80006f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	605a      	str	r2, [r3, #4]
 80006fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006fe:	463b      	mov	r3, r7
 8000700:	2224      	movs	r2, #36	@ 0x24
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f014 fb67 	bl	8014dd8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800070a:	4b5c      	ldr	r3, [pc, #368]	@ (800087c <MX_ADC1_Init+0x190>)
 800070c:	4a5c      	ldr	r2, [pc, #368]	@ (8000880 <MX_ADC1_Init+0x194>)
 800070e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000710:	4b5a      	ldr	r3, [pc, #360]	@ (800087c <MX_ADC1_Init+0x190>)
 8000712:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000716:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000718:	4b58      	ldr	r3, [pc, #352]	@ (800087c <MX_ADC1_Init+0x190>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800071e:	4b57      	ldr	r3, [pc, #348]	@ (800087c <MX_ADC1_Init+0x190>)
 8000720:	2201      	movs	r2, #1
 8000722:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000724:	4b55      	ldr	r3, [pc, #340]	@ (800087c <MX_ADC1_Init+0x190>)
 8000726:	2208      	movs	r2, #8
 8000728:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800072a:	4b54      	ldr	r3, [pc, #336]	@ (800087c <MX_ADC1_Init+0x190>)
 800072c:	2200      	movs	r2, #0
 800072e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000730:	4b52      	ldr	r3, [pc, #328]	@ (800087c <MX_ADC1_Init+0x190>)
 8000732:	2200      	movs	r2, #0
 8000734:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 8000736:	4b51      	ldr	r3, [pc, #324]	@ (800087c <MX_ADC1_Init+0x190>)
 8000738:	2206      	movs	r2, #6
 800073a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800073c:	4b4f      	ldr	r3, [pc, #316]	@ (800087c <MX_ADC1_Init+0x190>)
 800073e:	2200      	movs	r2, #0
 8000740:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 8000744:	4b4d      	ldr	r3, [pc, #308]	@ (800087c <MX_ADC1_Init+0x190>)
 8000746:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
 800074a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800074c:	4b4b      	ldr	r3, [pc, #300]	@ (800087c <MX_ADC1_Init+0x190>)
 800074e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000752:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000754:	4b49      	ldr	r3, [pc, #292]	@ (800087c <MX_ADC1_Init+0x190>)
 8000756:	2203      	movs	r2, #3
 8000758:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800075a:	4b48      	ldr	r3, [pc, #288]	@ (800087c <MX_ADC1_Init+0x190>)
 800075c:	2200      	movs	r2, #0
 800075e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000760:	4b46      	ldr	r3, [pc, #280]	@ (800087c <MX_ADC1_Init+0x190>)
 8000762:	2200      	movs	r2, #0
 8000764:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = ENABLE;
 8000766:	4b45      	ldr	r3, [pc, #276]	@ (800087c <MX_ADC1_Init+0x190>)
 8000768:	2201      	movs	r2, #1
 800076a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 16;
 800076e:	4b43      	ldr	r3, [pc, #268]	@ (800087c <MX_ADC1_Init+0x190>)
 8000770:	2210      	movs	r2, #16
 8000772:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000774:	4b41      	ldr	r3, [pc, #260]	@ (800087c <MX_ADC1_Init+0x190>)
 8000776:	2280      	movs	r2, #128	@ 0x80
 8000778:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800077a:	4b40      	ldr	r3, [pc, #256]	@ (800087c <MX_ADC1_Init+0x190>)
 800077c:	2200      	movs	r2, #0
 800077e:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000780:	4b3e      	ldr	r3, [pc, #248]	@ (800087c <MX_ADC1_Init+0x190>)
 8000782:	2201      	movs	r2, #1
 8000784:	655a      	str	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000786:	483d      	ldr	r0, [pc, #244]	@ (800087c <MX_ADC1_Init+0x190>)
 8000788:	f003 f83c 	bl	8003804 <HAL_ADC_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000792:	f001 faab 	bl	8001cec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000796:	2300      	movs	r3, #0
 8000798:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800079a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079e:	4619      	mov	r1, r3
 80007a0:	4836      	ldr	r0, [pc, #216]	@ (800087c <MX_ADC1_Init+0x190>)
 80007a2:	f005 fa3f 	bl	8005c24 <HAL_ADCEx_MultiModeConfigChannel>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80007ac:	f001 fa9e 	bl	8001cec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80007b0:	4b34      	ldr	r3, [pc, #208]	@ (8000884 <MX_ADC1_Init+0x198>)
 80007b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007b4:	2306      	movs	r3, #6
 80007b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 80007b8:	2305      	movs	r3, #5
 80007ba:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007bc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007c0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007c2:	2304      	movs	r3, #4
 80007c4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80007ca:	2300      	movs	r3, #0
 80007cc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d0:	463b      	mov	r3, r7
 80007d2:	4619      	mov	r1, r3
 80007d4:	4829      	ldr	r0, [pc, #164]	@ (800087c <MX_ADC1_Init+0x190>)
 80007d6:	f003 fd8d 	bl	80042f4 <HAL_ADC_ConfigChannel>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 80007e0:	f001 fa84 	bl	8001cec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80007e4:	4b28      	ldr	r3, [pc, #160]	@ (8000888 <MX_ADC1_Init+0x19c>)
 80007e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007e8:	230c      	movs	r3, #12
 80007ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ec:	463b      	mov	r3, r7
 80007ee:	4619      	mov	r1, r3
 80007f0:	4822      	ldr	r0, [pc, #136]	@ (800087c <MX_ADC1_Init+0x190>)
 80007f2:	f003 fd7f 	bl	80042f4 <HAL_ADC_ConfigChannel>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 80007fc:	f001 fa76 	bl	8001cec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000800:	4b22      	ldr	r3, [pc, #136]	@ (800088c <MX_ADC1_Init+0x1a0>)
 8000802:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000804:	2312      	movs	r3, #18
 8000806:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000808:	463b      	mov	r3, r7
 800080a:	4619      	mov	r1, r3
 800080c:	481b      	ldr	r0, [pc, #108]	@ (800087c <MX_ADC1_Init+0x190>)
 800080e:	f003 fd71 	bl	80042f4 <HAL_ADC_ConfigChannel>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8000818:	f001 fa68 	bl	8001cec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800081c:	4b1c      	ldr	r3, [pc, #112]	@ (8000890 <MX_ADC1_Init+0x1a4>)
 800081e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000820:	2318      	movs	r3, #24
 8000822:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000824:	463b      	mov	r3, r7
 8000826:	4619      	mov	r1, r3
 8000828:	4814      	ldr	r0, [pc, #80]	@ (800087c <MX_ADC1_Init+0x190>)
 800082a:	f003 fd63 	bl	80042f4 <HAL_ADC_ConfigChannel>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8000834:	f001 fa5a 	bl	8001cec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000838:	4b16      	ldr	r3, [pc, #88]	@ (8000894 <MX_ADC1_Init+0x1a8>)
 800083a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800083c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000840:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000842:	463b      	mov	r3, r7
 8000844:	4619      	mov	r1, r3
 8000846:	480d      	ldr	r0, [pc, #52]	@ (800087c <MX_ADC1_Init+0x190>)
 8000848:	f003 fd54 	bl	80042f4 <HAL_ADC_ConfigChannel>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 8000852:	f001 fa4b 	bl	8001cec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <MX_ADC1_Init+0x1ac>)
 8000858:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800085a:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800085e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000860:	463b      	mov	r3, r7
 8000862:	4619      	mov	r1, r3
 8000864:	4805      	ldr	r0, [pc, #20]	@ (800087c <MX_ADC1_Init+0x190>)
 8000866:	f003 fd45 	bl	80042f4 <HAL_ADC_ConfigChannel>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_ADC1_Init+0x188>
  {
    Error_Handler();
 8000870:	f001 fa3c 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	3730      	adds	r7, #48	@ 0x30
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	24000200 	.word	0x24000200
 8000880:	40022000 	.word	0x40022000
 8000884:	2a000400 	.word	0x2a000400
 8000888:	2e300800 	.word	0x2e300800
 800088c:	47520000 	.word	0x47520000
 8000890:	3ac04000 	.word	0x3ac04000
 8000894:	3ef08000 	.word	0x3ef08000
 8000898:	4b840000 	.word	0x4b840000

0800089c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b0ba      	sub	sp, #232	@ 0xe8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008b4:	f107 0318 	add.w	r3, r7, #24
 80008b8:	22b8      	movs	r2, #184	@ 0xb8
 80008ba:	2100      	movs	r1, #0
 80008bc:	4618      	mov	r0, r3
 80008be:	f014 fa8b 	bl	8014dd8 <memset>
  if(adcHandle->Instance==ADC1)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a53      	ldr	r2, [pc, #332]	@ (8000a14 <HAL_ADC_MspInit+0x178>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	f040 809e 	bne.w	8000a0a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80008ce:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008d2:	f04f 0300 	mov.w	r3, #0
 80008d6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 80008da:	2302      	movs	r3, #2
 80008dc:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 80008de:	2310      	movs	r3, #16
 80008e0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80008e2:	2302      	movs	r3, #2
 80008e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80008e6:	2302      	movs	r3, #2
 80008e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80008ea:	2302      	movs	r3, #2
 80008ec:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80008ee:	23c0      	movs	r3, #192	@ 0xc0
 80008f0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80008f2:	2300      	movs	r3, #0
 80008f4:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80008fa:	2300      	movs	r3, #0
 80008fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000900:	f107 0318 	add.w	r3, r7, #24
 8000904:	4618      	mov	r0, r3
 8000906:	f00c f98f 	bl	800cc28 <HAL_RCCEx_PeriphCLKConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000910:	f001 f9ec 	bl	8001cec <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000914:	4b40      	ldr	r3, [pc, #256]	@ (8000a18 <HAL_ADC_MspInit+0x17c>)
 8000916:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800091a:	4a3f      	ldr	r2, [pc, #252]	@ (8000a18 <HAL_ADC_MspInit+0x17c>)
 800091c:	f043 0320 	orr.w	r3, r3, #32
 8000920:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000924:	4b3c      	ldr	r3, [pc, #240]	@ (8000a18 <HAL_ADC_MspInit+0x17c>)
 8000926:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800092a:	f003 0320 	and.w	r3, r3, #32
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000932:	4b39      	ldr	r3, [pc, #228]	@ (8000a18 <HAL_ADC_MspInit+0x17c>)
 8000934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000938:	4a37      	ldr	r2, [pc, #220]	@ (8000a18 <HAL_ADC_MspInit+0x17c>)
 800093a:	f043 0304 	orr.w	r3, r3, #4
 800093e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000942:	4b35      	ldr	r3, [pc, #212]	@ (8000a18 <HAL_ADC_MspInit+0x17c>)
 8000944:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000948:	f003 0304 	and.w	r3, r3, #4
 800094c:	613b      	str	r3, [r7, #16]
 800094e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000950:	4b31      	ldr	r3, [pc, #196]	@ (8000a18 <HAL_ADC_MspInit+0x17c>)
 8000952:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000956:	4a30      	ldr	r2, [pc, #192]	@ (8000a18 <HAL_ADC_MspInit+0x17c>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000960:	4b2d      	ldr	r3, [pc, #180]	@ (8000a18 <HAL_ADC_MspInit+0x17c>)
 8000962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_INP17
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800096e:	2303      	movs	r3, #3
 8000970:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000974:	2303      	movs	r3, #3
 8000976:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000980:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000984:	4619      	mov	r1, r3
 8000986:	4825      	ldr	r0, [pc, #148]	@ (8000a1c <HAL_ADC_MspInit+0x180>)
 8000988:	f009 fc0e 	bl	800a1a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800098c:	231e      	movs	r3, #30
 800098e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000992:	2303      	movs	r3, #3
 8000994:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009a2:	4619      	mov	r1, r3
 80009a4:	481e      	ldr	r0, [pc, #120]	@ (8000a20 <HAL_ADC_MspInit+0x184>)
 80009a6:	f009 fbff 	bl	800a1a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 80009aa:	4b1e      	ldr	r3, [pc, #120]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009ac:	4a1e      	ldr	r2, [pc, #120]	@ (8000a28 <HAL_ADC_MspInit+0x18c>)
 80009ae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80009b0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009b2:	2209      	movs	r2, #9
 80009b4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80009bc:	4b19      	ldr	r3, [pc, #100]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80009c2:	4b18      	ldr	r3, [pc, #96]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009c8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80009ca:	4b16      	ldr	r3, [pc, #88]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80009d0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009d2:	4b14      	ldr	r3, [pc, #80]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009d8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80009da:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009e0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80009e2:	4b10      	ldr	r3, [pc, #64]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80009ee:	480d      	ldr	r0, [pc, #52]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 80009f0:	f005 fd64 	bl	80064bc <HAL_DMA_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 80009fa:	f001 f977 	bl	8001cec <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a08      	ldr	r2, [pc, #32]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 8000a02:	659a      	str	r2, [r3, #88]	@ 0x58
 8000a04:	4a07      	ldr	r2, [pc, #28]	@ (8000a24 <HAL_ADC_MspInit+0x188>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000a0a:	bf00      	nop
 8000a0c:	37e8      	adds	r7, #232	@ 0xe8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40022000 	.word	0x40022000
 8000a18:	58024400 	.word	0x58024400
 8000a1c:	58020800 	.word	0x58020800
 8000a20:	58020000 	.word	0x58020000
 8000a24:	24000270 	.word	0x24000270
 8000a28:	40020010 	.word	0x40020010

08000a2c <__io_putchar>:
//    }
//    return DataIdx;
//}

int __io_putchar(int ch)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
	if(HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)&ch, 1, 10) != HAL_OK)
 8000a34:	1d39      	adds	r1, r7, #4
 8000a36:	230a      	movs	r3, #10
 8000a38:	2201      	movs	r2, #1
 8000a3a:	4807      	ldr	r0, [pc, #28]	@ (8000a58 <__io_putchar+0x2c>)
 8000a3c:	f011 fca6 	bl	801238c <HAL_UART_Transmit>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d002      	beq.n	8000a4c <__io_putchar+0x20>
		return -1;
 8000a46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a4a:	e000      	b.n	8000a4e <__io_putchar+0x22>
	return ch;
 8000a4c:	687b      	ldr	r3, [r7, #4]
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	2400288c 	.word	0x2400288c

08000a5c <__io_getchar>:

int __io_getchar(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
	char data[4];
	uint8_t ch, len = 1;
 8000a62:	2301      	movs	r3, #1
 8000a64:	73fb      	strb	r3, [r7, #15]

	while(HAL_UART_Receive(UART_DEBUG_ADD, &ch, 1, 10) != HAL_OK);
 8000a66:	bf00      	nop
 8000a68:	1df9      	adds	r1, r7, #7
 8000a6a:	230a      	movs	r3, #10
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	481e      	ldr	r0, [pc, #120]	@ (8000ae8 <__io_getchar+0x8c>)
 8000a70:	f011 fd1a 	bl	80124a8 <HAL_UART_Receive>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d1f6      	bne.n	8000a68 <__io_getchar+0xc>

	memset(data, 0x00, 4);
 8000a7a:	f107 0308 	add.w	r3, r7, #8
 8000a7e:	2204      	movs	r2, #4
 8000a80:	2100      	movs	r1, #0
 8000a82:	4618      	mov	r0, r3
 8000a84:	f014 f9a8 	bl	8014dd8 <memset>
	switch(ch)
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a8c:	d012      	beq.n	8000ab4 <__io_getchar+0x58>
 8000a8e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a90:	dc19      	bgt.n	8000ac6 <__io_getchar+0x6a>
 8000a92:	2b0d      	cmp	r3, #13
 8000a94:	d005      	beq.n	8000aa2 <__io_getchar+0x46>
 8000a96:	2b0d      	cmp	r3, #13
 8000a98:	dc15      	bgt.n	8000ac6 <__io_getchar+0x6a>
 8000a9a:	2b08      	cmp	r3, #8
 8000a9c:	d00a      	beq.n	8000ab4 <__io_getchar+0x58>
 8000a9e:	2b0a      	cmp	r3, #10
 8000aa0:	d111      	bne.n	8000ac6 <__io_getchar+0x6a>
	{
		case '\r':
		case '\n':
			len = 2;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\r\n");
 8000aa6:	f107 0308 	add.w	r3, r7, #8
 8000aaa:	4910      	ldr	r1, [pc, #64]	@ (8000aec <__io_getchar+0x90>)
 8000aac:	4618      	mov	r0, r3
 8000aae:	f014 f899 	bl	8014be4 <siprintf>
			break;
 8000ab2:	e00b      	b.n	8000acc <__io_getchar+0x70>

		case '\b':
		case 0x7F:
			len = 3;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\b \b");
 8000ab8:	f107 0308 	add.w	r3, r7, #8
 8000abc:	490c      	ldr	r1, [pc, #48]	@ (8000af0 <__io_getchar+0x94>)
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f014 f890 	bl	8014be4 <siprintf>
			break;
 8000ac4:	e002      	b.n	8000acc <__io_getchar+0x70>

		default:
			data[0] = ch;
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	723b      	strb	r3, [r7, #8]
			break;
 8000aca:	bf00      	nop
	}
	HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)data, len, 10);
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
 8000ace:	b29a      	uxth	r2, r3
 8000ad0:	f107 0108 	add.w	r1, r7, #8
 8000ad4:	230a      	movs	r3, #10
 8000ad6:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <__io_getchar+0x8c>)
 8000ad8:	f011 fc58 	bl	801238c <HAL_UART_Transmit>
	return ch;
 8000adc:	79fb      	ldrb	r3, [r7, #7]
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	3710      	adds	r7, #16
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	2400288c 	.word	0x2400288c
 8000aec:	08016da0 	.word	0x08016da0
 8000af0:	08016da4 	.word	0x08016da4

08000af4 <DWT_Init>:

//---------------------------------------------------------------------------------------------------------------------------------------------
void DWT_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000af8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b78 <DWT_Init+0x84>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	4a1e      	ldr	r2, [pc, #120]	@ (8000b78 <DWT_Init+0x84>)
 8000afe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b02:	60d3      	str	r3, [r2, #12]

	DWT->LAR = 0xC5ACCE55;
 8000b04:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <DWT_Init+0x88>)
 8000b06:	4a1e      	ldr	r2, [pc, #120]	@ (8000b80 <DWT_Init+0x8c>)
 8000b08:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
	
    DWT->CYCCNT = 0;
 8000b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <DWT_Init+0x88>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000b12:	4b1a      	ldr	r3, [pc, #104]	@ (8000b7c <DWT_Init+0x88>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4a19      	ldr	r2, [pc, #100]	@ (8000b7c <DWT_Init+0x88>)
 8000b18:	f043 0301 	orr.w	r3, r3, #1
 8000b1c:	6013      	str	r3, [r2, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b1e:	f3bf 8f4f 	dsb	sy
}
 8000b22:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b24:	f3bf 8f6f 	isb	sy
}
 8000b28:	bf00      	nop
//	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; /* Disable counter */

	__DSB(); __ISB();
//	sysclk = HAL_RCC_GetSysClockFreq();
	sysclk         = SystemCoreClock;
 8000b2a:	4b16      	ldr	r3, [pc, #88]	@ (8000b84 <DWT_Init+0x90>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a16      	ldr	r2, [pc, #88]	@ (8000b88 <DWT_Init+0x94>)
 8000b30:	6013      	str	r3, [r2, #0]
	cycles_per_us = sysclk/1000000.0f;
 8000b32:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <DWT_Init+0x94>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	ee07 3a90 	vmov	s15, r3
 8000b3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b3e:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8000b8c <DWT_Init+0x98>
 8000b42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b46:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <DWT_Init+0x9c>)
 8000b48:	edc3 7a00 	vstr	s15, [r3]
	us_per_cycles = 1000000.0f/sysclk;
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <DWT_Init+0x94>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	ee07 3a90 	vmov	s15, r3
 8000b54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b58:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8000b8c <DWT_Init+0x98>
 8000b5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b60:	4b0c      	ldr	r3, [pc, #48]	@ (8000b94 <DWT_Init+0xa0>)
 8000b62:	edc3 7a00 	vstr	s15, [r3]

	printf("SYSCLK = %lu Hz\r\n", sysclk);
 8000b66:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <DWT_Init+0x94>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	480a      	ldr	r0, [pc, #40]	@ (8000b98 <DWT_Init+0xa4>)
 8000b6e:	f013 fed7 	bl	8014920 <iprintf>
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	e000edf0 	.word	0xe000edf0
 8000b7c:	e0001000 	.word	0xe0001000
 8000b80:	c5acce55 	.word	0xc5acce55
 8000b84:	24000000 	.word	0x24000000
 8000b88:	240002e8 	.word	0x240002e8
 8000b8c:	49742400 	.word	0x49742400
 8000b90:	240002ec 	.word	0x240002ec
 8000b94:	240002f0 	.word	0x240002f0
 8000b98:	08016da8 	.word	0x08016da8

08000b9c <RegisterErrorCallback>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
// 콜백 함수 등록
void RegisterErrorCallback(ErrorCallback callback)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
    error_callback = callback;
 8000ba4:	4a04      	ldr	r2, [pc, #16]	@ (8000bb8 <RegisterErrorCallback+0x1c>)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6013      	str	r3, [r2, #0]
}
 8000baa:	bf00      	nop
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	240002f4 	.word	0x240002f4

08000bbc <ReportError>:

// 에러 보고 함수
void ReportError(const char *func, const char *file, uint32_t line, uint32_t error_code, const char *message)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08a      	sub	sp, #40	@ 0x28
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
 8000bc8:	603b      	str	r3, [r7, #0]
    if (error_callback != NULL) {
 8000bca:	4b0c      	ldr	r3, [pc, #48]	@ (8000bfc <ReportError+0x40>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d00f      	beq.n	8000bf2 <ReportError+0x36>
        ErrorInfo error_info = {
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	617b      	str	r3, [r7, #20]
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	61bb      	str	r3, [r7, #24]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	61fb      	str	r3, [r7, #28]
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	623b      	str	r3, [r7, #32]
 8000be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000be4:	627b      	str	r3, [r7, #36]	@ 0x24
            .file_name = file,
            .line_number = line,
            .error_code = error_code,
            .error_message = message
        };
        error_callback(&error_info);
 8000be6:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <ReportError+0x40>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f107 0214 	add.w	r2, r7, #20
 8000bee:	4610      	mov	r0, r2
 8000bf0:	4798      	blx	r3
    }
}
 8000bf2:	bf00      	nop
 8000bf4:	3728      	adds	r7, #40	@ 0x28
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	240002f4 	.word	0x240002f4

08000c00 <MyErrorCallback>:

void MyErrorCallback(ErrorInfo *error_info)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
    printf("Error!!\r\nFunction: %s\r\n", error_info->function_name);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4807      	ldr	r0, [pc, #28]	@ (8000c2c <MyErrorCallback+0x2c>)
 8000c10:	f013 fe86 	bl	8014920 <iprintf>
    printf("File: %s, Line: %lu\r\n", error_info->file_name, error_info->line_number);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	6859      	ldr	r1, [r3, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	4804      	ldr	r0, [pc, #16]	@ (8000c30 <MyErrorCallback+0x30>)
 8000c20:	f013 fe7e 	bl	8014920 <iprintf>
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	08016de0 	.word	0x08016de0
 8000c30:	08016df8 	.word	0x08016df8

08000c34 <LogFifo_Init>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
// FIFO 버퍼 초기화
void LogFifo_Init(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
    log_fifo.head = 0;
 8000c38:	4b0b      	ldr	r3, [pc, #44]	@ (8000c68 <LogFifo_Init+0x34>)
 8000c3a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000c3e:	461a      	mov	r2, r3
 8000c40:	2300      	movs	r3, #0
 8000c42:	6013      	str	r3, [r2, #0]
    log_fifo.tail = 0;
 8000c44:	4b08      	ldr	r3, [pc, #32]	@ (8000c68 <LogFifo_Init+0x34>)
 8000c46:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	6053      	str	r3, [r2, #4]
    log_fifo.count = 0;
 8000c50:	4b05      	ldr	r3, [pc, #20]	@ (8000c68 <LogFifo_Init+0x34>)
 8000c52:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000c56:	461a      	mov	r2, r3
 8000c58:	2300      	movs	r3, #0
 8000c5a:	6093      	str	r3, [r2, #8]
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	240002f8 	.word	0x240002f8

08000c6c <LogFifo_Push>:

// FIFO에 메시지 추가 (ISR에서 호출)
int LogFifo_Push(const char *msg)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
    if (log_fifo.count >= LOG_BUFFER_SIZE)
 8000c74:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf0 <LogFifo_Push+0x84>)
 8000c76:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c7e:	d902      	bls.n	8000c86 <LogFifo_Push+0x1a>
	{
        return -1; // 버퍼가 가득 참 (오버플로우 처리)
 8000c80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c84:	e030      	b.n	8000ce8 <LogFifo_Push+0x7c>
//    strncpy(log_fifo.buffer[log_fifo.head], msg, MAX_LOG_MSG_LEN - 1);
//    log_fifo.buffer[log_fifo.head][MAX_LOG_MSG_LEN - 1] = '\0'; // Null 종료 보장

    // 문자열 길이 제한 후 복사, 널 종단 보장
    size_t copy_len;
    copy_len = strnlen(msg, (size_t)(MAX_LOG_MSG_LEN - 1));
 8000c86:	217f      	movs	r1, #127	@ 0x7f
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f014 f8ad 	bl	8014de8 <strnlen>
 8000c8e:	60f8      	str	r0, [r7, #12]
    memcpy(log_fifo.buffer[log_fifo.head], msg, copy_len);
 8000c90:	4b17      	ldr	r3, [pc, #92]	@ (8000cf0 <LogFifo_Push+0x84>)
 8000c92:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	01db      	lsls	r3, r3, #7
 8000c9a:	4a15      	ldr	r2, [pc, #84]	@ (8000cf0 <LogFifo_Push+0x84>)
 8000c9c:	4413      	add	r3, r2
 8000c9e:	68fa      	ldr	r2, [r7, #12]
 8000ca0:	6879      	ldr	r1, [r7, #4]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f014 f923 	bl	8014eee <memcpy>
    log_fifo.buffer[log_fifo.head][copy_len] = '\0';
 8000ca8:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <LogFifo_Push+0x84>)
 8000caa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0f      	ldr	r2, [pc, #60]	@ (8000cf0 <LogFifo_Push+0x84>)
 8000cb2:	01db      	lsls	r3, r3, #7
 8000cb4:	441a      	add	r2, r3
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	4413      	add	r3, r2
 8000cba:	2200      	movs	r2, #0
 8000cbc:	701a      	strb	r2, [r3, #0]
    
    log_fifo.head = (log_fifo.head + 1U) % LOG_BUFFER_SIZE;
 8000cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf0 <LogFifo_Push+0x84>)
 8000cc0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ccc:	4a08      	ldr	r2, [pc, #32]	@ (8000cf0 <LogFifo_Push+0x84>)
 8000cce:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8000cd2:	6013      	str	r3, [r2, #0]
    log_fifo.count++;
 8000cd4:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <LogFifo_Push+0x84>)
 8000cd6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000cda:	689b      	ldr	r3, [r3, #8]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	4a04      	ldr	r2, [pc, #16]	@ (8000cf0 <LogFifo_Push+0x84>)
 8000ce0:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8000ce4:	6093      	str	r3, [r2, #8]
	
    return 0;
 8000ce6:	2300      	movs	r3, #0
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	240002f8 	.word	0x240002f8

08000cf4 <LogFifo_Pop>:

// FIFO에서 메시지 읽기 (메인 루프에서 호출)
int LogFifo_Pop(char *msg)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b088      	sub	sp, #32
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000cfc:	f3ef 8310 	mrs	r3, PRIMASK
 8000d00:	617b      	str	r3, [r7, #20]
  return(result);
 8000d02:	697b      	ldr	r3, [r7, #20]
	uint32_t primask;
    primask = __get_PRIMASK();
 8000d04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8000d06:	b672      	cpsid	i
}
 8000d08:	bf00      	nop
    __disable_irq();

    if (log_fifo.count == 0)
 8000d0a:	4b25      	ldr	r3, [pc, #148]	@ (8000da0 <LogFifo_Pop+0xac>)
 8000d0c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d108      	bne.n	8000d28 <LogFifo_Pop+0x34>
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	f383 8810 	msr	PRIMASK, r3
}
 8000d20:	bf00      	nop
	{
		__set_PRIMASK(primask);
        return -1; // 버퍼가 비어 있음
 8000d22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d26:	e037      	b.n	8000d98 <LogFifo_Pop+0xa4>
    
//    strncpy(msg, log_fifo.buffer[log_fifo.tail], MAX_LOG_MSG_LEN);

    // 복사 및 널 종단
    size_t copy_len;
    copy_len = strnlen(log_fifo.buffer[log_fifo.tail], (size_t)(MAX_LOG_MSG_LEN - 1));
 8000d28:	4b1d      	ldr	r3, [pc, #116]	@ (8000da0 <LogFifo_Pop+0xac>)
 8000d2a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	01db      	lsls	r3, r3, #7
 8000d32:	4a1b      	ldr	r2, [pc, #108]	@ (8000da0 <LogFifo_Pop+0xac>)
 8000d34:	4413      	add	r3, r2
 8000d36:	217f      	movs	r1, #127	@ 0x7f
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f014 f855 	bl	8014de8 <strnlen>
 8000d3e:	61b8      	str	r0, [r7, #24]
    memcpy(msg, log_fifo.buffer[log_fifo.tail], copy_len);
 8000d40:	4b17      	ldr	r3, [pc, #92]	@ (8000da0 <LogFifo_Pop+0xac>)
 8000d42:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	01db      	lsls	r3, r3, #7
 8000d4a:	4a15      	ldr	r2, [pc, #84]	@ (8000da0 <LogFifo_Pop+0xac>)
 8000d4c:	4413      	add	r3, r2
 8000d4e:	69ba      	ldr	r2, [r7, #24]
 8000d50:	4619      	mov	r1, r3
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f014 f8cb 	bl	8014eee <memcpy>
    msg[copy_len] = '\0';
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	2200      	movs	r2, #0
 8000d60:	701a      	strb	r2, [r3, #0]
	
    log_fifo.tail = (log_fifo.tail + 1U) % LOG_BUFFER_SIZE;
 8000d62:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <LogFifo_Pop+0xac>)
 8000d64:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000d70:	4a0b      	ldr	r2, [pc, #44]	@ (8000da0 <LogFifo_Pop+0xac>)
 8000d72:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8000d76:	6053      	str	r3, [r2, #4]
    log_fifo.count--;
 8000d78:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <LogFifo_Pop+0xac>)
 8000d7a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	3b01      	subs	r3, #1
 8000d82:	4a07      	ldr	r2, [pc, #28]	@ (8000da0 <LogFifo_Pop+0xac>)
 8000d84:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8000d88:	6093      	str	r3, [r2, #8]
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	f383 8810 	msr	PRIMASK, r3
}
 8000d94:	bf00      	nop

	__set_PRIMASK(primask);
    return 0;
 8000d96:	2300      	movs	r3, #0
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3720      	adds	r7, #32
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	240002f8 	.word	0x240002f8

08000da4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000daa:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <MX_DMA_Init+0x3c>)
 8000dac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000db0:	4a0b      	ldr	r2, [pc, #44]	@ (8000de0 <MX_DMA_Init+0x3c>)
 8000db2:	f043 0301 	orr.w	r3, r3, #1
 8000db6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000dba:	4b09      	ldr	r3, [pc, #36]	@ (8000de0 <MX_DMA_Init+0x3c>)
 8000dbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dc0:	f003 0301 	and.w	r3, r3, #1
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	2100      	movs	r1, #0
 8000dcc:	200b      	movs	r0, #11
 8000dce:	f005 f979 	bl	80060c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000dd2:	200b      	movs	r0, #11
 8000dd4:	f005 f9a0 	bl	8006118 <HAL_NVIC_EnableIRQ>

}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	58024400 	.word	0x58024400

08000de4 <emc_pwm_base_hz>:
    {EMC2303_ADDR_IC2, 1u},
    {EMC2303_ADDR_IC2, 2u}
};

static inline uint32_t emc_pwm_base_hz(emc_pwm_base_t b)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	71fb      	strb	r3, [r7, #7]
    switch (b)
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	d00c      	beq.n	8000e0e <emc_pwm_base_hz+0x2a>
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	dc0d      	bgt.n	8000e14 <emc_pwm_base_hz+0x30>
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d002      	beq.n	8000e02 <emc_pwm_base_hz+0x1e>
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d003      	beq.n	8000e08 <emc_pwm_base_hz+0x24>
 8000e00:	e008      	b.n	8000e14 <emc_pwm_base_hz+0x30>
    {
        case EMC_PWM_BASE_26k:
            return 26000u;
 8000e02:	f246 5390 	movw	r3, #26000	@ 0x6590
 8000e06:	e007      	b.n	8000e18 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_19k5:
            return 19531u;
 8000e08:	f644 434b 	movw	r3, #19531	@ 0x4c4b
 8000e0c:	e004      	b.n	8000e18 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_4k882:
            return 4882u;
 8000e0e:	f241 3312 	movw	r3, #4882	@ 0x1312
 8000e12:	e001      	b.n	8000e18 <emc_pwm_base_hz+0x34>
        default:
            return 2441u;
 8000e14:	f640 1389 	movw	r3, #2441	@ 0x989
    }
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <emc2303_ch_base>:

static inline uint8_t emc2303_ch_base(uint8_t ch0_2)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	71fb      	strb	r3, [r7, #7]
	return (uint8_t)(0x30u + 0x10u * ch0_2);
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	3303      	adds	r3, #3
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	011b      	lsls	r3, r3, #4
 8000e36:	b2db      	uxtb	r3, r3
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <emc_w8>:

/* ===== Low‑level I2C helpers (use extern hi2c4) ===== */
static void emc_w8(uint8_t addr7, uint8_t reg, uint8_t val)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af04      	add	r7, sp, #16
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	71fb      	strb	r3, [r7, #7]
 8000e4e:	460b      	mov	r3, r1
 8000e50:	71bb      	strb	r3, [r7, #6]
 8000e52:	4613      	mov	r3, r2
 8000e54:	717b      	strb	r3, [r7, #5]
    if (HAL_I2C_Mem_Write(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	b29b      	uxth	r3, r3
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	b299      	uxth	r1, r3
 8000e5e:	79bb      	ldrb	r3, [r7, #6]
 8000e60:	b29a      	uxth	r2, r3
 8000e62:	230a      	movs	r3, #10
 8000e64:	9302      	str	r3, [sp, #8]
 8000e66:	2301      	movs	r3, #1
 8000e68:	9301      	str	r3, [sp, #4]
 8000e6a:	1d7b      	adds	r3, r7, #5
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	2301      	movs	r3, #1
 8000e70:	4808      	ldr	r0, [pc, #32]	@ (8000e94 <emc_w8+0x50>)
 8000e72:	f009 fd91 	bl	800a998 <HAL_I2C_Mem_Write>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d007      	beq.n	8000e8c <emc_w8+0x48>
        {REPORT_ERROR();}
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <emc_w8+0x54>)
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	2300      	movs	r3, #0
 8000e82:	2250      	movs	r2, #80	@ 0x50
 8000e84:	4905      	ldr	r1, [pc, #20]	@ (8000e9c <emc_w8+0x58>)
 8000e86:	4806      	ldr	r0, [pc, #24]	@ (8000ea0 <emc_w8+0x5c>)
 8000e88:	f7ff fe98 	bl	8000bbc <ReportError>
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	240024c8 	.word	0x240024c8
 8000e98:	08016e58 	.word	0x08016e58
 8000e9c:	08016e40 	.word	0x08016e40
 8000ea0:	08017700 	.word	0x08017700

08000ea4 <emc_r8>:

static void emc_r8(uint8_t addr7, uint8_t reg, uint8_t *val)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af04      	add	r7, sp, #16
 8000eaa:	4603      	mov	r3, r0
 8000eac:	603a      	str	r2, [r7, #0]
 8000eae:	71fb      	strb	r3, [r7, #7]
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Read(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	b299      	uxth	r1, r3
 8000ebc:	79bb      	ldrb	r3, [r7, #6]
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	230a      	movs	r3, #10
 8000ec2:	9302      	str	r3, [sp, #8]
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	9301      	str	r3, [sp, #4]
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	9300      	str	r3, [sp, #0]
 8000ecc:	2301      	movs	r3, #1
 8000ece:	4809      	ldr	r0, [pc, #36]	@ (8000ef4 <emc_r8+0x50>)
 8000ed0:	f009 fe84 	bl	800abdc <HAL_I2C_Mem_Read>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d007      	beq.n	8000eea <emc_r8+0x46>
        {REPORT_ERROR();}
 8000eda:	4b07      	ldr	r3, [pc, #28]	@ (8000ef8 <emc_r8+0x54>)
 8000edc:	9300      	str	r3, [sp, #0]
 8000ede:	2300      	movs	r3, #0
 8000ee0:	2256      	movs	r2, #86	@ 0x56
 8000ee2:	4906      	ldr	r1, [pc, #24]	@ (8000efc <emc_r8+0x58>)
 8000ee4:	4806      	ldr	r0, [pc, #24]	@ (8000f00 <emc_r8+0x5c>)
 8000ee6:	f7ff fe69 	bl	8000bbc <ReportError>
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	240024c8 	.word	0x240024c8
 8000ef8:	08016e58 	.word	0x08016e58
 8000efc:	08016e40 	.word	0x08016e40
 8000f00:	08017708 	.word	0x08017708

08000f04 <emc_mask_lsb_shift>:

/* ===== Bitfield helpers ===== */
static uint8_t emc_mask_lsb_shift(uint8_t m)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af02      	add	r7, sp, #8
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
	uint8_t s;
	uint8_t t;

	if (m == 0u)
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d109      	bne.n	8000f28 <emc_mask_lsb_shift+0x24>
	{
		REPORT_ERROR();
 8000f14:	4b0f      	ldr	r3, [pc, #60]	@ (8000f54 <emc_mask_lsb_shift+0x50>)
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	2300      	movs	r3, #0
 8000f1a:	2261      	movs	r2, #97	@ 0x61
 8000f1c:	490e      	ldr	r1, [pc, #56]	@ (8000f58 <emc_mask_lsb_shift+0x54>)
 8000f1e:	480f      	ldr	r0, [pc, #60]	@ (8000f5c <emc_mask_lsb_shift+0x58>)
 8000f20:	f7ff fe4c 	bl	8000bbc <ReportError>
		return 0u;
 8000f24:	2300      	movs	r3, #0
 8000f26:	e010      	b.n	8000f4a <emc_mask_lsb_shift+0x46>
	}

	s = 0u;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	73fb      	strb	r3, [r7, #15]
	t = m;
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	73bb      	strb	r3, [r7, #14]

	while ((t & 1u) == 0u)
 8000f30:	e005      	b.n	8000f3e <emc_mask_lsb_shift+0x3a>
	{
		t = (uint8_t)(t >> 1);
 8000f32:	7bbb      	ldrb	r3, [r7, #14]
 8000f34:	085b      	lsrs	r3, r3, #1
 8000f36:	73bb      	strb	r3, [r7, #14]
		s = (uint8_t)(s + 1u);
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	73fb      	strb	r3, [r7, #15]
	while ((t & 1u) == 0u)
 8000f3e:	7bbb      	ldrb	r3, [r7, #14]
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d0f4      	beq.n	8000f32 <emc_mask_lsb_shift+0x2e>
	}
	return s;
 8000f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	08016e58 	.word	0x08016e58
 8000f58:	08016e40 	.word	0x08016e40
 8000f5c:	08017710 	.word	0x08017710

08000f60 <emc_upd_bits>:

static void emc_upd_bits(uint8_t a, uint8_t r, uint8_t m, uint8_t v)
{
 8000f60:	b590      	push	{r4, r7, lr}
 8000f62:	b087      	sub	sp, #28
 8000f64:	af02      	add	r7, sp, #8
 8000f66:	4604      	mov	r4, r0
 8000f68:	4608      	mov	r0, r1
 8000f6a:	4611      	mov	r1, r2
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4623      	mov	r3, r4
 8000f70:	71fb      	strb	r3, [r7, #7]
 8000f72:	4603      	mov	r3, r0
 8000f74:	71bb      	strb	r3, [r7, #6]
 8000f76:	460b      	mov	r3, r1
 8000f78:	717b      	strb	r3, [r7, #5]
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	713b      	strb	r3, [r7, #4]
	uint8_t x;
	uint8_t s;
	uint8_t vs;


	if (m == 0u)
 8000f7e:	797b      	ldrb	r3, [r7, #5]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d108      	bne.n	8000f96 <emc_upd_bits+0x36>
	{
		REPORT_ERROR();
 8000f84:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <emc_upd_bits+0x88>)
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2300      	movs	r3, #0
 8000f8a:	2279      	movs	r2, #121	@ 0x79
 8000f8c:	4917      	ldr	r1, [pc, #92]	@ (8000fec <emc_upd_bits+0x8c>)
 8000f8e:	4818      	ldr	r0, [pc, #96]	@ (8000ff0 <emc_upd_bits+0x90>)
 8000f90:	f7ff fe14 	bl	8000bbc <ReportError>
 8000f94:	e024      	b.n	8000fe0 <emc_upd_bits+0x80>
		return;
	}
	
	emc_r8(a, r, &x);
 8000f96:	f107 020d 	add.w	r2, r7, #13
 8000f9a:	79b9      	ldrb	r1, [r7, #6]
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ff80 	bl	8000ea4 <emc_r8>
	s = emc_mask_lsb_shift(m);
 8000fa4:	797b      	ldrb	r3, [r7, #5]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff ffac 	bl	8000f04 <emc_mask_lsb_shift>
 8000fac:	4603      	mov	r3, r0
 8000fae:	73fb      	strb	r3, [r7, #15]
	vs = (uint8_t)(((uint8_t)(v << s)) & m);
 8000fb0:	793a      	ldrb	r2, [r7, #4]
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	797b      	ldrb	r3, [r7, #5]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	73bb      	strb	r3, [r7, #14]
	x = (uint8_t)((x & (uint8_t)(~m)) | vs);
 8000fc0:	797b      	ldrb	r3, [r7, #5]
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	7b7b      	ldrb	r3, [r7, #13]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	7bbb      	ldrb	r3, [r7, #14]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	737b      	strb	r3, [r7, #13]
	emc_w8(a, r, x);
 8000fd4:	7b7a      	ldrb	r2, [r7, #13]
 8000fd6:	79b9      	ldrb	r1, [r7, #6]
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff ff32 	bl	8000e44 <emc_w8>
}
 8000fe0:	3714      	adds	r7, #20
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd90      	pop	{r4, r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	08016e58 	.word	0x08016e58
 8000fec:	08016e40 	.word	0x08016e40
 8000ff0:	08017724 	.word	0x08017724

08000ff4 <emc_set_base>:

/* ===== Set PWM base frequency per channel (affects only base, divider set separately) ===== */
static void emc_set_base(uint8_t a, uint8_t ch0_2, emc_pwm_base_t base)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71fb      	strb	r3, [r7, #7]
 8000ffe:	460b      	mov	r3, r1
 8001000:	71bb      	strb	r3, [r7, #6]
 8001002:	4613      	mov	r3, r2
 8001004:	717b      	strb	r3, [r7, #5]
    if (ch0_2 > 2u)
 8001006:	79bb      	ldrb	r3, [r7, #6]
 8001008:	2b02      	cmp	r3, #2
 800100a:	d908      	bls.n	800101e <emc_set_base+0x2a>
    {
        REPORT_ERROR();
 800100c:	4b0d      	ldr	r3, [pc, #52]	@ (8001044 <emc_set_base+0x50>)
 800100e:	9300      	str	r3, [sp, #0]
 8001010:	2300      	movs	r3, #0
 8001012:	2289      	movs	r2, #137	@ 0x89
 8001014:	490c      	ldr	r1, [pc, #48]	@ (8001048 <emc_set_base+0x54>)
 8001016:	480d      	ldr	r0, [pc, #52]	@ (800104c <emc_set_base+0x58>)
 8001018:	f7ff fdd0 	bl	8000bbc <ReportError>
        return;
 800101c:	e00e      	b.n	800103c <emc_set_base+0x48>
    }

    uint8_t reg;
    uint8_t mask;

	reg = REG_PWM_BASEF_123;
 800101e:	232d      	movs	r3, #45	@ 0x2d
 8001020:	73fb      	strb	r3, [r7, #15]
	mask = (uint8_t)(0x3u << (uint8_t)(ch0_2 * 2u));
 8001022:	79bb      	ldrb	r3, [r7, #6]
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	b2db      	uxtb	r3, r3
 8001028:	461a      	mov	r2, r3
 800102a:	2303      	movs	r3, #3
 800102c:	4093      	lsls	r3, r2
 800102e:	73bb      	strb	r3, [r7, #14]

	/* note: emc_upd_bits will shift 'base' into position using mask */
	emc_upd_bits(a, reg, mask, (uint8_t)base);
 8001030:	797b      	ldrb	r3, [r7, #5]
 8001032:	7bba      	ldrb	r2, [r7, #14]
 8001034:	7bf9      	ldrb	r1, [r7, #15]
 8001036:	79f8      	ldrb	r0, [r7, #7]
 8001038:	f7ff ff92 	bl	8000f60 <emc_upd_bits>
}
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	08016e58 	.word	0x08016e58
 8001048:	08016e40 	.word	0x08016e40
 800104c:	08017734 	.word	0x08017734

08001050 <EMC2303_Init>:

/* ===== Initialize one EMC2303 with a profile ===== */
void EMC2303_Init(uint8_t addr7, emc_profile_t profile, uint32_t target_pwm_hz)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	603a      	str	r2, [r7, #0]
 800105a:	71fb      	strb	r3, [r7, #7]
 800105c:	460b      	mov	r3, r1
 800105e:	71bb      	strb	r3, [r7, #6]
    uint8_t ch;

    /* Disable RPM algorithm (Direct Setting), keep defaults for now. */
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001060:	2300      	movs	r3, #0
 8001062:	75fb      	strb	r3, [r7, #23]
 8001064:	e016      	b.n	8001094 <EMC2303_Init+0x44>
	{
		uint8_t base = emc2303_ch_base(ch);		
 8001066:	7dfb      	ldrb	r3, [r7, #23]
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fedb 	bl	8000e24 <emc2303_ch_base>
 800106e:	4603      	mov	r3, r0
 8001070:	723b      	strb	r3, [r7, #8]
		/* Clear ENAGx bit in Fan Config1 (bit7) */
		emc_upd_bits(addr7, (uint8_t)(base + OFF_FAN_CFG1), 0x80u, 0u);		
 8001072:	7a3b      	ldrb	r3, [r7, #8]
 8001074:	3302      	adds	r3, #2
 8001076:	b2d9      	uxtb	r1, r3
 8001078:	79f8      	ldrb	r0, [r7, #7]
 800107a:	2300      	movs	r3, #0
 800107c:	2280      	movs	r2, #128	@ 0x80
 800107e:	f7ff ff6f 	bl	8000f60 <emc_upd_bits>
		/* Write an initial setting to defeat the power‑up watchdog */
		emc_w8(addr7, (uint8_t)(base + OFF_FAN_SETTING), 0x00u);
 8001082:	7a39      	ldrb	r1, [r7, #8]
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2200      	movs	r2, #0
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fedb 	bl	8000e44 <emc_w8>
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 800108e:	7dfb      	ldrb	r3, [r7, #23]
 8001090:	3301      	adds	r3, #1
 8001092:	75fb      	strb	r3, [r7, #23]
 8001094:	7dfb      	ldrb	r3, [r7, #23]
 8001096:	2b02      	cmp	r3, #2
 8001098:	d9e5      	bls.n	8001066 <EMC2303_Init+0x16>
	}

    if (profile == EMC_PROFILE_4WIRE_FAN)
 800109a:	79bb      	ldrb	r3, [r7, #6]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d129      	bne.n	80010f4 <EMC2303_Init+0xa4>
    {
        /* Open‑drain PWM, normal polarity, base ≈26 kHz, divider = 1 */
//        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x00u); /* PMOT1..3 = 0 (open‑drain) */
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (push‑pull) */
 80010a0:	79f8      	ldrb	r0, [r7, #7]
 80010a2:	2307      	movs	r3, #7
 80010a4:	2207      	movs	r2, #7
 80010a6:	212b      	movs	r1, #43	@ 0x2b
 80010a8:	f7ff ff5a 	bl	8000f60 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 (00h→0%) */
 80010ac:	79f8      	ldrb	r0, [r7, #7]
 80010ae:	2300      	movs	r3, #0
 80010b0:	2207      	movs	r2, #7
 80010b2:	212a      	movs	r1, #42	@ 0x2a
 80010b4:	f7ff ff54 	bl	8000f60 <emc_upd_bits>

        for (ch = 0u; ch <= 2u; ++ch)
 80010b8:	2300      	movs	r3, #0
 80010ba:	75fb      	strb	r3, [r7, #23]
 80010bc:	e016      	b.n	80010ec <EMC2303_Init+0x9c>
        {
            emc_set_base(addr7, ch, EMC_PWM_BASE_26k);
 80010be:	7df9      	ldrb	r1, [r7, #23]
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	2200      	movs	r2, #0
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff ff95 	bl	8000ff4 <emc_set_base>

            uint8_t base = emc2303_ch_base(ch);
 80010ca:	7dfb      	ldrb	r3, [r7, #23]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fea9 	bl	8000e24 <emc2303_ch_base>
 80010d2:	4603      	mov	r3, r0
 80010d4:	727b      	strb	r3, [r7, #9]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), 1u); /* ÷1 */
 80010d6:	7a7b      	ldrb	r3, [r7, #9]
 80010d8:	3301      	adds	r3, #1
 80010da:	b2d9      	uxtb	r1, r3
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	2201      	movs	r2, #1
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff feaf 	bl	8000e44 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 80010e6:	7dfb      	ldrb	r3, [r7, #23]
 80010e8:	3301      	adds	r3, #1
 80010ea:	75fb      	strb	r3, [r7, #23]
 80010ec:	7dfb      	ldrb	r3, [r7, #23]
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d9e5      	bls.n	80010be <EMC2303_Init+0x6e>

            uint8_t base = emc2303_ch_base(ch);
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
        }
    }
}
 80010f2:	e046      	b.n	8001182 <EMC2303_Init+0x132>
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (push‑pull) */
 80010f4:	79f8      	ldrb	r0, [r7, #7]
 80010f6:	2307      	movs	r3, #7
 80010f8:	2207      	movs	r2, #7
 80010fa:	212b      	movs	r1, #43	@ 0x2b
 80010fc:	f7ff ff30 	bl	8000f60 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 */
 8001100:	79f8      	ldrb	r0, [r7, #7]
 8001102:	2300      	movs	r3, #0
 8001104:	2207      	movs	r2, #7
 8001106:	212a      	movs	r1, #42	@ 0x2a
 8001108:	f7ff ff2a 	bl	8000f60 <emc_upd_bits>
        if (target_pwm_hz == 0u)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d102      	bne.n	8001118 <EMC2303_Init+0xc8>
            target_pwm_hz = 500u;
 8001112:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001116:	603b      	str	r3, [r7, #0]
        base_hz = emc_pwm_base_hz(EMC_PWM_BASE_4k882);
 8001118:	2002      	movs	r0, #2
 800111a:	f7ff fe63 	bl	8000de4 <emc_pwm_base_hz>
 800111e:	60f8      	str	r0, [r7, #12]
        for (ch = 0u; ch <= 2u; ++ch)
 8001120:	2300      	movs	r3, #0
 8001122:	75fb      	strb	r3, [r7, #23]
 8001124:	e02a      	b.n	800117c <EMC2303_Init+0x12c>
            emc_set_base(addr7, ch, EMC_PWM_BASE_4k882);
 8001126:	7df9      	ldrb	r1, [r7, #23]
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	2202      	movs	r2, #2
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff61 	bl	8000ff4 <emc_set_base>
            div32 = (uint32_t)((base_hz + (target_pwm_hz / 2u)) / target_pwm_hz);
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	085a      	lsrs	r2, r3, #1
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	441a      	add	r2, r3
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001140:	613b      	str	r3, [r7, #16]
            if (div32 == 0u)
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d101      	bne.n	800114c <EMC2303_Init+0xfc>
                div32 = 1u;
 8001148:	2301      	movs	r3, #1
 800114a:	613b      	str	r3, [r7, #16]
            if (div32 > 255u)
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	2bff      	cmp	r3, #255	@ 0xff
 8001150:	d901      	bls.n	8001156 <EMC2303_Init+0x106>
                div32 = 255u;
 8001152:	23ff      	movs	r3, #255	@ 0xff
 8001154:	613b      	str	r3, [r7, #16]
            div8 = (uint8_t)div32;
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	72fb      	strb	r3, [r7, #11]
            uint8_t base = emc2303_ch_base(ch);
 800115a:	7dfb      	ldrb	r3, [r7, #23]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fe61 	bl	8000e24 <emc2303_ch_base>
 8001162:	4603      	mov	r3, r0
 8001164:	72bb      	strb	r3, [r7, #10]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
 8001166:	7abb      	ldrb	r3, [r7, #10]
 8001168:	3301      	adds	r3, #1
 800116a:	b2d9      	uxtb	r1, r3
 800116c:	7afa      	ldrb	r2, [r7, #11]
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff fe67 	bl	8000e44 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001176:	7dfb      	ldrb	r3, [r7, #23]
 8001178:	3301      	adds	r3, #1
 800117a:	75fb      	strb	r3, [r7, #23]
 800117c:	7dfb      	ldrb	r3, [r7, #23]
 800117e:	2b02      	cmp	r3, #2
 8001180:	d9d1      	bls.n	8001126 <EMC2303_Init+0xd6>
}
 8001182:	bf00      	nop
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <Fans6_Init>:

    *out_rpm = (uint32_t)(3932160u / cnt);
}

void Fans6_Init(emc_profile_t profile, uint32_t target_pwm_hz)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	6039      	str	r1, [r7, #0]
 8001194:	71fb      	strb	r3, [r7, #7]
    EMC2303_Init(EMC2303_ADDR_IC1, profile, target_pwm_hz);
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	4619      	mov	r1, r3
 800119c:	202e      	movs	r0, #46	@ 0x2e
 800119e:	f7ff ff57 	bl	8001050 <EMC2303_Init>
    EMC2303_Init(EMC2303_ADDR_IC2, profile, target_pwm_hz);
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	683a      	ldr	r2, [r7, #0]
 80011a6:	4619      	mov	r1, r3
 80011a8:	202c      	movs	r0, #44	@ 0x2c
 80011aa:	f7ff ff51 	bl	8001050 <EMC2303_Init>
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80011bc:	4b2f      	ldr	r3, [pc, #188]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011be:	4a30      	ldr	r2, [pc, #192]	@ (8001280 <MX_FDCAN1_Init+0xc8>)
 80011c0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 80011c2:	4b2e      	ldr	r3, [pc, #184]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011c8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80011ca:	4b2c      	ldr	r3, [pc, #176]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80011d0:	4b2a      	ldr	r3, [pc, #168]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80011d6:	4b29      	ldr	r3, [pc, #164]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011d8:	2200      	movs	r2, #0
 80011da:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80011dc:	4b27      	ldr	r3, [pc, #156]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011de:	2200      	movs	r2, #0
 80011e0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 80011e2:	4b26      	ldr	r3, [pc, #152]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011e4:	2205      	movs	r2, #5
 80011e6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 80011e8:	4b24      	ldr	r3, [pc, #144]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011ea:	2203      	movs	r2, #3
 80011ec:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 21;
 80011ee:	4b23      	ldr	r3, [pc, #140]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011f0:	2215      	movs	r2, #21
 80011f2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 80011f4:	4b21      	ldr	r3, [pc, #132]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011f6:	2203      	movs	r2, #3
 80011f8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 5;
 80011fa:	4b20      	ldr	r3, [pc, #128]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 80011fc:	2205      	movs	r2, #5
 80011fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8001200:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001202:	2203      	movs	r2, #3
 8001204:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 21;
 8001206:	4b1d      	ldr	r3, [pc, #116]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001208:	2215      	movs	r2, #21
 800120a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 800120c:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 800120e:	2203      	movs	r2, #3
 8001210:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001212:	4b1a      	ldr	r3, [pc, #104]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001214:	2200      	movs	r2, #0
 8001216:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 800121a:	2200      	movs	r2, #0
 800121c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001220:	2200      	movs	r2, #0
 8001222:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8001224:	4b15      	ldr	r3, [pc, #84]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001226:	2200      	movs	r2, #0
 8001228:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800122a:	4b14      	ldr	r3, [pc, #80]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 800122c:	2204      	movs	r2, #4
 800122e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001230:	4b12      	ldr	r3, [pc, #72]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001232:	2200      	movs	r2, #0
 8001234:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001236:	4b11      	ldr	r3, [pc, #68]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001238:	2204      	movs	r2, #4
 800123a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 800123e:	2200      	movs	r2, #0
 8001240:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001244:	2204      	movs	r2, #4
 8001246:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001248:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 800124a:	2200      	movs	r2, #0
 800124c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800124e:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001250:	2200      	movs	r2, #0
 8001252:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8001254:	4b09      	ldr	r3, [pc, #36]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001256:	2200      	movs	r2, #0
 8001258:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 800125c:	2200      	movs	r2, #0
 800125e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001260:	4b06      	ldr	r3, [pc, #24]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001262:	2204      	movs	r2, #4
 8001264:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001266:	4805      	ldr	r0, [pc, #20]	@ (800127c <MX_FDCAN1_Init+0xc4>)
 8001268:	f007 fba8 	bl	80089bc <HAL_FDCAN_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8001272:	f000 fd3b 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	24002384 	.word	0x24002384
 8001280:	4000a000 	.word	0x4000a000

08001284 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001288:	4b2e      	ldr	r3, [pc, #184]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 800128a:	4a2f      	ldr	r2, [pc, #188]	@ (8001348 <MX_FDCAN2_Init+0xc4>)
 800128c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800128e:	4b2d      	ldr	r3, [pc, #180]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001294:	4b2b      	ldr	r3, [pc, #172]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 8001296:	2200      	movs	r2, #0
 8001298:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800129a:	4b2a      	ldr	r3, [pc, #168]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 800129c:	2200      	movs	r2, #0
 800129e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80012a0:	4b28      	ldr	r3, [pc, #160]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80012a6:	4b27      	ldr	r3, [pc, #156]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 5;
 80012ac:	4b25      	ldr	r3, [pc, #148]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012ae:	2205      	movs	r2, #5
 80012b0:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 3;
 80012b2:	4b24      	ldr	r3, [pc, #144]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012b4:	2203      	movs	r2, #3
 80012b6:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 21;
 80012b8:	4b22      	ldr	r3, [pc, #136]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012ba:	2215      	movs	r2, #21
 80012bc:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 3;
 80012be:	4b21      	ldr	r3, [pc, #132]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012c0:	2203      	movs	r2, #3
 80012c2:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 5;
 80012c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012c6:	2205      	movs	r2, #5
 80012c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 3;
 80012ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012cc:	2203      	movs	r2, #3
 80012ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 21;
 80012d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012d2:	2215      	movs	r2, #21
 80012d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 3;
 80012d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012d8:	2203      	movs	r2, #3
 80012da:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 80012dc:	4b19      	ldr	r3, [pc, #100]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012de:	2200      	movs	r2, #0
 80012e0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80012e2:	4b18      	ldr	r3, [pc, #96]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80012e8:	4b16      	ldr	r3, [pc, #88]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 80012ee:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012f0:	2210      	movs	r2, #16
 80012f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80012f4:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012f6:	2204      	movs	r2, #4
 80012f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80012fa:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001300:	4b10      	ldr	r3, [pc, #64]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 8001302:	2204      	movs	r2, #4
 8001304:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8001306:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 8001308:	2200      	movs	r2, #0
 800130a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800130c:	4b0d      	ldr	r3, [pc, #52]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 800130e:	2204      	movs	r2, #4
 8001310:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8001312:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 8001314:	2200      	movs	r2, #0
 8001316:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8001318:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 800131a:	2200      	movs	r2, #0
 800131c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 800131e:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 8001320:	2200      	movs	r2, #0
 8001322:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001324:	4b07      	ldr	r3, [pc, #28]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 8001326:	2200      	movs	r2, #0
 8001328:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800132a:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 800132c:	2204      	movs	r2, #4
 800132e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001330:	4804      	ldr	r0, [pc, #16]	@ (8001344 <MX_FDCAN2_Init+0xc0>)
 8001332:	f007 fb43 	bl	80089bc <HAL_FDCAN_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 800133c:	f000 fcd6 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	24002424 	.word	0x24002424
 8001348:	4000a400 	.word	0x4000a400

0800134c <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b0ba      	sub	sp, #232	@ 0xe8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001364:	f107 0318 	add.w	r3, r7, #24
 8001368:	22b8      	movs	r2, #184	@ 0xb8
 800136a:	2100      	movs	r1, #0
 800136c:	4618      	mov	r0, r3
 800136e:	f013 fd33 	bl	8014dd8 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a5b      	ldr	r2, [pc, #364]	@ (80014e4 <HAL_FDCAN_MspInit+0x198>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d151      	bne.n	8001420 <HAL_FDCAN_MspInit+0xd4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800137c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001380:	f04f 0300 	mov.w	r3, #0
 8001384:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001388:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800138c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001390:	f107 0318 	add.w	r3, r7, #24
 8001394:	4618      	mov	r0, r3
 8001396:	f00b fc47 	bl	800cc28 <HAL_RCCEx_PeriphCLKConfig>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80013a0:	f000 fca4 	bl	8001cec <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80013a4:	4b50      	ldr	r3, [pc, #320]	@ (80014e8 <HAL_FDCAN_MspInit+0x19c>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	3301      	adds	r3, #1
 80013aa:	4a4f      	ldr	r2, [pc, #316]	@ (80014e8 <HAL_FDCAN_MspInit+0x19c>)
 80013ac:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80013ae:	4b4e      	ldr	r3, [pc, #312]	@ (80014e8 <HAL_FDCAN_MspInit+0x19c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d10e      	bne.n	80013d4 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80013b6:	4b4d      	ldr	r3, [pc, #308]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 80013b8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80013bc:	4a4b      	ldr	r2, [pc, #300]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 80013be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80013c6:	4b49      	ldr	r3, [pc, #292]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 80013c8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80013cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013d0:	617b      	str	r3, [r7, #20]
 80013d2:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b45      	ldr	r3, [pc, #276]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 80013d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013da:	4a44      	ldr	r2, [pc, #272]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 80013dc:	f043 0301 	orr.w	r3, r3, #1
 80013e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013e4:	4b41      	ldr	r3, [pc, #260]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 80013e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = CAN1_RX_Pin|CAN1_TX_Pin;
 80013f2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80013f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	2302      	movs	r3, #2
 80013fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001406:	2300      	movs	r3, #0
 8001408:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800140c:	2309      	movs	r3, #9
 800140e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001412:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001416:	4619      	mov	r1, r3
 8001418:	4835      	ldr	r0, [pc, #212]	@ (80014f0 <HAL_FDCAN_MspInit+0x1a4>)
 800141a:	f008 fec5 	bl	800a1a8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800141e:	e05d      	b.n	80014dc <HAL_FDCAN_MspInit+0x190>
  else if(fdcanHandle->Instance==FDCAN2)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a33      	ldr	r2, [pc, #204]	@ (80014f4 <HAL_FDCAN_MspInit+0x1a8>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d158      	bne.n	80014dc <HAL_FDCAN_MspInit+0x190>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800142a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800142e:	f04f 0300 	mov.w	r3, #0
 8001432:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001436:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800143a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800143e:	f107 0318 	add.w	r3, r7, #24
 8001442:	4618      	mov	r0, r3
 8001444:	f00b fbf0 	bl	800cc28 <HAL_RCCEx_PeriphCLKConfig>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <HAL_FDCAN_MspInit+0x106>
      Error_Handler();
 800144e:	f000 fc4d 	bl	8001cec <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001452:	4b25      	ldr	r3, [pc, #148]	@ (80014e8 <HAL_FDCAN_MspInit+0x19c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	3301      	adds	r3, #1
 8001458:	4a23      	ldr	r2, [pc, #140]	@ (80014e8 <HAL_FDCAN_MspInit+0x19c>)
 800145a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800145c:	4b22      	ldr	r3, [pc, #136]	@ (80014e8 <HAL_FDCAN_MspInit+0x19c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b01      	cmp	r3, #1
 8001462:	d10e      	bne.n	8001482 <HAL_FDCAN_MspInit+0x136>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001464:	4b21      	ldr	r3, [pc, #132]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 8001466:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800146a:	4a20      	ldr	r2, [pc, #128]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 800146c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001470:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001474:	4b1d      	ldr	r3, [pc, #116]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 8001476:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800147a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 8001484:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001488:	4a18      	ldr	r2, [pc, #96]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 800148a:	f043 0302 	orr.w	r3, r3, #2
 800148e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001492:	4b16      	ldr	r3, [pc, #88]	@ (80014ec <HAL_FDCAN_MspInit+0x1a0>)
 8001494:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001498:	f003 0302 	and.w	r3, r3, #2
 800149c:	60bb      	str	r3, [r7, #8]
 800149e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 80014a0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80014a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b4:	2300      	movs	r3, #0
 80014b6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80014ba:	2309      	movs	r3, #9
 80014bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80014c4:	4619      	mov	r1, r3
 80014c6:	480c      	ldr	r0, [pc, #48]	@ (80014f8 <HAL_FDCAN_MspInit+0x1ac>)
 80014c8:	f008 fe6e 	bl	800a1a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 1, 0);
 80014cc:	2200      	movs	r2, #0
 80014ce:	2101      	movs	r1, #1
 80014d0:	2014      	movs	r0, #20
 80014d2:	f004 fdf7 	bl	80060c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80014d6:	2014      	movs	r0, #20
 80014d8:	f004 fe1e 	bl	8006118 <HAL_NVIC_EnableIRQ>
}
 80014dc:	bf00      	nop
 80014de:	37e8      	adds	r7, #232	@ 0xe8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	4000a000 	.word	0x4000a000
 80014e8:	240024c4 	.word	0x240024c4
 80014ec:	58024400 	.word	0x58024400
 80014f0:	58020000 	.word	0x58020000
 80014f4:	4000a400 	.word	0x4000a400
 80014f8:	58020400 	.word	0x58020400

080014fc <FDCAN_Init>:
// if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &tx_header, buf_can1_pid.u8) != HAL_OK) {
//     Error_Handler();
// }

void FDCAN_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
    uint32_t rx_id_can1[] = {CAN1_RXID_ADC, CAN1_RXID_CTRL};
 8001502:	4a0b      	ldr	r2, [pc, #44]	@ (8001530 <FDCAN_Init+0x34>)
 8001504:	463b      	mov	r3, r7
 8001506:	e892 0003 	ldmia.w	r2, {r0, r1}
 800150a:	e883 0003 	stmia.w	r3, {r0, r1}
    //     Error_Handler();
    // }

    // uint32_t rx_id_can2[] = {0x700, 0x701};
    // FDCAN_Config_RX(&hfdcan2, rx_id_can2, 2);
    FDCAN_Config_RX_range(&hfdcan2, CAN2_RXID_PWR_START, CAN2_RXID_PWR_END);
 800150e:	2203      	movs	r2, #3
 8001510:	2101      	movs	r1, #1
 8001512:	4808      	ldr	r0, [pc, #32]	@ (8001534 <FDCAN_Init+0x38>)
 8001514:	f000 f810 	bl	8001538 <FDCAN_Config_RX_range>
    // HAL_FDCAN_ConfigInterruptLines(&hfdcan2, FDCAN_IT_GROUP_RX_FIFO0, FDCAN_INTERRUPT_LINE_0);
    // HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE | FDCAN_IT_RX_FIFO0_FULL | FDCAN_IT_RX_FIFO0_OVERFLOW, 0);

    // FDCAN_Config_TX(&tx_header, 0x400, FDCAN_DLC_BYTES_8);

    if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8001518:	4806      	ldr	r0, [pc, #24]	@ (8001534 <FDCAN_Init+0x38>)
 800151a:	f007 ff99 	bl	8009450 <HAL_FDCAN_Start>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <FDCAN_Init+0x2c>
    {
        Error_Handler();
 8001524:	f000 fbe2 	bl	8001cec <Error_Handler>
    }
}
 8001528:	bf00      	nop
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	08016e5c 	.word	0x08016e5c
 8001534:	24002424 	.word	0x24002424

08001538 <FDCAN_Config_RX_range>:
        Error_Handler();
    }
}

static void FDCAN_Config_RX_range(FDCAN_HandleTypeDef* hfdcan, uint32_t add_range1, uint32_t add_range2)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08e      	sub	sp, #56	@ 0x38
 800153c:	af02      	add	r7, sp, #8
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
    FDCAN_FilterTypeDef sFilterConfig;

    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001544:	2300      	movs	r3, #0
 8001546:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIndex = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 800154c:	2300      	movs	r3, #0
 800154e:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001550:	2301      	movs	r3, #1
 8001552:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterID1 = add_range1;
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterID2 = add_range2;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK)
 800155c:	f107 0310 	add.w	r3, r7, #16
 8001560:	4619      	mov	r1, r3
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f007 fde6 	bl	8009134 <HAL_FDCAN_ConfigFilter>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <FDCAN_Config_RX_range+0x3a>
    {
        Error_Handler();
 800156e:	f000 fbbd 	bl	8001cec <Error_Handler>
    }

    if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 8001572:	2300      	movs	r3, #0
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	2300      	movs	r3, #0
 8001578:	2202      	movs	r2, #2
 800157a:	2102      	movs	r1, #2
 800157c:	68f8      	ldr	r0, [r7, #12]
 800157e:	f007 ff07 	bl	8009390 <HAL_FDCAN_ConfigGlobalFilter>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <FDCAN_Config_RX_range+0x54>
    {
        Error_Handler();
 8001588:	f000 fbb0 	bl	8001cec <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 800158c:	2200      	movs	r2, #0
 800158e:	2101      	movs	r1, #1
 8001590:	68f8      	ldr	r0, [r7, #12]
 8001592:	f008 f8f5 	bl	8009780 <HAL_FDCAN_ActivateNotification>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <FDCAN_Config_RX_range+0x68>
    {
        Error_Handler();
 800159c:	f000 fba6 	bl	8001cec <Error_Handler>
    }
}
 80015a0:	bf00      	nop
 80015a2:	3730      	adds	r7, #48	@ 0x30
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08a      	sub	sp, #40	@ 0x28
 80015ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015be:	4b60      	ldr	r3, [pc, #384]	@ (8001740 <MX_GPIO_Init+0x198>)
 80015c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c4:	4a5e      	ldr	r2, [pc, #376]	@ (8001740 <MX_GPIO_Init+0x198>)
 80015c6:	f043 0304 	orr.w	r3, r3, #4
 80015ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ce:	4b5c      	ldr	r3, [pc, #368]	@ (8001740 <MX_GPIO_Init+0x198>)
 80015d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015dc:	4b58      	ldr	r3, [pc, #352]	@ (8001740 <MX_GPIO_Init+0x198>)
 80015de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015e2:	4a57      	ldr	r2, [pc, #348]	@ (8001740 <MX_GPIO_Init+0x198>)
 80015e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ec:	4b54      	ldr	r3, [pc, #336]	@ (8001740 <MX_GPIO_Init+0x198>)
 80015ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fa:	4b51      	ldr	r3, [pc, #324]	@ (8001740 <MX_GPIO_Init+0x198>)
 80015fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001600:	4a4f      	ldr	r2, [pc, #316]	@ (8001740 <MX_GPIO_Init+0x198>)
 8001602:	f043 0301 	orr.w	r3, r3, #1
 8001606:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800160a:	4b4d      	ldr	r3, [pc, #308]	@ (8001740 <MX_GPIO_Init+0x198>)
 800160c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001618:	4b49      	ldr	r3, [pc, #292]	@ (8001740 <MX_GPIO_Init+0x198>)
 800161a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800161e:	4a48      	ldr	r2, [pc, #288]	@ (8001740 <MX_GPIO_Init+0x198>)
 8001620:	f043 0302 	orr.w	r3, r3, #2
 8001624:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001628:	4b45      	ldr	r3, [pc, #276]	@ (8001740 <MX_GPIO_Init+0x198>)
 800162a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001636:	4b42      	ldr	r3, [pc, #264]	@ (8001740 <MX_GPIO_Init+0x198>)
 8001638:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800163c:	4a40      	ldr	r2, [pc, #256]	@ (8001740 <MX_GPIO_Init+0x198>)
 800163e:	f043 0308 	orr.w	r3, r3, #8
 8001642:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001646:	4b3e      	ldr	r3, [pc, #248]	@ (8001740 <MX_GPIO_Init+0x198>)
 8001648:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800164c:	f003 0308 	and.w	r3, r3, #8
 8001650:	603b      	str	r3, [r7, #0]
 8001652:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin|CAN1_DIR_Pin, GPIO_PIN_SET);
 8001654:	2201      	movs	r2, #1
 8001656:	f244 21c0 	movw	r1, #17088	@ 0x42c0
 800165a:	483a      	ldr	r0, [pc, #232]	@ (8001744 <MX_GPIO_Init+0x19c>)
 800165c:	f009 f83c 	bl	800a6d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
 8001660:	2200      	movs	r2, #0
 8001662:	2120      	movs	r1, #32
 8001664:	4837      	ldr	r0, [pc, #220]	@ (8001744 <MX_GPIO_Init+0x19c>)
 8001666:	f009 f837 	bl	800a6d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CAN2_STB_Pin|CAN2_DIR_Pin, GPIO_PIN_SET);
 800166a:	2201      	movs	r2, #1
 800166c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001670:	4835      	ldr	r0, [pc, #212]	@ (8001748 <MX_GPIO_Init+0x1a0>)
 8001672:	f009 f831 	bl	800a6d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin, GPIO_PIN_SET);
 8001676:	2201      	movs	r2, #1
 8001678:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800167c:	4833      	ldr	r0, [pc, #204]	@ (800174c <MX_GPIO_Init+0x1a4>)
 800167e:	f009 f82b 	bl	800a6d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001682:	2201      	movs	r2, #1
 8001684:	2104      	movs	r1, #4
 8001686:	4832      	ldr	r0, [pc, #200]	@ (8001750 <MX_GPIO_Init+0x1a8>)
 8001688:	f009 f826 	bl	800a6d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_Pin WM_BUCK_Pin CAN2_RESET_Pin CAN2_SYNC_Pin
                           CAN1_DIR_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|WM_BUCK_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin
 800168c:	f244 23e0 	movw	r3, #17120	@ 0x42e0
 8001690:	617b      	str	r3, [r7, #20]
                          |CAN1_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001692:	2301      	movs	r3, #1
 8001694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169a:	2300      	movs	r3, #0
 800169c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800169e:	f107 0314 	add.w	r3, r7, #20
 80016a2:	4619      	mov	r1, r3
 80016a4:	4827      	ldr	r0, [pc, #156]	@ (8001744 <MX_GPIO_Init+0x19c>)
 80016a6:	f008 fd7f 	bl	800a1a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ALERT_Pin WM_IRQ_Pin */
  GPIO_InitStruct.Pin = ALERT_Pin|WM_IRQ_Pin;
 80016aa:	f248 0310 	movw	r3, #32784	@ 0x8010
 80016ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016b0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ba:	f107 0314 	add.w	r3, r7, #20
 80016be:	4619      	mov	r1, r3
 80016c0:	4820      	ldr	r0, [pc, #128]	@ (8001744 <MX_GPIO_Init+0x19c>)
 80016c2:	f008 fd71 	bl	800a1a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 80016c6:	2320      	movs	r3, #32
 80016c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016ca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4619      	mov	r1, r3
 80016da:	481c      	ldr	r0, [pc, #112]	@ (800174c <MX_GPIO_Init+0x1a4>)
 80016dc:	f008 fd64 	bl	800a1a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN2_STB_Pin CAN2_DIR_Pin */
  GPIO_InitStruct.Pin = CAN2_STB_Pin|CAN2_DIR_Pin;
 80016e0:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80016e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e6:	2301      	movs	r3, #1
 80016e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ee:	2300      	movs	r3, #0
 80016f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f2:	f107 0314 	add.w	r3, r7, #20
 80016f6:	4619      	mov	r1, r3
 80016f8:	4813      	ldr	r0, [pc, #76]	@ (8001748 <MX_GPIO_Init+0x1a0>)
 80016fa:	f008 fd55 	bl	800a1a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN1_RESET_Pin CAN1_SYNC_Pin CAN1_STB_Pin */
  GPIO_InitStruct.Pin = CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin;
 80016fe:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001704:	2301      	movs	r3, #1
 8001706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170c:	2300      	movs	r3, #0
 800170e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001710:	f107 0314 	add.w	r3, r7, #20
 8001714:	4619      	mov	r1, r3
 8001716:	480d      	ldr	r0, [pc, #52]	@ (800174c <MX_GPIO_Init+0x1a4>)
 8001718:	f008 fd46 	bl	800a1a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800171c:	2304      	movs	r3, #4
 800171e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001720:	2301      	movs	r3, #1
 8001722:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001728:	2300      	movs	r3, #0
 800172a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	4619      	mov	r1, r3
 8001732:	4807      	ldr	r0, [pc, #28]	@ (8001750 <MX_GPIO_Init+0x1a8>)
 8001734:	f008 fd38 	bl	800a1a8 <HAL_GPIO_Init>

}
 8001738:	bf00      	nop
 800173a:	3728      	adds	r7, #40	@ 0x28
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	58024400 	.word	0x58024400
 8001744:	58020800 	.word	0x58020800
 8001748:	58020400 	.word	0x58020400
 800174c:	58020000 	.word	0x58020000
 8001750:	58020c00 	.word	0x58020c00

08001754 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001758:	4b1b      	ldr	r3, [pc, #108]	@ (80017c8 <MX_I2C4_Init+0x74>)
 800175a:	4a1c      	ldr	r2, [pc, #112]	@ (80017cc <MX_I2C4_Init+0x78>)
 800175c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x80100780;
 800175e:	4b1a      	ldr	r3, [pc, #104]	@ (80017c8 <MX_I2C4_Init+0x74>)
 8001760:	4a1b      	ldr	r2, [pc, #108]	@ (80017d0 <MX_I2C4_Init+0x7c>)
 8001762:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001764:	4b18      	ldr	r3, [pc, #96]	@ (80017c8 <MX_I2C4_Init+0x74>)
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800176a:	4b17      	ldr	r3, [pc, #92]	@ (80017c8 <MX_I2C4_Init+0x74>)
 800176c:	2201      	movs	r2, #1
 800176e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001770:	4b15      	ldr	r3, [pc, #84]	@ (80017c8 <MX_I2C4_Init+0x74>)
 8001772:	2200      	movs	r2, #0
 8001774:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001776:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <MX_I2C4_Init+0x74>)
 8001778:	2200      	movs	r2, #0
 800177a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800177c:	4b12      	ldr	r3, [pc, #72]	@ (80017c8 <MX_I2C4_Init+0x74>)
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001782:	4b11      	ldr	r3, [pc, #68]	@ (80017c8 <MX_I2C4_Init+0x74>)
 8001784:	2200      	movs	r2, #0
 8001786:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001788:	4b0f      	ldr	r3, [pc, #60]	@ (80017c8 <MX_I2C4_Init+0x74>)
 800178a:	2200      	movs	r2, #0
 800178c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800178e:	480e      	ldr	r0, [pc, #56]	@ (80017c8 <MX_I2C4_Init+0x74>)
 8001790:	f008 ffce 	bl	800a730 <HAL_I2C_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 800179a:	f000 faa7 	bl	8001cec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800179e:	2100      	movs	r1, #0
 80017a0:	4809      	ldr	r0, [pc, #36]	@ (80017c8 <MX_I2C4_Init+0x74>)
 80017a2:	f009 fe57 	bl	800b454 <HAL_I2CEx_ConfigAnalogFilter>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80017ac:	f000 fa9e 	bl	8001cec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80017b0:	2100      	movs	r1, #0
 80017b2:	4805      	ldr	r0, [pc, #20]	@ (80017c8 <MX_I2C4_Init+0x74>)
 80017b4:	f009 fecc 	bl	800b550 <HAL_I2CEx_ConfigDigitalFilter>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80017be:	f000 fa95 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	240024c8 	.word	0x240024c8
 80017cc:	58001c00 	.word	0x58001c00
 80017d0:	80100780 	.word	0x80100780

080017d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b0b8      	sub	sp, #224	@ 0xe0
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017ec:	f107 0310 	add.w	r3, r7, #16
 80017f0:	22b8      	movs	r2, #184	@ 0xb8
 80017f2:	2100      	movs	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f013 faef 	bl	8014dd8 <memset>
  if(i2cHandle->Instance==I2C4)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a27      	ldr	r2, [pc, #156]	@ (800189c <HAL_I2C_MspInit+0xc8>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d146      	bne.n	8001892 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001804:	f04f 0210 	mov.w	r2, #16
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001810:	2300      	movs	r3, #0
 8001812:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001816:	f107 0310 	add.w	r3, r7, #16
 800181a:	4618      	mov	r0, r3
 800181c:	f00b fa04 	bl	800cc28 <HAL_RCCEx_PeriphCLKConfig>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001826:	f000 fa61 	bl	8001cec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800182a:	4b1d      	ldr	r3, [pc, #116]	@ (80018a0 <HAL_I2C_MspInit+0xcc>)
 800182c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001830:	4a1b      	ldr	r2, [pc, #108]	@ (80018a0 <HAL_I2C_MspInit+0xcc>)
 8001832:	f043 0302 	orr.w	r3, r3, #2
 8001836:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800183a:	4b19      	ldr	r3, [pc, #100]	@ (80018a0 <HAL_I2C_MspInit+0xcc>)
 800183c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB8     ------> I2C4_SCL
    PB9     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001848:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800184c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001850:	2312      	movs	r3, #18
 8001852:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185c:	2300      	movs	r3, #0
 800185e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 8001862:	2306      	movs	r3, #6
 8001864:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001868:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800186c:	4619      	mov	r1, r3
 800186e:	480d      	ldr	r0, [pc, #52]	@ (80018a4 <HAL_I2C_MspInit+0xd0>)
 8001870:	f008 fc9a 	bl	800a1a8 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001874:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <HAL_I2C_MspInit+0xcc>)
 8001876:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800187a:	4a09      	ldr	r2, [pc, #36]	@ (80018a0 <HAL_I2C_MspInit+0xcc>)
 800187c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001880:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <HAL_I2C_MspInit+0xcc>)
 8001886:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800188a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001892:	bf00      	nop
 8001894:	37e0      	adds	r7, #224	@ 0xe0
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	58001c00 	.word	0x58001c00
 80018a0:	58024400 	.word	0x58024400
 80018a4:	58020400 	.word	0x58020400

080018a8 <HAL_FDCAN_RxFifo0Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08e      	sub	sp, #56	@ 0x38
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) == RESET)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d016      	beq.n	80018ea <HAL_FDCAN_RxFifo0Callback+0x42>
    }

    /* Retrieve Rx messages from RX FIFO0 */
	FDCAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[8];
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, rx_data) != HAL_OK)
 80018bc:	f107 0308 	add.w	r3, r7, #8
 80018c0:	f107 0210 	add.w	r2, r7, #16
 80018c4:	2140      	movs	r1, #64	@ 0x40
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f007 fdee 	bl	80094a8 <HAL_FDCAN_GetRxMessage>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d002      	beq.n	80018d8 <HAL_FDCAN_RxFifo0Callback+0x30>
    {
        Error_Handler();
 80018d2:	f000 fa0b 	bl	8001cec <Error_Handler>
        return;
 80018d6:	e009      	b.n	80018ec <HAL_FDCAN_RxFifo0Callback+0x44>
    }
    //force sensor update
    Sensor_UpdateCAN(&rx_header, rx_data);
 80018d8:	f107 0208 	add.w	r2, r7, #8
 80018dc:	f107 0310 	add.w	r3, r7, #16
 80018e0:	4611      	mov	r1, r2
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 fa3c 	bl	8001d60 <Sensor_UpdateCAN>
 80018e8:	e000      	b.n	80018ec <HAL_FDCAN_RxFifo0Callback+0x44>
        return;
 80018ea:	bf00      	nop
}
 80018ec:	3738      	adds	r7, #56	@ 0x38
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
	...

080018f4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a0b      	ldr	r2, [pc, #44]	@ (8001930 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d10f      	bne.n	8001926 <HAL_ADC_ConvCpltCallback+0x32>
	{
		LED1_toggle;
 8001906:	4b0b      	ldr	r3, [pc, #44]	@ (8001934 <HAL_ADC_ConvCpltCallback+0x40>)
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	041b      	lsls	r3, r3, #16
 800190c:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8001910:	4b08      	ldr	r3, [pc, #32]	@ (8001934 <HAL_ADC_ConvCpltCallback+0x40>)
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	43db      	mvns	r3, r3
 8001916:	f003 0304 	and.w	r3, r3, #4
 800191a:	4906      	ldr	r1, [pc, #24]	@ (8001934 <HAL_ADC_ConvCpltCallback+0x40>)
 800191c:	4313      	orrs	r3, r2
 800191e:	618b      	str	r3, [r1, #24]
		Sensor_UpdateADC(buf_adc1);
 8001920:	4805      	ldr	r0, [pc, #20]	@ (8001938 <HAL_ADC_ConvCpltCallback+0x44>)
 8001922:	f000 fafb 	bl	8001f1c <Sensor_UpdateADC>
    }
}
 8001926:	bf00      	nop
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40022000 	.word	0x40022000
 8001934:	58020c00 	.word	0x58020c00
 8001938:	240001d8 	.word	0x240001d8

0800193c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800193c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800193e:	b091      	sub	sp, #68	@ 0x44
 8001940:	af0c      	add	r7, sp, #48	@ 0x30
 8001942:	6078      	str	r0, [r7, #4]
    if (htim->Instance != htim8.Instance) {
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	4b37      	ldr	r3, [pc, #220]	@ (8001a28 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	429a      	cmp	r2, r3
 800194e:	d166      	bne.n	8001a1e <HAL_TIM_PeriodElapsedCallback+0xe2>
        return;
    }

    static uint32_t t = 0;

    if (t++ >= 5-1) {  // tick: 100Hz*5 --> 50ms
 8001950:	4b36      	ldr	r3, [pc, #216]	@ (8001a2c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	1c5a      	adds	r2, r3, #1
 8001956:	4935      	ldr	r1, [pc, #212]	@ (8001a2c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001958:	600a      	str	r2, [r1, #0]
 800195a:	2b03      	cmp	r3, #3
 800195c:	d960      	bls.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0xe4>
        t = 0;
 800195e:	4b33      	ldr	r3, [pc, #204]	@ (8001a2c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]

        const SensorData_t *sensor = Sensor_GetData();
 8001964:	f000 fb44 	bl	8001ff0 <Sensor_GetData>
 8001968:	60f8      	str	r0, [r7, #12]

        snprintf(log_msg, sizeof(log_msg),
                 "PWR: %u %u %u %u | BioTorq: %u %u %u %u\r\n",
                 sensor->can.pwr[0], sensor->can.pwr[1],
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	881b      	ldrh	r3, [r3, #0]
        snprintf(log_msg, sizeof(log_msg),
 800196e:	469c      	mov	ip, r3
                 sensor->can.pwr[0], sensor->can.pwr[1],
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	885b      	ldrh	r3, [r3, #2]
        snprintf(log_msg, sizeof(log_msg),
 8001974:	461a      	mov	r2, r3
                 sensor->can.pwr[2], sensor->can.pwr[3],
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	889b      	ldrh	r3, [r3, #4]
        snprintf(log_msg, sizeof(log_msg),
 800197a:	4619      	mov	r1, r3
                 sensor->can.pwr[2], sensor->can.pwr[3],
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	88db      	ldrh	r3, [r3, #6]
        snprintf(log_msg, sizeof(log_msg),
 8001980:	4618      	mov	r0, r3
                 sensor->can.biotorq[0], sensor->can.biotorq[1],
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	891b      	ldrh	r3, [r3, #8]
        snprintf(log_msg, sizeof(log_msg),
 8001986:	461c      	mov	r4, r3
                 sensor->can.biotorq[0], sensor->can.biotorq[1],
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	895b      	ldrh	r3, [r3, #10]
        snprintf(log_msg, sizeof(log_msg),
 800198c:	461d      	mov	r5, r3
                 sensor->can.biotorq[2], sensor->can.biotorq[3]);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	899b      	ldrh	r3, [r3, #12]
        snprintf(log_msg, sizeof(log_msg),
 8001992:	461e      	mov	r6, r3
                 sensor->can.biotorq[2], sensor->can.biotorq[3]);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	89db      	ldrh	r3, [r3, #14]
        snprintf(log_msg, sizeof(log_msg),
 8001998:	9306      	str	r3, [sp, #24]
 800199a:	9605      	str	r6, [sp, #20]
 800199c:	9504      	str	r5, [sp, #16]
 800199e:	9403      	str	r4, [sp, #12]
 80019a0:	9002      	str	r0, [sp, #8]
 80019a2:	9101      	str	r1, [sp, #4]
 80019a4:	9200      	str	r2, [sp, #0]
 80019a6:	4663      	mov	r3, ip
 80019a8:	4a21      	ldr	r2, [pc, #132]	@ (8001a30 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80019aa:	2180      	movs	r1, #128	@ 0x80
 80019ac:	4821      	ldr	r0, [pc, #132]	@ (8001a34 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80019ae:	f013 f8e3 	bl	8014b78 <sniprintf>
        LogFifo_Push(log_msg);
 80019b2:	4820      	ldr	r0, [pc, #128]	@ (8001a34 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80019b4:	f7ff f95a 	bl	8000c6c <LogFifo_Push>

        snprintf(log_msg, sizeof(log_msg),
                 "TEMP: %.1f %.1f %.1f %.1f %.1f %.1f\r\n",
                 sensor->adc.temp_c[0], sensor->adc.temp_c[1],
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
        snprintf(log_msg, sizeof(log_msg),
 80019be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                 sensor->adc.temp_c[0], sensor->adc.temp_c[1],
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
        snprintf(log_msg, sizeof(log_msg),
 80019c8:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                 sensor->adc.temp_c[2], sensor->adc.temp_c[3],
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	edd3 5a0d 	vldr	s11, [r3, #52]	@ 0x34
        snprintf(log_msg, sizeof(log_msg),
 80019d2:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
                 sensor->adc.temp_c[2], sensor->adc.temp_c[3],
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	edd3 4a0e 	vldr	s9, [r3, #56]	@ 0x38
        snprintf(log_msg, sizeof(log_msg),
 80019dc:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
                 sensor->adc.temp_c[4], sensor->adc.temp_c[5]);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	edd3 3a0f 	vldr	s7, [r3, #60]	@ 0x3c
        snprintf(log_msg, sizeof(log_msg),
 80019e6:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
                 sensor->adc.temp_c[4], sensor->adc.temp_c[5]);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	edd3 2a10 	vldr	s5, [r3, #64]	@ 0x40
        snprintf(log_msg, sizeof(log_msg),
 80019f0:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
 80019f4:	ed8d 2b0a 	vstr	d2, [sp, #40]	@ 0x28
 80019f8:	ed8d 3b08 	vstr	d3, [sp, #32]
 80019fc:	ed8d 4b06 	vstr	d4, [sp, #24]
 8001a00:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001a04:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001a08:	ed8d 7b00 	vstr	d7, [sp]
 8001a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a38 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001a0e:	2180      	movs	r1, #128	@ 0x80
 8001a10:	4808      	ldr	r0, [pc, #32]	@ (8001a34 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001a12:	f013 f8b1 	bl	8014b78 <sniprintf>
        LogFifo_Push(log_msg);
 8001a16:	4807      	ldr	r0, [pc, #28]	@ (8001a34 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001a18:	f7ff f928 	bl	8000c6c <LogFifo_Push>
 8001a1c:	e000      	b.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0xe4>
        return;
 8001a1e:	bf00      	nop
    }
}
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a26:	bf00      	nop
 8001a28:	240027f4 	.word	0x240027f4
 8001a2c:	2400266c 	.word	0x2400266c
 8001a30:	08016e64 	.word	0x08016e64
 8001a34:	24002304 	.word	0x24002304
 8001a38:	08016e90 	.word	0x08016e90

08001a3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001a42:	f000 f927 	bl	8001c94 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a46:	f001 fad9 	bl	8002ffc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a4a:	f000 f8b5 	bl	8001bb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a4e:	f7ff fdab 	bl	80015a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a52:	f7ff f9a7 	bl	8000da4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001a56:	f7fe fe49 	bl	80006ec <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8001a5a:	f7ff fbad 	bl	80011b8 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8001a5e:	f7ff fc11 	bl	8001284 <MX_FDCAN2_Init>
  MX_I2C4_Init();
 8001a62:	f7ff fe77 	bl	8001754 <MX_I2C4_Init>
  MX_TIM2_Init();
 8001a66:	f000 fdaf 	bl	80025c8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a6a:	f000 fe2d 	bl	80026c8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a6e:	f000 fead 	bl	80027cc <MX_TIM4_Init>
  MX_TIM15_Init();
 8001a72:	f000 ffd1 	bl	8002a18 <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8001a76:	f001 f9df 	bl	8002e38 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 8001a7a:	f000 ff29 	bl	80028d0 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001a7e:	f000 ff77 	bl	8002970 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  setbuf(stdin, NULL);
 8001a82:	4b3f      	ldr	r3, [pc, #252]	@ (8001b80 <main+0x144>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f012 ffb8 	bl	8014a00 <setbuf>
  RegisterErrorCallback(MyErrorCallback);
 8001a90:	483c      	ldr	r0, [pc, #240]	@ (8001b84 <main+0x148>)
 8001a92:	f7ff f883 	bl	8000b9c <RegisterErrorCallback>
//RegisterErrorCallback(MyErrorCallback_Msg);
//RegisterErrorCallback(MyErrorCallback_Code_Msg);
  LogFifo_Init();
 8001a96:	f7ff f8cd 	bl	8000c34 <LogFifo_Init>
  DWT_Init();
 8001a9a:	f7ff f82b 	bl	8000af4 <DWT_Init>

  Sensor_Init();
 8001a9e:	f000 f937 	bl	8001d10 <Sensor_Init>

  GPIO_WRITE_0(CAN2_STB_GPIO_Port, CAN2_STB_Pin);
 8001aa2:	4b39      	ldr	r3, [pc, #228]	@ (8001b88 <main+0x14c>)
 8001aa4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001aa8:	619a      	str	r2, [r3, #24]
  FDCAN_Init();
 8001aaa:	f7ff fd27 	bl	80014fc <FDCAN_Init>
  HAL_Delay(200);
 8001aae:	20c8      	movs	r0, #200	@ 0xc8
 8001ab0:	f001 fb36 	bl	8003120 <HAL_Delay>

  HAL_ADCEx_LinearCalibration_FactorLoad(&hadc1);
 8001ab4:	4835      	ldr	r0, [pc, #212]	@ (8001b8c <main+0x150>)
 8001ab6:	f004 f86d 	bl	8005b94 <HAL_ADCEx_LinearCalibration_FactorLoad>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8001aba:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001abe:	2100      	movs	r1, #0
 8001ac0:	4832      	ldr	r0, [pc, #200]	@ (8001b8c <main+0x150>)
 8001ac2:	f003 ff01 	bl	80058c8 <HAL_ADCEx_Calibration_Start>
  HAL_Delay(10);
 8001ac6:	200a      	movs	r0, #10
 8001ac8:	f001 fb2a 	bl	8003120 <HAL_Delay>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)buf_adc1, 6);
 8001acc:	2206      	movs	r2, #6
 8001ace:	4930      	ldr	r1, [pc, #192]	@ (8001b90 <main+0x154>)
 8001ad0:	482e      	ldr	r0, [pc, #184]	@ (8001b8c <main+0x150>)
 8001ad2:	f002 fb09 	bl	80040e8 <HAL_ADC_Start_DMA>

  uint32_t target_hz = 100u;
 8001ad6:	2364      	movs	r3, #100	@ 0x64
 8001ad8:	60fb      	str	r3, [r7, #12]
  emc_profile_t profile = EMC_PROFILE_POWER_GATING;
 8001ada:	2301      	movs	r3, #1
 8001adc:	72fb      	strb	r3, [r7, #11]
//emc_profile_t profile = EMC_PROFILE_4WIRE_FAN;
  Fans6_Init(profile, target_hz);
 8001ade:	7afb      	ldrb	r3, [r7, #11]
 8001ae0:	68f9      	ldr	r1, [r7, #12]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff fb51 	bl	800118a <Fans6_Init>
//Fan6_SetDuty(1u, 10.0f);

//HAL_TIM_Base_Start(&htim8);
  HAL_TIM_Base_Start_IT(&htim8);
 8001ae8:	482a      	ldr	r0, [pc, #168]	@ (8001b94 <main+0x158>)
 8001aea:	f00e f9b1 	bl	800fe50 <HAL_TIM_Base_Start_IT>

  system.state_level = SYSTEM_GO;
 8001aee:	4b2a      	ldr	r3, [pc, #168]	@ (8001b98 <main+0x15c>)
 8001af0:	2202      	movs	r2, #2
 8001af2:	701a      	strb	r2, [r3, #0]
  LED1_on;
 8001af4:	4b29      	ldr	r3, [pc, #164]	@ (8001b9c <main+0x160>)
 8001af6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001afa:	619a      	str	r2, [r3, #24]
  printf("System initialized\r\n");
 8001afc:	4828      	ldr	r0, [pc, #160]	@ (8001ba0 <main+0x164>)
 8001afe:	f012 ff77 	bl	80149f0 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_check = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	while (LogFifo_Pop(log_msg) == 0)
 8001b06:	e003      	b.n	8001b10 <main+0xd4>
	{
		printf("%s", log_msg);
 8001b08:	4926      	ldr	r1, [pc, #152]	@ (8001ba4 <main+0x168>)
 8001b0a:	4827      	ldr	r0, [pc, #156]	@ (8001ba8 <main+0x16c>)
 8001b0c:	f012 ff08 	bl	8014920 <iprintf>
	while (LogFifo_Pop(log_msg) == 0)
 8001b10:	4824      	ldr	r0, [pc, #144]	@ (8001ba4 <main+0x168>)
 8001b12:	f7ff f8ef 	bl	8000cf4 <LogFifo_Pop>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0f5      	beq.n	8001b08 <main+0xcc>
	}
	uint32_t now = HAL_GetTick();
 8001b1c:	f001 faf4 	bl	8003108 <HAL_GetTick>
 8001b20:	6078      	str	r0, [r7, #4]
	if ((now - last_check) >= 1000) {
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b2c:	d3eb      	bcc.n	8001b06 <main+0xca>
		last_check = now;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	617b      	str	r3, [r7, #20]

		// sensor timeout check (500ms)
	    if (Sensor_CheckTimeout(50)) {
 8001b32:	2032      	movs	r0, #50	@ 0x32
 8001b34:	f000 fa8e 	bl	8002054 <Sensor_CheckTimeout>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d002      	beq.n	8001b44 <main+0x108>
	    	printf("WARNING: Sensor timeout!\r\n");
 8001b3e:	481b      	ldr	r0, [pc, #108]	@ (8001bac <main+0x170>)
 8001b40:	f012 ff56 	bl	80149f0 <puts>
	        }

	    // can validity check
	    if (!Sensor_IsCANDataValid()) {
 8001b44:	f000 fa5e 	bl	8002004 <Sensor_IsCANDataValid>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d102      	bne.n	8001b54 <main+0x118>
	    	printf("WARNING: CAN data incomplete!\r\n");
 8001b4e:	4818      	ldr	r0, [pc, #96]	@ (8001bb0 <main+0x174>)
 8001b50:	f012 ff4e 	bl	80149f0 <puts>
	        }

	    // sensor failure check
	    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8001b54:	2300      	movs	r3, #0
 8001b56:	74fb      	strb	r3, [r7, #19]
 8001b58:	e00e      	b.n	8001b78 <main+0x13c>
	    	if (Sensor_IsTempSensorFault(i)) {
 8001b5a:	7cfb      	ldrb	r3, [r7, #19]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f000 fa61 	bl	8002024 <Sensor_IsTempSensorFault>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d004      	beq.n	8001b72 <main+0x136>
	    		printf("ERROR: Temp sensor CH%u fault!\r\n", i);
 8001b68:	7cfb      	ldrb	r3, [r7, #19]
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4811      	ldr	r0, [pc, #68]	@ (8001bb4 <main+0x178>)
 8001b6e:	f012 fed7 	bl	8014920 <iprintf>
	    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8001b72:	7cfb      	ldrb	r3, [r7, #19]
 8001b74:	3301      	adds	r3, #1
 8001b76:	74fb      	strb	r3, [r7, #19]
 8001b78:	7cfb      	ldrb	r3, [r7, #19]
 8001b7a:	2b05      	cmp	r3, #5
 8001b7c:	d9ed      	bls.n	8001b5a <main+0x11e>
  {
 8001b7e:	e7c2      	b.n	8001b06 <main+0xca>
 8001b80:	2400001c 	.word	0x2400001c
 8001b84:	08000c01 	.word	0x08000c01
 8001b88:	58020400 	.word	0x58020400
 8001b8c:	24000200 	.word	0x24000200
 8001b90:	240001d8 	.word	0x240001d8
 8001b94:	240027f4 	.word	0x240027f4
 8001b98:	2400251c 	.word	0x2400251c
 8001b9c:	58020c00 	.word	0x58020c00
 8001ba0:	08016eb8 	.word	0x08016eb8
 8001ba4:	24002304 	.word	0x24002304
 8001ba8:	08016ecc 	.word	0x08016ecc
 8001bac:	08016ed0 	.word	0x08016ed0
 8001bb0:	08016eec 	.word	0x08016eec
 8001bb4:	08016f0c 	.word	0x08016f0c

08001bb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b09c      	sub	sp, #112	@ 0x70
 8001bbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bc2:	224c      	movs	r2, #76	@ 0x4c
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f013 f906 	bl	8014dd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	2220      	movs	r2, #32
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f013 f900 	bl	8014dd8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001bd8:	2004      	movs	r0, #4
 8001bda:	f009 fd33 	bl	800b644 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001bde:	2300      	movs	r3, #0
 8001be0:	603b      	str	r3, [r7, #0]
 8001be2:	4b2b      	ldr	r3, [pc, #172]	@ (8001c90 <SystemClock_Config+0xd8>)
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	4a2a      	ldr	r2, [pc, #168]	@ (8001c90 <SystemClock_Config+0xd8>)
 8001be8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001bec:	6193      	str	r3, [r2, #24]
 8001bee:	4b28      	ldr	r3, [pc, #160]	@ (8001c90 <SystemClock_Config+0xd8>)
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bf6:	603b      	str	r3, [r7, #0]
 8001bf8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001bfa:	bf00      	nop
 8001bfc:	4b24      	ldr	r3, [pc, #144]	@ (8001c90 <SystemClock_Config+0xd8>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c08:	d1f8      	bne.n	8001bfc <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c0e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c12:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c14:	2302      	movs	r3, #2
 8001c16:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 62;
 8001c20:	233e      	movs	r3, #62	@ 0x3e
 8001c22:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001c24:	2301      	movs	r3, #1
 8001c26:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c28:	2304      	movs	r3, #4
 8001c2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001c30:	230c      	movs	r3, #12
 8001c32:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8001c38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c42:	4618      	mov	r0, r3
 8001c44:	f009 fd7a 	bl	800b73c <HAL_RCC_OscConfig>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001c4e:	f000 f84d 	bl	8001cec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c52:	233f      	movs	r3, #63	@ 0x3f
 8001c54:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c56:	2303      	movs	r3, #3
 8001c58:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001c5e:	2308      	movs	r3, #8
 8001c60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001c62:	2340      	movs	r3, #64	@ 0x40
 8001c64:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001c66:	2340      	movs	r3, #64	@ 0x40
 8001c68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c6e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001c70:	2340      	movs	r3, #64	@ 0x40
 8001c72:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001c74:	1d3b      	adds	r3, r7, #4
 8001c76:	2103      	movs	r1, #3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f00a fa8f 	bl	800c19c <HAL_RCC_ClockConfig>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001c84:	f000 f832 	bl	8001cec <Error_Handler>
  }
}
 8001c88:	bf00      	nop
 8001c8a:	3770      	adds	r7, #112	@ 0x70
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	58024800 	.word	0x58024800

08001c94 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001c9a:	463b      	mov	r3, r7
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001ca6:	f004 fa5b 	bl	8006160 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001caa:	2301      	movs	r3, #1
 8001cac:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001cb6:	231f      	movs	r3, #31
 8001cb8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001cba:	2387      	movs	r3, #135	@ 0x87
 8001cbc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001cd6:	463b      	mov	r3, r7
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f004 fa79 	bl	80061d0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001cde:	2004      	movs	r0, #4
 8001ce0:	f004 fa56 	bl	8006190 <HAL_MPU_Enable>

}
 8001ce4:	bf00      	nop
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001cf0:	b672      	cpsid	i
}
 8001cf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cf4:	bf00      	nop
 8001cf6:	e7fd      	b.n	8001cf4 <Error_Handler+0x8>

08001cf8 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
	...

08001d10 <Sensor_Init>:
static void check_temp_sensor_fault(uint8_t ch, float temp);

/* ========== Public Functions ========== */

void Sensor_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
    memset(&sensor_data, 0, sizeof(SensorData_t));
 8001d16:	2250      	movs	r2, #80	@ 0x50
 8001d18:	2100      	movs	r1, #0
 8001d1a:	4810      	ldr	r0, [pc, #64]	@ (8001d5c <Sensor_Init+0x4c>)
 8001d1c:	f013 f85c 	bl	8014dd8 <memset>

    // 센서 오류 플래그 초기화 (모두 정상)
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8001d20:	2300      	movs	r3, #0
 8001d22:	71fb      	strb	r3, [r7, #7]
 8001d24:	e008      	b.n	8001d38 <Sensor_Init+0x28>
        sensor_data.adc.sensor_fault[i] = 0;
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	4a0c      	ldr	r2, [pc, #48]	@ (8001d5c <Sensor_Init+0x4c>)
 8001d2a:	4413      	add	r3, r2
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	3301      	adds	r3, #1
 8001d36:	71fb      	strb	r3, [r7, #7]
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	2b05      	cmp	r3, #5
 8001d3c:	d9f3      	bls.n	8001d26 <Sensor_Init+0x16>
    }

    // 타임스탬프 초기화
    sensor_data.can.timestamp = HAL_GetTick();
 8001d3e:	f001 f9e3 	bl	8003108 <HAL_GetTick>
 8001d42:	4603      	mov	r3, r0
 8001d44:	4a05      	ldr	r2, [pc, #20]	@ (8001d5c <Sensor_Init+0x4c>)
 8001d46:	6193      	str	r3, [r2, #24]
    sensor_data.adc.timestamp = HAL_GetTick();
 8001d48:	f001 f9de 	bl	8003108 <HAL_GetTick>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	4a03      	ldr	r2, [pc, #12]	@ (8001d5c <Sensor_Init+0x4c>)
 8001d50:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	24002670 	.word	0x24002670

08001d60 <Sensor_UpdateCAN>:

int32_t Sensor_UpdateCAN(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	@ 0x28
 8001d64:	af02      	add	r7, sp, #8
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
    if (rx_header == NULL || rx_data == NULL) {
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d002      	beq.n	8001d76 <Sensor_UpdateCAN+0x16>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10a      	bne.n	8001d8c <Sensor_UpdateCAN+0x2c>
        REPORT_ERROR_MSG("NULL pointer");
 8001d76:	4b64      	ldr	r3, [pc, #400]	@ (8001f08 <Sensor_UpdateCAN+0x1a8>)
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	2224      	movs	r2, #36	@ 0x24
 8001d7e:	4963      	ldr	r1, [pc, #396]	@ (8001f0c <Sensor_UpdateCAN+0x1ac>)
 8001d80:	4863      	ldr	r0, [pc, #396]	@ (8001f10 <Sensor_UpdateCAN+0x1b0>)
 8001d82:	f7fe ff1b 	bl	8000bbc <ReportError>
        return -1;
 8001d86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d8a:	e0b9      	b.n	8001f00 <Sensor_UpdateCAN+0x1a0>
    }

    // 데이터 길이 검증 (8바이트 고정)
    if (rx_header->DataLength != FDCAN_DLC_BYTES_8) {
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d00a      	beq.n	8001daa <Sensor_UpdateCAN+0x4a>
        REPORT_ERROR_MSG("Invalid CAN data length");
 8001d94:	4b5f      	ldr	r3, [pc, #380]	@ (8001f14 <Sensor_UpdateCAN+0x1b4>)
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	2300      	movs	r3, #0
 8001d9a:	222a      	movs	r2, #42	@ 0x2a
 8001d9c:	495b      	ldr	r1, [pc, #364]	@ (8001f0c <Sensor_UpdateCAN+0x1ac>)
 8001d9e:	485c      	ldr	r0, [pc, #368]	@ (8001f10 <Sensor_UpdateCAN+0x1b0>)
 8001da0:	f7fe ff0c 	bl	8000bbc <ReportError>
        return -1;
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001da8:	e0aa      	b.n	8001f00 <Sensor_UpdateCAN+0x1a0>
    }

    uint32_t can_id = rx_header->Identifier;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001db0:	f3ef 8310 	mrs	r3, PRIMASK
 8001db4:	617b      	str	r3, [r7, #20]
  return(result);
 8001db6:	697b      	ldr	r3, [r7, #20]

    // Critical Section 진입
    uint32_t primask = __get_PRIMASK();
 8001db8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8001dba:	b672      	cpsid	i
}
 8001dbc:	bf00      	nop
    __disable_irq();

    switch (can_id) {
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	2b03      	cmp	r3, #3
 8001dc2:	d05e      	beq.n	8001e82 <Sensor_UpdateCAN+0x122>
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	f200 8085 	bhi.w	8001ed6 <Sensor_UpdateCAN+0x176>
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d003      	beq.n	8001dda <Sensor_UpdateCAN+0x7a>
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d02a      	beq.n	8001e2e <Sensor_UpdateCAN+0xce>
 8001dd8:	e07d      	b.n	8001ed6 <Sensor_UpdateCAN+0x176>
        case CAN_ID_PWR_FOREARM:
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 8001dda:	6838      	ldr	r0, [r7, #0]
 8001ddc:	f000 f95e 	bl	800209c <u16le>
 8001de0:	4603      	mov	r3, r0
 8001de2:	461a      	mov	r2, r3
 8001de4:	4b4c      	ldr	r3, [pc, #304]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001de6:	811a      	strh	r2, [r3, #8]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_L]     = u16le(&rx_data[2]);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	3302      	adds	r3, #2
 8001dec:	4618      	mov	r0, r3
 8001dee:	f000 f955 	bl	800209c <u16le>
 8001df2:	4603      	mov	r3, r0
 8001df4:	461a      	mov	r2, r3
 8001df6:	4b48      	ldr	r3, [pc, #288]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001df8:	801a      	strh	r2, [r3, #0]
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_R] = u16le(&rx_data[4]);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f000 f94c 	bl	800209c <u16le>
 8001e04:	4603      	mov	r3, r0
 8001e06:	461a      	mov	r2, r3
 8001e08:	4b43      	ldr	r3, [pc, #268]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e0a:	815a      	strh	r2, [r3, #10]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_R]     = u16le(&rx_data[6]);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	3306      	adds	r3, #6
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 f943 	bl	800209c <u16le>
 8001e16:	4603      	mov	r3, r0
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e1c:	805a      	strh	r2, [r3, #2]
            sensor_data.can.valid_flag |= (1U << 0);
 8001e1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e20:	7f1b      	ldrb	r3, [r3, #28]
 8001e22:	f043 0301 	orr.w	r3, r3, #1
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	4b3b      	ldr	r3, [pc, #236]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e2a:	771a      	strb	r2, [r3, #28]
            break;
 8001e2c:	e05c      	b.n	8001ee8 <Sensor_UpdateCAN+0x188>

        case CAN_ID_PWR_BICEPS:
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_L] = u16le(&rx_data[0]);
 8001e2e:	6838      	ldr	r0, [r7, #0]
 8001e30:	f000 f934 	bl	800209c <u16le>
 8001e34:	4603      	mov	r3, r0
 8001e36:	461a      	mov	r2, r3
 8001e38:	4b37      	ldr	r3, [pc, #220]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e3a:	819a      	strh	r2, [r3, #12]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_L]     = u16le(&rx_data[2]);
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	3302      	adds	r3, #2
 8001e40:	4618      	mov	r0, r3
 8001e42:	f000 f92b 	bl	800209c <u16le>
 8001e46:	4603      	mov	r3, r0
 8001e48:	461a      	mov	r2, r3
 8001e4a:	4b33      	ldr	r3, [pc, #204]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e4c:	809a      	strh	r2, [r3, #4]
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_R] = u16le(&rx_data[4]);
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	3304      	adds	r3, #4
 8001e52:	4618      	mov	r0, r3
 8001e54:	f000 f922 	bl	800209c <u16le>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	4b2e      	ldr	r3, [pc, #184]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e5e:	81da      	strh	r2, [r3, #14]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_R]     = u16le(&rx_data[6]);
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	3306      	adds	r3, #6
 8001e64:	4618      	mov	r0, r3
 8001e66:	f000 f919 	bl	800209c <u16le>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b2a      	ldr	r3, [pc, #168]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e70:	80da      	strh	r2, [r3, #6]
            sensor_data.can.valid_flag |= (1U << 1);
 8001e72:	4b29      	ldr	r3, [pc, #164]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e74:	7f1b      	ldrb	r3, [r3, #28]
 8001e76:	f043 0302 	orr.w	r3, r3, #2
 8001e7a:	b2da      	uxtb	r2, r3
 8001e7c:	4b26      	ldr	r3, [pc, #152]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e7e:	771a      	strb	r2, [r3, #28]
            break;
 8001e80:	e032      	b.n	8001ee8 <Sensor_UpdateCAN+0x188>

        case CAN_ID_PWR_CAP:
            sensor_data.can.cap[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 8001e82:	6838      	ldr	r0, [r7, #0]
 8001e84:	f000 f90a 	bl	800209c <u16le>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	4b22      	ldr	r3, [pc, #136]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001e8e:	821a      	strh	r2, [r3, #16]
            sensor_data.can.cap[SENSOR_CH_FOREARM_R] = u16le(&rx_data[2]);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	3302      	adds	r3, #2
 8001e94:	4618      	mov	r0, r3
 8001e96:	f000 f901 	bl	800209c <u16le>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001ea0:	825a      	strh	r2, [r3, #18]
            sensor_data.can.cap[SENSOR_CH_BICEPS_L]  = u16le(&rx_data[4]);
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f000 f8f8 	bl	800209c <u16le>
 8001eac:	4603      	mov	r3, r0
 8001eae:	461a      	mov	r2, r3
 8001eb0:	4b19      	ldr	r3, [pc, #100]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001eb2:	829a      	strh	r2, [r3, #20]
            sensor_data.can.cap[SENSOR_CH_BICEPS_R]  = u16le(&rx_data[6]);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	3306      	adds	r3, #6
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f000 f8ef 	bl	800209c <u16le>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4b15      	ldr	r3, [pc, #84]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001ec4:	82da      	strh	r2, [r3, #22]
            sensor_data.can.valid_flag |= (1U << 2);
 8001ec6:	4b14      	ldr	r3, [pc, #80]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001ec8:	7f1b      	ldrb	r3, [r3, #28]
 8001eca:	f043 0304 	orr.w	r3, r3, #4
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001ed2:	771a      	strb	r2, [r3, #28]
            break;
 8001ed4:	e008      	b.n	8001ee8 <Sensor_UpdateCAN+0x188>
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	f383 8810 	msr	PRIMASK, r3
}
 8001ee0:	bf00      	nop

        default:
            __set_PRIMASK(primask);
            return -1;  // 알 수 없는 CAN ID
 8001ee2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ee6:	e00b      	b.n	8001f00 <Sensor_UpdateCAN+0x1a0>
    }

    // 타임스탬프 업데이트
    sensor_data.can.timestamp = HAL_GetTick();
 8001ee8:	f001 f90e 	bl	8003108 <HAL_GetTick>
 8001eec:	4603      	mov	r3, r0
 8001eee:	4a0a      	ldr	r2, [pc, #40]	@ (8001f18 <Sensor_UpdateCAN+0x1b8>)
 8001ef0:	6193      	str	r3, [r2, #24]
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f383 8810 	msr	PRIMASK, r3
}
 8001efc:	bf00      	nop

    // Critical Section 종료
    __set_PRIMASK(primask);

    return 0;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3720      	adds	r7, #32
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	08016f48 	.word	0x08016f48
 8001f0c:	08016f30 	.word	0x08016f30
 8001f10:	08017744 	.word	0x08017744
 8001f14:	08016f58 	.word	0x08016f58
 8001f18:	24002670 	.word	0x24002670

08001f1c <Sensor_UpdateADC>:

void Sensor_UpdateADC(volatile uint16_t *adc_buffer)
{
 8001f1c:	b590      	push	{r4, r7, lr}
 8001f1e:	b089      	sub	sp, #36	@ 0x24
 8001f20:	af02      	add	r7, sp, #8
 8001f22:	6078      	str	r0, [r7, #4]
    if (adc_buffer == NULL) {
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d108      	bne.n	8001f3c <Sensor_UpdateADC+0x20>
        REPORT_ERROR_MSG("NULL ADC buffer");
 8001f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fdc <Sensor_UpdateADC+0xc0>)
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2300      	movs	r3, #0
 8001f30:	225e      	movs	r2, #94	@ 0x5e
 8001f32:	492b      	ldr	r1, [pc, #172]	@ (8001fe0 <Sensor_UpdateADC+0xc4>)
 8001f34:	482b      	ldr	r0, [pc, #172]	@ (8001fe4 <Sensor_UpdateADC+0xc8>)
 8001f36:	f7fe fe41 	bl	8000bbc <ReportError>
        return;
 8001f3a:	e04c      	b.n	8001fd6 <Sensor_UpdateADC+0xba>
    }
    sensor_data.adc.raw[0] = buf_adc1[0];
 8001f3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe8 <Sensor_UpdateADC+0xcc>)
 8001f3e:	881b      	ldrh	r3, [r3, #0]
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	4b2a      	ldr	r3, [pc, #168]	@ (8001fec <Sensor_UpdateADC+0xd0>)
 8001f44:	841a      	strh	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f46:	f3ef 8310 	mrs	r3, PRIMASK
 8001f4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f4c:	68fb      	ldr	r3, [r7, #12]

    // Critical Section 진입
    uint32_t primask = __get_PRIMASK();
 8001f4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f50:	b672      	cpsid	i
}
 8001f52:	bf00      	nop
    __disable_irq();

    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8001f54:	2300      	movs	r3, #0
 8001f56:	75fb      	strb	r3, [r7, #23]
 8001f58:	e02f      	b.n	8001fba <Sensor_UpdateADC+0x9e>
        // Raw 값 저장
        sensor_data.adc.raw[i] = adc_buffer[i];
 8001f5a:	7dfb      	ldrb	r3, [r7, #23]
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	441a      	add	r2, r3
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
 8001f64:	8812      	ldrh	r2, [r2, #0]
 8001f66:	b291      	uxth	r1, r2
 8001f68:	4a20      	ldr	r2, [pc, #128]	@ (8001fec <Sensor_UpdateADC+0xd0>)
 8001f6a:	3310      	adds	r3, #16
 8001f6c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        // 온도 변환
        sensor_data.adc.temp_c[i] = temp_raw_to_celsius(adc_buffer[i]);
 8001f70:	7dfb      	ldrb	r3, [r7, #23]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	4413      	add	r3, r2
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	7dfc      	ldrb	r4, [r7, #23]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 f8a2 	bl	80020c8 <temp_raw_to_celsius>
 8001f84:	eef0 7a40 	vmov.f32	s15, s0
 8001f88:	4a18      	ldr	r2, [pc, #96]	@ (8001fec <Sensor_UpdateADC+0xd0>)
 8001f8a:	f104 030a 	add.w	r3, r4, #10
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	4413      	add	r3, r2
 8001f92:	3304      	adds	r3, #4
 8001f94:	edc3 7a00 	vstr	s15, [r3]

        // 센서 오류 검사
        check_temp_sensor_fault(i, sensor_data.adc.temp_c[i]);
 8001f98:	7dfb      	ldrb	r3, [r7, #23]
 8001f9a:	4a14      	ldr	r2, [pc, #80]	@ (8001fec <Sensor_UpdateADC+0xd0>)
 8001f9c:	330a      	adds	r3, #10
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3304      	adds	r3, #4
 8001fa4:	edd3 7a00 	vldr	s15, [r3]
 8001fa8:	7dfb      	ldrb	r3, [r7, #23]
 8001faa:	eeb0 0a67 	vmov.f32	s0, s15
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f000 f8ba 	bl	8002128 <check_temp_sensor_fault>
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8001fb4:	7dfb      	ldrb	r3, [r7, #23]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	75fb      	strb	r3, [r7, #23]
 8001fba:	7dfb      	ldrb	r3, [r7, #23]
 8001fbc:	2b05      	cmp	r3, #5
 8001fbe:	d9cc      	bls.n	8001f5a <Sensor_UpdateADC+0x3e>
    }

    // 타임스탬프 업데이트
    sensor_data.adc.timestamp = HAL_GetTick();
 8001fc0:	f001 f8a2 	bl	8003108 <HAL_GetTick>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	4a09      	ldr	r2, [pc, #36]	@ (8001fec <Sensor_UpdateADC+0xd0>)
 8001fc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	f383 8810 	msr	PRIMASK, r3
}
 8001fd4:	bf00      	nop

    // Critical Section 종료
    __set_PRIMASK(primask);
}
 8001fd6:	371c      	adds	r7, #28
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd90      	pop	{r4, r7, pc}
 8001fdc:	08016f70 	.word	0x08016f70
 8001fe0:	08016f30 	.word	0x08016f30
 8001fe4:	08017758 	.word	0x08017758
 8001fe8:	240001d8 	.word	0x240001d8
 8001fec:	24002670 	.word	0x24002670

08001ff0 <Sensor_GetData>:

const SensorData_t* Sensor_GetData(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
    return &sensor_data;
 8001ff4:	4b02      	ldr	r3, [pc, #8]	@ (8002000 <Sensor_GetData+0x10>)
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	24002670 	.word	0x24002670

08002004 <Sensor_IsCANDataValid>:

    return 0;
}

uint8_t Sensor_IsCANDataValid(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
    // 모든 비트가 세트되어야 함 (0x07 = 0b111)
    return (sensor_data.can.valid_flag == 0x07U) ? 1U : 0U;
 8002008:	4b05      	ldr	r3, [pc, #20]	@ (8002020 <Sensor_IsCANDataValid+0x1c>)
 800200a:	7f1b      	ldrb	r3, [r3, #28]
 800200c:	2b07      	cmp	r3, #7
 800200e:	d101      	bne.n	8002014 <Sensor_IsCANDataValid+0x10>
 8002010:	2301      	movs	r3, #1
 8002012:	e000      	b.n	8002016 <Sensor_IsCANDataValid+0x12>
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	24002670 	.word	0x24002670

08002024 <Sensor_IsTempSensorFault>:

uint8_t Sensor_IsTempSensorFault(uint8_t ch)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	2b05      	cmp	r3, #5
 8002032:	d901      	bls.n	8002038 <Sensor_IsTempSensorFault+0x14>
        return 1;
 8002034:	2301      	movs	r3, #1
 8002036:	e004      	b.n	8002042 <Sensor_IsTempSensorFault+0x1e>
    }
    return sensor_data.adc.sensor_fault[ch];
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	4a05      	ldr	r2, [pc, #20]	@ (8002050 <Sensor_IsTempSensorFault+0x2c>)
 800203c:	4413      	add	r3, r2
 800203e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
}
 8002042:	4618      	mov	r0, r3
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	24002670 	.word	0x24002670

08002054 <Sensor_CheckTimeout>:

uint8_t Sensor_CheckTimeout(uint32_t timeout_ms)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
    uint32_t current_tick = HAL_GetTick();
 800205c:	f001 f854 	bl	8003108 <HAL_GetTick>
 8002060:	60f8      	str	r0, [r7, #12]

    // CAN 데이터 타임아웃
    if ((current_tick - sensor_data.can.timestamp) > timeout_ms) {
 8002062:	4b0d      	ldr	r3, [pc, #52]	@ (8002098 <Sensor_CheckTimeout+0x44>)
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	429a      	cmp	r2, r3
 800206e:	d204      	bcs.n	800207a <Sensor_CheckTimeout+0x26>
        sensor_data.can.valid_flag = 0;
 8002070:	4b09      	ldr	r3, [pc, #36]	@ (8002098 <Sensor_CheckTimeout+0x44>)
 8002072:	2200      	movs	r2, #0
 8002074:	771a      	strb	r2, [r3, #28]
        return 1;
 8002076:	2301      	movs	r3, #1
 8002078:	e009      	b.n	800208e <Sensor_CheckTimeout+0x3a>
    }

    // ADC 데이터 타임아웃
    if ((current_tick - sensor_data.adc.timestamp) > timeout_ms) {
 800207a:	4b07      	ldr	r3, [pc, #28]	@ (8002098 <Sensor_CheckTimeout+0x44>)
 800207c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	429a      	cmp	r2, r3
 8002086:	d201      	bcs.n	800208c <Sensor_CheckTimeout+0x38>
        return 1;
 8002088:	2301      	movs	r3, #1
 800208a:	e000      	b.n	800208e <Sensor_CheckTimeout+0x3a>
    }

    return 0;
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	24002670 	.word	0x24002670

0800209c <u16le>:

/**
 * @brief Little-Endian 16비트 변환
 */
static inline uint16_t u16le(const uint8_t *p)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
    return (uint16_t)p[1] | ((uint16_t)p[0] << 8);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3301      	adds	r3, #1
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b21a      	sxth	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	b21b      	sxth	r3, r3
 80020b2:	021b      	lsls	r3, r3, #8
 80020b4:	b21b      	sxth	r3, r3
 80020b6:	4313      	orrs	r3, r2
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	b29b      	uxth	r3, r3
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <temp_raw_to_celsius>:
/**
 * @brief ADC Raw → 온도 변환
 * @details TMP235: V_out = 1.25V + (T_C × 5mV/°C), ADC 16-bit, Vref=3.3V
 */
static float temp_raw_to_celsius(uint16_t adc_val)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	80fb      	strh	r3, [r7, #6]
    // ADC → 전압 (0~65535 → 0~3.3V)
    float voltage = ((float)adc_val / 65535.0f) * 3.3f;
 80020d2:	88fb      	ldrh	r3, [r7, #6]
 80020d4:	ee07 3a90 	vmov	s15, r3
 80020d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020dc:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 800211c <temp_raw_to_celsius+0x54>
 80020e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020e4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002120 <temp_raw_to_celsius+0x58>
 80020e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ec:	edc7 7a03 	vstr	s15, [r7, #12]

    // 전압 → 온도
    float temp_c = (voltage - 1.25f) / 0.005f;
 80020f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80020f4:	eeb7 7a04 	vmov.f32	s14, #116	@ 0x3fa00000  1.250
 80020f8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80020fc:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8002124 <temp_raw_to_celsius+0x5c>
 8002100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002104:	edc7 7a02 	vstr	s15, [r7, #8]

    return temp_c;
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	ee07 3a90 	vmov	s15, r3
}
 800210e:	eeb0 0a67 	vmov.f32	s0, s15
 8002112:	3714      	adds	r7, #20
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	477fff00 	.word	0x477fff00
 8002120:	40533333 	.word	0x40533333
 8002124:	3ba3d70a 	.word	0x3ba3d70a

08002128 <check_temp_sensor_fault>:
/**
 * @brief 온도 센서 오류 검사
 * @details 범위: -40°C ~ 125°C (TMP235 규격)
 */
static void check_temp_sensor_fault(uint8_t ch, float temp)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b0a8      	sub	sp, #160	@ 0xa0
 800212c:	af06      	add	r7, sp, #24
 800212e:	4603      	mov	r3, r0
 8002130:	ed87 0a00 	vstr	s0, [r7]
 8002134:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	2b05      	cmp	r3, #5
 800213a:	d85c      	bhi.n	80021f6 <check_temp_sensor_fault+0xce>
        return;
    }

    if (temp < TEMP_MIN_VALID || temp > TEMP_MAX_VALID) {
 800213c:	edd7 7a00 	vldr	s15, [r7]
 8002140:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002200 <check_temp_sensor_fault+0xd8>
 8002144:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800214c:	d408      	bmi.n	8002160 <check_temp_sensor_fault+0x38>
 800214e:	edd7 7a00 	vldr	s15, [r7]
 8002152:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8002204 <check_temp_sensor_fault+0xdc>
 8002156:	eef4 7ac7 	vcmpe.f32	s15, s14
 800215a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215e:	dd2a      	ble.n	80021b6 <check_temp_sensor_fault+0x8e>
        // 오류 발생
        if (!sensor_data.adc.sensor_fault[ch]) {
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	4a29      	ldr	r2, [pc, #164]	@ (8002208 <check_temp_sensor_fault+0xe0>)
 8002164:	4413      	add	r3, r2
 8002166:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800216a:	2b00      	cmp	r3, #0
 800216c:	d144      	bne.n	80021f8 <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 1;
 800216e:	79fb      	ldrb	r3, [r7, #7]
 8002170:	4a25      	ldr	r2, [pc, #148]	@ (8002208 <check_temp_sensor_fault+0xe0>)
 8002172:	4413      	add	r3, r2
 8002174:	2201      	movs	r2, #1
 8002176:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

            // 에러 로그 (최초 1회만)
            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg),
 800217a:	79f9      	ldrb	r1, [r7, #7]
 800217c:	edd7 7a00 	vldr	s15, [r7]
 8002180:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002184:	f107 0008 	add.w	r0, r7, #8
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	4b1f      	ldr	r3, [pc, #124]	@ (800220c <check_temp_sensor_fault+0xe4>)
 800218e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002192:	f04f 0200 	mov.w	r2, #0
 8002196:	4b1e      	ldr	r3, [pc, #120]	@ (8002210 <check_temp_sensor_fault+0xe8>)
 8002198:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800219c:	ed8d 7b00 	vstr	d7, [sp]
 80021a0:	460b      	mov	r3, r1
 80021a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002214 <check_temp_sensor_fault+0xec>)
 80021a4:	2180      	movs	r1, #128	@ 0x80
 80021a6:	f012 fce7 	bl	8014b78 <sniprintf>
                     "TEMP_FAULT: CH%u = %.1f°C (Range: %.0f~%.0f)\r\n",
                     ch, temp, TEMP_MIN_VALID, TEMP_MAX_VALID);
            LogFifo_Push(msg);
 80021aa:	f107 0308 	add.w	r3, r7, #8
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe fd5c 	bl	8000c6c <LogFifo_Push>
        if (!sensor_data.adc.sensor_fault[ch]) {
 80021b4:	e020      	b.n	80021f8 <check_temp_sensor_fault+0xd0>
        }
    } else {
        // 정상 복귀
        if (sensor_data.adc.sensor_fault[ch]) {
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	4a13      	ldr	r2, [pc, #76]	@ (8002208 <check_temp_sensor_fault+0xe0>)
 80021ba:	4413      	add	r3, r2
 80021bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d019      	beq.n	80021f8 <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 0;
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	4a10      	ldr	r2, [pc, #64]	@ (8002208 <check_temp_sensor_fault+0xe0>)
 80021c8:	4413      	add	r3, r2
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg), "TEMP_OK: CH%u = %.1f°C\r\n", ch, temp);
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	edd7 7a00 	vldr	s15, [r7]
 80021d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80021da:	f107 0008 	add.w	r0, r7, #8
 80021de:	ed8d 7b00 	vstr	d7, [sp]
 80021e2:	4a0d      	ldr	r2, [pc, #52]	@ (8002218 <check_temp_sensor_fault+0xf0>)
 80021e4:	2180      	movs	r1, #128	@ 0x80
 80021e6:	f012 fcc7 	bl	8014b78 <sniprintf>
            LogFifo_Push(msg);
 80021ea:	f107 0308 	add.w	r3, r7, #8
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7fe fd3c 	bl	8000c6c <LogFifo_Push>
 80021f4:	e000      	b.n	80021f8 <check_temp_sensor_fault+0xd0>
        return;
 80021f6:	bf00      	nop
        }
    }
}
 80021f8:	3788      	adds	r7, #136	@ 0x88
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	c2200000 	.word	0xc2200000
 8002204:	42fa0000 	.word	0x42fa0000
 8002208:	24002670 	.word	0x24002670
 800220c:	405f4000 	.word	0x405f4000
 8002210:	c0440000 	.word	0xc0440000
 8002214:	08016f80 	.word	0x08016f80
 8002218:	08016fb0 	.word	0x08016fb0

0800221c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002222:	4b0a      	ldr	r3, [pc, #40]	@ (800224c <HAL_MspInit+0x30>)
 8002224:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002228:	4a08      	ldr	r2, [pc, #32]	@ (800224c <HAL_MspInit+0x30>)
 800222a:	f043 0302 	orr.w	r3, r3, #2
 800222e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002232:	4b06      	ldr	r3, [pc, #24]	@ (800224c <HAL_MspInit+0x30>)
 8002234:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	607b      	str	r3, [r7, #4]
 800223e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	58024400 	.word	0x58024400

08002250 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <NMI_Handler+0x4>

08002258 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <HardFault_Handler+0x4>

08002260 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002264:	bf00      	nop
 8002266:	e7fd      	b.n	8002264 <MemManage_Handler+0x4>

08002268 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800226c:	bf00      	nop
 800226e:	e7fd      	b.n	800226c <BusFault_Handler+0x4>

08002270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <UsageFault_Handler+0x4>

08002278 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002286:	b480      	push	{r7}
 8002288:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002298:	bf00      	nop
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022a6:	f000 ff1b 	bl	80030e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
	...

080022b0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <DMA1_Stream0_IRQHandler+0x10>)
 80022b6:	f005 f86f 	bl	8007398 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	24000270 	.word	0x24000270

080022c4 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <FDCAN2_IT0_IRQHandler+0x10>)
 80022ca:	f007 fadd 	bl	8009888 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	24002424 	.word	0x24002424

080022d8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80022dc:	4802      	ldr	r0, [pc, #8]	@ (80022e8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80022de:	f00d ffdf 	bl	80102a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	240027f4 	.word	0x240027f4

080022ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return 1;
 80022f0:	2301      	movs	r3, #1
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <_kill>:

int _kill(int pid, int sig)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002306:	f012 fdc5 	bl	8014e94 <__errno>
 800230a:	4603      	mov	r3, r0
 800230c:	2216      	movs	r2, #22
 800230e:	601a      	str	r2, [r3, #0]
  return -1;
 8002310:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002314:	4618      	mov	r0, r3
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <_exit>:

void _exit (int status)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002324:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f7ff ffe7 	bl	80022fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800232e:	bf00      	nop
 8002330:	e7fd      	b.n	800232e <_exit+0x12>

08002332 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b086      	sub	sp, #24
 8002336:	af00      	add	r7, sp, #0
 8002338:	60f8      	str	r0, [r7, #12]
 800233a:	60b9      	str	r1, [r7, #8]
 800233c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800233e:	2300      	movs	r3, #0
 8002340:	617b      	str	r3, [r7, #20]
 8002342:	e00a      	b.n	800235a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002344:	f7fe fb8a 	bl	8000a5c <__io_getchar>
 8002348:	4601      	mov	r1, r0
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	1c5a      	adds	r2, r3, #1
 800234e:	60ba      	str	r2, [r7, #8]
 8002350:	b2ca      	uxtb	r2, r1
 8002352:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	3301      	adds	r3, #1
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	697a      	ldr	r2, [r7, #20]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	429a      	cmp	r2, r3
 8002360:	dbf0      	blt.n	8002344 <_read+0x12>
  }

  return len;
 8002362:	687b      	ldr	r3, [r7, #4]
}
 8002364:	4618      	mov	r0, r3
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
 800237c:	e009      	b.n	8002392 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	1c5a      	adds	r2, r3, #1
 8002382:	60ba      	str	r2, [r7, #8]
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f7fe fb50 	bl	8000a2c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	3301      	adds	r3, #1
 8002390:	617b      	str	r3, [r7, #20]
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	429a      	cmp	r2, r3
 8002398:	dbf1      	blt.n	800237e <_write+0x12>
  }
  return len;
 800239a:	687b      	ldr	r3, [r7, #4]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3718      	adds	r7, #24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <_close>:

int _close(int file)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023cc:	605a      	str	r2, [r3, #4]
  return 0;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <_isatty>:

int _isatty(int file)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023e4:	2301      	movs	r3, #1
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr

080023f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b085      	sub	sp, #20
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	60f8      	str	r0, [r7, #12]
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002414:	4a14      	ldr	r2, [pc, #80]	@ (8002468 <_sbrk+0x5c>)
 8002416:	4b15      	ldr	r3, [pc, #84]	@ (800246c <_sbrk+0x60>)
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002420:	4b13      	ldr	r3, [pc, #76]	@ (8002470 <_sbrk+0x64>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d102      	bne.n	800242e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002428:	4b11      	ldr	r3, [pc, #68]	@ (8002470 <_sbrk+0x64>)
 800242a:	4a12      	ldr	r2, [pc, #72]	@ (8002474 <_sbrk+0x68>)
 800242c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800242e:	4b10      	ldr	r3, [pc, #64]	@ (8002470 <_sbrk+0x64>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4413      	add	r3, r2
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	429a      	cmp	r2, r3
 800243a:	d207      	bcs.n	800244c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800243c:	f012 fd2a 	bl	8014e94 <__errno>
 8002440:	4603      	mov	r3, r0
 8002442:	220c      	movs	r2, #12
 8002444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002446:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800244a:	e009      	b.n	8002460 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800244c:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <_sbrk+0x64>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002452:	4b07      	ldr	r3, [pc, #28]	@ (8002470 <_sbrk+0x64>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4413      	add	r3, r2
 800245a:	4a05      	ldr	r2, [pc, #20]	@ (8002470 <_sbrk+0x64>)
 800245c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800245e:	68fb      	ldr	r3, [r7, #12]
}
 8002460:	4618      	mov	r0, r3
 8002462:	3718      	adds	r7, #24
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	24050000 	.word	0x24050000
 800246c:	00000400 	.word	0x00000400
 8002470:	240026c0 	.word	0x240026c0
 8002474:	24002a70 	.word	0x24002a70

08002478 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800247c:	4b3e      	ldr	r3, [pc, #248]	@ (8002578 <SystemInit+0x100>)
 800247e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002482:	4a3d      	ldr	r2, [pc, #244]	@ (8002578 <SystemInit+0x100>)
 8002484:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002488:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800248c:	4b3b      	ldr	r3, [pc, #236]	@ (800257c <SystemInit+0x104>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 030f 	and.w	r3, r3, #15
 8002494:	2b06      	cmp	r3, #6
 8002496:	d807      	bhi.n	80024a8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002498:	4b38      	ldr	r3, [pc, #224]	@ (800257c <SystemInit+0x104>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f023 030f 	bic.w	r3, r3, #15
 80024a0:	4a36      	ldr	r2, [pc, #216]	@ (800257c <SystemInit+0x104>)
 80024a2:	f043 0307 	orr.w	r3, r3, #7
 80024a6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80024a8:	4b35      	ldr	r3, [pc, #212]	@ (8002580 <SystemInit+0x108>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a34      	ldr	r2, [pc, #208]	@ (8002580 <SystemInit+0x108>)
 80024ae:	f043 0301 	orr.w	r3, r3, #1
 80024b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80024b4:	4b32      	ldr	r3, [pc, #200]	@ (8002580 <SystemInit+0x108>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80024ba:	4b31      	ldr	r3, [pc, #196]	@ (8002580 <SystemInit+0x108>)
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	4930      	ldr	r1, [pc, #192]	@ (8002580 <SystemInit+0x108>)
 80024c0:	4b30      	ldr	r3, [pc, #192]	@ (8002584 <SystemInit+0x10c>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80024c6:	4b2d      	ldr	r3, [pc, #180]	@ (800257c <SystemInit+0x104>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0308 	and.w	r3, r3, #8
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d007      	beq.n	80024e2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80024d2:	4b2a      	ldr	r3, [pc, #168]	@ (800257c <SystemInit+0x104>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f023 030f 	bic.w	r3, r3, #15
 80024da:	4a28      	ldr	r2, [pc, #160]	@ (800257c <SystemInit+0x104>)
 80024dc:	f043 0307 	orr.w	r3, r3, #7
 80024e0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80024e2:	4b27      	ldr	r3, [pc, #156]	@ (8002580 <SystemInit+0x108>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80024e8:	4b25      	ldr	r3, [pc, #148]	@ (8002580 <SystemInit+0x108>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80024ee:	4b24      	ldr	r3, [pc, #144]	@ (8002580 <SystemInit+0x108>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80024f4:	4b22      	ldr	r3, [pc, #136]	@ (8002580 <SystemInit+0x108>)
 80024f6:	4a24      	ldr	r2, [pc, #144]	@ (8002588 <SystemInit+0x110>)
 80024f8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80024fa:	4b21      	ldr	r3, [pc, #132]	@ (8002580 <SystemInit+0x108>)
 80024fc:	4a23      	ldr	r2, [pc, #140]	@ (800258c <SystemInit+0x114>)
 80024fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002500:	4b1f      	ldr	r3, [pc, #124]	@ (8002580 <SystemInit+0x108>)
 8002502:	4a23      	ldr	r2, [pc, #140]	@ (8002590 <SystemInit+0x118>)
 8002504:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002506:	4b1e      	ldr	r3, [pc, #120]	@ (8002580 <SystemInit+0x108>)
 8002508:	2200      	movs	r2, #0
 800250a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800250c:	4b1c      	ldr	r3, [pc, #112]	@ (8002580 <SystemInit+0x108>)
 800250e:	4a20      	ldr	r2, [pc, #128]	@ (8002590 <SystemInit+0x118>)
 8002510:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002512:	4b1b      	ldr	r3, [pc, #108]	@ (8002580 <SystemInit+0x108>)
 8002514:	2200      	movs	r2, #0
 8002516:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002518:	4b19      	ldr	r3, [pc, #100]	@ (8002580 <SystemInit+0x108>)
 800251a:	4a1d      	ldr	r2, [pc, #116]	@ (8002590 <SystemInit+0x118>)
 800251c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800251e:	4b18      	ldr	r3, [pc, #96]	@ (8002580 <SystemInit+0x108>)
 8002520:	2200      	movs	r2, #0
 8002522:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002524:	4b16      	ldr	r3, [pc, #88]	@ (8002580 <SystemInit+0x108>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a15      	ldr	r2, [pc, #84]	@ (8002580 <SystemInit+0x108>)
 800252a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800252e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002530:	4b13      	ldr	r3, [pc, #76]	@ (8002580 <SystemInit+0x108>)
 8002532:	2200      	movs	r2, #0
 8002534:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002536:	4b12      	ldr	r3, [pc, #72]	@ (8002580 <SystemInit+0x108>)
 8002538:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800253c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d113      	bne.n	800256c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002544:	4b0e      	ldr	r3, [pc, #56]	@ (8002580 <SystemInit+0x108>)
 8002546:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800254a:	4a0d      	ldr	r2, [pc, #52]	@ (8002580 <SystemInit+0x108>)
 800254c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002550:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002554:	4b0f      	ldr	r3, [pc, #60]	@ (8002594 <SystemInit+0x11c>)
 8002556:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800255a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800255c:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <SystemInit+0x108>)
 800255e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002562:	4a07      	ldr	r2, [pc, #28]	@ (8002580 <SystemInit+0x108>)
 8002564:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002568:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800256c:	bf00      	nop
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	e000ed00 	.word	0xe000ed00
 800257c:	52002000 	.word	0x52002000
 8002580:	58024400 	.word	0x58024400
 8002584:	eaf6ed7f 	.word	0xeaf6ed7f
 8002588:	02020200 	.word	0x02020200
 800258c:	01ff0000 	.word	0x01ff0000
 8002590:	01010280 	.word	0x01010280
 8002594:	52004000 	.word	0x52004000

08002598 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800259c:	4b09      	ldr	r3, [pc, #36]	@ (80025c4 <ExitRun0Mode+0x2c>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	4a08      	ldr	r2, [pc, #32]	@ (80025c4 <ExitRun0Mode+0x2c>)
 80025a2:	f023 0302 	bic.w	r3, r3, #2
 80025a6:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80025a8:	bf00      	nop
 80025aa:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <ExitRun0Mode+0x2c>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d0f9      	beq.n	80025aa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80025b6:	bf00      	nop
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	58024800 	.word	0x58024800

080025c8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08e      	sub	sp, #56	@ 0x38
 80025cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025d2:	2200      	movs	r2, #0
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	605a      	str	r2, [r3, #4]
 80025d8:	609a      	str	r2, [r3, #8]
 80025da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025dc:	f107 031c 	add.w	r3, r7, #28
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]
 80025e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025e8:	463b      	mov	r3, r7
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	605a      	str	r2, [r3, #4]
 80025f0:	609a      	str	r2, [r3, #8]
 80025f2:	60da      	str	r2, [r3, #12]
 80025f4:	611a      	str	r2, [r3, #16]
 80025f6:	615a      	str	r2, [r3, #20]
 80025f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025fa:	4b32      	ldr	r3, [pc, #200]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 80025fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002600:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 8002602:	4b30      	ldr	r3, [pc, #192]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 8002604:	2231      	movs	r2, #49	@ 0x31
 8002606:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002608:	4b2e      	ldr	r3, [pc, #184]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 800260a:	2200      	movs	r2, #0
 800260c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800260e:	4b2d      	ldr	r3, [pc, #180]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 8002610:	2263      	movs	r2, #99	@ 0x63
 8002612:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002614:	4b2b      	ldr	r3, [pc, #172]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 8002616:	2200      	movs	r2, #0
 8002618:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800261a:	4b2a      	ldr	r3, [pc, #168]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 800261c:	2200      	movs	r2, #0
 800261e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002620:	4828      	ldr	r0, [pc, #160]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 8002622:	f00d fadd 	bl	800fbe0 <HAL_TIM_Base_Init>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800262c:	f7ff fb5e 	bl	8001cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002630:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002634:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002636:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800263a:	4619      	mov	r1, r3
 800263c:	4821      	ldr	r0, [pc, #132]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 800263e:	f00e f9db 	bl	80109f8 <HAL_TIM_ConfigClockSource>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002648:	f7ff fb50 	bl	8001cec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800264c:	481d      	ldr	r0, [pc, #116]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 800264e:	f00d fce5 	bl	801001c <HAL_TIM_PWM_Init>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002658:	f7ff fb48 	bl	8001cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800265c:	2300      	movs	r3, #0
 800265e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002660:	2300      	movs	r3, #0
 8002662:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002664:	f107 031c 	add.w	r3, r7, #28
 8002668:	4619      	mov	r1, r3
 800266a:	4816      	ldr	r0, [pc, #88]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 800266c:	f00f faa0 	bl	8011bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002676:	f7ff fb39 	bl	8001cec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800267a:	2360      	movs	r3, #96	@ 0x60
 800267c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800267e:	2300      	movs	r3, #0
 8002680:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002682:	2300      	movs	r3, #0
 8002684:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002686:	2300      	movs	r3, #0
 8002688:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800268a:	463b      	mov	r3, r7
 800268c:	2200      	movs	r2, #0
 800268e:	4619      	mov	r1, r3
 8002690:	480c      	ldr	r0, [pc, #48]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 8002692:	f00d ff0d 	bl	80104b0 <HAL_TIM_PWM_ConfigChannel>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800269c:	f7ff fb26 	bl	8001cec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026a0:	463b      	mov	r3, r7
 80026a2:	2204      	movs	r2, #4
 80026a4:	4619      	mov	r1, r3
 80026a6:	4807      	ldr	r0, [pc, #28]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 80026a8:	f00d ff02 	bl	80104b0 <HAL_TIM_PWM_ConfigChannel>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80026b2:	f7ff fb1b 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80026b6:	4803      	ldr	r0, [pc, #12]	@ (80026c4 <MX_TIM2_Init+0xfc>)
 80026b8:	f000 faec 	bl	8002c94 <HAL_TIM_MspPostInit>

}
 80026bc:	bf00      	nop
 80026be:	3738      	adds	r7, #56	@ 0x38
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	240026c4 	.word	0x240026c4

080026c8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08e      	sub	sp, #56	@ 0x38
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]
 80026d8:	609a      	str	r2, [r3, #8]
 80026da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026dc:	f107 031c 	add.w	r3, r7, #28
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026e8:	463b      	mov	r3, r7
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]
 80026f0:	609a      	str	r2, [r3, #8]
 80026f2:	60da      	str	r2, [r3, #12]
 80026f4:	611a      	str	r2, [r3, #16]
 80026f6:	615a      	str	r2, [r3, #20]
 80026f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026fa:	4b32      	ldr	r3, [pc, #200]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 80026fc:	4a32      	ldr	r2, [pc, #200]	@ (80027c8 <MX_TIM3_Init+0x100>)
 80026fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 8002700:	4b30      	ldr	r3, [pc, #192]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 8002702:	2231      	movs	r2, #49	@ 0x31
 8002704:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002706:	4b2f      	ldr	r3, [pc, #188]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 8002708:	2200      	movs	r2, #0
 800270a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800270c:	4b2d      	ldr	r3, [pc, #180]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 800270e:	2263      	movs	r2, #99	@ 0x63
 8002710:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002712:	4b2c      	ldr	r3, [pc, #176]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 8002714:	2200      	movs	r2, #0
 8002716:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002718:	4b2a      	ldr	r3, [pc, #168]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 800271a:	2200      	movs	r2, #0
 800271c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800271e:	4829      	ldr	r0, [pc, #164]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 8002720:	f00d fa5e 	bl	800fbe0 <HAL_TIM_Base_Init>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800272a:	f7ff fadf 	bl	8001cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800272e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002732:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002734:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002738:	4619      	mov	r1, r3
 800273a:	4822      	ldr	r0, [pc, #136]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 800273c:	f00e f95c 	bl	80109f8 <HAL_TIM_ConfigClockSource>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002746:	f7ff fad1 	bl	8001cec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800274a:	481e      	ldr	r0, [pc, #120]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 800274c:	f00d fc66 	bl	801001c <HAL_TIM_PWM_Init>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002756:	f7ff fac9 	bl	8001cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275e:	2300      	movs	r3, #0
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002762:	f107 031c 	add.w	r3, r7, #28
 8002766:	4619      	mov	r1, r3
 8002768:	4816      	ldr	r0, [pc, #88]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 800276a:	f00f fa21 	bl	8011bb0 <HAL_TIMEx_MasterConfigSynchronization>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002774:	f7ff faba 	bl	8001cec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002778:	2360      	movs	r3, #96	@ 0x60
 800277a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002780:	2300      	movs	r3, #0
 8002782:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002784:	2300      	movs	r3, #0
 8002786:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002788:	463b      	mov	r3, r7
 800278a:	2200      	movs	r2, #0
 800278c:	4619      	mov	r1, r3
 800278e:	480d      	ldr	r0, [pc, #52]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 8002790:	f00d fe8e 	bl	80104b0 <HAL_TIM_PWM_ConfigChannel>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800279a:	f7ff faa7 	bl	8001cec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800279e:	463b      	mov	r3, r7
 80027a0:	2204      	movs	r2, #4
 80027a2:	4619      	mov	r1, r3
 80027a4:	4807      	ldr	r0, [pc, #28]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 80027a6:	f00d fe83 	bl	80104b0 <HAL_TIM_PWM_ConfigChannel>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80027b0:	f7ff fa9c 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80027b4:	4803      	ldr	r0, [pc, #12]	@ (80027c4 <MX_TIM3_Init+0xfc>)
 80027b6:	f000 fa6d 	bl	8002c94 <HAL_TIM_MspPostInit>

}
 80027ba:	bf00      	nop
 80027bc:	3738      	adds	r7, #56	@ 0x38
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	24002710 	.word	0x24002710
 80027c8:	40000400 	.word	0x40000400

080027cc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b08e      	sub	sp, #56	@ 0x38
 80027d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	605a      	str	r2, [r3, #4]
 80027dc:	609a      	str	r2, [r3, #8]
 80027de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e0:	f107 031c 	add.w	r3, r7, #28
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027ec:	463b      	mov	r3, r7
 80027ee:	2200      	movs	r2, #0
 80027f0:	601a      	str	r2, [r3, #0]
 80027f2:	605a      	str	r2, [r3, #4]
 80027f4:	609a      	str	r2, [r3, #8]
 80027f6:	60da      	str	r2, [r3, #12]
 80027f8:	611a      	str	r2, [r3, #16]
 80027fa:	615a      	str	r2, [r3, #20]
 80027fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80027fe:	4b32      	ldr	r3, [pc, #200]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 8002800:	4a32      	ldr	r2, [pc, #200]	@ (80028cc <MX_TIM4_Init+0x100>)
 8002802:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50-1;
 8002804:	4b30      	ldr	r3, [pc, #192]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 8002806:	2231      	movs	r2, #49	@ 0x31
 8002808:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800280a:	4b2f      	ldr	r3, [pc, #188]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 800280c:	2200      	movs	r2, #0
 800280e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8002810:	4b2d      	ldr	r3, [pc, #180]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 8002812:	2263      	movs	r2, #99	@ 0x63
 8002814:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002816:	4b2c      	ldr	r3, [pc, #176]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 8002818:	2200      	movs	r2, #0
 800281a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800281c:	4b2a      	ldr	r3, [pc, #168]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 800281e:	2200      	movs	r2, #0
 8002820:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002822:	4829      	ldr	r0, [pc, #164]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 8002824:	f00d f9dc 	bl	800fbe0 <HAL_TIM_Base_Init>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800282e:	f7ff fa5d 	bl	8001cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002832:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002836:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002838:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800283c:	4619      	mov	r1, r3
 800283e:	4822      	ldr	r0, [pc, #136]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 8002840:	f00e f8da 	bl	80109f8 <HAL_TIM_ConfigClockSource>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800284a:	f7ff fa4f 	bl	8001cec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800284e:	481e      	ldr	r0, [pc, #120]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 8002850:	f00d fbe4 	bl	801001c <HAL_TIM_PWM_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800285a:	f7ff fa47 	bl	8001cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800285e:	2300      	movs	r3, #0
 8002860:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002862:	2300      	movs	r3, #0
 8002864:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002866:	f107 031c 	add.w	r3, r7, #28
 800286a:	4619      	mov	r1, r3
 800286c:	4816      	ldr	r0, [pc, #88]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 800286e:	f00f f99f 	bl	8011bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002878:	f7ff fa38 	bl	8001cec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800287c:	2360      	movs	r3, #96	@ 0x60
 800287e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002880:	2300      	movs	r3, #0
 8002882:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002884:	2300      	movs	r3, #0
 8002886:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002888:	2300      	movs	r3, #0
 800288a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800288c:	463b      	mov	r3, r7
 800288e:	2200      	movs	r2, #0
 8002890:	4619      	mov	r1, r3
 8002892:	480d      	ldr	r0, [pc, #52]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 8002894:	f00d fe0c 	bl	80104b0 <HAL_TIM_PWM_ConfigChannel>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800289e:	f7ff fa25 	bl	8001cec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028a2:	463b      	mov	r3, r7
 80028a4:	2204      	movs	r2, #4
 80028a6:	4619      	mov	r1, r3
 80028a8:	4807      	ldr	r0, [pc, #28]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 80028aa:	f00d fe01 	bl	80104b0 <HAL_TIM_PWM_ConfigChannel>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80028b4:	f7ff fa1a 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80028b8:	4803      	ldr	r0, [pc, #12]	@ (80028c8 <MX_TIM4_Init+0xfc>)
 80028ba:	f000 f9eb 	bl	8002c94 <HAL_TIM_MspPostInit>

}
 80028be:	bf00      	nop
 80028c0:	3738      	adds	r7, #56	@ 0x38
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	2400275c 	.word	0x2400275c
 80028cc:	40000800 	.word	0x40000800

080028d0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b088      	sub	sp, #32
 80028d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028d6:	f107 0310 	add.w	r3, r7, #16
 80028da:	2200      	movs	r2, #0
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	605a      	str	r2, [r3, #4]
 80028e0:	609a      	str	r2, [r3, #8]
 80028e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e4:	1d3b      	adds	r3, r7, #4
 80028e6:	2200      	movs	r2, #0
 80028e8:	601a      	str	r2, [r3, #0]
 80028ea:	605a      	str	r2, [r3, #4]
 80028ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80028ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002968 <MX_TIM5_Init+0x98>)
 80028f0:	4a1e      	ldr	r2, [pc, #120]	@ (800296c <MX_TIM5_Init+0x9c>)
 80028f2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 500-1;
 80028f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002968 <MX_TIM5_Init+0x98>)
 80028f6:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80028fa:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002968 <MX_TIM5_Init+0x98>)
 80028fe:	2200      	movs	r2, #0
 8002900:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4000-1;
 8002902:	4b19      	ldr	r3, [pc, #100]	@ (8002968 <MX_TIM5_Init+0x98>)
 8002904:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8002908:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800290a:	4b17      	ldr	r3, [pc, #92]	@ (8002968 <MX_TIM5_Init+0x98>)
 800290c:	2200      	movs	r2, #0
 800290e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002910:	4b15      	ldr	r3, [pc, #84]	@ (8002968 <MX_TIM5_Init+0x98>)
 8002912:	2200      	movs	r2, #0
 8002914:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002916:	4814      	ldr	r0, [pc, #80]	@ (8002968 <MX_TIM5_Init+0x98>)
 8002918:	f00d f962 	bl	800fbe0 <HAL_TIM_Base_Init>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8002922:	f7ff f9e3 	bl	8001cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002926:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800292a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800292c:	f107 0310 	add.w	r3, r7, #16
 8002930:	4619      	mov	r1, r3
 8002932:	480d      	ldr	r0, [pc, #52]	@ (8002968 <MX_TIM5_Init+0x98>)
 8002934:	f00e f860 	bl	80109f8 <HAL_TIM_ConfigClockSource>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 800293e:	f7ff f9d5 	bl	8001cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002942:	2300      	movs	r3, #0
 8002944:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002946:	2300      	movs	r3, #0
 8002948:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800294a:	1d3b      	adds	r3, r7, #4
 800294c:	4619      	mov	r1, r3
 800294e:	4806      	ldr	r0, [pc, #24]	@ (8002968 <MX_TIM5_Init+0x98>)
 8002950:	f00f f92e 	bl	8011bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800295a:	f7ff f9c7 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800295e:	bf00      	nop
 8002960:	3720      	adds	r7, #32
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	240027a8 	.word	0x240027a8
 800296c:	40000c00 	.word	0x40000c00

08002970 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b088      	sub	sp, #32
 8002974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002976:	f107 0310 	add.w	r3, r7, #16
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	605a      	str	r2, [r3, #4]
 8002980:	609a      	str	r2, [r3, #8]
 8002982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002984:	1d3b      	adds	r3, r7, #4
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	605a      	str	r2, [r3, #4]
 800298c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800298e:	4b20      	ldr	r3, [pc, #128]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 8002990:	4a20      	ldr	r2, [pc, #128]	@ (8002a14 <MX_TIM8_Init+0xa4>)
 8002992:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 250-1;
 8002994:	4b1e      	ldr	r3, [pc, #120]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 8002996:	22f9      	movs	r2, #249	@ 0xf9
 8002998:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800299a:	4b1d      	ldr	r3, [pc, #116]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 800299c:	2200      	movs	r2, #0
 800299e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000-1;
 80029a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 80029a2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80029a6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a8:	4b19      	ldr	r3, [pc, #100]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80029ae:	4b18      	ldr	r3, [pc, #96]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029b4:	4b16      	ldr	r3, [pc, #88]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 80029b6:	2280      	movs	r2, #128	@ 0x80
 80029b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80029ba:	4815      	ldr	r0, [pc, #84]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 80029bc:	f00d f910 	bl	800fbe0 <HAL_TIM_Base_Init>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80029c6:	f7ff f991 	bl	8001cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80029d0:	f107 0310 	add.w	r3, r7, #16
 80029d4:	4619      	mov	r1, r3
 80029d6:	480e      	ldr	r0, [pc, #56]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 80029d8:	f00e f80e 	bl	80109f8 <HAL_TIM_ConfigClockSource>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80029e2:	f7ff f983 	bl	8001cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80029e6:	2320      	movs	r3, #32
 80029e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80029ea:	2300      	movs	r3, #0
 80029ec:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ee:	2300      	movs	r3, #0
 80029f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80029f2:	1d3b      	adds	r3, r7, #4
 80029f4:	4619      	mov	r1, r3
 80029f6:	4806      	ldr	r0, [pc, #24]	@ (8002a10 <MX_TIM8_Init+0xa0>)
 80029f8:	f00f f8da 	bl	8011bb0 <HAL_TIMEx_MasterConfigSynchronization>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002a02:	f7ff f973 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002a06:	bf00      	nop
 8002a08:	3720      	adds	r7, #32
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	240027f4 	.word	0x240027f4
 8002a14:	40010400 	.word	0x40010400

08002a18 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b09c      	sub	sp, #112	@ 0x70
 8002a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a1e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	605a      	str	r2, [r3, #4]
 8002a28:	609a      	str	r2, [r3, #8]
 8002a2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a2c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	605a      	str	r2, [r3, #4]
 8002a36:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a38:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	605a      	str	r2, [r3, #4]
 8002a42:	609a      	str	r2, [r3, #8]
 8002a44:	60da      	str	r2, [r3, #12]
 8002a46:	611a      	str	r2, [r3, #16]
 8002a48:	615a      	str	r2, [r3, #20]
 8002a4a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a4c:	1d3b      	adds	r3, r7, #4
 8002a4e:	2234      	movs	r2, #52	@ 0x34
 8002a50:	2100      	movs	r1, #0
 8002a52:	4618      	mov	r0, r3
 8002a54:	f012 f9c0 	bl	8014dd8 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002a58:	4b3f      	ldr	r3, [pc, #252]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002a5a:	4a40      	ldr	r2, [pc, #256]	@ (8002b5c <MX_TIM15_Init+0x144>)
 8002a5c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 500-1;
 8002a5e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002a60:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002a64:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a66:	4b3c      	ldr	r3, [pc, #240]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000-1;
 8002a6c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002a6e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002a72:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a74:	4b38      	ldr	r3, [pc, #224]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002a7a:	4b37      	ldr	r3, [pc, #220]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a80:	4b35      	ldr	r3, [pc, #212]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002a86:	4834      	ldr	r0, [pc, #208]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002a88:	f00d f8aa 	bl	800fbe0 <HAL_TIM_Base_Init>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8002a92:	f7ff f92b 	bl	8001cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a9a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002a9c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	482d      	ldr	r0, [pc, #180]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002aa4:	f00d ffa8 	bl	80109f8 <HAL_TIM_ConfigClockSource>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8002aae:	f7ff f91d 	bl	8001cec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002ab2:	4829      	ldr	r0, [pc, #164]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002ab4:	f00d fab2 	bl	801001c <HAL_TIM_PWM_Init>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8002abe:	f7ff f915 	bl	8001cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002aca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002ace:	4619      	mov	r1, r3
 8002ad0:	4821      	ldr	r0, [pc, #132]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002ad2:	f00f f86d 	bl	8011bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8002adc:	f7ff f906 	bl	8001cec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ae0:	2360      	movs	r3, #96	@ 0x60
 8002ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002aec:	2300      	movs	r3, #0
 8002aee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002af0:	2300      	movs	r3, #0
 8002af2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002af4:	2300      	movs	r3, #0
 8002af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002af8:	2300      	movs	r3, #0
 8002afa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002afc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002b00:	2200      	movs	r2, #0
 8002b02:	4619      	mov	r1, r3
 8002b04:	4814      	ldr	r0, [pc, #80]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002b06:	f00d fcd3 	bl	80104b0 <HAL_TIM_PWM_ConfigChannel>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8002b10:	f7ff f8ec 	bl	8001cec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b14:	2300      	movs	r3, #0
 8002b16:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002b28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b2c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002b32:	2300      	movs	r3, #0
 8002b34:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002b36:	1d3b      	adds	r3, r7, #4
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4807      	ldr	r0, [pc, #28]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002b3c:	f00f f9ba 	bl	8011eb4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 8002b46:	f7ff f8d1 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002b4a:	4803      	ldr	r0, [pc, #12]	@ (8002b58 <MX_TIM15_Init+0x140>)
 8002b4c:	f000 f8a2 	bl	8002c94 <HAL_TIM_MspPostInit>

}
 8002b50:	bf00      	nop
 8002b52:	3770      	adds	r7, #112	@ 0x70
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	24002840 	.word	0x24002840
 8002b5c:	40014000 	.word	0x40014000

08002b60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b088      	sub	sp, #32
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b70:	d10f      	bne.n	8002b92 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b72:	4b42      	ldr	r3, [pc, #264]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002b74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b78:	4a40      	ldr	r2, [pc, #256]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002b82:	4b3e      	ldr	r3, [pc, #248]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002b84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	61fb      	str	r3, [r7, #28]
 8002b8e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002b90:	e06f      	b.n	8002c72 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM3)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a3a      	ldr	r2, [pc, #232]	@ (8002c80 <HAL_TIM_Base_MspInit+0x120>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d10f      	bne.n	8002bbc <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b9c:	4b37      	ldr	r3, [pc, #220]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002b9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ba2:	4a36      	ldr	r2, [pc, #216]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002ba4:	f043 0302 	orr.w	r3, r3, #2
 8002ba8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002bac:	4b33      	ldr	r3, [pc, #204]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002bae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	61bb      	str	r3, [r7, #24]
 8002bb8:	69bb      	ldr	r3, [r7, #24]
}
 8002bba:	e05a      	b.n	8002c72 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM4)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a30      	ldr	r2, [pc, #192]	@ (8002c84 <HAL_TIM_Base_MspInit+0x124>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d10f      	bne.n	8002be6 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002bc6:	4b2d      	ldr	r3, [pc, #180]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002bc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bcc:	4a2b      	ldr	r2, [pc, #172]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002bce:	f043 0304 	orr.w	r3, r3, #4
 8002bd2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002bd6:	4b29      	ldr	r3, [pc, #164]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002bd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bdc:	f003 0304 	and.w	r3, r3, #4
 8002be0:	617b      	str	r3, [r7, #20]
 8002be2:	697b      	ldr	r3, [r7, #20]
}
 8002be4:	e045      	b.n	8002c72 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM5)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a27      	ldr	r2, [pc, #156]	@ (8002c88 <HAL_TIM_Base_MspInit+0x128>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d10f      	bne.n	8002c10 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002bf0:	4b22      	ldr	r3, [pc, #136]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002bf2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bf6:	4a21      	ldr	r2, [pc, #132]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002bf8:	f043 0308 	orr.w	r3, r3, #8
 8002bfc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002c00:	4b1e      	ldr	r3, [pc, #120]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002c02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002c06:	f003 0308 	and.w	r3, r3, #8
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	693b      	ldr	r3, [r7, #16]
}
 8002c0e:	e030      	b.n	8002c72 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM8)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a1d      	ldr	r2, [pc, #116]	@ (8002c8c <HAL_TIM_Base_MspInit+0x12c>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d117      	bne.n	8002c4a <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002c1a:	4b18      	ldr	r3, [pc, #96]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002c1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c20:	4a16      	ldr	r2, [pc, #88]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002c22:	f043 0302 	orr.w	r3, r3, #2
 8002c26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c2a:	4b14      	ldr	r3, [pc, #80]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002c2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 14, 0);
 8002c38:	2200      	movs	r2, #0
 8002c3a:	210e      	movs	r1, #14
 8002c3c:	202c      	movs	r0, #44	@ 0x2c
 8002c3e:	f003 fa41 	bl	80060c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002c42:	202c      	movs	r0, #44	@ 0x2c
 8002c44:	f003 fa68 	bl	8006118 <HAL_NVIC_EnableIRQ>
}
 8002c48:	e013      	b.n	8002c72 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a10      	ldr	r2, [pc, #64]	@ (8002c90 <HAL_TIM_Base_MspInit+0x130>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d10e      	bne.n	8002c72 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002c54:	4b09      	ldr	r3, [pc, #36]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002c56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c5a:	4a08      	ldr	r2, [pc, #32]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c64:	4b05      	ldr	r3, [pc, #20]	@ (8002c7c <HAL_TIM_Base_MspInit+0x11c>)
 8002c66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c6e:	60bb      	str	r3, [r7, #8]
 8002c70:	68bb      	ldr	r3, [r7, #8]
}
 8002c72:	bf00      	nop
 8002c74:	3720      	adds	r7, #32
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	58024400 	.word	0x58024400
 8002c80:	40000400 	.word	0x40000400
 8002c84:	40000800 	.word	0x40000800
 8002c88:	40000c00 	.word	0x40000c00
 8002c8c:	40010400 	.word	0x40010400
 8002c90:	40014000 	.word	0x40014000

08002c94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b08c      	sub	sp, #48	@ 0x30
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c9c:	f107 031c 	add.w	r3, r7, #28
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	605a      	str	r2, [r3, #4]
 8002ca6:	609a      	str	r2, [r3, #8]
 8002ca8:	60da      	str	r2, [r3, #12]
 8002caa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cb4:	d13f      	bne.n	8002d36 <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb6:	4b59      	ldr	r3, [pc, #356]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002cb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cbc:	4a57      	ldr	r2, [pc, #348]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002cbe:	f043 0301 	orr.w	r3, r3, #1
 8002cc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002cc6:	4b55      	ldr	r3, [pc, #340]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002cc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	61bb      	str	r3, [r7, #24]
 8002cd2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cd4:	4b51      	ldr	r3, [pc, #324]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002cd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cda:	4a50      	ldr	r2, [pc, #320]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002cdc:	f043 0302 	orr.w	r3, r3, #2
 8002ce0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ce4:	4b4d      	ldr	r3, [pc, #308]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002ce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	617b      	str	r3, [r7, #20]
 8002cf0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15(JTDI)     ------> TIM2_CH1
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d00:	2300      	movs	r3, #0
 8002d02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d04:	2301      	movs	r3, #1
 8002d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d08:	f107 031c 	add.w	r3, r7, #28
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4844      	ldr	r0, [pc, #272]	@ (8002e20 <HAL_TIM_MspPostInit+0x18c>)
 8002d10:	f007 fa4a 	bl	800a1a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d14:	2308      	movs	r3, #8
 8002d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d18:	2302      	movs	r3, #2
 8002d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d20:	2300      	movs	r3, #0
 8002d22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d24:	2301      	movs	r3, #1
 8002d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d28:	f107 031c 	add.w	r3, r7, #28
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	483d      	ldr	r0, [pc, #244]	@ (8002e24 <HAL_TIM_MspPostInit+0x190>)
 8002d30:	f007 fa3a 	bl	800a1a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002d34:	e06e      	b.n	8002e14 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM3)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a3b      	ldr	r2, [pc, #236]	@ (8002e28 <HAL_TIM_MspPostInit+0x194>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d11f      	bne.n	8002d80 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d40:	4b36      	ldr	r3, [pc, #216]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002d42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d46:	4a35      	ldr	r2, [pc, #212]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002d48:	f043 0302 	orr.w	r3, r3, #2
 8002d4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d50:	4b32      	ldr	r3, [pc, #200]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	613b      	str	r3, [r7, #16]
 8002d5c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002d5e:	2330      	movs	r3, #48	@ 0x30
 8002d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d62:	2302      	movs	r3, #2
 8002d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d66:	2300      	movs	r3, #0
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d72:	f107 031c 	add.w	r3, r7, #28
 8002d76:	4619      	mov	r1, r3
 8002d78:	482a      	ldr	r0, [pc, #168]	@ (8002e24 <HAL_TIM_MspPostInit+0x190>)
 8002d7a:	f007 fa15 	bl	800a1a8 <HAL_GPIO_Init>
}
 8002d7e:	e049      	b.n	8002e14 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM4)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a29      	ldr	r2, [pc, #164]	@ (8002e2c <HAL_TIM_MspPostInit+0x198>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d11f      	bne.n	8002dca <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d8a:	4b24      	ldr	r3, [pc, #144]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002d8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d90:	4a22      	ldr	r2, [pc, #136]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002d92:	f043 0302 	orr.w	r3, r3, #2
 8002d96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d9a:	4b20      	ldr	r3, [pc, #128]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	60fb      	str	r3, [r7, #12]
 8002da6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002da8:	23c0      	movs	r3, #192	@ 0xc0
 8002daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dac:	2302      	movs	r3, #2
 8002dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db0:	2300      	movs	r3, #0
 8002db2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db4:	2300      	movs	r3, #0
 8002db6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002db8:	2302      	movs	r3, #2
 8002dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dbc:	f107 031c 	add.w	r3, r7, #28
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4818      	ldr	r0, [pc, #96]	@ (8002e24 <HAL_TIM_MspPostInit+0x190>)
 8002dc4:	f007 f9f0 	bl	800a1a8 <HAL_GPIO_Init>
}
 8002dc8:	e024      	b.n	8002e14 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM15)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a18      	ldr	r2, [pc, #96]	@ (8002e30 <HAL_TIM_MspPostInit+0x19c>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d11f      	bne.n	8002e14 <HAL_TIM_MspPostInit+0x180>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dd4:	4b11      	ldr	r3, [pc, #68]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002dd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dda:	4a10      	ldr	r2, [pc, #64]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002ddc:	f043 0304 	orr.w	r3, r3, #4
 8002de0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002de4:	4b0d      	ldr	r3, [pc, #52]	@ (8002e1c <HAL_TIM_MspPostInit+0x188>)
 8002de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dea:	f003 0304 	and.w	r3, r3, #4
 8002dee:	60bb      	str	r3, [r7, #8]
 8002df0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BZ_Pin;
 8002df2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df8:	2302      	movs	r3, #2
 8002dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e00:	2300      	movs	r3, #0
 8002e02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 8002e04:	2302      	movs	r3, #2
 8002e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BZ_GPIO_Port, &GPIO_InitStruct);
 8002e08:	f107 031c 	add.w	r3, r7, #28
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4809      	ldr	r0, [pc, #36]	@ (8002e34 <HAL_TIM_MspPostInit+0x1a0>)
 8002e10:	f007 f9ca 	bl	800a1a8 <HAL_GPIO_Init>
}
 8002e14:	bf00      	nop
 8002e16:	3730      	adds	r7, #48	@ 0x30
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	58024400 	.word	0x58024400
 8002e20:	58020000 	.word	0x58020000
 8002e24:	58020400 	.word	0x58020400
 8002e28:	40000400 	.word	0x40000400
 8002e2c:	40000800 	.word	0x40000800
 8002e30:	40014000 	.word	0x40014000
 8002e34:	58020800 	.word	0x58020800

08002e38 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e3c:	4b22      	ldr	r3, [pc, #136]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e3e:	4a23      	ldr	r2, [pc, #140]	@ (8002ecc <MX_USART3_UART_Init+0x94>)
 8002e40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002e42:	4b21      	ldr	r3, [pc, #132]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e50:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e56:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e5e:	220c      	movs	r2, #12
 8002e60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e62:	4b19      	ldr	r3, [pc, #100]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e68:	4b17      	ldr	r3, [pc, #92]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e6e:	4b16      	ldr	r3, [pc, #88]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e74:	4b14      	ldr	r3, [pc, #80]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e7a:	4b13      	ldr	r3, [pc, #76]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e80:	4811      	ldr	r0, [pc, #68]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e82:	f00f f99d 	bl	80121c0 <HAL_UART_Init>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002e8c:	f7fe ff2e 	bl	8001cec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e90:	2100      	movs	r1, #0
 8002e92:	480d      	ldr	r0, [pc, #52]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002e94:	f010 fea2 	bl	8013bdc <HAL_UARTEx_SetTxFifoThreshold>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002e9e:	f7fe ff25 	bl	8001cec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	4808      	ldr	r0, [pc, #32]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002ea6:	f010 ff47 	bl	8013d38 <HAL_UARTEx_SetRxFifoThreshold>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002eb0:	f7fe ff1c 	bl	8001cec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002eb4:	4804      	ldr	r0, [pc, #16]	@ (8002ec8 <MX_USART3_UART_Init+0x90>)
 8002eb6:	f010 fe05 	bl	8013ac4 <HAL_UARTEx_DisableFifoMode>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002ec0:	f7fe ff14 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ec4:	bf00      	nop
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	2400288c 	.word	0x2400288c
 8002ecc:	40004800 	.word	0x40004800

08002ed0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b0b8      	sub	sp, #224	@ 0xe0
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002edc:	2200      	movs	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	605a      	str	r2, [r3, #4]
 8002ee2:	609a      	str	r2, [r3, #8]
 8002ee4:	60da      	str	r2, [r3, #12]
 8002ee6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ee8:	f107 0310 	add.w	r3, r7, #16
 8002eec:	22b8      	movs	r2, #184	@ 0xb8
 8002eee:	2100      	movs	r1, #0
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f011 ff71 	bl	8014dd8 <memset>
  if(uartHandle->Instance==USART3)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a27      	ldr	r2, [pc, #156]	@ (8002f98 <HAL_UART_MspInit+0xc8>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d146      	bne.n	8002f8e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002f00:	f04f 0202 	mov.w	r2, #2
 8002f04:	f04f 0300 	mov.w	r3, #0
 8002f08:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f12:	f107 0310 	add.w	r3, r7, #16
 8002f16:	4618      	mov	r0, r3
 8002f18:	f009 fe86 	bl	800cc28 <HAL_RCCEx_PeriphCLKConfig>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002f22:	f7fe fee3 	bl	8001cec <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f26:	4b1d      	ldr	r3, [pc, #116]	@ (8002f9c <HAL_UART_MspInit+0xcc>)
 8002f28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8002f9c <HAL_UART_MspInit+0xcc>)
 8002f2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f32:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002f36:	4b19      	ldr	r3, [pc, #100]	@ (8002f9c <HAL_UART_MspInit+0xcc>)
 8002f38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002f3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f44:	4b15      	ldr	r3, [pc, #84]	@ (8002f9c <HAL_UART_MspInit+0xcc>)
 8002f46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f4a:	4a14      	ldr	r2, [pc, #80]	@ (8002f9c <HAL_UART_MspInit+0xcc>)
 8002f4c:	f043 0304 	orr.w	r3, r3, #4
 8002f50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002f54:	4b11      	ldr	r3, [pc, #68]	@ (8002f9c <HAL_UART_MspInit+0xcc>)
 8002f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f5a:	f003 0304 	and.w	r3, r3, #4
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002f62:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002f66:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f76:	2300      	movs	r3, #0
 8002f78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f7c:	2307      	movs	r3, #7
 8002f7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f82:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f86:	4619      	mov	r1, r3
 8002f88:	4805      	ldr	r0, [pc, #20]	@ (8002fa0 <HAL_UART_MspInit+0xd0>)
 8002f8a:	f007 f90d 	bl	800a1a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002f8e:	bf00      	nop
 8002f90:	37e0      	adds	r7, #224	@ 0xe0
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	40004800 	.word	0x40004800
 8002f9c:	58024400 	.word	0x58024400
 8002fa0:	58020800 	.word	0x58020800

08002fa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002fa4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002fe0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002fa8:	f7ff faf6 	bl	8002598 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002fac:	f7ff fa64 	bl	8002478 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fb0:	480c      	ldr	r0, [pc, #48]	@ (8002fe4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002fb2:	490d      	ldr	r1, [pc, #52]	@ (8002fe8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8002fec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fb8:	e002      	b.n	8002fc0 <LoopCopyDataInit>

08002fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fbe:	3304      	adds	r3, #4

08002fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fc4:	d3f9      	bcc.n	8002fba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002fc8:	4c0a      	ldr	r4, [pc, #40]	@ (8002ff4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fcc:	e001      	b.n	8002fd2 <LoopFillZerobss>

08002fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fd0:	3204      	adds	r2, #4

08002fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fd4:	d3fb      	bcc.n	8002fce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fd6:	f011 ff63 	bl	8014ea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fda:	f7fe fd2f 	bl	8001a3c <main>
  bx  lr
 8002fde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002fe0:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002fe4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002fe8:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8002fec:	08017b44 	.word	0x08017b44
  ldr r2, =_sbss
 8002ff0:	240001e4 	.word	0x240001e4
  ldr r4, =_ebss
 8002ff4:	24002a70 	.word	0x24002a70

08002ff8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ff8:	e7fe      	b.n	8002ff8 <ADC3_IRQHandler>
	...

08002ffc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003002:	2003      	movs	r0, #3
 8003004:	f003 f83e 	bl	8006084 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003008:	f009 fc38 	bl	800c87c <HAL_RCC_GetSysClockFreq>
 800300c:	4602      	mov	r2, r0
 800300e:	4b15      	ldr	r3, [pc, #84]	@ (8003064 <HAL_Init+0x68>)
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	0a1b      	lsrs	r3, r3, #8
 8003014:	f003 030f 	and.w	r3, r3, #15
 8003018:	4913      	ldr	r1, [pc, #76]	@ (8003068 <HAL_Init+0x6c>)
 800301a:	5ccb      	ldrb	r3, [r1, r3]
 800301c:	f003 031f 	and.w	r3, r3, #31
 8003020:	fa22 f303 	lsr.w	r3, r2, r3
 8003024:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003026:	4b0f      	ldr	r3, [pc, #60]	@ (8003064 <HAL_Init+0x68>)
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	f003 030f 	and.w	r3, r3, #15
 800302e:	4a0e      	ldr	r2, [pc, #56]	@ (8003068 <HAL_Init+0x6c>)
 8003030:	5cd3      	ldrb	r3, [r2, r3]
 8003032:	f003 031f 	and.w	r3, r3, #31
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	fa22 f303 	lsr.w	r3, r2, r3
 800303c:	4a0b      	ldr	r2, [pc, #44]	@ (800306c <HAL_Init+0x70>)
 800303e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003040:	4a0b      	ldr	r2, [pc, #44]	@ (8003070 <HAL_Init+0x74>)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003046:	200f      	movs	r0, #15
 8003048:	f000 f814 	bl	8003074 <HAL_InitTick>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d001      	beq.n	8003056 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e002      	b.n	800305c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003056:	f7ff f8e1 	bl	800221c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	58024400 	.word	0x58024400
 8003068:	0801776c 	.word	0x0801776c
 800306c:	24000004 	.word	0x24000004
 8003070:	24000000 	.word	0x24000000

08003074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800307c:	4b15      	ldr	r3, [pc, #84]	@ (80030d4 <HAL_InitTick+0x60>)
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e021      	b.n	80030cc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003088:	4b13      	ldr	r3, [pc, #76]	@ (80030d8 <HAL_InitTick+0x64>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	4b11      	ldr	r3, [pc, #68]	@ (80030d4 <HAL_InitTick+0x60>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	4619      	mov	r1, r3
 8003092:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003096:	fbb3 f3f1 	udiv	r3, r3, r1
 800309a:	fbb2 f3f3 	udiv	r3, r2, r3
 800309e:	4618      	mov	r0, r3
 80030a0:	f003 f852 	bl	8006148 <HAL_SYSTICK_Config>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e00e      	b.n	80030cc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b0f      	cmp	r3, #15
 80030b2:	d80a      	bhi.n	80030ca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030b4:	2200      	movs	r2, #0
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030bc:	f003 f802 	bl	80060c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030c0:	4a06      	ldr	r2, [pc, #24]	@ (80030dc <HAL_InitTick+0x68>)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	e000      	b.n	80030cc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	2400000c 	.word	0x2400000c
 80030d8:	24000000 	.word	0x24000000
 80030dc:	24000008 	.word	0x24000008

080030e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80030e4:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <HAL_IncTick+0x20>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	4b06      	ldr	r3, [pc, #24]	@ (8003104 <HAL_IncTick+0x24>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4413      	add	r3, r2
 80030f0:	4a04      	ldr	r2, [pc, #16]	@ (8003104 <HAL_IncTick+0x24>)
 80030f2:	6013      	str	r3, [r2, #0]
}
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	2400000c 	.word	0x2400000c
 8003104:	24002920 	.word	0x24002920

08003108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  return uwTick;
 800310c:	4b03      	ldr	r3, [pc, #12]	@ (800311c <HAL_GetTick+0x14>)
 800310e:	681b      	ldr	r3, [r3, #0]
}
 8003110:	4618      	mov	r0, r3
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	24002920 	.word	0x24002920

08003120 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003128:	f7ff ffee 	bl	8003108 <HAL_GetTick>
 800312c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003138:	d005      	beq.n	8003146 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800313a:	4b0a      	ldr	r3, [pc, #40]	@ (8003164 <HAL_Delay+0x44>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	461a      	mov	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4413      	add	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003146:	bf00      	nop
 8003148:	f7ff ffde 	bl	8003108 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	429a      	cmp	r2, r3
 8003156:	d8f7      	bhi.n	8003148 <HAL_Delay+0x28>
  {
  }
}
 8003158:	bf00      	nop
 800315a:	bf00      	nop
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	2400000c 	.word	0x2400000c

08003168 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	431a      	orrs	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	609a      	str	r2, [r3, #8]
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	431a      	orrs	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	609a      	str	r2, [r3, #8]
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <LL_ADC_GetResolution>:
  *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC3
  */
__STATIC_INLINE uint32_t LL_ADC_GetResolution(const ADC_TypeDef *ADCx)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
#if defined (ADC_VER_V5_3)

  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));

#elif defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a0d      	ldr	r2, [pc, #52]	@ (8003210 <LL_ADC_GetResolution+0x40>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d104      	bne.n	80031ea <LL_ADC_GetResolution+0x1a>
  {
    return (uint32_t)(READ_BIT(ADCx->CFGR, ADC3_CFGR_RES));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	f003 0318 	and.w	r3, r3, #24
 80031e8:	e00b      	b.n	8003202 <LL_ADC_GetResolution+0x32>
  }
  else
  {
    if ((uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES)) == 0x0000001CUL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	f003 031c 	and.w	r3, r3, #28
 80031f2:	2b1c      	cmp	r3, #28
 80031f4:	d101      	bne.n	80031fa <LL_ADC_GetResolution+0x2a>
    {
      return (LL_ADC_RESOLUTION_8B);
 80031f6:	231c      	movs	r3, #28
 80031f8:	e003      	b.n	8003202 <LL_ADC_GetResolution+0x32>
    }
    else
    {
      return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	f003 031c 	and.w	r3, r3, #28
      return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
    }
  }

#endif /* ADC_VER_V5_X */
}
 8003202:	4618      	mov	r0, r3
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	58026000 	.word	0x58026000

08003214 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003214:	b480      	push	{r7}
 8003216:	b087      	sub	sp, #28
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a18      	ldr	r2, [pc, #96]	@ (8003284 <LL_ADC_SetChannelPreselection+0x70>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d027      	beq.n	8003276 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800322c:	2b00      	cmp	r3, #0
 800322e:	d107      	bne.n	8003240 <LL_ADC_SetChannelPreselection+0x2c>
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	0e9b      	lsrs	r3, r3, #26
 8003234:	f003 031f 	and.w	r3, r3, #31
 8003238:	2201      	movs	r2, #1
 800323a:	fa02 f303 	lsl.w	r3, r2, r3
 800323e:	e015      	b.n	800326c <LL_ADC_SetChannelPreselection+0x58>
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8003256:	2320      	movs	r3, #32
 8003258:	e003      	b.n	8003262 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	b2db      	uxtb	r3, r3
 8003262:	f003 031f 	and.w	r3, r3, #31
 8003266:	2201      	movs	r2, #1
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	69d2      	ldr	r2, [r2, #28]
 8003270:	431a      	orrs	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8003276:	bf00      	nop
 8003278:	371c      	adds	r7, #28
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	58026000 	.word	0x58026000

08003288 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003288:	b480      	push	{r7}
 800328a:	b087      	sub	sp, #28
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
 8003294:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	3360      	adds	r3, #96	@ 0x60
 800329a:	461a      	mov	r2, r3
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4a10      	ldr	r2, [pc, #64]	@ (80032e8 <LL_ADC_SetOffset+0x60>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d10b      	bne.n	80032c4 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80032c2:	e00b      	b.n	80032dc <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	430b      	orrs	r3, r1
 80032d6:	431a      	orrs	r2, r3
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	601a      	str	r2, [r3, #0]
}
 80032dc:	bf00      	nop
 80032de:	371c      	adds	r7, #28
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	58026000 	.word	0x58026000

080032ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	3360      	adds	r3, #96	@ 0x60
 80032fa:	461a      	mov	r2, r3
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4413      	add	r3, r2
 8003302:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800330c:	4618      	mov	r0, r3
 800330e:	3714      	adds	r7, #20
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	f003 031f 	and.w	r3, r3, #31
 8003332:	6879      	ldr	r1, [r7, #4]
 8003334:	fa01 f303 	lsl.w	r3, r1, r3
 8003338:	431a      	orrs	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	611a      	str	r2, [r3, #16]
}
 800333e:	bf00      	nop
 8003340:	3714      	adds	r7, #20
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
	...

0800334c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800334c:	b480      	push	{r7}
 800334e:	b087      	sub	sp, #28
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	4a0c      	ldr	r2, [pc, #48]	@ (800338c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d00e      	beq.n	800337e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	3360      	adds	r3, #96	@ 0x60
 8003364:	461a      	mov	r2, r3
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	4413      	add	r3, r2
 800336c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	431a      	orrs	r2, r3
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	601a      	str	r2, [r3, #0]
  }
}
 800337e:	bf00      	nop
 8003380:	371c      	adds	r7, #28
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	58026000 	.word	0x58026000

08003390 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003390:	b480      	push	{r7}
 8003392:	b087      	sub	sp, #28
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	4a0c      	ldr	r2, [pc, #48]	@ (80033d0 <LL_ADC_SetOffsetSaturation+0x40>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d10e      	bne.n	80033c2 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	3360      	adds	r3, #96	@ 0x60
 80033a8:	461a      	mov	r2, r3
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	4413      	add	r3, r2
 80033b0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	431a      	orrs	r2, r3
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80033c2:	bf00      	nop
 80033c4:	371c      	adds	r7, #28
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	58026000 	.word	0x58026000

080033d4 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b087      	sub	sp, #28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	4a0c      	ldr	r2, [pc, #48]	@ (8003414 <LL_ADC_SetOffsetSign+0x40>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d10e      	bne.n	8003406 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	3360      	adds	r3, #96	@ 0x60
 80033ec:	461a      	mov	r2, r3
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	431a      	orrs	r2, r3
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8003406:	bf00      	nop
 8003408:	371c      	adds	r7, #28
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	58026000 	.word	0x58026000

08003418 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	3360      	adds	r3, #96	@ 0x60
 8003428:	461a      	mov	r2, r3
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	4413      	add	r3, r2
 8003430:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	4a0c      	ldr	r2, [pc, #48]	@ (8003468 <LL_ADC_SetOffsetState+0x50>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d108      	bne.n	800344c <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	431a      	orrs	r2, r3
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800344a:	e007      	b.n	800345c <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	431a      	orrs	r2, r3
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	601a      	str	r2, [r3, #0]
}
 800345c:	bf00      	nop
 800345e:	371c      	adds	r7, #28
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	58026000 	.word	0x58026000

0800346c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003480:	2301      	movs	r3, #1
 8003482:	e000      	b.n	8003486 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003492:	b480      	push	{r7}
 8003494:	b087      	sub	sp, #28
 8003496:	af00      	add	r7, sp, #0
 8003498:	60f8      	str	r0, [r7, #12]
 800349a:	60b9      	str	r1, [r7, #8]
 800349c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	3330      	adds	r3, #48	@ 0x30
 80034a2:	461a      	mov	r2, r3
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	0a1b      	lsrs	r3, r3, #8
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	f003 030c 	and.w	r3, r3, #12
 80034ae:	4413      	add	r3, r2
 80034b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	f003 031f 	and.w	r3, r3, #31
 80034bc:	211f      	movs	r1, #31
 80034be:	fa01 f303 	lsl.w	r3, r1, r3
 80034c2:	43db      	mvns	r3, r3
 80034c4:	401a      	ands	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	0e9b      	lsrs	r3, r3, #26
 80034ca:	f003 011f 	and.w	r1, r3, #31
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	f003 031f 	and.w	r3, r3, #31
 80034d4:	fa01 f303 	lsl.w	r3, r1, r3
 80034d8:	431a      	orrs	r2, r3
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80034de:	bf00      	nop
 80034e0:	371c      	adds	r7, #28
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b083      	sub	sp, #12
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
 80034f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	f023 0203 	bic.w	r2, r3, #3
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	431a      	orrs	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	60da      	str	r2, [r3, #12]
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	f043 0201 	orr.w	r2, r3, #1
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	60da      	str	r2, [r3, #12]
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a08      	ldr	r2, [pc, #32]	@ (8003560 <LL_ADC_REG_SetDMATransferMode+0x30>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d107      	bne.n	8003552 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	f023 0203 	bic.w	r2, r3, #3
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	431a      	orrs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	60da      	str	r2, [r3, #12]
  }
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	58026000 	.word	0x58026000

08003564 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003564:	b480      	push	{r7}
 8003566:	b087      	sub	sp, #28
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	3314      	adds	r3, #20
 8003574:	461a      	mov	r2, r3
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	0e5b      	lsrs	r3, r3, #25
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	4413      	add	r3, r2
 8003582:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	0d1b      	lsrs	r3, r3, #20
 800358c:	f003 031f 	and.w	r3, r3, #31
 8003590:	2107      	movs	r1, #7
 8003592:	fa01 f303 	lsl.w	r3, r1, r3
 8003596:	43db      	mvns	r3, r3
 8003598:	401a      	ands	r2, r3
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	0d1b      	lsrs	r3, r3, #20
 800359e:	f003 031f 	and.w	r3, r3, #31
 80035a2:	6879      	ldr	r1, [r7, #4]
 80035a4:	fa01 f303 	lsl.w	r3, r1, r3
 80035a8:	431a      	orrs	r2, r3
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80035ae:	bf00      	nop
 80035b0:	371c      	adds	r7, #28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
	...

080035bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	4a1a      	ldr	r2, [pc, #104]	@ (8003634 <LL_ADC_SetChannelSingleDiff+0x78>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d115      	bne.n	80035fc <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035dc:	43db      	mvns	r3, r3
 80035de:	401a      	ands	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f003 0318 	and.w	r3, r3, #24
 80035e6:	4914      	ldr	r1, [pc, #80]	@ (8003638 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80035e8:	40d9      	lsrs	r1, r3
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	400b      	ands	r3, r1
 80035ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035f2:	431a      	orrs	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80035fa:	e014      	b.n	8003626 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003608:	43db      	mvns	r3, r3
 800360a:	401a      	ands	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f003 0318 	and.w	r3, r3, #24
 8003612:	4909      	ldr	r1, [pc, #36]	@ (8003638 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003614:	40d9      	lsrs	r1, r3
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	400b      	ands	r3, r1
 800361a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800361e:	431a      	orrs	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8003626:	bf00      	nop
 8003628:	3714      	adds	r7, #20
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	58026000 	.word	0x58026000
 8003638:	000fffff 	.word	0x000fffff

0800363c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f003 031f 	and.w	r3, r3, #31
}
 800364c:	4618      	mov	r0, r3
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	4b04      	ldr	r3, [pc, #16]	@ (8003678 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003666:	4013      	ands	r3, r2
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6093      	str	r3, [r2, #8]
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	5fffffc0 	.word	0x5fffffc0

0800367c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800368c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003690:	d101      	bne.n	8003696 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003692:	2301      	movs	r3, #1
 8003694:	e000      	b.n	8003698 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	4b05      	ldr	r3, [pc, #20]	@ (80036c8 <LL_ADC_EnableInternalRegulator+0x24>)
 80036b2:	4013      	ands	r3, r2
 80036b4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr
 80036c8:	6fffffc0 	.word	0x6fffffc0

080036cc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80036e0:	d101      	bne.n	80036e6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80036e2:	2301      	movs	r3, #1
 80036e4:	e000      	b.n	80036e8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	4b05      	ldr	r3, [pc, #20]	@ (8003718 <LL_ADC_Enable+0x24>)
 8003702:	4013      	ands	r3, r2
 8003704:	f043 0201 	orr.w	r2, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800370c:	bf00      	nop
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	7fffffc0 	.word	0x7fffffc0

0800371c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	4b05      	ldr	r3, [pc, #20]	@ (8003740 <LL_ADC_Disable+0x24>)
 800372a:	4013      	ands	r3, r2
 800372c:	f043 0202 	orr.w	r2, r3, #2
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	7fffffc0 	.word	0x7fffffc0

08003744 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	2b01      	cmp	r3, #1
 8003756:	d101      	bne.n	800375c <LL_ADC_IsEnabled+0x18>
 8003758:	2301      	movs	r3, #1
 800375a:	e000      	b.n	800375e <LL_ADC_IsEnabled+0x1a>
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800376a:	b480      	push	{r7}
 800376c:	b083      	sub	sp, #12
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b02      	cmp	r3, #2
 800377c:	d101      	bne.n	8003782 <LL_ADC_IsDisableOngoing+0x18>
 800377e:	2301      	movs	r3, #1
 8003780:	e000      	b.n	8003784 <LL_ADC_IsDisableOngoing+0x1a>
 8003782:	2300      	movs	r3, #0
}
 8003784:	4618      	mov	r0, r3
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689a      	ldr	r2, [r3, #8]
 800379c:	4b05      	ldr	r3, [pc, #20]	@ (80037b4 <LL_ADC_REG_StartConversion+0x24>)
 800379e:	4013      	ands	r3, r2
 80037a0:	f043 0204 	orr.w	r2, r3, #4
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr
 80037b4:	7fffffc0 	.word	0x7fffffc0

080037b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 0304 	and.w	r3, r3, #4
 80037c8:	2b04      	cmp	r3, #4
 80037ca:	d101      	bne.n	80037d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80037cc:	2301      	movs	r3, #1
 80037ce:	e000      	b.n	80037d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr

080037de <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80037de:	b480      	push	{r7}
 80037e0:	b083      	sub	sp, #12
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b08      	cmp	r3, #8
 80037f0:	d101      	bne.n	80037f6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003804:	b590      	push	{r4, r7, lr}
 8003806:	b089      	sub	sp, #36	@ 0x24
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800380c:	2300      	movs	r3, #0
 800380e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003810:	2300      	movs	r3, #0
 8003812:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d102      	bne.n	8003820 <HAL_ADC_Init+0x1c>
  {
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	f000 bc58 	b.w	80040d0 <HAL_ADC_Init+0x8cc>
  }

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a58      	ldr	r2, [pc, #352]	@ (8003988 <HAL_ADC_Init+0x184>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d00e      	beq.n	8003848 <HAL_ADC_Init+0x44>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a57      	ldr	r2, [pc, #348]	@ (800398c <HAL_ADC_Init+0x188>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d009      	beq.n	8003848 <HAL_ADC_Init+0x44>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a55      	ldr	r2, [pc, #340]	@ (8003990 <HAL_ADC_Init+0x18c>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d004      	beq.n	8003848 <HAL_ADC_Init+0x44>
 800383e:	f240 11a7 	movw	r1, #423	@ 0x1a7
 8003842:	4854      	ldr	r0, [pc, #336]	@ (8003994 <HAL_ADC_Init+0x190>)
 8003844:	f7fe fa58 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003850:	d049      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800385a:	d044      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003864:	d03f      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d03b      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003876:	d036      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003880:	d031      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800388a:	d02c      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003894:	d027      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800389e:	d022      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80038a8:	d01d      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80038b2:	d018      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038bc:	d013      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80038c6:	d00e      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80038d0:	d009      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80038da:	d004      	beq.n	80038e6 <HAL_ADC_Init+0xe2>
 80038dc:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 80038e0:	482c      	ldr	r0, [pc, #176]	@ (8003994 <HAL_ADC_Init+0x190>)
 80038e2:	f7fe fa09 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d018      	beq.n	8003920 <HAL_ADC_Init+0x11c>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d014      	beq.n	8003920 <HAL_ADC_Init+0x11c>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	2b08      	cmp	r3, #8
 80038fc:	d010      	beq.n	8003920 <HAL_ADC_Init+0x11c>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	2b0c      	cmp	r3, #12
 8003904:	d00c      	beq.n	8003920 <HAL_ADC_Init+0x11c>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	2b1c      	cmp	r3, #28
 800390c:	d008      	beq.n	8003920 <HAL_ADC_Init+0x11c>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	2b18      	cmp	r3, #24
 8003914:	d004      	beq.n	8003920 <HAL_ADC_Init+0x11c>
 8003916:	f240 11a9 	movw	r1, #425	@ 0x1a9
 800391a:	481e      	ldr	r0, [pc, #120]	@ (8003994 <HAL_ADC_Init+0x190>)
 800391c:	f7fe f9ec 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d008      	beq.n	800393a <HAL_ADC_Init+0x136>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d004      	beq.n	800393a <HAL_ADC_Init+0x136>
 8003930:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8003934:	4817      	ldr	r0, [pc, #92]	@ (8003994 <HAL_ADC_Init+0x190>)
 8003936:	f7fe f9df 	bl	8001cf8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	7e5b      	ldrb	r3, [r3, #25]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d008      	beq.n	8003954 <HAL_ADC_Init+0x150>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	7e5b      	ldrb	r3, [r3, #25]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d004      	beq.n	8003954 <HAL_ADC_Init+0x150>
 800394a:	f240 11ab 	movw	r1, #427	@ 0x1ab
 800394e:	4811      	ldr	r0, [pc, #68]	@ (8003994 <HAL_ADC_Init+0x190>)
 8003950:	f7fe f9d2 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003958:	2b00      	cmp	r3, #0
 800395a:	d01d      	beq.n	8003998 <HAL_ADC_Init+0x194>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003960:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003964:	d018      	beq.n	8003998 <HAL_ADC_Init+0x194>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800396e:	d013      	beq.n	8003998 <HAL_ADC_Init+0x194>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003974:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003978:	d00e      	beq.n	8003998 <HAL_ADC_Init+0x194>
 800397a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800397e:	4805      	ldr	r0, [pc, #20]	@ (8003994 <HAL_ADC_Init+0x190>)
 8003980:	f7fe f9ba 	bl	8001cf8 <assert_failed>
 8003984:	e008      	b.n	8003998 <HAL_ADC_Init+0x194>
 8003986:	bf00      	nop
 8003988:	40022000 	.word	0x40022000
 800398c:	40022100 	.word	0x40022100
 8003990:	58026000 	.word	0x58026000
 8003994:	08016fcc 	.word	0x08016fcc
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039a0:	d076      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a6:	f5b3 6f84 	cmp.w	r3, #1056	@ 0x420
 80039aa:	d071      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b0:	f5b3 6f88 	cmp.w	r3, #1088	@ 0x440
 80039b4:	d06c      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ba:	f5b3 6f8c 	cmp.w	r3, #1120	@ 0x460
 80039be:	d067      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c4:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 80039c8:	d062      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ce:	f5b3 6f94 	cmp.w	r3, #1184	@ 0x4a0
 80039d2:	d05d      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d8:	f5b3 6f98 	cmp.w	r3, #1216	@ 0x4c0
 80039dc:	d058      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e2:	f5b3 6f9c 	cmp.w	r3, #1248	@ 0x4e0
 80039e6:	d053      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ec:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80039f0:	d04e      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f6:	f5b3 6fa4 	cmp.w	r3, #1312	@ 0x520
 80039fa:	d049      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a00:	f5b3 6fa8 	cmp.w	r3, #1344	@ 0x540
 8003a04:	d044      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0a:	f5b3 6fac 	cmp.w	r3, #1376	@ 0x560
 8003a0e:	d03f      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a14:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8003a18:	d03a      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1e:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 8003a22:	d035      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a28:	f5b3 6fb8 	cmp.w	r3, #1472	@ 0x5c0
 8003a2c:	d030      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a32:	f5b3 6fbc 	cmp.w	r3, #1504	@ 0x5e0
 8003a36:	d02b      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a40:	d026      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a46:	f5b3 6fc4 	cmp.w	r3, #1568	@ 0x620
 8003a4a:	d021      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a50:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8003a54:	d01c      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5a:	f5b3 6fcc 	cmp.w	r3, #1632	@ 0x660
 8003a5e:	d017      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a64:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8003a68:	d012      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a6e:	f5b3 6fd4 	cmp.w	r3, #1696	@ 0x6a0
 8003a72:	d00d      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a78:	f5b3 6fd8 	cmp.w	r3, #1728	@ 0x6c0
 8003a7c:	d008      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d004      	beq.n	8003a90 <HAL_ADC_Init+0x28c>
 8003a86:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8003a8a:	4897      	ldr	r0, [pc, #604]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003a8c:	f7fe f934 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_CONVERSIONDATAMGT(hadc->Init.ConversionDataManagement));
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d010      	beq.n	8003aba <HAL_ADC_Init+0x2b6>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d00c      	beq.n	8003aba <HAL_ADC_Init+0x2b6>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d008      	beq.n	8003aba <HAL_ADC_Init+0x2b6>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d004      	beq.n	8003aba <HAL_ADC_Init+0x2b6>
 8003ab0:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8003ab4:	488c      	ldr	r0, [pc, #560]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003ab6:	f7fe f91f 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d008      	beq.n	8003ad4 <HAL_ADC_Init+0x2d0>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d004      	beq.n	8003ad4 <HAL_ADC_Init+0x2d0>
 8003aca:	f240 11af 	movw	r1, #431	@ 0x1af
 8003ace:	4886      	ldr	r0, [pc, #536]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003ad0:	f7fe f912 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d009      	beq.n	8003af0 <HAL_ADC_Init+0x2ec>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ae4:	d004      	beq.n	8003af0 <HAL_ADC_Init+0x2ec>
 8003ae6:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 8003aea:	487f      	ldr	r0, [pc, #508]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003aec:	f7fe f904 	bl	8001cf8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	7e1b      	ldrb	r3, [r3, #24]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d008      	beq.n	8003b0a <HAL_ADC_Init+0x306>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	7e1b      	ldrb	r3, [r3, #24]
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d004      	beq.n	8003b0a <HAL_ADC_Init+0x306>
 8003b00:	f240 11b1 	movw	r1, #433	@ 0x1b1
 8003b04:	4878      	ldr	r0, [pc, #480]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003b06:	f7fe f8f7 	bl	8001cf8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d009      	beq.n	8003b28 <HAL_ADC_Init+0x324>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d004      	beq.n	8003b28 <HAL_ADC_Init+0x324>
 8003b1e:	f44f 71d9 	mov.w	r1, #434	@ 0x1b2
 8003b22:	4871      	ldr	r0, [pc, #452]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003b24:	f7fe f8e8 	bl	8001cf8 <assert_failed>

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d02d      	beq.n	8003b8c <HAL_ADC_Init+0x388>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	69db      	ldr	r3, [r3, #28]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_ADC_Init+0x33c>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	2b10      	cmp	r3, #16
 8003b3e:	d904      	bls.n	8003b4a <HAL_ADC_Init+0x346>
 8003b40:	f44f 71db 	mov.w	r1, #438	@ 0x1b6
 8003b44:	4868      	ldr	r0, [pc, #416]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003b46:	f7fe f8d7 	bl	8001cf8 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d009      	beq.n	8003b68 <HAL_ADC_Init+0x364>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d004      	beq.n	8003b68 <HAL_ADC_Init+0x364>
 8003b5e:	f240 11b7 	movw	r1, #439	@ 0x1b7
 8003b62:	4861      	ldr	r0, [pc, #388]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003b64:	f7fe f8c8 	bl	8001cf8 <assert_failed>

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d10c      	bne.n	8003b8c <HAL_ADC_Init+0x388>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_ADC_Init+0x37e>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d904      	bls.n	8003b8c <HAL_ADC_Init+0x388>
 8003b82:	f240 11bb 	movw	r1, #443	@ 0x1bb
 8003b86:	4858      	ldr	r0, [pc, #352]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003b88:	f7fe f8b6 	bl	8001cf8 <assert_failed>
    }
  }

  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d108      	bne.n	8003ba8 <HAL_ADC_Init+0x3a4>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	7e5b      	ldrb	r3, [r3, #25]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d104      	bne.n	8003ba8 <HAL_ADC_Init+0x3a4>
 8003b9e:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8003ba2:	4851      	ldr	r0, [pc, #324]	@ (8003ce8 <HAL_ADC_Init+0x4e4>)
 8003ba4:	f7fe f8a8 	bl	8001cf8 <assert_failed>

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d109      	bne.n	8003bc4 <HAL_ADC_Init+0x3c0>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7fc fe73 	bl	800089c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff fd57 	bl	800367c <LL_ADC_IsDeepPowerDownEnabled>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d004      	beq.n	8003bde <HAL_ADC_Init+0x3da>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7ff fd3d 	bl	8003658 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff fd72 	bl	80036cc <LL_ADC_IsInternalRegulatorEnabled>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d114      	bne.n	8003c18 <HAL_ADC_Init+0x414>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7ff fd56 	bl	80036a4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bf8:	4b3c      	ldr	r3, [pc, #240]	@ (8003cec <HAL_ADC_Init+0x4e8>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	099b      	lsrs	r3, r3, #6
 8003bfe:	4a3c      	ldr	r2, [pc, #240]	@ (8003cf0 <HAL_ADC_Init+0x4ec>)
 8003c00:	fba2 2303 	umull	r2, r3, r2, r3
 8003c04:	099b      	lsrs	r3, r3, #6
 8003c06:	3301      	adds	r3, #1
 8003c08:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003c0a:	e002      	b.n	8003c12 <HAL_ADC_Init+0x40e>
    {
      wait_loop_index--;
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1f9      	bne.n	8003c0c <HAL_ADC_Init+0x408>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7ff fd55 	bl	80036cc <LL_ADC_IsInternalRegulatorEnabled>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10d      	bne.n	8003c44 <HAL_ADC_Init+0x440>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c2c:	f043 0210 	orr.w	r2, r3, #16
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c38:	f043 0201 	orr.w	r2, r3, #1
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7ff fdb5 	bl	80037b8 <LL_ADC_REG_IsConversionOngoing>
 8003c4e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f040 8230 	bne.w	80040be <HAL_ADC_Init+0x8ba>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f040 822c 	bne.w	80040be <HAL_ADC_Init+0x8ba>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c6a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003c6e:	f043 0202 	orr.w	r2, r3, #2
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7ff fd62 	bl	8003744 <LL_ADC_IsEnabled>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d145      	bne.n	8003d12 <HAL_ADC_Init+0x50e>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a1a      	ldr	r2, [pc, #104]	@ (8003cf4 <HAL_ADC_Init+0x4f0>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d004      	beq.n	8003c9a <HAL_ADC_Init+0x496>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a18      	ldr	r2, [pc, #96]	@ (8003cf8 <HAL_ADC_Init+0x4f4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d10e      	bne.n	8003cb8 <HAL_ADC_Init+0x4b4>
 8003c9a:	4816      	ldr	r0, [pc, #88]	@ (8003cf4 <HAL_ADC_Init+0x4f0>)
 8003c9c:	f7ff fd52 	bl	8003744 <LL_ADC_IsEnabled>
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	4815      	ldr	r0, [pc, #84]	@ (8003cf8 <HAL_ADC_Init+0x4f4>)
 8003ca4:	f7ff fd4e 	bl	8003744 <LL_ADC_IsEnabled>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	4323      	orrs	r3, r4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	bf0c      	ite	eq
 8003cb0:	2301      	moveq	r3, #1
 8003cb2:	2300      	movne	r3, #0
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	e008      	b.n	8003cca <HAL_ADC_Init+0x4c6>
 8003cb8:	4810      	ldr	r0, [pc, #64]	@ (8003cfc <HAL_ADC_Init+0x4f8>)
 8003cba:	f7ff fd43 	bl	8003744 <LL_ADC_IsEnabled>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	bf0c      	ite	eq
 8003cc4:	2301      	moveq	r3, #1
 8003cc6:	2300      	movne	r3, #0
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d021      	beq.n	8003d12 <HAL_ADC_Init+0x50e>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a08      	ldr	r2, [pc, #32]	@ (8003cf4 <HAL_ADC_Init+0x4f0>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d004      	beq.n	8003ce2 <HAL_ADC_Init+0x4de>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a06      	ldr	r2, [pc, #24]	@ (8003cf8 <HAL_ADC_Init+0x4f4>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d110      	bne.n	8003d04 <HAL_ADC_Init+0x500>
 8003ce2:	4a07      	ldr	r2, [pc, #28]	@ (8003d00 <HAL_ADC_Init+0x4fc>)
 8003ce4:	e00f      	b.n	8003d06 <HAL_ADC_Init+0x502>
 8003ce6:	bf00      	nop
 8003ce8:	08016fcc 	.word	0x08016fcc
 8003cec:	24000000 	.word	0x24000000
 8003cf0:	053e2d63 	.word	0x053e2d63
 8003cf4:	40022000 	.word	0x40022000
 8003cf8:	40022100 	.word	0x40022100
 8003cfc:	58026000 	.word	0x58026000
 8003d00:	40022300 	.word	0x40022300
 8003d04:	4a74      	ldr	r2, [pc, #464]	@ (8003ed8 <HAL_ADC_Init+0x6d4>)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4610      	mov	r0, r2
 8003d0e:	f7ff fa2b 	bl	8003168 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a71      	ldr	r2, [pc, #452]	@ (8003edc <HAL_ADC_Init+0x6d8>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d129      	bne.n	8003d70 <HAL_ADC_Init+0x56c>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	7e5b      	ldrb	r3, [r3, #25]
 8003d20:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003d26:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8003d2c:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	2b08      	cmp	r3, #8
 8003d34:	d013      	beq.n	8003d5e <HAL_ADC_Init+0x55a>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	2b0c      	cmp	r3, #12
 8003d3c:	d00d      	beq.n	8003d5a <HAL_ADC_Init+0x556>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	2b1c      	cmp	r3, #28
 8003d44:	d007      	beq.n	8003d56 <HAL_ADC_Init+0x552>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	2b18      	cmp	r3, #24
 8003d4c:	d101      	bne.n	8003d52 <HAL_ADC_Init+0x54e>
 8003d4e:	2318      	movs	r3, #24
 8003d50:	e006      	b.n	8003d60 <HAL_ADC_Init+0x55c>
 8003d52:	2300      	movs	r3, #0
 8003d54:	e004      	b.n	8003d60 <HAL_ADC_Init+0x55c>
 8003d56:	2310      	movs	r3, #16
 8003d58:	e002      	b.n	8003d60 <HAL_ADC_Init+0x55c>
 8003d5a:	2308      	movs	r3, #8
 8003d5c:	e000      	b.n	8003d60 <HAL_ADC_Init+0x55c>
 8003d5e:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8003d60:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d68:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
 8003d6e:	e00e      	b.n	8003d8e <HAL_ADC_Init+0x58a>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	7e5b      	ldrb	r3, [r3, #25]
 8003d74:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003d7a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003d80:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d88:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d106      	bne.n	8003da6 <HAL_ADC_Init+0x5a2>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	045b      	lsls	r3, r3, #17
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d009      	beq.n	8003dc2 <HAL_ADC_Init+0x5be>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dba:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a45      	ldr	r2, [pc, #276]	@ (8003edc <HAL_ADC_Init+0x6d8>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d115      	bne.n	8003df8 <HAL_ADC_Init+0x5f4>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	4b43      	ldr	r3, [pc, #268]	@ (8003ee0 <HAL_ADC_Init+0x6dc>)
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	6812      	ldr	r2, [r2, #0]
 8003dda:	69b9      	ldr	r1, [r7, #24]
 8003ddc:	430b      	orrs	r3, r1
 8003dde:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	611a      	str	r2, [r3, #16]
 8003df6:	e009      	b.n	8003e0c <HAL_ADC_Init+0x608>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68da      	ldr	r2, [r3, #12]
 8003dfe:	4b39      	ldr	r3, [pc, #228]	@ (8003ee4 <HAL_ADC_Init+0x6e0>)
 8003e00:	4013      	ands	r3, r2
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6812      	ldr	r2, [r2, #0]
 8003e06:	69b9      	ldr	r1, [r7, #24]
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7ff fcd1 	bl	80037b8 <LL_ADC_REG_IsConversionOngoing>
 8003e16:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff fcde 	bl	80037de <LL_ADC_INJ_IsConversionOngoing>
 8003e22:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f040 8127 	bne.w	800407a <HAL_ADC_Init+0x876>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f040 8123 	bne.w	800407a <HAL_ADC_Init+0x876>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a28      	ldr	r2, [pc, #160]	@ (8003edc <HAL_ADC_Init+0x6d8>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d109      	bne.n	8003e52 <HAL_ADC_Init+0x64e>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	7e1b      	ldrb	r3, [r3, #24]
 8003e42:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003e4a:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
 8003e50:	e006      	b.n	8003e60 <HAL_ADC_Init+0x65c>
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	7e1b      	ldrb	r3, [r3, #24]
 8003e56:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	4b20      	ldr	r3, [pc, #128]	@ (8003ee8 <HAL_ADC_Init+0x6e4>)
 8003e68:	4013      	ands	r3, r2
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	6812      	ldr	r2, [r2, #0]
 8003e6e:	69b9      	ldr	r1, [r7, #24]
 8003e70:	430b      	orrs	r3, r1
 8003e72:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	f040 80e2 	bne.w	8004044 <HAL_ADC_Init+0x840>
      {
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a15      	ldr	r2, [pc, #84]	@ (8003edc <HAL_ADC_Init+0x6d8>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d132      	bne.n	8003ef0 <HAL_ADC_Init+0x6ec>
        {
          assert_param(IS_ADC_OVERSAMPLING_RATIO_ADC3(hadc->Init.Oversampling.Ratio));
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d03c      	beq.n	8003f0c <HAL_ADC_Init+0x708>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d038      	beq.n	8003f0c <HAL_ADC_Init+0x708>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d034      	beq.n	8003f0c <HAL_ADC_Init+0x708>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ea6:	2b0c      	cmp	r3, #12
 8003ea8:	d030      	beq.n	8003f0c <HAL_ADC_Init+0x708>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eae:	2b10      	cmp	r3, #16
 8003eb0:	d02c      	beq.n	8003f0c <HAL_ADC_Init+0x708>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eb6:	2b14      	cmp	r3, #20
 8003eb8:	d028      	beq.n	8003f0c <HAL_ADC_Init+0x708>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ebe:	2b18      	cmp	r3, #24
 8003ec0:	d024      	beq.n	8003f0c <HAL_ADC_Init+0x708>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ec6:	2b1c      	cmp	r3, #28
 8003ec8:	d020      	beq.n	8003f0c <HAL_ADC_Init+0x708>
 8003eca:	f240 21b9 	movw	r1, #697	@ 0x2b9
 8003ece:	4807      	ldr	r0, [pc, #28]	@ (8003eec <HAL_ADC_Init+0x6e8>)
 8003ed0:	f7fd ff12 	bl	8001cf8 <assert_failed>
 8003ed4:	e01a      	b.n	8003f0c <HAL_ADC_Init+0x708>
 8003ed6:	bf00      	nop
 8003ed8:	58026300 	.word	0x58026300
 8003edc:	58026000 	.word	0x58026000
 8003ee0:	fff04007 	.word	0xfff04007
 8003ee4:	fff0c003 	.word	0xfff0c003
 8003ee8:	ffffbffc 	.word	0xffffbffc
 8003eec:	08016fcc 	.word	0x08016fcc
        }
        else
        {
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d004      	beq.n	8003f02 <HAL_ADC_Init+0x6fe>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003efc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f00:	d904      	bls.n	8003f0c <HAL_ADC_Init+0x708>
 8003f02:	f240 21bd 	movw	r1, #701	@ 0x2bd
 8003f06:	4874      	ldr	r0, [pc, #464]	@ (80040d8 <HAL_ADC_Init+0x8d4>)
 8003f08:	f7fd fef6 	bl	8001cf8 <assert_failed>
        }
#else
        assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d034      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f18:	2b20      	cmp	r3, #32
 8003f1a:	d030      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f20:	2b40      	cmp	r3, #64	@ 0x40
 8003f22:	d02c      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f28:	2b60      	cmp	r3, #96	@ 0x60
 8003f2a:	d028      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f30:	2b80      	cmp	r3, #128	@ 0x80
 8003f32:	d024      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f38:	2ba0      	cmp	r3, #160	@ 0xa0
 8003f3a:	d020      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f40:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f42:	d01c      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f48:	2be0      	cmp	r3, #224	@ 0xe0
 8003f4a:	d018      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f54:	d013      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f5a:	f5b3 7f90 	cmp.w	r3, #288	@ 0x120
 8003f5e:	d00e      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f64:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003f68:	d009      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f6e:	f5b3 7fb0 	cmp.w	r3, #352	@ 0x160
 8003f72:	d004      	beq.n	8003f7e <HAL_ADC_Init+0x77a>
 8003f74:	f240 21c2 	movw	r1, #706	@ 0x2c2
 8003f78:	4857      	ldr	r0, [pc, #348]	@ (80040d8 <HAL_ADC_Init+0x8d4>)
 8003f7a:	f7fd febd 	bl	8001cf8 <assert_failed>
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d009      	beq.n	8003f9a <HAL_ADC_Init+0x796>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f8e:	d004      	beq.n	8003f9a <HAL_ADC_Init+0x796>
 8003f90:	f240 21c3 	movw	r1, #707	@ 0x2c3
 8003f94:	4850      	ldr	r0, [pc, #320]	@ (80040d8 <HAL_ADC_Init+0x8d4>)
 8003f96:	f7fd feaf 	bl	8001cf8 <assert_failed>
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d00a      	beq.n	8003fb8 <HAL_ADC_Init+0x7b4>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fa6:	f240 4201 	movw	r2, #1025	@ 0x401
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d004      	beq.n	8003fb8 <HAL_ADC_Init+0x7b4>
 8003fae:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 8003fb2:	4849      	ldr	r0, [pc, #292]	@ (80040d8 <HAL_ADC_Init+0x8d4>)
 8003fb4:	f7fd fea0 	bl	8001cf8 <assert_failed>

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d003      	beq.n	8003fc8 <HAL_ADC_Init+0x7c4>
            || (hadc->Init.ExternalTrigConvEdge == ADC_EXTERNALTRIGCONVEDGE_NONE))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d108      	bne.n	8003fda <HAL_ADC_Init+0x7d6>
        {
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d004      	beq.n	8003fda <HAL_ADC_Init+0x7d6>
 8003fd0:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8003fd4:	4840      	ldr	r0, [pc, #256]	@ (80040d8 <HAL_ADC_Init+0x8d4>)
 8003fd6:	f7fd fe8f 	bl	8001cf8 <assert_failed>
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a3f      	ldr	r2, [pc, #252]	@ (80040dc <HAL_ADC_Init+0x8d8>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d116      	bne.n	8004012 <HAL_ADC_Init+0x80e>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691a      	ldr	r2, [r3, #16]
 8003fea:	4b3d      	ldr	r3, [pc, #244]	@ (80040e0 <HAL_ADC_Init+0x8dc>)
 8003fec:	4013      	ands	r3, r2
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003ff6:	4311      	orrs	r1, r2
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ffc:	4311      	orrs	r1, r2
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004002:	430a      	orrs	r2, r1
 8004004:	431a      	orrs	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f042 0201 	orr.w	r2, r2, #1
 800400e:	611a      	str	r2, [r3, #16]
 8004010:	e020      	b.n	8004054 <HAL_ADC_Init+0x850>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	691a      	ldr	r2, [r3, #16]
 8004018:	4b32      	ldr	r3, [pc, #200]	@ (80040e4 <HAL_ADC_Init+0x8e0>)
 800401a:	4013      	ands	r3, r2
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004020:	3a01      	subs	r2, #1
 8004022:	0411      	lsls	r1, r2, #16
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004028:	4311      	orrs	r1, r2
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800402e:	4311      	orrs	r1, r2
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004034:	430a      	orrs	r2, r1
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f042 0201 	orr.w	r2, r2, #1
 8004040:	611a      	str	r2, [r3, #16]
 8004042:	e007      	b.n	8004054 <HAL_ADC_Init+0x850>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	691a      	ldr	r2, [r3, #16]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f022 0201 	bic.w	r2, r2, #1
 8004052:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	430a      	orrs	r2, r1
 8004068:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a1b      	ldr	r2, [pc, #108]	@ (80040dc <HAL_ADC_Init+0x8d8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d002      	beq.n	800407a <HAL_ADC_Init+0x876>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f001 fa81 	bl	800557c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d10c      	bne.n	800409c <HAL_ADC_Init+0x898>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004088:	f023 010f 	bic.w	r1, r3, #15
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	69db      	ldr	r3, [r3, #28]
 8004090:	1e5a      	subs	r2, r3, #1
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	430a      	orrs	r2, r1
 8004098:	631a      	str	r2, [r3, #48]	@ 0x30
 800409a:	e007      	b.n	80040ac <HAL_ADC_Init+0x8a8>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 020f 	bic.w	r2, r2, #15
 80040aa:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040b0:	f023 0303 	bic.w	r3, r3, #3
 80040b4:	f043 0201 	orr.w	r2, r3, #1
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	661a      	str	r2, [r3, #96]	@ 0x60
 80040bc:	e007      	b.n	80040ce <HAL_ADC_Init+0x8ca>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c2:	f043 0210 	orr.w	r2, r3, #16
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80040ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3724      	adds	r7, #36	@ 0x24
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd90      	pop	{r4, r7, pc}
 80040d8:	08016fcc 	.word	0x08016fcc
 80040dc:	58026000 	.word	0x58026000
 80040e0:	fc00f81f 	.word	0xfc00f81f
 80040e4:	fc00f81e 	.word	0xfc00f81e

080040e8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a6a      	ldr	r2, [pc, #424]	@ (80042a4 <HAL_ADC_Start_DMA+0x1bc>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d004      	beq.n	8004108 <HAL_ADC_Start_DMA+0x20>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a69      	ldr	r2, [pc, #420]	@ (80042a8 <HAL_ADC_Start_DMA+0x1c0>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d101      	bne.n	800410c <HAL_ADC_Start_DMA+0x24>
 8004108:	4b68      	ldr	r3, [pc, #416]	@ (80042ac <HAL_ADC_Start_DMA+0x1c4>)
 800410a:	e000      	b.n	800410e <HAL_ADC_Start_DMA+0x26>
 800410c:	4b68      	ldr	r3, [pc, #416]	@ (80042b0 <HAL_ADC_Start_DMA+0x1c8>)
 800410e:	4618      	mov	r0, r3
 8004110:	f7ff fa94 	bl	800363c <LL_ADC_GetMultimode>
 8004114:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a62      	ldr	r2, [pc, #392]	@ (80042a4 <HAL_ADC_Start_DMA+0x1bc>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d00e      	beq.n	800413e <HAL_ADC_Start_DMA+0x56>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a60      	ldr	r2, [pc, #384]	@ (80042a8 <HAL_ADC_Start_DMA+0x1c0>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d009      	beq.n	800413e <HAL_ADC_Start_DMA+0x56>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a61      	ldr	r2, [pc, #388]	@ (80042b4 <HAL_ADC_Start_DMA+0x1cc>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d004      	beq.n	800413e <HAL_ADC_Start_DMA+0x56>
 8004134:	f640 0146 	movw	r1, #2118	@ 0x846
 8004138:	485f      	ldr	r0, [pc, #380]	@ (80042b8 <HAL_ADC_Start_DMA+0x1d0>)
 800413a:	f7fd fddd 	bl	8001cf8 <assert_failed>

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f7ff fb38 	bl	80037b8 <LL_ADC_REG_IsConversionOngoing>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	f040 80a2 	bne.w	8004294 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004156:	2b01      	cmp	r3, #1
 8004158:	d101      	bne.n	800415e <HAL_ADC_Start_DMA+0x76>
 800415a:	2302      	movs	r3, #2
 800415c:	e09d      	b.n	800429a <HAL_ADC_Start_DMA+0x1b2>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d006      	beq.n	800417a <HAL_ADC_Start_DMA+0x92>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	2b05      	cmp	r3, #5
 8004170:	d003      	beq.n	800417a <HAL_ADC_Start_DMA+0x92>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	2b09      	cmp	r3, #9
 8004176:	f040 8086 	bne.w	8004286 <HAL_ADC_Start_DMA+0x19e>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f001 f880 	bl	8005280 <ADC_Enable>
 8004180:	4603      	mov	r3, r0
 8004182:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004184:	7dfb      	ldrb	r3, [r7, #23]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d178      	bne.n	800427c <HAL_ADC_Start_DMA+0x194>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800418e:	4b4b      	ldr	r3, [pc, #300]	@ (80042bc <HAL_ADC_Start_DMA+0x1d4>)
 8004190:	4013      	ands	r3, r2
 8004192:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a42      	ldr	r2, [pc, #264]	@ (80042a8 <HAL_ADC_Start_DMA+0x1c0>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d002      	beq.n	80041aa <HAL_ADC_Start_DMA+0xc2>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	e000      	b.n	80041ac <HAL_ADC_Start_DMA+0xc4>
 80041aa:	4b3e      	ldr	r3, [pc, #248]	@ (80042a4 <HAL_ADC_Start_DMA+0x1bc>)
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	6812      	ldr	r2, [r2, #0]
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d002      	beq.n	80041ba <HAL_ADC_Start_DMA+0xd2>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d105      	bne.n	80041c6 <HAL_ADC_Start_DMA+0xde>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041be:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d006      	beq.n	80041e0 <HAL_ADC_Start_DMA+0xf8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041d6:	f023 0206 	bic.w	r2, r3, #6
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	665a      	str	r2, [r3, #100]	@ 0x64
 80041de:	e002      	b.n	80041e6 <HAL_ADC_Start_DMA+0xfe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ea:	4a35      	ldr	r2, [pc, #212]	@ (80042c0 <HAL_ADC_Start_DMA+0x1d8>)
 80041ec:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041f2:	4a34      	ldr	r2, [pc, #208]	@ (80042c4 <HAL_ADC_Start_DMA+0x1dc>)
 80041f4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041fa:	4a33      	ldr	r2, [pc, #204]	@ (80042c8 <HAL_ADC_Start_DMA+0x1e0>)
 80041fc:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	221c      	movs	r2, #28
 8004204:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f042 0210 	orr.w	r2, r2, #16
 800421c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a24      	ldr	r2, [pc, #144]	@ (80042b4 <HAL_ADC_Start_DMA+0x1cc>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d10f      	bne.n	8004248 <HAL_ADC_Start_DMA+0x160>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	4619      	mov	r1, r3
 8004236:	4610      	mov	r0, r2
 8004238:	f7ff f97a 	bl	8003530 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff f965 	bl	8003510 <LL_ADC_EnableDMAReq>
 8004246:	e007      	b.n	8004258 <HAL_ADC_Start_DMA+0x170>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004250:	4619      	mov	r1, r3
 8004252:	4610      	mov	r0, r2
 8004254:	f7ff f949 	bl	80034ea <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	3340      	adds	r3, #64	@ 0x40
 8004262:	4619      	mov	r1, r3
 8004264:	68ba      	ldr	r2, [r7, #8]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f002 fe1e 	bl	8006ea8 <HAL_DMA_Start_IT>
 800426c:	4603      	mov	r3, r0
 800426e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4618      	mov	r0, r3
 8004276:	f7ff fa8b 	bl	8003790 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800427a:	e00d      	b.n	8004298 <HAL_ADC_Start_DMA+0x1b0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8004284:	e008      	b.n	8004298 <HAL_ADC_Start_DMA+0x1b0>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8004292:	e001      	b.n	8004298 <HAL_ADC_Start_DMA+0x1b0>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004294:	2302      	movs	r3, #2
 8004296:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004298:	7dfb      	ldrb	r3, [r7, #23]
}
 800429a:	4618      	mov	r0, r3
 800429c:	3718      	adds	r7, #24
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	40022000 	.word	0x40022000
 80042a8:	40022100 	.word	0x40022100
 80042ac:	40022300 	.word	0x40022300
 80042b0:	58026300 	.word	0x58026300
 80042b4:	58026000 	.word	0x58026000
 80042b8:	08016fcc 	.word	0x08016fcc
 80042bc:	fffff0fe 	.word	0xfffff0fe
 80042c0:	08005453 	.word	0x08005453
 80042c4:	0800552b 	.word	0x0800552b
 80042c8:	08005547 	.word	0x08005547

080042cc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80042f4:	b590      	push	{r4, r7, lr}
 80042f6:	b0a5      	sub	sp, #148	@ 0x94
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004304:	2300      	movs	r3, #0
 8004306:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a76      	ldr	r2, [pc, #472]	@ (80044e8 <HAL_ADC_ConfigChannel+0x1f4>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00e      	beq.n	8004330 <HAL_ADC_ConfigChannel+0x3c>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a75      	ldr	r2, [pc, #468]	@ (80044ec <HAL_ADC_ConfigChannel+0x1f8>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d009      	beq.n	8004330 <HAL_ADC_ConfigChannel+0x3c>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a73      	ldr	r2, [pc, #460]	@ (80044f0 <HAL_ADC_ConfigChannel+0x1fc>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d004      	beq.n	8004330 <HAL_ADC_ConfigChannel+0x3c>
 8004326:	f640 310d 	movw	r1, #2829	@ 0xb0d
 800432a:	4872      	ldr	r0, [pc, #456]	@ (80044f4 <HAL_ADC_ConfigChannel+0x200>)
 800432c:	f7fd fce4 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	2b06      	cmp	r3, #6
 8004336:	d04f      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	2b0c      	cmp	r3, #12
 800433e:	d04b      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2b12      	cmp	r3, #18
 8004346:	d047      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b18      	cmp	r3, #24
 800434e:	d043      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004358:	d03e      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 8004362:	d039      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f5b3 7f86 	cmp.w	r3, #268	@ 0x10c
 800436c:	d034      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f5b3 7f89 	cmp.w	r3, #274	@ 0x112
 8004376:	d02f      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8004380:	d02a      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800438a:	d025      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f240 2206 	movw	r2, #518	@ 0x206
 8004394:	4293      	cmp	r3, r2
 8004396:	d01f      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 80043a0:	d01a      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f240 2212 	movw	r2, #530	@ 0x212
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d014      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80043b6:	d00f      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043c0:	d00a      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f240 3206 	movw	r2, #774	@ 0x306
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d004      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0xe4>
 80043ce:	f640 310e 	movw	r1, #2830	@ 0xb0e
 80043d2:	4848      	ldr	r0, [pc, #288]	@ (80044f4 <HAL_ADC_ConfigChannel+0x200>)
 80043d4:	f7fd fc90 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d020      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x12e>
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d01c      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x12e>
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d018      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x12e>
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2b03      	cmp	r3, #3
 80043f6:	d014      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x12e>
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d010      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x12e>
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	2b05      	cmp	r3, #5
 8004406:	d00c      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x12e>
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	2b06      	cmp	r3, #6
 800440e:	d008      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x12e>
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	2b07      	cmp	r3, #7
 8004416:	d004      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x12e>
 8004418:	f640 310f 	movw	r1, #2831	@ 0xb0f
 800441c:	4835      	ldr	r0, [pc, #212]	@ (80044f4 <HAL_ADC_ConfigChannel+0x200>)
 800441e:	f7fd fc6b 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800442a:	4293      	cmp	r3, r2
 800442c:	d009      	beq.n	8004442 <HAL_ADC_ConfigChannel+0x14e>
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	4a31      	ldr	r2, [pc, #196]	@ (80044f8 <HAL_ADC_ConfigChannel+0x204>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d004      	beq.n	8004442 <HAL_ADC_ConfigChannel+0x14e>
 8004438:	f44f 6131 	mov.w	r1, #2832	@ 0xb10
 800443c:	482d      	ldr	r0, [pc, #180]	@ (80044f4 <HAL_ADC_ConfigChannel+0x200>)
 800443e:	f7fd fc5b 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	2b04      	cmp	r3, #4
 8004448:	d014      	beq.n	8004474 <HAL_ADC_ConfigChannel+0x180>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d010      	beq.n	8004474 <HAL_ADC_ConfigChannel+0x180>
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d00c      	beq.n	8004474 <HAL_ADC_ConfigChannel+0x180>
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	2b02      	cmp	r3, #2
 8004460:	d008      	beq.n	8004474 <HAL_ADC_ConfigChannel+0x180>
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	2b03      	cmp	r3, #3
 8004468:	d004      	beq.n	8004474 <HAL_ADC_ConfigChannel+0x180>
 800446a:	f640 3111 	movw	r1, #2833	@ 0xb11
 800446e:	4821      	ldr	r0, [pc, #132]	@ (80044f4 <HAL_ADC_ConfigChannel+0x200>)
 8004470:	f7fd fc42 	bl	8001cf8 <assert_failed>
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800447a:	2b01      	cmp	r3, #1
 800447c:	d119      	bne.n	80044b2 <HAL_ADC_ConfigChannel+0x1be>
  {
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset / (hadc->Init.Oversampling.Ratio + 1U)));
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	695a      	ldr	r2, [r3, #20]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004486:	3301      	adds	r3, #1
 8004488:	fbb2 f4f3 	udiv	r4, r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4618      	mov	r0, r3
 8004492:	f7fe fe9d 	bl	80031d0 <LL_ADC_GetResolution>
 8004496:	4603      	mov	r3, r0
 8004498:	085b      	lsrs	r3, r3, #1
 800449a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800449e:	fa22 f303 	lsr.w	r3, r2, r3
 80044a2:	429c      	cmp	r4, r3
 80044a4:	d93e      	bls.n	8004524 <HAL_ADC_ConfigChannel+0x230>
 80044a6:	f640 3115 	movw	r1, #2837	@ 0xb15
 80044aa:	4812      	ldr	r0, [pc, #72]	@ (80044f4 <HAL_ADC_ConfigChannel+0x200>)
 80044ac:	f7fd fc24 	bl	8001cf8 <assert_failed>
 80044b0:	e038      	b.n	8004524 <HAL_ADC_ConfigChannel+0x230>
  }
  else
  {
#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a0e      	ldr	r2, [pc, #56]	@ (80044f0 <HAL_ADC_ConfigChannel+0x1fc>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d11f      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x208>
    {
      assert_param(IS_ADC3_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	695c      	ldr	r4, [r3, #20]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4618      	mov	r0, r3
 80044c6:	f7fe fe83 	bl	80031d0 <LL_ADC_GetResolution>
 80044ca:	4603      	mov	r3, r0
 80044cc:	089b      	lsrs	r3, r3, #2
 80044ce:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80044d2:	fa22 f303 	lsr.w	r3, r2, r3
 80044d6:	429c      	cmp	r4, r3
 80044d8:	d924      	bls.n	8004524 <HAL_ADC_ConfigChannel+0x230>
 80044da:	f640 311c 	movw	r1, #2844	@ 0xb1c
 80044de:	4805      	ldr	r0, [pc, #20]	@ (80044f4 <HAL_ADC_ConfigChannel+0x200>)
 80044e0:	f7fd fc0a 	bl	8001cf8 <assert_failed>
 80044e4:	e01e      	b.n	8004524 <HAL_ADC_ConfigChannel+0x230>
 80044e6:	bf00      	nop
 80044e8:	40022000 	.word	0x40022000
 80044ec:	40022100 	.word	0x40022100
 80044f0:	58026000 	.word	0x58026000
 80044f4:	08016fcc 	.word	0x08016fcc
 80044f8:	47ff0000 	.word	0x47ff0000
    }
    else
#endif /* ADC_VER_V5_V90 */
    {
      assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	695c      	ldr	r4, [r3, #20]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f7fe fe63 	bl	80031d0 <LL_ADC_GetResolution>
 800450a:	4603      	mov	r3, r0
 800450c:	085b      	lsrs	r3, r3, #1
 800450e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004512:	fa22 f303 	lsr.w	r3, r2, r3
 8004516:	429c      	cmp	r4, r3
 8004518:	d904      	bls.n	8004524 <HAL_ADC_ConfigChannel+0x230>
 800451a:	f640 3121 	movw	r1, #2849	@ 0xb21
 800451e:	4859      	ldr	r0, [pc, #356]	@ (8004684 <HAL_ADC_ConfigChannel+0x390>)
 8004520:	f7fd fbea 	bl	8001cf8 <assert_failed>
    }
  }

  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	2b04      	cmp	r3, #4
 800452a:	d009      	beq.n	8004540 <HAL_ADC_ConfigChannel+0x24c>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004532:	2b01      	cmp	r3, #1
 8004534:	d104      	bne.n	8004540 <HAL_ADC_ConfigChannel+0x24c>
 8004536:	f640 3127 	movw	r1, #2855	@ 0xb27
 800453a:	4852      	ldr	r0, [pc, #328]	@ (8004684 <HAL_ADC_ConfigChannel+0x390>)
 800453c:	f7fd fbdc 	bl	8001cf8 <assert_failed>

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	4a50      	ldr	r2, [pc, #320]	@ (8004688 <HAL_ADC_ConfigChannel+0x394>)
 8004546:	4293      	cmp	r3, r2
 8004548:	f000 80cc 	beq.w	80046e4 <HAL_ADC_ConfigChannel+0x3f0>
  {
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2b01      	cmp	r3, #1
 8004552:	f000 8176 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a4c      	ldr	r2, [pc, #304]	@ (800468c <HAL_ADC_ConfigChannel+0x398>)
 800455c:	4293      	cmp	r3, r2
 800455e:	f000 8170 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a4a      	ldr	r2, [pc, #296]	@ (8004690 <HAL_ADC_ConfigChannel+0x39c>)
 8004568:	4293      	cmp	r3, r2
 800456a:	f000 816a 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a48      	ldr	r2, [pc, #288]	@ (8004694 <HAL_ADC_ConfigChannel+0x3a0>)
 8004574:	4293      	cmp	r3, r2
 8004576:	f000 8164 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a46      	ldr	r2, [pc, #280]	@ (8004698 <HAL_ADC_ConfigChannel+0x3a4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	f000 815e 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a44      	ldr	r2, [pc, #272]	@ (800469c <HAL_ADC_ConfigChannel+0x3a8>)
 800458c:	4293      	cmp	r3, r2
 800458e:	f000 8158 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a42      	ldr	r2, [pc, #264]	@ (80046a0 <HAL_ADC_ConfigChannel+0x3ac>)
 8004598:	4293      	cmp	r3, r2
 800459a:	f000 8152 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a40      	ldr	r2, [pc, #256]	@ (80046a4 <HAL_ADC_ConfigChannel+0x3b0>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	f000 814c 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a3e      	ldr	r2, [pc, #248]	@ (80046a8 <HAL_ADC_ConfigChannel+0x3b4>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	f000 8146 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a3c      	ldr	r2, [pc, #240]	@ (80046ac <HAL_ADC_ConfigChannel+0x3b8>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	f000 8140 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a3a      	ldr	r2, [pc, #232]	@ (80046b0 <HAL_ADC_ConfigChannel+0x3bc>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	f000 813a 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a38      	ldr	r2, [pc, #224]	@ (80046b4 <HAL_ADC_ConfigChannel+0x3c0>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	f000 8134 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a36      	ldr	r2, [pc, #216]	@ (80046b8 <HAL_ADC_ConfigChannel+0x3c4>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	f000 812e 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a34      	ldr	r2, [pc, #208]	@ (80046bc <HAL_ADC_ConfigChannel+0x3c8>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	f000 8128 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a32      	ldr	r2, [pc, #200]	@ (80046c0 <HAL_ADC_ConfigChannel+0x3cc>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	f000 8122 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a30      	ldr	r2, [pc, #192]	@ (80046c4 <HAL_ADC_ConfigChannel+0x3d0>)
 8004604:	4293      	cmp	r3, r2
 8004606:	f000 811c 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a2e      	ldr	r2, [pc, #184]	@ (80046c8 <HAL_ADC_ConfigChannel+0x3d4>)
 8004610:	4293      	cmp	r3, r2
 8004612:	f000 8116 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a2c      	ldr	r2, [pc, #176]	@ (80046cc <HAL_ADC_ConfigChannel+0x3d8>)
 800461c:	4293      	cmp	r3, r2
 800461e:	f000 8110 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a2a      	ldr	r2, [pc, #168]	@ (80046d0 <HAL_ADC_ConfigChannel+0x3dc>)
 8004628:	4293      	cmp	r3, r2
 800462a:	f000 810a 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a28      	ldr	r2, [pc, #160]	@ (80046d4 <HAL_ADC_ConfigChannel+0x3e0>)
 8004634:	4293      	cmp	r3, r2
 8004636:	f000 8104 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a26      	ldr	r2, [pc, #152]	@ (80046d8 <HAL_ADC_ConfigChannel+0x3e4>)
 8004640:	4293      	cmp	r3, r2
 8004642:	f000 80fe 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a24      	ldr	r2, [pc, #144]	@ (80046dc <HAL_ADC_ConfigChannel+0x3e8>)
 800464c:	4293      	cmp	r3, r2
 800464e:	f000 80f8 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a21      	ldr	r2, [pc, #132]	@ (80046dc <HAL_ADC_ConfigChannel+0x3e8>)
 8004658:	4293      	cmp	r3, r2
 800465a:	f000 80f2 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a1d      	ldr	r2, [pc, #116]	@ (80046d8 <HAL_ADC_ConfigChannel+0x3e4>)
 8004664:	4293      	cmp	r3, r2
 8004666:	f000 80ec 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a1c      	ldr	r2, [pc, #112]	@ (80046e0 <HAL_ADC_ConfigChannel+0x3ec>)
 8004670:	4293      	cmp	r3, r2
 8004672:	f000 80e6 	beq.w	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004676:	f640 312c 	movw	r1, #2860	@ 0xb2c
 800467a:	4802      	ldr	r0, [pc, #8]	@ (8004684 <HAL_ADC_ConfigChannel+0x390>)
 800467c:	f7fd fb3c 	bl	8001cf8 <assert_failed>
 8004680:	e0df      	b.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004682:	bf00      	nop
 8004684:	08016fcc 	.word	0x08016fcc
 8004688:	47ff0000 	.word	0x47ff0000
 800468c:	04300002 	.word	0x04300002
 8004690:	08600004 	.word	0x08600004
 8004694:	0c900008 	.word	0x0c900008
 8004698:	10c00010 	.word	0x10c00010
 800469c:	14f00020 	.word	0x14f00020
 80046a0:	19200040 	.word	0x19200040
 80046a4:	1d500080 	.word	0x1d500080
 80046a8:	21800100 	.word	0x21800100
 80046ac:	25b00200 	.word	0x25b00200
 80046b0:	2a000400 	.word	0x2a000400
 80046b4:	2e300800 	.word	0x2e300800
 80046b8:	32601000 	.word	0x32601000
 80046bc:	36902000 	.word	0x36902000
 80046c0:	3ac04000 	.word	0x3ac04000
 80046c4:	3ef08000 	.word	0x3ef08000
 80046c8:	43210000 	.word	0x43210000
 80046cc:	47520000 	.word	0x47520000
 80046d0:	4b840000 	.word	0x4b840000
 80046d4:	4fb80000 	.word	0x4fb80000
 80046d8:	c7520000 	.word	0xc7520000
 80046dc:	c3210000 	.word	0xc3210000
 80046e0:	cb840000 	.word	0xcb840000
  }
  else
  {
    if (hadc->Instance == ADC1)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a73      	ldr	r2, [pc, #460]	@ (80048b8 <HAL_ADC_ConfigChannel+0x5c4>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d136      	bne.n	800475c <HAL_ADC_ConfigChannel+0x468>
    {
      assert_param(IS_ADC1_DIFF_CHANNEL(sConfig->Channel));
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a72      	ldr	r2, [pc, #456]	@ (80048bc <HAL_ADC_ConfigChannel+0x5c8>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d031      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a70      	ldr	r2, [pc, #448]	@ (80048c0 <HAL_ADC_ConfigChannel+0x5cc>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d02c      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a6f      	ldr	r2, [pc, #444]	@ (80048c4 <HAL_ADC_ConfigChannel+0x5d0>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d027      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a6d      	ldr	r2, [pc, #436]	@ (80048c8 <HAL_ADC_ConfigChannel+0x5d4>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d022      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a6c      	ldr	r2, [pc, #432]	@ (80048cc <HAL_ADC_ConfigChannel+0x5d8>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d01d      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a6a      	ldr	r2, [pc, #424]	@ (80048d0 <HAL_ADC_ConfigChannel+0x5dc>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d018      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a69      	ldr	r2, [pc, #420]	@ (80048d4 <HAL_ADC_ConfigChannel+0x5e0>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d013      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a67      	ldr	r2, [pc, #412]	@ (80048d8 <HAL_ADC_ConfigChannel+0x5e4>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00e      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a66      	ldr	r2, [pc, #408]	@ (80048dc <HAL_ADC_ConfigChannel+0x5e8>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d009      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a64      	ldr	r2, [pc, #400]	@ (80048e0 <HAL_ADC_ConfigChannel+0x5ec>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d004      	beq.n	800475c <HAL_ADC_ConfigChannel+0x468>
 8004752:	f640 3132 	movw	r1, #2866	@ 0xb32
 8004756:	4863      	ldr	r0, [pc, #396]	@ (80048e4 <HAL_ADC_ConfigChannel+0x5f0>)
 8004758:	f7fd face 	bl	8001cf8 <assert_failed>
    }
    if (hadc->Instance == ADC2)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a61      	ldr	r2, [pc, #388]	@ (80048e8 <HAL_ADC_ConfigChannel+0x5f4>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d131      	bne.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
    {
      assert_param(IS_ADC2_DIFF_CHANNEL(sConfig->Channel));
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a54      	ldr	r2, [pc, #336]	@ (80048bc <HAL_ADC_ConfigChannel+0x5c8>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d02c      	beq.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a52      	ldr	r2, [pc, #328]	@ (80048c0 <HAL_ADC_ConfigChannel+0x5cc>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d027      	beq.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a51      	ldr	r2, [pc, #324]	@ (80048c4 <HAL_ADC_ConfigChannel+0x5d0>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d022      	beq.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a4f      	ldr	r2, [pc, #316]	@ (80048c8 <HAL_ADC_ConfigChannel+0x5d4>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d01d      	beq.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a4e      	ldr	r2, [pc, #312]	@ (80048cc <HAL_ADC_ConfigChannel+0x5d8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d018      	beq.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a4c      	ldr	r2, [pc, #304]	@ (80048d0 <HAL_ADC_ConfigChannel+0x5dc>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d013      	beq.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a4b      	ldr	r2, [pc, #300]	@ (80048d4 <HAL_ADC_ConfigChannel+0x5e0>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d00e      	beq.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a49      	ldr	r2, [pc, #292]	@ (80048d8 <HAL_ADC_ConfigChannel+0x5e4>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d009      	beq.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a49      	ldr	r2, [pc, #292]	@ (80048e0 <HAL_ADC_ConfigChannel+0x5ec>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d004      	beq.n	80047ca <HAL_ADC_ConfigChannel+0x4d6>
 80047c0:	f640 3136 	movw	r1, #2870	@ 0xb36
 80047c4:	4847      	ldr	r0, [pc, #284]	@ (80048e4 <HAL_ADC_ConfigChannel+0x5f0>)
 80047c6:	f7fd fa97 	bl	8001cf8 <assert_failed>
    }
#if defined(ADC3)
    /* ADC3 is not available on some STM32H7 products */
    if (hadc->Instance == ADC3)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a47      	ldr	r2, [pc, #284]	@ (80048ec <HAL_ADC_ConfigChannel+0x5f8>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d136      	bne.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
    {
      assert_param(IS_ADC3_DIFF_CHANNEL(sConfig->Channel));
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a38      	ldr	r2, [pc, #224]	@ (80048bc <HAL_ADC_ConfigChannel+0x5c8>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d031      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a37      	ldr	r2, [pc, #220]	@ (80048c0 <HAL_ADC_ConfigChannel+0x5cc>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d02c      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a35      	ldr	r2, [pc, #212]	@ (80048c4 <HAL_ADC_ConfigChannel+0x5d0>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d027      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a34      	ldr	r2, [pc, #208]	@ (80048c8 <HAL_ADC_ConfigChannel+0x5d4>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d022      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a32      	ldr	r2, [pc, #200]	@ (80048cc <HAL_ADC_ConfigChannel+0x5d8>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d01d      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a31      	ldr	r2, [pc, #196]	@ (80048d0 <HAL_ADC_ConfigChannel+0x5dc>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d018      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a2f      	ldr	r2, [pc, #188]	@ (80048d4 <HAL_ADC_ConfigChannel+0x5e0>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d013      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a34      	ldr	r2, [pc, #208]	@ (80048f0 <HAL_ADC_ConfigChannel+0x5fc>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d00e      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a32      	ldr	r2, [pc, #200]	@ (80048f4 <HAL_ADC_ConfigChannel+0x600>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d009      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a31      	ldr	r2, [pc, #196]	@ (80048f8 <HAL_ADC_ConfigChannel+0x604>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d004      	beq.n	8004842 <HAL_ADC_ConfigChannel+0x54e>
 8004838:	f640 313c 	movw	r1, #2876	@ 0xb3c
 800483c:	4829      	ldr	r0, [pc, #164]	@ (80048e4 <HAL_ADC_ConfigChannel+0x5f0>)
 800483e:	f7fd fa5b 	bl	8001cf8 <assert_failed>
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004848:	2b01      	cmp	r3, #1
 800484a:	d102      	bne.n	8004852 <HAL_ADC_ConfigChannel+0x55e>
 800484c:	2302      	movs	r3, #2
 800484e:	f000 bcff 	b.w	8005250 <HAL_ADC_ConfigChannel+0xf5c>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4618      	mov	r0, r3
 8004860:	f7fe ffaa 	bl	80037b8 <LL_ADC_REG_IsConversionOngoing>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	f040 84e3 	bne.w	8005232 <HAL_ADC_ConfigChannel+0xf3e>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	db53      	blt.n	800491c <HAL_ADC_ConfigChannel+0x628>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a1c      	ldr	r2, [pc, #112]	@ (80048ec <HAL_ADC_ConfigChannel+0x5f8>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d04e      	beq.n	800491c <HAL_ADC_ConfigChannel+0x628>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004886:	2b00      	cmp	r3, #0
 8004888:	d108      	bne.n	800489c <HAL_ADC_ConfigChannel+0x5a8>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	0e9b      	lsrs	r3, r3, #26
 8004890:	f003 031f 	and.w	r3, r3, #31
 8004894:	2201      	movs	r2, #1
 8004896:	fa02 f303 	lsl.w	r3, r2, r3
 800489a:	e038      	b.n	800490e <HAL_ADC_ConfigChannel+0x61a>
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048a4:	fa93 f3a3 	rbit	r3, r3
 80048a8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80048aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80048ac:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80048ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d123      	bne.n	80048fc <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80048b4:	2320      	movs	r3, #32
 80048b6:	e025      	b.n	8004904 <HAL_ADC_ConfigChannel+0x610>
 80048b8:	40022000 	.word	0x40022000
 80048bc:	04300002 	.word	0x04300002
 80048c0:	08600004 	.word	0x08600004
 80048c4:	0c900008 	.word	0x0c900008
 80048c8:	10c00010 	.word	0x10c00010
 80048cc:	14f00020 	.word	0x14f00020
 80048d0:	2a000400 	.word	0x2a000400
 80048d4:	2e300800 	.word	0x2e300800
 80048d8:	32601000 	.word	0x32601000
 80048dc:	43210000 	.word	0x43210000
 80048e0:	4b840000 	.word	0x4b840000
 80048e4:	08016fcc 	.word	0x08016fcc
 80048e8:	40022100 	.word	0x40022100
 80048ec:	58026000 	.word	0x58026000
 80048f0:	36902000 	.word	0x36902000
 80048f4:	3ac04000 	.word	0x3ac04000
 80048f8:	3ef08000 	.word	0x3ef08000
  return __builtin_clz(value);
 80048fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80048fe:	fab3 f383 	clz	r3, r3
 8004902:	b2db      	uxtb	r3, r3
 8004904:	f003 031f 	and.w	r3, r3, #31
 8004908:	2201      	movs	r2, #1
 800490a:	fa02 f303 	lsl.w	r3, r2, r3
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	6812      	ldr	r2, [r2, #0]
 8004912:	69d1      	ldr	r1, [r2, #28]
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	6812      	ldr	r2, [r2, #0]
 8004918:	430b      	orrs	r3, r1
 800491a:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6818      	ldr	r0, [r3, #0]
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	6859      	ldr	r1, [r3, #4]
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	461a      	mov	r2, r3
 800492a:	f7fe fdb2 	bl	8003492 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4618      	mov	r0, r3
 8004934:	f7fe ff40 	bl	80037b8 <LL_ADC_REG_IsConversionOngoing>
 8004938:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4618      	mov	r0, r3
 8004942:	f7fe ff4c 	bl	80037de <LL_ADC_INJ_IsConversionOngoing>
 8004946:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800494a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800494e:	2b00      	cmp	r3, #0
 8004950:	f040 8284 	bne.w	8004e5c <HAL_ADC_ConfigChannel+0xb68>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004954:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004958:	2b00      	cmp	r3, #0
 800495a:	f040 827f 	bne.w	8004e5c <HAL_ADC_ConfigChannel+0xb68>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6818      	ldr	r0, [r3, #0]
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	6819      	ldr	r1, [r3, #0]
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	461a      	mov	r2, r3
 800496c:	f7fe fdfa 	bl	8003564 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a9d      	ldr	r2, [pc, #628]	@ (8004bec <HAL_ADC_ConfigChannel+0x8f8>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d10d      	bne.n	8004996 <HAL_ADC_ConfigChannel+0x6a2>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	695a      	ldr	r2, [r3, #20]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	08db      	lsrs	r3, r3, #3
 8004986:	f003 0303 	and.w	r3, r3, #3
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	fa02 f303 	lsl.w	r3, r2, r3
 8004990:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004994:	e032      	b.n	80049fc <HAL_ADC_ConfigChannel+0x708>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004996:	4b96      	ldr	r3, [pc, #600]	@ (8004bf0 <HAL_ADC_ConfigChannel+0x8fc>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800499e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049a2:	d10b      	bne.n	80049bc <HAL_ADC_ConfigChannel+0x6c8>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	695a      	ldr	r2, [r3, #20]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	089b      	lsrs	r3, r3, #2
 80049b0:	f003 0307 	and.w	r3, r3, #7
 80049b4:	005b      	lsls	r3, r3, #1
 80049b6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ba:	e01d      	b.n	80049f8 <HAL_ADC_ConfigChannel+0x704>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f003 0310 	and.w	r3, r3, #16
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10b      	bne.n	80049e2 <HAL_ADC_ConfigChannel+0x6ee>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	695a      	ldr	r2, [r3, #20]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	089b      	lsrs	r3, r3, #2
 80049d6:	f003 0307 	and.w	r3, r3, #7
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	e00a      	b.n	80049f8 <HAL_ADC_ConfigChannel+0x704>
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	695a      	ldr	r2, [r3, #20]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	089b      	lsrs	r3, r3, #2
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	005b      	lsls	r3, r3, #1
 80049f4:	fa02 f303 	lsl.w	r3, r2, r3
 80049f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	2b04      	cmp	r3, #4
 8004a02:	f000 8082 	beq.w	8004b0a <HAL_ADC_ConfigChannel+0x816>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6818      	ldr	r0, [r3, #0]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	6919      	ldr	r1, [r3, #16]
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a16:	f7fe fc37 	bl	8003288 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a73      	ldr	r2, [pc, #460]	@ (8004bec <HAL_ADC_ConfigChannel+0x8f8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d136      	bne.n	8004a92 <HAL_ADC_ConfigChannel+0x79e>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	69db      	ldr	r3, [r3, #28]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d009      	beq.n	8004a40 <HAL_ADC_ConfigChannel+0x74c>
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	69db      	ldr	r3, [r3, #28]
 8004a30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a34:	d004      	beq.n	8004a40 <HAL_ADC_ConfigChannel+0x74c>
 8004a36:	f640 3181 	movw	r1, #2945	@ 0xb81
 8004a3a:	486e      	ldr	r0, [pc, #440]	@ (8004bf4 <HAL_ADC_ConfigChannel+0x900>)
 8004a3c:	f7fd f95c 	bl	8001cf8 <assert_failed>
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d009      	beq.n	8004a5e <HAL_ADC_ConfigChannel+0x76a>
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d004      	beq.n	8004a5e <HAL_ADC_ConfigChannel+0x76a>
 8004a54:	f640 3182 	movw	r1, #2946	@ 0xb82
 8004a58:	4866      	ldr	r0, [pc, #408]	@ (8004bf4 <HAL_ADC_ConfigChannel+0x900>)
 8004a5a:	f7fd f94d 	bl	8001cf8 <assert_failed>
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6818      	ldr	r0, [r3, #0]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	6919      	ldr	r1, [r3, #16]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	69db      	ldr	r3, [r3, #28]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	f7fe fcb2 	bl	80033d4 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6818      	ldr	r0, [r3, #0]
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	6919      	ldr	r1, [r3, #16]
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d102      	bne.n	8004a88 <HAL_ADC_ConfigChannel+0x794>
 8004a82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a86:	e000      	b.n	8004a8a <HAL_ADC_ConfigChannel+0x796>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	f7fe fc80 	bl	8003390 <LL_ADC_SetOffsetSaturation>
 8004a90:	e1e4      	b.n	8004e5c <HAL_ADC_ConfigChannel+0xb68>
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d009      	beq.n	8004ab0 <HAL_ADC_ConfigChannel+0x7bc>
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d004      	beq.n	8004ab0 <HAL_ADC_ConfigChannel+0x7bc>
 8004aa6:	f640 318a 	movw	r1, #2954	@ 0xb8a
 8004aaa:	4852      	ldr	r0, [pc, #328]	@ (8004bf4 <HAL_ADC_ConfigChannel+0x900>)
 8004aac:	f7fd f924 	bl	8001cf8 <assert_failed>
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	6919      	ldr	r1, [r3, #16]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d102      	bne.n	8004ac8 <HAL_ADC_ConfigChannel+0x7d4>
 8004ac2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004ac6:	e000      	b.n	8004aca <HAL_ADC_ConfigChannel+0x7d6>
 8004ac8:	2300      	movs	r3, #0
 8004aca:	461a      	mov	r2, r3
 8004acc:	f7fe fc3e 	bl	800334c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	7e1b      	ldrb	r3, [r3, #24]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_ADC_ConfigChannel+0x7f6>
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	7e1b      	ldrb	r3, [r3, #24]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d004      	beq.n	8004aea <HAL_ADC_ConfigChannel+0x7f6>
 8004ae0:	f640 318e 	movw	r1, #2958	@ 0xb8e
 8004ae4:	4843      	ldr	r0, [pc, #268]	@ (8004bf4 <HAL_ADC_ConfigChannel+0x900>)
 8004ae6:	f7fd f907 	bl	8001cf8 <assert_failed>
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6818      	ldr	r0, [r3, #0]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	6919      	ldr	r1, [r3, #16]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	7e1b      	ldrb	r3, [r3, #24]
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d102      	bne.n	8004b00 <HAL_ADC_ConfigChannel+0x80c>
 8004afa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004afe:	e000      	b.n	8004b02 <HAL_ADC_ConfigChannel+0x80e>
 8004b00:	2300      	movs	r3, #0
 8004b02:	461a      	mov	r2, r3
 8004b04:	f7fe fc08 	bl	8003318 <LL_ADC_SetDataRightShift>
 8004b08:	e1a8      	b.n	8004e5c <HAL_ADC_ConfigChannel+0xb68>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a37      	ldr	r2, [pc, #220]	@ (8004bec <HAL_ADC_ConfigChannel+0x8f8>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	f040 815b 	bne.w	8004dcc <HAL_ADC_ConfigChannel+0xad8>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7fe fbe5 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004b22:	4603      	mov	r3, r0
 8004b24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d10a      	bne.n	8004b42 <HAL_ADC_ConfigChannel+0x84e>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2100      	movs	r1, #0
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7fe fbda 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	0e9b      	lsrs	r3, r3, #26
 8004b3c:	f003 021f 	and.w	r2, r3, #31
 8004b40:	e017      	b.n	8004b72 <HAL_ADC_ConfigChannel+0x87e>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2100      	movs	r1, #0
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7fe fbcf 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b54:	fa93 f3a3 	rbit	r3, r3
 8004b58:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004b5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004b5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d101      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x874>
    return 32U;
 8004b64:	2320      	movs	r3, #32
 8004b66:	e003      	b.n	8004b70 <HAL_ADC_ConfigChannel+0x87c>
  return __builtin_clz(value);
 8004b68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b6a:	fab3 f383 	clz	r3, r3
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	461a      	mov	r2, r3
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d105      	bne.n	8004b8a <HAL_ADC_ConfigChannel+0x896>
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	0e9b      	lsrs	r3, r3, #26
 8004b84:	f003 031f 	and.w	r3, r3, #31
 8004b88:	e011      	b.n	8004bae <HAL_ADC_ConfigChannel+0x8ba>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b92:	fa93 f3a3 	rbit	r3, r3
 8004b96:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004b98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b9a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004b9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <HAL_ADC_ConfigChannel+0x8b2>
    return 32U;
 8004ba2:	2320      	movs	r3, #32
 8004ba4:	e003      	b.n	8004bae <HAL_ADC_ConfigChannel+0x8ba>
  return __builtin_clz(value);
 8004ba6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ba8:	fab3 f383 	clz	r3, r3
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d106      	bne.n	8004bc0 <HAL_ADC_ConfigChannel+0x8cc>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	2100      	movs	r1, #0
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f7fe fc2c 	bl	8003418 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2101      	movs	r1, #1
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7fe fb90 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d110      	bne.n	8004bf8 <HAL_ADC_ConfigChannel+0x904>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2101      	movs	r1, #1
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7fe fb85 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004be2:	4603      	mov	r3, r0
 8004be4:	0e9b      	lsrs	r3, r3, #26
 8004be6:	f003 021f 	and.w	r2, r3, #31
 8004bea:	e01d      	b.n	8004c28 <HAL_ADC_ConfigChannel+0x934>
 8004bec:	58026000 	.word	0x58026000
 8004bf0:	5c001000 	.word	0x5c001000
 8004bf4:	08016fcc 	.word	0x08016fcc
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2101      	movs	r1, #1
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7fe fb74 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004c04:	4603      	mov	r3, r0
 8004c06:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c0a:	fa93 f3a3 	rbit	r3, r3
 8004c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c12:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004c14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_ADC_ConfigChannel+0x92a>
    return 32U;
 8004c1a:	2320      	movs	r3, #32
 8004c1c:	e003      	b.n	8004c26 <HAL_ADC_ConfigChannel+0x932>
  return __builtin_clz(value);
 8004c1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c20:	fab3 f383 	clz	r3, r3
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	461a      	mov	r2, r3
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d105      	bne.n	8004c40 <HAL_ADC_ConfigChannel+0x94c>
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	0e9b      	lsrs	r3, r3, #26
 8004c3a:	f003 031f 	and.w	r3, r3, #31
 8004c3e:	e011      	b.n	8004c64 <HAL_ADC_ConfigChannel+0x970>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c48:	fa93 f3a3 	rbit	r3, r3
 8004c4c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c50:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004c52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d101      	bne.n	8004c5c <HAL_ADC_ConfigChannel+0x968>
    return 32U;
 8004c58:	2320      	movs	r3, #32
 8004c5a:	e003      	b.n	8004c64 <HAL_ADC_ConfigChannel+0x970>
  return __builtin_clz(value);
 8004c5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c5e:	fab3 f383 	clz	r3, r3
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d106      	bne.n	8004c76 <HAL_ADC_ConfigChannel+0x982>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	2101      	movs	r1, #1
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7fe fbd1 	bl	8003418 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2102      	movs	r1, #2
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f7fe fb35 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004c82:	4603      	mov	r3, r0
 8004c84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d10a      	bne.n	8004ca2 <HAL_ADC_ConfigChannel+0x9ae>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2102      	movs	r1, #2
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7fe fb2a 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	0e9b      	lsrs	r3, r3, #26
 8004c9c:	f003 021f 	and.w	r2, r3, #31
 8004ca0:	e017      	b.n	8004cd2 <HAL_ADC_ConfigChannel+0x9de>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2102      	movs	r1, #2
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7fe fb1f 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb4:	fa93 f3a3 	rbit	r3, r3
 8004cb8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004cbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <HAL_ADC_ConfigChannel+0x9d4>
    return 32U;
 8004cc4:	2320      	movs	r3, #32
 8004cc6:	e003      	b.n	8004cd0 <HAL_ADC_ConfigChannel+0x9dc>
  return __builtin_clz(value);
 8004cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cca:	fab3 f383 	clz	r3, r3
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d105      	bne.n	8004cea <HAL_ADC_ConfigChannel+0x9f6>
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	0e9b      	lsrs	r3, r3, #26
 8004ce4:	f003 031f 	and.w	r3, r3, #31
 8004ce8:	e011      	b.n	8004d0e <HAL_ADC_ConfigChannel+0xa1a>
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf2:	fa93 f3a3 	rbit	r3, r3
 8004cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_ADC_ConfigChannel+0xa12>
    return 32U;
 8004d02:	2320      	movs	r3, #32
 8004d04:	e003      	b.n	8004d0e <HAL_ADC_ConfigChannel+0xa1a>
  return __builtin_clz(value);
 8004d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d08:	fab3 f383 	clz	r3, r3
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d106      	bne.n	8004d20 <HAL_ADC_ConfigChannel+0xa2c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2200      	movs	r2, #0
 8004d18:	2102      	movs	r1, #2
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fe fb7c 	bl	8003418 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2103      	movs	r1, #3
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7fe fae0 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d10a      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0xa58>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	2103      	movs	r1, #3
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7fe fad5 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004d42:	4603      	mov	r3, r0
 8004d44:	0e9b      	lsrs	r3, r3, #26
 8004d46:	f003 021f 	and.w	r2, r3, #31
 8004d4a:	e017      	b.n	8004d7c <HAL_ADC_ConfigChannel+0xa88>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2103      	movs	r1, #3
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fe faca 	bl	80032ec <LL_ADC_GetOffsetChannel>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d5c:	6a3b      	ldr	r3, [r7, #32]
 8004d5e:	fa93 f3a3 	rbit	r3, r3
 8004d62:	61fb      	str	r3, [r7, #28]
  return result;
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_ADC_ConfigChannel+0xa7e>
    return 32U;
 8004d6e:	2320      	movs	r3, #32
 8004d70:	e003      	b.n	8004d7a <HAL_ADC_ConfigChannel+0xa86>
  return __builtin_clz(value);
 8004d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d74:	fab3 f383 	clz	r3, r3
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d105      	bne.n	8004d94 <HAL_ADC_ConfigChannel+0xaa0>
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	0e9b      	lsrs	r3, r3, #26
 8004d8e:	f003 031f 	and.w	r3, r3, #31
 8004d92:	e011      	b.n	8004db8 <HAL_ADC_ConfigChannel+0xac4>
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	fa93 f3a3 	rbit	r3, r3
 8004da0:	613b      	str	r3, [r7, #16]
  return result;
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d101      	bne.n	8004db0 <HAL_ADC_ConfigChannel+0xabc>
    return 32U;
 8004dac:	2320      	movs	r3, #32
 8004dae:	e003      	b.n	8004db8 <HAL_ADC_ConfigChannel+0xac4>
  return __builtin_clz(value);
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	fab3 f383 	clz	r3, r3
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d14f      	bne.n	8004e5c <HAL_ADC_ConfigChannel+0xb68>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	2103      	movs	r1, #3
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7fe fb27 	bl	8003418 <LL_ADC_SetOffsetState>
 8004dca:	e047      	b.n	8004e5c <HAL_ADC_ConfigChannel+0xb68>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dd2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	069b      	lsls	r3, r3, #26
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d107      	bne.n	8004df0 <HAL_ADC_ConfigChannel+0xafc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004dee:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004df6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	069b      	lsls	r3, r3, #26
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d107      	bne.n	8004e14 <HAL_ADC_ConfigChannel+0xb20>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004e12:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	069b      	lsls	r3, r3, #26
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d107      	bne.n	8004e38 <HAL_ADC_ConfigChannel+0xb44>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004e36:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	069b      	lsls	r3, r3, #26
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d107      	bne.n	8004e5c <HAL_ADC_ConfigChannel+0xb68>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004e5a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7fe fc6f 	bl	8003744 <LL_ADC_IsEnabled>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f040 81eb 	bne.w	8005244 <HAL_ADC_ConfigChannel+0xf50>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6818      	ldr	r0, [r3, #0]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	6819      	ldr	r1, [r3, #0]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	f7fe fb9e 	bl	80035bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	4a7a      	ldr	r2, [pc, #488]	@ (8005070 <HAL_ADC_ConfigChannel+0xd7c>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	f040 80e0 	bne.w	800504c <HAL_ADC_ConfigChannel+0xd58>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4977      	ldr	r1, [pc, #476]	@ (8005074 <HAL_ADC_ConfigChannel+0xd80>)
 8004e96:	428b      	cmp	r3, r1
 8004e98:	d147      	bne.n	8004f2a <HAL_ADC_ConfigChannel+0xc36>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4976      	ldr	r1, [pc, #472]	@ (8005078 <HAL_ADC_ConfigChannel+0xd84>)
 8004ea0:	428b      	cmp	r3, r1
 8004ea2:	d040      	beq.n	8004f26 <HAL_ADC_ConfigChannel+0xc32>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4974      	ldr	r1, [pc, #464]	@ (800507c <HAL_ADC_ConfigChannel+0xd88>)
 8004eaa:	428b      	cmp	r3, r1
 8004eac:	d039      	beq.n	8004f22 <HAL_ADC_ConfigChannel+0xc2e>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4973      	ldr	r1, [pc, #460]	@ (8005080 <HAL_ADC_ConfigChannel+0xd8c>)
 8004eb4:	428b      	cmp	r3, r1
 8004eb6:	d032      	beq.n	8004f1e <HAL_ADC_ConfigChannel+0xc2a>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4971      	ldr	r1, [pc, #452]	@ (8005084 <HAL_ADC_ConfigChannel+0xd90>)
 8004ebe:	428b      	cmp	r3, r1
 8004ec0:	d02b      	beq.n	8004f1a <HAL_ADC_ConfigChannel+0xc26>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4970      	ldr	r1, [pc, #448]	@ (8005088 <HAL_ADC_ConfigChannel+0xd94>)
 8004ec8:	428b      	cmp	r3, r1
 8004eca:	d024      	beq.n	8004f16 <HAL_ADC_ConfigChannel+0xc22>
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	496e      	ldr	r1, [pc, #440]	@ (800508c <HAL_ADC_ConfigChannel+0xd98>)
 8004ed2:	428b      	cmp	r3, r1
 8004ed4:	d01d      	beq.n	8004f12 <HAL_ADC_ConfigChannel+0xc1e>
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	496d      	ldr	r1, [pc, #436]	@ (8005090 <HAL_ADC_ConfigChannel+0xd9c>)
 8004edc:	428b      	cmp	r3, r1
 8004ede:	d016      	beq.n	8004f0e <HAL_ADC_ConfigChannel+0xc1a>
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	496b      	ldr	r1, [pc, #428]	@ (8005094 <HAL_ADC_ConfigChannel+0xda0>)
 8004ee6:	428b      	cmp	r3, r1
 8004ee8:	d00f      	beq.n	8004f0a <HAL_ADC_ConfigChannel+0xc16>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	496a      	ldr	r1, [pc, #424]	@ (8005098 <HAL_ADC_ConfigChannel+0xda4>)
 8004ef0:	428b      	cmp	r3, r1
 8004ef2:	d008      	beq.n	8004f06 <HAL_ADC_ConfigChannel+0xc12>
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4968      	ldr	r1, [pc, #416]	@ (800509c <HAL_ADC_ConfigChannel+0xda8>)
 8004efa:	428b      	cmp	r3, r1
 8004efc:	d101      	bne.n	8004f02 <HAL_ADC_ConfigChannel+0xc0e>
 8004efe:	4b68      	ldr	r3, [pc, #416]	@ (80050a0 <HAL_ADC_ConfigChannel+0xdac>)
 8004f00:	e0a0      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f02:	2300      	movs	r3, #0
 8004f04:	e09e      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f06:	4b67      	ldr	r3, [pc, #412]	@ (80050a4 <HAL_ADC_ConfigChannel+0xdb0>)
 8004f08:	e09c      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f0a:	4b67      	ldr	r3, [pc, #412]	@ (80050a8 <HAL_ADC_ConfigChannel+0xdb4>)
 8004f0c:	e09a      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f0e:	4b61      	ldr	r3, [pc, #388]	@ (8005094 <HAL_ADC_ConfigChannel+0xda0>)
 8004f10:	e098      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f12:	4b5f      	ldr	r3, [pc, #380]	@ (8005090 <HAL_ADC_ConfigChannel+0xd9c>)
 8004f14:	e096      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f16:	4b65      	ldr	r3, [pc, #404]	@ (80050ac <HAL_ADC_ConfigChannel+0xdb8>)
 8004f18:	e094      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f1a:	4b65      	ldr	r3, [pc, #404]	@ (80050b0 <HAL_ADC_ConfigChannel+0xdbc>)
 8004f1c:	e092      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f1e:	4b65      	ldr	r3, [pc, #404]	@ (80050b4 <HAL_ADC_ConfigChannel+0xdc0>)
 8004f20:	e090      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f22:	4b65      	ldr	r3, [pc, #404]	@ (80050b8 <HAL_ADC_ConfigChannel+0xdc4>)
 8004f24:	e08e      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f26:	2301      	movs	r3, #1
 8004f28:	e08c      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4963      	ldr	r1, [pc, #396]	@ (80050bc <HAL_ADC_ConfigChannel+0xdc8>)
 8004f30:	428b      	cmp	r3, r1
 8004f32:	d140      	bne.n	8004fb6 <HAL_ADC_ConfigChannel+0xcc2>
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	494f      	ldr	r1, [pc, #316]	@ (8005078 <HAL_ADC_ConfigChannel+0xd84>)
 8004f3a:	428b      	cmp	r3, r1
 8004f3c:	d039      	beq.n	8004fb2 <HAL_ADC_ConfigChannel+0xcbe>
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	494e      	ldr	r1, [pc, #312]	@ (800507c <HAL_ADC_ConfigChannel+0xd88>)
 8004f44:	428b      	cmp	r3, r1
 8004f46:	d032      	beq.n	8004fae <HAL_ADC_ConfigChannel+0xcba>
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	494c      	ldr	r1, [pc, #304]	@ (8005080 <HAL_ADC_ConfigChannel+0xd8c>)
 8004f4e:	428b      	cmp	r3, r1
 8004f50:	d02b      	beq.n	8004faa <HAL_ADC_ConfigChannel+0xcb6>
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	494b      	ldr	r1, [pc, #300]	@ (8005084 <HAL_ADC_ConfigChannel+0xd90>)
 8004f58:	428b      	cmp	r3, r1
 8004f5a:	d024      	beq.n	8004fa6 <HAL_ADC_ConfigChannel+0xcb2>
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4949      	ldr	r1, [pc, #292]	@ (8005088 <HAL_ADC_ConfigChannel+0xd94>)
 8004f62:	428b      	cmp	r3, r1
 8004f64:	d01d      	beq.n	8004fa2 <HAL_ADC_ConfigChannel+0xcae>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4948      	ldr	r1, [pc, #288]	@ (800508c <HAL_ADC_ConfigChannel+0xd98>)
 8004f6c:	428b      	cmp	r3, r1
 8004f6e:	d016      	beq.n	8004f9e <HAL_ADC_ConfigChannel+0xcaa>
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4946      	ldr	r1, [pc, #280]	@ (8005090 <HAL_ADC_ConfigChannel+0xd9c>)
 8004f76:	428b      	cmp	r3, r1
 8004f78:	d00f      	beq.n	8004f9a <HAL_ADC_ConfigChannel+0xca6>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4945      	ldr	r1, [pc, #276]	@ (8005094 <HAL_ADC_ConfigChannel+0xda0>)
 8004f80:	428b      	cmp	r3, r1
 8004f82:	d008      	beq.n	8004f96 <HAL_ADC_ConfigChannel+0xca2>
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4944      	ldr	r1, [pc, #272]	@ (800509c <HAL_ADC_ConfigChannel+0xda8>)
 8004f8a:	428b      	cmp	r3, r1
 8004f8c:	d101      	bne.n	8004f92 <HAL_ADC_ConfigChannel+0xc9e>
 8004f8e:	4b44      	ldr	r3, [pc, #272]	@ (80050a0 <HAL_ADC_ConfigChannel+0xdac>)
 8004f90:	e058      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f92:	2300      	movs	r3, #0
 8004f94:	e056      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f96:	4b44      	ldr	r3, [pc, #272]	@ (80050a8 <HAL_ADC_ConfigChannel+0xdb4>)
 8004f98:	e054      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005094 <HAL_ADC_ConfigChannel+0xda0>)
 8004f9c:	e052      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004f9e:	4b3c      	ldr	r3, [pc, #240]	@ (8005090 <HAL_ADC_ConfigChannel+0xd9c>)
 8004fa0:	e050      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004fa2:	4b42      	ldr	r3, [pc, #264]	@ (80050ac <HAL_ADC_ConfigChannel+0xdb8>)
 8004fa4:	e04e      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004fa6:	4b42      	ldr	r3, [pc, #264]	@ (80050b0 <HAL_ADC_ConfigChannel+0xdbc>)
 8004fa8:	e04c      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004faa:	4b42      	ldr	r3, [pc, #264]	@ (80050b4 <HAL_ADC_ConfigChannel+0xdc0>)
 8004fac:	e04a      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004fae:	4b42      	ldr	r3, [pc, #264]	@ (80050b8 <HAL_ADC_ConfigChannel+0xdc4>)
 8004fb0:	e048      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e046      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4941      	ldr	r1, [pc, #260]	@ (80050c0 <HAL_ADC_ConfigChannel+0xdcc>)
 8004fbc:	428b      	cmp	r3, r1
 8004fbe:	d140      	bne.n	8005042 <HAL_ADC_ConfigChannel+0xd4e>
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	492c      	ldr	r1, [pc, #176]	@ (8005078 <HAL_ADC_ConfigChannel+0xd84>)
 8004fc6:	428b      	cmp	r3, r1
 8004fc8:	d039      	beq.n	800503e <HAL_ADC_ConfigChannel+0xd4a>
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	492b      	ldr	r1, [pc, #172]	@ (800507c <HAL_ADC_ConfigChannel+0xd88>)
 8004fd0:	428b      	cmp	r3, r1
 8004fd2:	d032      	beq.n	800503a <HAL_ADC_ConfigChannel+0xd46>
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4929      	ldr	r1, [pc, #164]	@ (8005080 <HAL_ADC_ConfigChannel+0xd8c>)
 8004fda:	428b      	cmp	r3, r1
 8004fdc:	d02b      	beq.n	8005036 <HAL_ADC_ConfigChannel+0xd42>
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4928      	ldr	r1, [pc, #160]	@ (8005084 <HAL_ADC_ConfigChannel+0xd90>)
 8004fe4:	428b      	cmp	r3, r1
 8004fe6:	d024      	beq.n	8005032 <HAL_ADC_ConfigChannel+0xd3e>
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4926      	ldr	r1, [pc, #152]	@ (8005088 <HAL_ADC_ConfigChannel+0xd94>)
 8004fee:	428b      	cmp	r3, r1
 8004ff0:	d01d      	beq.n	800502e <HAL_ADC_ConfigChannel+0xd3a>
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4925      	ldr	r1, [pc, #148]	@ (800508c <HAL_ADC_ConfigChannel+0xd98>)
 8004ff8:	428b      	cmp	r3, r1
 8004ffa:	d016      	beq.n	800502a <HAL_ADC_ConfigChannel+0xd36>
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4923      	ldr	r1, [pc, #140]	@ (8005090 <HAL_ADC_ConfigChannel+0xd9c>)
 8005002:	428b      	cmp	r3, r1
 8005004:	d00f      	beq.n	8005026 <HAL_ADC_ConfigChannel+0xd32>
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4927      	ldr	r1, [pc, #156]	@ (80050a8 <HAL_ADC_ConfigChannel+0xdb4>)
 800500c:	428b      	cmp	r3, r1
 800500e:	d008      	beq.n	8005022 <HAL_ADC_ConfigChannel+0xd2e>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	492b      	ldr	r1, [pc, #172]	@ (80050c4 <HAL_ADC_ConfigChannel+0xdd0>)
 8005016:	428b      	cmp	r3, r1
 8005018:	d101      	bne.n	800501e <HAL_ADC_ConfigChannel+0xd2a>
 800501a:	4b2b      	ldr	r3, [pc, #172]	@ (80050c8 <HAL_ADC_ConfigChannel+0xdd4>)
 800501c:	e012      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 800501e:	2300      	movs	r3, #0
 8005020:	e010      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8005022:	4b28      	ldr	r3, [pc, #160]	@ (80050c4 <HAL_ADC_ConfigChannel+0xdd0>)
 8005024:	e00e      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8005026:	4b1b      	ldr	r3, [pc, #108]	@ (8005094 <HAL_ADC_ConfigChannel+0xda0>)
 8005028:	e00c      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 800502a:	4b19      	ldr	r3, [pc, #100]	@ (8005090 <HAL_ADC_ConfigChannel+0xd9c>)
 800502c:	e00a      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 800502e:	4b1f      	ldr	r3, [pc, #124]	@ (80050ac <HAL_ADC_ConfigChannel+0xdb8>)
 8005030:	e008      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8005032:	4b1f      	ldr	r3, [pc, #124]	@ (80050b0 <HAL_ADC_ConfigChannel+0xdbc>)
 8005034:	e006      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8005036:	4b1f      	ldr	r3, [pc, #124]	@ (80050b4 <HAL_ADC_ConfigChannel+0xdc0>)
 8005038:	e004      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 800503a:	4b1f      	ldr	r3, [pc, #124]	@ (80050b8 <HAL_ADC_ConfigChannel+0xdc4>)
 800503c:	e002      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 800503e:	2301      	movs	r3, #1
 8005040:	e000      	b.n	8005044 <HAL_ADC_ConfigChannel+0xd50>
 8005042:	2300      	movs	r3, #0
 8005044:	4619      	mov	r1, r3
 8005046:	4610      	mov	r0, r2
 8005048:	f7fe f8e4 	bl	8003214 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	f280 80f7 	bge.w	8005244 <HAL_ADC_ConfigChannel+0xf50>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a06      	ldr	r2, [pc, #24]	@ (8005074 <HAL_ADC_ConfigChannel+0xd80>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d004      	beq.n	800506a <HAL_ADC_ConfigChannel+0xd76>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a15      	ldr	r2, [pc, #84]	@ (80050bc <HAL_ADC_ConfigChannel+0xdc8>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d132      	bne.n	80050d0 <HAL_ADC_ConfigChannel+0xddc>
 800506a:	4b18      	ldr	r3, [pc, #96]	@ (80050cc <HAL_ADC_ConfigChannel+0xdd8>)
 800506c:	e031      	b.n	80050d2 <HAL_ADC_ConfigChannel+0xdde>
 800506e:	bf00      	nop
 8005070:	47ff0000 	.word	0x47ff0000
 8005074:	40022000 	.word	0x40022000
 8005078:	04300002 	.word	0x04300002
 800507c:	08600004 	.word	0x08600004
 8005080:	0c900008 	.word	0x0c900008
 8005084:	10c00010 	.word	0x10c00010
 8005088:	14f00020 	.word	0x14f00020
 800508c:	2a000400 	.word	0x2a000400
 8005090:	2e300800 	.word	0x2e300800
 8005094:	32601000 	.word	0x32601000
 8005098:	43210000 	.word	0x43210000
 800509c:	4b840000 	.word	0x4b840000
 80050a0:	4fb80000 	.word	0x4fb80000
 80050a4:	47520000 	.word	0x47520000
 80050a8:	36902000 	.word	0x36902000
 80050ac:	25b00200 	.word	0x25b00200
 80050b0:	21800100 	.word	0x21800100
 80050b4:	1d500080 	.word	0x1d500080
 80050b8:	19200040 	.word	0x19200040
 80050bc:	40022100 	.word	0x40022100
 80050c0:	58026000 	.word	0x58026000
 80050c4:	3ac04000 	.word	0x3ac04000
 80050c8:	3ef08000 	.word	0x3ef08000
 80050cc:	40022300 	.word	0x40022300
 80050d0:	4b61      	ldr	r3, [pc, #388]	@ (8005258 <HAL_ADC_ConfigChannel+0xf64>)
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fe f86e 	bl	80031b4 <LL_ADC_GetCommonPathInternalCh>
 80050d8:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a5f      	ldr	r2, [pc, #380]	@ (800525c <HAL_ADC_ConfigChannel+0xf68>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d004      	beq.n	80050ee <HAL_ADC_ConfigChannel+0xdfa>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a5d      	ldr	r2, [pc, #372]	@ (8005260 <HAL_ADC_ConfigChannel+0xf6c>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d10e      	bne.n	800510c <HAL_ADC_ConfigChannel+0xe18>
 80050ee:	485b      	ldr	r0, [pc, #364]	@ (800525c <HAL_ADC_ConfigChannel+0xf68>)
 80050f0:	f7fe fb28 	bl	8003744 <LL_ADC_IsEnabled>
 80050f4:	4604      	mov	r4, r0
 80050f6:	485a      	ldr	r0, [pc, #360]	@ (8005260 <HAL_ADC_ConfigChannel+0xf6c>)
 80050f8:	f7fe fb24 	bl	8003744 <LL_ADC_IsEnabled>
 80050fc:	4603      	mov	r3, r0
 80050fe:	4323      	orrs	r3, r4
 8005100:	2b00      	cmp	r3, #0
 8005102:	bf0c      	ite	eq
 8005104:	2301      	moveq	r3, #1
 8005106:	2300      	movne	r3, #0
 8005108:	b2db      	uxtb	r3, r3
 800510a:	e008      	b.n	800511e <HAL_ADC_ConfigChannel+0xe2a>
 800510c:	4855      	ldr	r0, [pc, #340]	@ (8005264 <HAL_ADC_ConfigChannel+0xf70>)
 800510e:	f7fe fb19 	bl	8003744 <LL_ADC_IsEnabled>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	bf0c      	ite	eq
 8005118:	2301      	moveq	r3, #1
 800511a:	2300      	movne	r3, #0
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d07d      	beq.n	800521e <HAL_ADC_ConfigChannel+0xf2a>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a50      	ldr	r2, [pc, #320]	@ (8005268 <HAL_ADC_ConfigChannel+0xf74>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d130      	bne.n	800518e <HAL_ADC_ConfigChannel+0xe9a>
 800512c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800512e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d12b      	bne.n	800518e <HAL_ADC_ConfigChannel+0xe9a>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a4a      	ldr	r2, [pc, #296]	@ (8005264 <HAL_ADC_ConfigChannel+0xf70>)
 800513c:	4293      	cmp	r3, r2
 800513e:	f040 8081 	bne.w	8005244 <HAL_ADC_ConfigChannel+0xf50>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a45      	ldr	r2, [pc, #276]	@ (800525c <HAL_ADC_ConfigChannel+0xf68>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d004      	beq.n	8005156 <HAL_ADC_ConfigChannel+0xe62>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a43      	ldr	r2, [pc, #268]	@ (8005260 <HAL_ADC_ConfigChannel+0xf6c>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d101      	bne.n	800515a <HAL_ADC_ConfigChannel+0xe66>
 8005156:	4a45      	ldr	r2, [pc, #276]	@ (800526c <HAL_ADC_ConfigChannel+0xf78>)
 8005158:	e000      	b.n	800515c <HAL_ADC_ConfigChannel+0xe68>
 800515a:	4a3f      	ldr	r2, [pc, #252]	@ (8005258 <HAL_ADC_ConfigChannel+0xf64>)
 800515c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800515e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005162:	4619      	mov	r1, r3
 8005164:	4610      	mov	r0, r2
 8005166:	f7fe f812 	bl	800318e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800516a:	4b41      	ldr	r3, [pc, #260]	@ (8005270 <HAL_ADC_ConfigChannel+0xf7c>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	099b      	lsrs	r3, r3, #6
 8005170:	4a40      	ldr	r2, [pc, #256]	@ (8005274 <HAL_ADC_ConfigChannel+0xf80>)
 8005172:	fba2 2303 	umull	r2, r3, r2, r3
 8005176:	099b      	lsrs	r3, r3, #6
 8005178:	3301      	adds	r3, #1
 800517a:	005b      	lsls	r3, r3, #1
 800517c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800517e:	e002      	b.n	8005186 <HAL_ADC_ConfigChannel+0xe92>
              {
                wait_loop_index--;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	3b01      	subs	r3, #1
 8005184:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d1f9      	bne.n	8005180 <HAL_ADC_ConfigChannel+0xe8c>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800518c:	e05a      	b.n	8005244 <HAL_ADC_ConfigChannel+0xf50>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a39      	ldr	r2, [pc, #228]	@ (8005278 <HAL_ADC_ConfigChannel+0xf84>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d11e      	bne.n	80051d6 <HAL_ADC_ConfigChannel+0xee2>
 8005198:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800519a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d119      	bne.n	80051d6 <HAL_ADC_ConfigChannel+0xee2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a2f      	ldr	r2, [pc, #188]	@ (8005264 <HAL_ADC_ConfigChannel+0xf70>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d14b      	bne.n	8005244 <HAL_ADC_ConfigChannel+0xf50>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a2a      	ldr	r2, [pc, #168]	@ (800525c <HAL_ADC_ConfigChannel+0xf68>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d004      	beq.n	80051c0 <HAL_ADC_ConfigChannel+0xecc>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a29      	ldr	r2, [pc, #164]	@ (8005260 <HAL_ADC_ConfigChannel+0xf6c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d101      	bne.n	80051c4 <HAL_ADC_ConfigChannel+0xed0>
 80051c0:	4a2a      	ldr	r2, [pc, #168]	@ (800526c <HAL_ADC_ConfigChannel+0xf78>)
 80051c2:	e000      	b.n	80051c6 <HAL_ADC_ConfigChannel+0xed2>
 80051c4:	4a24      	ldr	r2, [pc, #144]	@ (8005258 <HAL_ADC_ConfigChannel+0xf64>)
 80051c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80051c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051cc:	4619      	mov	r1, r3
 80051ce:	4610      	mov	r0, r2
 80051d0:	f7fd ffdd 	bl	800318e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80051d4:	e036      	b.n	8005244 <HAL_ADC_ConfigChannel+0xf50>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a28      	ldr	r2, [pc, #160]	@ (800527c <HAL_ADC_ConfigChannel+0xf88>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d131      	bne.n	8005244 <HAL_ADC_ConfigChannel+0xf50>
 80051e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80051e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d12c      	bne.n	8005244 <HAL_ADC_ConfigChannel+0xf50>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005264 <HAL_ADC_ConfigChannel+0xf70>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d127      	bne.n	8005244 <HAL_ADC_ConfigChannel+0xf50>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a18      	ldr	r2, [pc, #96]	@ (800525c <HAL_ADC_ConfigChannel+0xf68>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d004      	beq.n	8005208 <HAL_ADC_ConfigChannel+0xf14>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a17      	ldr	r2, [pc, #92]	@ (8005260 <HAL_ADC_ConfigChannel+0xf6c>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d101      	bne.n	800520c <HAL_ADC_ConfigChannel+0xf18>
 8005208:	4a18      	ldr	r2, [pc, #96]	@ (800526c <HAL_ADC_ConfigChannel+0xf78>)
 800520a:	e000      	b.n	800520e <HAL_ADC_ConfigChannel+0xf1a>
 800520c:	4a12      	ldr	r2, [pc, #72]	@ (8005258 <HAL_ADC_ConfigChannel+0xf64>)
 800520e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005210:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005214:	4619      	mov	r1, r3
 8005216:	4610      	mov	r0, r2
 8005218:	f7fd ffb9 	bl	800318e <LL_ADC_SetCommonPathInternalCh>
 800521c:	e012      	b.n	8005244 <HAL_ADC_ConfigChannel+0xf50>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005222:	f043 0220 	orr.w	r2, r3, #32
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8005230:	e008      	b.n	8005244 <HAL_ADC_ConfigChannel+0xf50>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005236:	f043 0220 	orr.w	r2, r3, #32
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800524c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8005250:	4618      	mov	r0, r3
 8005252:	3794      	adds	r7, #148	@ 0x94
 8005254:	46bd      	mov	sp, r7
 8005256:	bd90      	pop	{r4, r7, pc}
 8005258:	58026300 	.word	0x58026300
 800525c:	40022000 	.word	0x40022000
 8005260:	40022100 	.word	0x40022100
 8005264:	58026000 	.word	0x58026000
 8005268:	c7520000 	.word	0xc7520000
 800526c:	40022300 	.word	0x40022300
 8005270:	24000000 	.word	0x24000000
 8005274:	053e2d63 	.word	0x053e2d63
 8005278:	c3210000 	.word	0xc3210000
 800527c:	cb840000 	.word	0xcb840000

08005280 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4618      	mov	r0, r3
 800528e:	f7fe fa59 	bl	8003744 <LL_ADC_IsEnabled>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d16e      	bne.n	8005376 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689a      	ldr	r2, [r3, #8]
 800529e:	4b38      	ldr	r3, [pc, #224]	@ (8005380 <ADC_Enable+0x100>)
 80052a0:	4013      	ands	r3, r2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00d      	beq.n	80052c2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052aa:	f043 0210 	orr.w	r2, r3, #16
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80052b6:	f043 0201 	orr.w	r2, r3, #1
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e05a      	b.n	8005378 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4618      	mov	r0, r3
 80052c8:	f7fe fa14 	bl	80036f4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80052cc:	f7fd ff1c 	bl	8003108 <HAL_GetTick>
 80052d0:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a2b      	ldr	r2, [pc, #172]	@ (8005384 <ADC_Enable+0x104>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d004      	beq.n	80052e6 <ADC_Enable+0x66>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a29      	ldr	r2, [pc, #164]	@ (8005388 <ADC_Enable+0x108>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d101      	bne.n	80052ea <ADC_Enable+0x6a>
 80052e6:	4b29      	ldr	r3, [pc, #164]	@ (800538c <ADC_Enable+0x10c>)
 80052e8:	e000      	b.n	80052ec <ADC_Enable+0x6c>
 80052ea:	4b29      	ldr	r3, [pc, #164]	@ (8005390 <ADC_Enable+0x110>)
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7fe f9a5 	bl	800363c <LL_ADC_GetMultimode>
 80052f2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a23      	ldr	r2, [pc, #140]	@ (8005388 <ADC_Enable+0x108>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d002      	beq.n	8005304 <ADC_Enable+0x84>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	e000      	b.n	8005306 <ADC_Enable+0x86>
 8005304:	4b1f      	ldr	r3, [pc, #124]	@ (8005384 <ADC_Enable+0x104>)
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	6812      	ldr	r2, [r2, #0]
 800530a:	4293      	cmp	r3, r2
 800530c:	d02c      	beq.n	8005368 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d130      	bne.n	8005376 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005314:	e028      	b.n	8005368 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4618      	mov	r0, r3
 800531c:	f7fe fa12 	bl	8003744 <LL_ADC_IsEnabled>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d104      	bne.n	8005330 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f7fe f9e2 	bl	80036f4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005330:	f7fd feea 	bl	8003108 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	2b02      	cmp	r3, #2
 800533c:	d914      	bls.n	8005368 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b01      	cmp	r3, #1
 800534a:	d00d      	beq.n	8005368 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005350:	f043 0210 	orr.w	r2, r3, #16
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800535c:	f043 0201 	orr.w	r2, r3, #1
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e007      	b.n	8005378 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b01      	cmp	r3, #1
 8005374:	d1cf      	bne.n	8005316 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3710      	adds	r7, #16
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}
 8005380:	8000003f 	.word	0x8000003f
 8005384:	40022000 	.word	0x40022000
 8005388:	40022100 	.word	0x40022100
 800538c:	40022300 	.word	0x40022300
 8005390:	58026300 	.word	0x58026300

08005394 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4618      	mov	r0, r3
 80053a2:	f7fe f9e2 	bl	800376a <LL_ADC_IsDisableOngoing>
 80053a6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4618      	mov	r0, r3
 80053ae:	f7fe f9c9 	bl	8003744 <LL_ADC_IsEnabled>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d047      	beq.n	8005448 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d144      	bne.n	8005448 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f003 030d 	and.w	r3, r3, #13
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d10c      	bne.n	80053e6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7fe f9a3 	bl	800371c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2203      	movs	r2, #3
 80053dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80053de:	f7fd fe93 	bl	8003108 <HAL_GetTick>
 80053e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80053e4:	e029      	b.n	800543a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053ea:	f043 0210 	orr.w	r2, r3, #16
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053f6:	f043 0201 	orr.w	r2, r3, #1
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e023      	b.n	800544a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005402:	f7fd fe81 	bl	8003108 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	2b02      	cmp	r3, #2
 800540e:	d914      	bls.n	800543a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f003 0301 	and.w	r3, r3, #1
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00d      	beq.n	800543a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005422:	f043 0210 	orr.w	r2, r3, #16
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800542e:	f043 0201 	orr.w	r2, r3, #1
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e007      	b.n	800544a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f003 0301 	and.w	r3, r3, #1
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1dc      	bne.n	8005402 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	b084      	sub	sp, #16
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800545e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005464:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005468:	2b00      	cmp	r3, #0
 800546a:	d14b      	bne.n	8005504 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005470:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0308 	and.w	r3, r3, #8
 8005482:	2b00      	cmp	r3, #0
 8005484:	d021      	beq.n	80054ca <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f7fd ffee 	bl	800346c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d032      	beq.n	80054fc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d12b      	bne.n	80054fc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d11f      	bne.n	80054fc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054c0:	f043 0201 	orr.w	r2, r3, #1
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	661a      	str	r2, [r3, #96]	@ 0x60
 80054c8:	e018      	b.n	80054fc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	f003 0303 	and.w	r3, r3, #3
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d111      	bne.n	80054fc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d105      	bne.n	80054fc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054f4:	f043 0201 	orr.w	r2, r3, #1
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80054fc:	68f8      	ldr	r0, [r7, #12]
 80054fe:	f7fc f9f9 	bl	80018f4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005502:	e00e      	b.n	8005522 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005508:	f003 0310 	and.w	r3, r3, #16
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005510:	68f8      	ldr	r0, [r7, #12]
 8005512:	f7fe fee5 	bl	80042e0 <HAL_ADC_ErrorCallback>
}
 8005516:	e004      	b.n	8005522 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800551c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	4798      	blx	r3
}
 8005522:	bf00      	nop
 8005524:	3710      	adds	r7, #16
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}

0800552a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800552a:	b580      	push	{r7, lr}
 800552c:	b084      	sub	sp, #16
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005536:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f7fe fec7 	bl	80042cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800553e:	bf00      	nop
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b084      	sub	sp, #16
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005552:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005558:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005564:	f043 0204 	orr.w	r2, r3, #4
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f7fe feb7 	bl	80042e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005572:	bf00      	nop
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
	...

0800557c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a6c      	ldr	r2, [pc, #432]	@ (800573c <ADC_ConfigureBoostMode+0x1c0>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d004      	beq.n	8005598 <ADC_ConfigureBoostMode+0x1c>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a6b      	ldr	r2, [pc, #428]	@ (8005740 <ADC_ConfigureBoostMode+0x1c4>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d109      	bne.n	80055ac <ADC_ConfigureBoostMode+0x30>
 8005598:	4b6a      	ldr	r3, [pc, #424]	@ (8005744 <ADC_ConfigureBoostMode+0x1c8>)
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	bf14      	ite	ne
 80055a4:	2301      	movne	r3, #1
 80055a6:	2300      	moveq	r3, #0
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	e008      	b.n	80055be <ADC_ConfigureBoostMode+0x42>
 80055ac:	4b66      	ldr	r3, [pc, #408]	@ (8005748 <ADC_ConfigureBoostMode+0x1cc>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	bf14      	ite	ne
 80055b8:	2301      	movne	r3, #1
 80055ba:	2300      	moveq	r3, #0
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d01c      	beq.n	80055fc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80055c2:	f007 fad5 	bl	800cb70 <HAL_RCC_GetHCLKFreq>
 80055c6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80055d0:	d010      	beq.n	80055f4 <ADC_ConfigureBoostMode+0x78>
 80055d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80055d6:	d873      	bhi.n	80056c0 <ADC_ConfigureBoostMode+0x144>
 80055d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055dc:	d002      	beq.n	80055e4 <ADC_ConfigureBoostMode+0x68>
 80055de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055e2:	d16d      	bne.n	80056c0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	0c1b      	lsrs	r3, r3, #16
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f0:	60fb      	str	r3, [r7, #12]
        break;
 80055f2:	e068      	b.n	80056c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	089b      	lsrs	r3, r3, #2
 80055f8:	60fb      	str	r3, [r7, #12]
        break;
 80055fa:	e064      	b.n	80056c6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80055fc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8005600:	f04f 0100 	mov.w	r1, #0
 8005604:	f008 ffc2 	bl	800e58c <HAL_RCCEx_GetPeriphCLKFreq>
 8005608:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005612:	d051      	beq.n	80056b8 <ADC_ConfigureBoostMode+0x13c>
 8005614:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005618:	d854      	bhi.n	80056c4 <ADC_ConfigureBoostMode+0x148>
 800561a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800561e:	d047      	beq.n	80056b0 <ADC_ConfigureBoostMode+0x134>
 8005620:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005624:	d84e      	bhi.n	80056c4 <ADC_ConfigureBoostMode+0x148>
 8005626:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800562a:	d03d      	beq.n	80056a8 <ADC_ConfigureBoostMode+0x12c>
 800562c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005630:	d848      	bhi.n	80056c4 <ADC_ConfigureBoostMode+0x148>
 8005632:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005636:	d033      	beq.n	80056a0 <ADC_ConfigureBoostMode+0x124>
 8005638:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800563c:	d842      	bhi.n	80056c4 <ADC_ConfigureBoostMode+0x148>
 800563e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005642:	d029      	beq.n	8005698 <ADC_ConfigureBoostMode+0x11c>
 8005644:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005648:	d83c      	bhi.n	80056c4 <ADC_ConfigureBoostMode+0x148>
 800564a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800564e:	d01a      	beq.n	8005686 <ADC_ConfigureBoostMode+0x10a>
 8005650:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005654:	d836      	bhi.n	80056c4 <ADC_ConfigureBoostMode+0x148>
 8005656:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800565a:	d014      	beq.n	8005686 <ADC_ConfigureBoostMode+0x10a>
 800565c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005660:	d830      	bhi.n	80056c4 <ADC_ConfigureBoostMode+0x148>
 8005662:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005666:	d00e      	beq.n	8005686 <ADC_ConfigureBoostMode+0x10a>
 8005668:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800566c:	d82a      	bhi.n	80056c4 <ADC_ConfigureBoostMode+0x148>
 800566e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005672:	d008      	beq.n	8005686 <ADC_ConfigureBoostMode+0x10a>
 8005674:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005678:	d824      	bhi.n	80056c4 <ADC_ConfigureBoostMode+0x148>
 800567a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800567e:	d002      	beq.n	8005686 <ADC_ConfigureBoostMode+0x10a>
 8005680:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005684:	d11e      	bne.n	80056c4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	0c9b      	lsrs	r3, r3, #18
 800568c:	005b      	lsls	r3, r3, #1
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	fbb2 f3f3 	udiv	r3, r2, r3
 8005694:	60fb      	str	r3, [r7, #12]
        break;
 8005696:	e016      	b.n	80056c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	091b      	lsrs	r3, r3, #4
 800569c:	60fb      	str	r3, [r7, #12]
        break;
 800569e:	e012      	b.n	80056c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	095b      	lsrs	r3, r3, #5
 80056a4:	60fb      	str	r3, [r7, #12]
        break;
 80056a6:	e00e      	b.n	80056c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	099b      	lsrs	r3, r3, #6
 80056ac:	60fb      	str	r3, [r7, #12]
        break;
 80056ae:	e00a      	b.n	80056c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	09db      	lsrs	r3, r3, #7
 80056b4:	60fb      	str	r3, [r7, #12]
        break;
 80056b6:	e006      	b.n	80056c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	0a1b      	lsrs	r3, r3, #8
 80056bc:	60fb      	str	r3, [r7, #12]
        break;
 80056be:	e002      	b.n	80056c6 <ADC_ConfigureBoostMode+0x14a>
        break;
 80056c0:	bf00      	nop
 80056c2:	e000      	b.n	80056c6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80056c4:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	085b      	lsrs	r3, r3, #1
 80056ca:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	4a1f      	ldr	r2, [pc, #124]	@ (800574c <ADC_ConfigureBoostMode+0x1d0>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d808      	bhi.n	80056e6 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689a      	ldr	r2, [r3, #8]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80056e2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80056e4:	e025      	b.n	8005732 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	4a19      	ldr	r2, [pc, #100]	@ (8005750 <ADC_ConfigureBoostMode+0x1d4>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d80a      	bhi.n	8005704 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005700:	609a      	str	r2, [r3, #8]
}
 8005702:	e016      	b.n	8005732 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	4a13      	ldr	r2, [pc, #76]	@ (8005754 <ADC_ConfigureBoostMode+0x1d8>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d80a      	bhi.n	8005722 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800571e:	609a      	str	r2, [r3, #8]
}
 8005720:	e007      	b.n	8005732 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005730:	609a      	str	r2, [r3, #8]
}
 8005732:	bf00      	nop
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	40022000 	.word	0x40022000
 8005740:	40022100 	.word	0x40022100
 8005744:	40022300 	.word	0x40022300
 8005748:	58026300 	.word	0x58026300
 800574c:	005f5e10 	.word	0x005f5e10
 8005750:	00bebc20 	.word	0x00bebc20
 8005754:	017d7840 	.word	0x017d7840

08005758 <LL_ADC_SetCalibrationLinearFactor>:
{
 8005758:	b480      	push	{r7}
 800575a:	b087      	sub	sp, #28
 800575c:	af00      	add	r7, sp, #0
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC3)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4a15      	ldr	r2, [pc, #84]	@ (80057bc <LL_ADC_SetCalibrationLinearFactor+0x64>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d020      	beq.n	80057ae <LL_ADC_SetCalibrationLinearFactor+0x56>
    uint32_t timeout_cpu_cycles = ADC_LINEARITY_BIT_TOGGLE_TIMEOUT;
 800576c:	4b14      	ldr	r3, [pc, #80]	@ (80057c0 <LL_ADC_SetCalibrationLinearFactor+0x68>)
 800576e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(ADCx->CALFACT2_RES14, ADC_CALFACT2_LINCALFACT, CalibrationFactor);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005776:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	431a      	orrs	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    MODIFY_REG(ADCx->CR, ADC_CR_ADCALLIN, LinearityWord);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	431a      	orrs	r2, r3
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	609a      	str	r2, [r3, #8]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 8005794:	e002      	b.n	800579c <LL_ADC_SetCalibrationLinearFactor+0x44>
      timeout_cpu_cycles--;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	3b01      	subs	r3, #1
 800579a:	617b      	str	r3, [r7, #20]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	689a      	ldr	r2, [r3, #8]
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	4013      	ands	r3, r2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d102      	bne.n	80057ae <LL_ADC_SetCalibrationLinearFactor+0x56>
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1f3      	bne.n	8005796 <LL_ADC_SetCalibrationLinearFactor+0x3e>
}
 80057ae:	bf00      	nop
 80057b0:	371c      	adds	r7, #28
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	58026000 	.word	0x58026000
 80057c0:	00080070 	.word	0x00080070

080057c4 <LL_ADC_IsEnabled>:
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 0301 	and.w	r3, r3, #1
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d101      	bne.n	80057dc <LL_ADC_IsEnabled+0x18>
 80057d8:	2301      	movs	r3, #1
 80057da:	e000      	b.n	80057de <LL_ADC_IsEnabled+0x1a>
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	370c      	adds	r7, #12
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
	...

080057ec <LL_ADC_StartCalibration>:
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	4b09      	ldr	r3, [pc, #36]	@ (8005824 <LL_ADC_StartCalibration+0x38>)
 80057fe:	4013      	ands	r3, r2
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800580c:	430a      	orrs	r2, r1
 800580e:	4313      	orrs	r3, r2
 8005810:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	609a      	str	r2, [r3, #8]
}
 8005818:	bf00      	nop
 800581a:	3714      	adds	r7, #20
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr
 8005824:	3ffeffc0 	.word	0x3ffeffc0

08005828 <LL_ADC_IsCalibrationOnGoing>:
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005838:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800583c:	d101      	bne.n	8005842 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800583e:	2301      	movs	r3, #1
 8005840:	e000      	b.n	8005844 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <LL_ADC_REG_StartConversion>:
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	689a      	ldr	r2, [r3, #8]
 800585c:	4b05      	ldr	r3, [pc, #20]	@ (8005874 <LL_ADC_REG_StartConversion+0x24>)
 800585e:	4013      	ands	r3, r2
 8005860:	f043 0204 	orr.w	r2, r3, #4
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	609a      	str	r2, [r3, #8]
}
 8005868:	bf00      	nop
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	7fffffc0 	.word	0x7fffffc0

08005878 <LL_ADC_REG_StopConversion>:
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689a      	ldr	r2, [r3, #8]
 8005884:	4b05      	ldr	r3, [pc, #20]	@ (800589c <LL_ADC_REG_StopConversion+0x24>)
 8005886:	4013      	ands	r3, r2
 8005888:	f043 0210 	orr.w	r2, r3, #16
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	609a      	str	r2, [r3, #8]
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr
 800589c:	7fffffc0 	.word	0x7fffffc0

080058a0 <LL_ADC_REG_IsConversionOngoing>:
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f003 0304 	and.w	r3, r3, #4
 80058b0:	2b04      	cmp	r3, #4
 80058b2:	d101      	bne.n	80058b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80058b4:	2301      	movs	r3, #1
 80058b6:	e000      	b.n	80058ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
	...

080058c8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80058d4:	2300      	movs	r3, #0
 80058d6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a3a      	ldr	r2, [pc, #232]	@ (80059c8 <HAL_ADCEx_Calibration_Start+0x100>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d00d      	beq.n	80058fe <HAL_ADCEx_Calibration_Start+0x36>
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a39      	ldr	r2, [pc, #228]	@ (80059cc <HAL_ADCEx_Calibration_Start+0x104>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d008      	beq.n	80058fe <HAL_ADCEx_Calibration_Start+0x36>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a37      	ldr	r2, [pc, #220]	@ (80059d0 <HAL_ADCEx_Calibration_Start+0x108>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d003      	beq.n	80058fe <HAL_ADCEx_Calibration_Start+0x36>
 80058f6:	2184      	movs	r1, #132	@ 0x84
 80058f8:	4836      	ldr	r0, [pc, #216]	@ (80059d4 <HAL_ADCEx_Calibration_Start+0x10c>)
 80058fa:	f7fc f9fd 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005904:	4293      	cmp	r3, r2
 8005906:	d007      	beq.n	8005918 <HAL_ADCEx_Calibration_Start+0x50>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a33      	ldr	r2, [pc, #204]	@ (80059d8 <HAL_ADCEx_Calibration_Start+0x110>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d003      	beq.n	8005918 <HAL_ADCEx_Calibration_Start+0x50>
 8005910:	2185      	movs	r1, #133	@ 0x85
 8005912:	4830      	ldr	r0, [pc, #192]	@ (80059d4 <HAL_ADCEx_Calibration_Start+0x10c>)
 8005914:	f7fc f9f0 	bl	8001cf8 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hadc);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800591e:	2b01      	cmp	r3, #1
 8005920:	d101      	bne.n	8005926 <HAL_ADCEx_Calibration_Start+0x5e>
 8005922:	2302      	movs	r3, #2
 8005924:	e04c      	b.n	80059c0 <HAL_ADCEx_Calibration_Start+0xf8>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f7ff fd30 	bl	8005394 <ADC_Disable>
 8005934:	4603      	mov	r3, r0
 8005936:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005938:	7dfb      	ldrb	r3, [r7, #23]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d135      	bne.n	80059aa <HAL_ADCEx_Calibration_Start+0xe2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005942:	4b26      	ldr	r3, [pc, #152]	@ (80059dc <HAL_ADCEx_Calibration_Start+0x114>)
 8005944:	4013      	ands	r3, r2
 8005946:	f043 0202 	orr.w	r2, r3, #2
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	68b9      	ldr	r1, [r7, #8]
 8005956:	4618      	mov	r0, r3
 8005958:	f7ff ff48 	bl	80057ec <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800595c:	e014      	b.n	8005988 <HAL_ADCEx_Calibration_Start+0xc0>
    {
      wait_loop_index++;
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	3301      	adds	r3, #1
 8005962:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	4a1e      	ldr	r2, [pc, #120]	@ (80059e0 <HAL_ADCEx_Calibration_Start+0x118>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d30d      	bcc.n	8005988 <HAL_ADCEx_Calibration_Start+0xc0>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005970:	f023 0312 	bic.w	r3, r3, #18
 8005974:	f043 0210 	orr.w	r2, r3, #16
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e01b      	b.n	80059c0 <HAL_ADCEx_Calibration_Start+0xf8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4618      	mov	r0, r3
 800598e:	f7ff ff4b 	bl	8005828 <LL_ADC_IsCalibrationOnGoing>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d1e2      	bne.n	800595e <HAL_ADCEx_Calibration_Start+0x96>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800599c:	f023 0303 	bic.w	r3, r3, #3
 80059a0:	f043 0201 	orr.w	r2, r3, #1
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	661a      	str	r2, [r3, #96]	@ 0x60
 80059a8:	e005      	b.n	80059b6 <HAL_ADCEx_Calibration_Start+0xee>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ae:	f043 0210 	orr.w	r2, r3, #16
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80059be:	7dfb      	ldrb	r3, [r7, #23]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3718      	adds	r7, #24
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	40022000 	.word	0x40022000
 80059cc:	40022100 	.word	0x40022100
 80059d0:	58026000 	.word	0x58026000
 80059d4:	08017040 	.word	0x08017040
 80059d8:	47ff0000 	.word	0x47ff0000
 80059dc:	ffffeefd 	.word	0xffffeefd
 80059e0:	25c3f800 	.word	0x25c3f800

080059e4 <HAL_ADCEx_LinearCalibration_SetValue>:
  * @param  hadc ADC handle
  * @param  LinearCalib_Buffer: Linear calibration factor
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t *LinearCalib_Buffer)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t cnt;
  __IO uint32_t wait_loop_index = 0;
 80059ee:	2300      	movs	r3, #0
 80059f0:	60fb      	str	r3, [r7, #12]
  uint32_t temp_REG_IsConversionOngoing = 0UL;
 80059f2:	2300      	movs	r3, #0
 80059f4:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a60      	ldr	r2, [pc, #384]	@ (8005b7c <HAL_ADCEx_LinearCalibration_SetValue+0x198>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d00e      	beq.n	8005a1e <HAL_ADCEx_LinearCalibration_SetValue+0x3a>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a5e      	ldr	r2, [pc, #376]	@ (8005b80 <HAL_ADCEx_LinearCalibration_SetValue+0x19c>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d009      	beq.n	8005a1e <HAL_ADCEx_LinearCalibration_SetValue+0x3a>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a5d      	ldr	r2, [pc, #372]	@ (8005b84 <HAL_ADCEx_LinearCalibration_SetValue+0x1a0>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d004      	beq.n	8005a1e <HAL_ADCEx_LinearCalibration_SetValue+0x3a>
 8005a14:	f240 114d 	movw	r1, #333	@ 0x14d
 8005a18:	485b      	ldr	r0, [pc, #364]	@ (8005b88 <HAL_ADCEx_LinearCalibration_SetValue+0x1a4>)
 8005a1a:	f7fc f96d 	bl	8001cf8 <assert_failed>

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  /*  Exit deep power down mode if still in that state                        */
  if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_DEEPPWD))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a2c:	d107      	bne.n	8005a3e <HAL_ADCEx_LinearCalibration_SetValue+0x5a>
  {
    /* Exit deep power down mode */
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689a      	ldr	r2, [r3, #8]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8005a3c:	609a      	str	r2, [r3, #8]
       be relaunched or a previously saved calibration factor
       re-applied once the ADC voltage regulator is enabled */
  }


  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d117      	bne.n	8005a7c <HAL_ADCEx_LinearCalibration_SetValue+0x98>
  {
    /* Enable ADC internal voltage regulator                                  */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	689a      	ldr	r2, [r3, #8]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005a5a:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time                                       */
    /* Wait loop initialization and execution                                 */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = ((ADC_STAB_DELAY_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a5c:	4b4b      	ldr	r3, [pc, #300]	@ (8005b8c <HAL_ADCEx_LinearCalibration_SetValue+0x1a8>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	099b      	lsrs	r3, r3, #6
 8005a62:	4a4b      	ldr	r2, [pc, #300]	@ (8005b90 <HAL_ADCEx_LinearCalibration_SetValue+0x1ac>)
 8005a64:	fba2 2303 	umull	r2, r3, r2, r3
 8005a68:	099b      	lsrs	r3, r3, #6
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005a6e:	e002      	b.n	8005a76 <HAL_ADCEx_LinearCalibration_SetValue+0x92>
    {
      wait_loop_index--;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	3b01      	subs	r3, #1
 8005a74:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1f9      	bne.n	8005a70 <HAL_ADCEx_LinearCalibration_SetValue+0x8c>


  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10d      	bne.n	8005aa6 <HAL_ADCEx_LinearCalibration_SetValue+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a8e:	f043 0210 	orr.w	r2, r3, #16
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a9a:	f043 0201 	orr.w	r2, r3, #1
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	665a      	str	r2, [r3, #100]	@ 0x64

    return  HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e065      	b.n	8005b72 <HAL_ADCEx_LinearCalibration_SetValue+0x18e>
  }
  /* Enable the ADC peripheral */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) /* Enable the ADC if it is disabled */
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7ff fe8a 	bl	80057c4 <LL_ADC_IsEnabled>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d128      	bne.n	8005b08 <HAL_ADCEx_LinearCalibration_SetValue+0x124>
  {
    if (ADC_Enable(hadc) != HAL_OK)
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f7ff fbe2 	bl	8005280 <ADC_Enable>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <HAL_ADCEx_LinearCalibration_SetValue+0xe2>
    {
      return  HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e055      	b.n	8005b72 <HAL_ADCEx_LinearCalibration_SetValue+0x18e>
    }
    else
    {
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8005ac6:	2306      	movs	r3, #6
 8005ac8:	617b      	str	r3, [r7, #20]
 8005aca:	e016      	b.n	8005afa <HAL_ADCEx_LinearCalibration_SetValue+0x116>
      {
        LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6818      	ldr	r0, [r3, #0]
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f1c3 0306 	rsb	r3, r3, #6
 8005ad6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005ada:	fa22 f103 	lsr.w	r1, r2, r3
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005ae4:	4413      	add	r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	683a      	ldr	r2, [r7, #0]
 8005aea:	4413      	add	r3, r2
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	461a      	mov	r2, r3
 8005af0:	f7ff fe32 	bl	8005758 <LL_ADC_SetCalibrationLinearFactor>
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	3b01      	subs	r3, #1
 8005af8:	617b      	str	r3, [r7, #20]
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e5      	bne.n	8005acc <HAL_ADCEx_LinearCalibration_SetValue+0xe8>
      }
      (void)ADC_Disable(hadc);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f7ff fc47 	bl	8005394 <ADC_Disable>
 8005b06:	e033      	b.n	8005b70 <HAL_ADCEx_LinearCalibration_SetValue+0x18c>
    }
  }
  else  /* ADC is already enabled, so no need to enable it but need to stop conversion */
  {
    if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f7ff fec7 	bl	80058a0 <LL_ADC_REG_IsConversionOngoing>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d006      	beq.n	8005b26 <HAL_ADCEx_LinearCalibration_SetValue+0x142>
    {
      LL_ADC_REG_StopConversion(hadc->Instance);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7ff feab 	bl	8005878 <LL_ADC_REG_StopConversion>
      temp_REG_IsConversionOngoing = 1UL;
 8005b22:	2301      	movs	r3, #1
 8005b24:	613b      	str	r3, [r7, #16]
    }
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8005b26:	2306      	movs	r3, #6
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	e016      	b.n	8005b5a <HAL_ADCEx_LinearCalibration_SetValue+0x176>
    {
      LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6818      	ldr	r0, [r3, #0]
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	f1c3 0306 	rsb	r3, r3, #6
 8005b36:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005b3a:	fa22 f103 	lsr.w	r1, r2, r3
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005b44:	4413      	add	r3, r2
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	683a      	ldr	r2, [r7, #0]
 8005b4a:	4413      	add	r3, r2
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	461a      	mov	r2, r3
 8005b50:	f7ff fe02 	bl	8005758 <LL_ADC_SetCalibrationLinearFactor>
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	3b01      	subs	r3, #1
 8005b58:	617b      	str	r3, [r7, #20]
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1e5      	bne.n	8005b2c <HAL_ADCEx_LinearCalibration_SetValue+0x148>
    }
    if (temp_REG_IsConversionOngoing != 0UL)
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d004      	beq.n	8005b70 <HAL_ADCEx_LinearCalibration_SetValue+0x18c>
    {
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f7ff fe70 	bl	8005850 <LL_ADC_REG_StartConversion>
    }
  }
  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3718      	adds	r7, #24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	40022000 	.word	0x40022000
 8005b80:	40022100 	.word	0x40022100
 8005b84:	58026000 	.word	0x58026000
 8005b88:	08017040 	.word	0x08017040
 8005b8c:	24000000 	.word	0x24000000
 8005b90:	053e2d63 	.word	0x053e2d63

08005b94 <HAL_ADCEx_LinearCalibration_FactorLoad>:
  * @brief  Load the calibration factor from engi bytes
  * @param  hadc ADC handle
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_FactorLoad(ADC_HandleTypeDef *hadc)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b08c      	sub	sp, #48	@ 0x30
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Linearity calibration is retrieved from engi bytes
     read values from registers and put them to the CALFACT2 register */
  /* If needed linearity calibration can be done in runtime using
     LL_ADC_GetCalibrationLinearFactor()                             */
  if (hadc->Instance == ADC1)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8005c18 <HAL_ADCEx_LinearCalibration_FactorLoad+0x84>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d102      	bne.n	8005bb2 <HAL_ADCEx_LinearCalibration_FactorLoad+0x1e>
  {
    FactorOffset = 0UL;
 8005bac:	2300      	movs	r3, #0
 8005bae:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bb0:	e009      	b.n	8005bc6 <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else if (hadc->Instance == ADC2)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a19      	ldr	r2, [pc, #100]	@ (8005c1c <HAL_ADCEx_LinearCalibration_FactorLoad+0x88>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d102      	bne.n	8005bc2 <HAL_ADCEx_LinearCalibration_FactorLoad+0x2e>
  {
    FactorOffset = 8UL;
 8005bbc:	2308      	movs	r3, #8
 8005bbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bc0:	e001      	b.n	8005bc6 <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else   /*Case ADC3*/
  {
    FactorOffset = 16UL;
 8005bc2:	2310      	movs	r3, #16
 8005bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bca:	e00f      	b.n	8005bec <HAL_ADCEx_LinearCalibration_FactorLoad+0x58>
  {
    LinearCalib_Buffer[cnt] = *(uint32_t *)(ADC_LINEAR_CALIB_REG_1_ADDR + FactorOffset + cnt);
 8005bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd0:	4413      	add	r3, r2
 8005bd2:	009a      	lsls	r2, r3, #2
 8005bd4:	4b12      	ldr	r3, [pc, #72]	@ (8005c20 <HAL_ADCEx_LinearCalibration_FactorLoad+0x8c>)
 8005bd6:	4413      	add	r3, r2
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	3330      	adds	r3, #48	@ 0x30
 8005be0:	443b      	add	r3, r7
 8005be2:	f843 2c24 	str.w	r2, [r3, #-36]
  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 8005be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be8:	3301      	adds	r3, #1
 8005bea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bee:	2b05      	cmp	r3, #5
 8005bf0:	d9ec      	bls.n	8005bcc <HAL_ADCEx_LinearCalibration_FactorLoad+0x38>
  }
  if (HAL_ADCEx_LinearCalibration_SetValue(hadc, (uint32_t *)LinearCalib_Buffer) != HAL_OK)
 8005bf2:	f107 030c 	add.w	r3, r7, #12
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f7ff fef3 	bl	80059e4 <HAL_ADCEx_LinearCalibration_SetValue>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d002      	beq.n	8005c0a <HAL_ADCEx_LinearCalibration_FactorLoad+0x76>
  {
    tmp_hal_status = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return tmp_hal_status;
 8005c0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3730      	adds	r7, #48	@ 0x30
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	40022000 	.word	0x40022000
 8005c1c:	40022100 	.word	0x40022100
 8005c20:	1ff1ec00 	.word	0x1ff1ec00

08005c24 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005c24:	b590      	push	{r4, r7, lr}
 8005c26:	b0a3      	sub	sp, #140	@ 0x8c
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef  tmphadcSlave;
  uint32_t tmphadcSlave_conversion_on_going;

  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a8d      	ldr	r2, [pc, #564]	@ (8005e70 <HAL_ADCEx_MultiModeConfigChannel+0x24c>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d004      	beq.n	8005c48 <HAL_ADCEx_MultiModeConfigChannel+0x24>
 8005c3e:	f640 1162 	movw	r1, #2402	@ 0x962
 8005c42:	488c      	ldr	r0, [pc, #560]	@ (8005e74 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 8005c44:	f7fc f858 	bl	8001cf8 <assert_failed>
  assert_param(IS_ADC_MULTIMODE(multimode->Mode));
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d020      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d01c      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d018      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b03      	cmp	r3, #3
 8005c66:	d014      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2b05      	cmp	r3, #5
 8005c6e:	d010      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b06      	cmp	r3, #6
 8005c76:	d00c      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2b07      	cmp	r3, #7
 8005c7e:	d008      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2b09      	cmp	r3, #9
 8005c86:	d004      	beq.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005c88:	f640 1163 	movw	r1, #2403	@ 0x963
 8005c8c:	4879      	ldr	r0, [pc, #484]	@ (8005e74 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 8005c8e:	f7fc f833 	bl	8001cf8 <assert_failed>
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d043      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
  {
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00e      	beq.n	8005cc0 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005caa:	d009      	beq.n	8005cc0 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005cb4:	d004      	beq.n	8005cc0 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8005cb6:	f640 1166 	movw	r1, #2406	@ 0x966
 8005cba:	486e      	ldr	r0, [pc, #440]	@ (8005e74 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 8005cbc:	f7fc f81c 	bl	8001cf8 <assert_failed>
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d02c      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cd0:	d027      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cda:	d022      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ce4:	d01d      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cee:	d018      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005cf8:	d013      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d02:	d00e      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d0c:	d009      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d16:	d004      	beq.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8005d18:	f640 1167 	movw	r1, #2407	@ 0x967
 8005d1c:	4855      	ldr	r0, [pc, #340]	@ (8005e74 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 8005d1e:	f7fb ffeb 	bl	8001cf8 <assert_failed>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e0d0      	b.n	8005ed2 <HAL_ADCEx_MultiModeConfigChannel+0x2ae>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a4a      	ldr	r2, [pc, #296]	@ (8005e70 <HAL_ADCEx_MultiModeConfigChannel+0x24c>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d102      	bne.n	8005d50 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
 8005d4a:	4b4b      	ldr	r3, [pc, #300]	@ (8005e78 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	e001      	b.n	8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x130>
 8005d50:	2300      	movs	r3, #0
 8005d52:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10b      	bne.n	8005d72 <HAL_ADCEx_MultiModeConfigChannel+0x14e>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d5e:	f043 0220 	orr.w	r2, r3, #32
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e0af      	b.n	8005ed2 <HAL_ADCEx_MultiModeConfigChannel+0x2ae>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7ff fd93 	bl	80058a0 <LL_ADC_REG_IsConversionOngoing>
 8005d7a:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff fd8c 	bl	80058a0 <LL_ADC_REG_IsConversionOngoing>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	f040 8090 	bne.w	8005eb0 <HAL_ADCEx_MultiModeConfigChannel+0x28c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005d90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f040 808b 	bne.w	8005eb0 <HAL_ADCEx_MultiModeConfigChannel+0x28c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a34      	ldr	r2, [pc, #208]	@ (8005e70 <HAL_ADCEx_MultiModeConfigChannel+0x24c>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d004      	beq.n	8005dae <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a33      	ldr	r2, [pc, #204]	@ (8005e78 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d101      	bne.n	8005db2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
 8005dae:	4b33      	ldr	r3, [pc, #204]	@ (8005e7c <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 8005db0:	e000      	b.n	8005db4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005db2:	4b33      	ldr	r3, [pc, #204]	@ (8005e80 <HAL_ADCEx_MultiModeConfigChannel+0x25c>)
 8005db4:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d039      	beq.n	8005e32 <HAL_ADCEx_MultiModeConfigChannel+0x20e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005dbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005dce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a26      	ldr	r2, [pc, #152]	@ (8005e70 <HAL_ADCEx_MultiModeConfigChannel+0x24c>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d004      	beq.n	8005de4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a26      	ldr	r2, [pc, #152]	@ (8005e78 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d10e      	bne.n	8005e02 <HAL_ADCEx_MultiModeConfigChannel+0x1de>
 8005de4:	4822      	ldr	r0, [pc, #136]	@ (8005e70 <HAL_ADCEx_MultiModeConfigChannel+0x24c>)
 8005de6:	f7ff fced 	bl	80057c4 <LL_ADC_IsEnabled>
 8005dea:	4604      	mov	r4, r0
 8005dec:	4822      	ldr	r0, [pc, #136]	@ (8005e78 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8005dee:	f7ff fce9 	bl	80057c4 <LL_ADC_IsEnabled>
 8005df2:	4603      	mov	r3, r0
 8005df4:	4323      	orrs	r3, r4
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	bf0c      	ite	eq
 8005dfa:	2301      	moveq	r3, #1
 8005dfc:	2300      	movne	r3, #0
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	e008      	b.n	8005e14 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>
 8005e02:	4820      	ldr	r0, [pc, #128]	@ (8005e84 <HAL_ADCEx_MultiModeConfigChannel+0x260>)
 8005e04:	f7ff fcde 	bl	80057c4 <LL_ADC_IsEnabled>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	bf0c      	ite	eq
 8005e0e:	2301      	moveq	r3, #1
 8005e10:	2300      	movne	r3, #0
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d055      	beq.n	8005ec4 <HAL_ADCEx_MultiModeConfigChannel+0x2a0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005e18:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005e1a:	689a      	ldr	r2, [r3, #8]
 8005e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8005e88 <HAL_ADCEx_MultiModeConfigChannel+0x264>)
 8005e1e:	4013      	ands	r3, r2
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	6811      	ldr	r1, [r2, #0]
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	6892      	ldr	r2, [r2, #8]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005e2e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005e30:	e048      	b.n	8005ec4 <HAL_ADCEx_MultiModeConfigChannel+0x2a0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005e32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005e3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005e3c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a0b      	ldr	r2, [pc, #44]	@ (8005e70 <HAL_ADCEx_MultiModeConfigChannel+0x24c>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d004      	beq.n	8005e52 <HAL_ADCEx_MultiModeConfigChannel+0x22e>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a0a      	ldr	r2, [pc, #40]	@ (8005e78 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d11c      	bne.n	8005e8c <HAL_ADCEx_MultiModeConfigChannel+0x268>
 8005e52:	4807      	ldr	r0, [pc, #28]	@ (8005e70 <HAL_ADCEx_MultiModeConfigChannel+0x24c>)
 8005e54:	f7ff fcb6 	bl	80057c4 <LL_ADC_IsEnabled>
 8005e58:	4604      	mov	r4, r0
 8005e5a:	4807      	ldr	r0, [pc, #28]	@ (8005e78 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8005e5c:	f7ff fcb2 	bl	80057c4 <LL_ADC_IsEnabled>
 8005e60:	4603      	mov	r3, r0
 8005e62:	4323      	orrs	r3, r4
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	bf0c      	ite	eq
 8005e68:	2301      	moveq	r3, #1
 8005e6a:	2300      	movne	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	e016      	b.n	8005e9e <HAL_ADCEx_MultiModeConfigChannel+0x27a>
 8005e70:	40022000 	.word	0x40022000
 8005e74:	08017040 	.word	0x08017040
 8005e78:	40022100 	.word	0x40022100
 8005e7c:	40022300 	.word	0x40022300
 8005e80:	58026300 	.word	0x58026300
 8005e84:	58026000 	.word	0x58026000
 8005e88:	fffff0e0 	.word	0xfffff0e0
 8005e8c:	4813      	ldr	r0, [pc, #76]	@ (8005edc <HAL_ADCEx_MultiModeConfigChannel+0x2b8>)
 8005e8e:	f7ff fc99 	bl	80057c4 <LL_ADC_IsEnabled>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	bf0c      	ite	eq
 8005e98:	2301      	moveq	r3, #1
 8005e9a:	2300      	movne	r3, #0
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d010      	beq.n	8005ec4 <HAL_ADCEx_MultiModeConfigChannel+0x2a0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005ea2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005ea4:	689a      	ldr	r2, [r3, #8]
 8005ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee0 <HAL_ADCEx_MultiModeConfigChannel+0x2bc>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005eac:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005eae:	e009      	b.n	8005ec4 <HAL_ADCEx_MultiModeConfigChannel+0x2a0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eb4:	f043 0220 	orr.w	r2, r3, #32
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8005ec2:	e000      	b.n	8005ec6 <HAL_ADCEx_MultiModeConfigChannel+0x2a2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005ec4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8005ece:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	378c      	adds	r7, #140	@ 0x8c
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd90      	pop	{r4, r7, pc}
 8005eda:	bf00      	nop
 8005edc:	58026000 	.word	0x58026000
 8005ee0:	fffff0e0 	.word	0xfffff0e0

08005ee4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f003 0307 	and.w	r3, r3, #7
 8005ef2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8005f24 <__NVIC_SetPriorityGrouping+0x40>)
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005f00:	4013      	ands	r3, r2
 8005f02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005f0c:	4b06      	ldr	r3, [pc, #24]	@ (8005f28 <__NVIC_SetPriorityGrouping+0x44>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005f12:	4a04      	ldr	r2, [pc, #16]	@ (8005f24 <__NVIC_SetPriorityGrouping+0x40>)
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	60d3      	str	r3, [r2, #12]
}
 8005f18:	bf00      	nop
 8005f1a:	3714      	adds	r7, #20
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr
 8005f24:	e000ed00 	.word	0xe000ed00
 8005f28:	05fa0000 	.word	0x05fa0000

08005f2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f30:	4b04      	ldr	r3, [pc, #16]	@ (8005f44 <__NVIC_GetPriorityGrouping+0x18>)
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	0a1b      	lsrs	r3, r3, #8
 8005f36:	f003 0307 	and.w	r3, r3, #7
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr
 8005f44:	e000ed00 	.word	0xe000ed00

08005f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	4603      	mov	r3, r0
 8005f50:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005f52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	db0b      	blt.n	8005f72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f5a:	88fb      	ldrh	r3, [r7, #6]
 8005f5c:	f003 021f 	and.w	r2, r3, #31
 8005f60:	4907      	ldr	r1, [pc, #28]	@ (8005f80 <__NVIC_EnableIRQ+0x38>)
 8005f62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f66:	095b      	lsrs	r3, r3, #5
 8005f68:	2001      	movs	r0, #1
 8005f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8005f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005f72:	bf00      	nop
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	e000e100 	.word	0xe000e100

08005f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	6039      	str	r1, [r7, #0]
 8005f8e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005f90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	db0a      	blt.n	8005fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	b2da      	uxtb	r2, r3
 8005f9c:	490c      	ldr	r1, [pc, #48]	@ (8005fd0 <__NVIC_SetPriority+0x4c>)
 8005f9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005fa2:	0112      	lsls	r2, r2, #4
 8005fa4:	b2d2      	uxtb	r2, r2
 8005fa6:	440b      	add	r3, r1
 8005fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005fac:	e00a      	b.n	8005fc4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	b2da      	uxtb	r2, r3
 8005fb2:	4908      	ldr	r1, [pc, #32]	@ (8005fd4 <__NVIC_SetPriority+0x50>)
 8005fb4:	88fb      	ldrh	r3, [r7, #6]
 8005fb6:	f003 030f 	and.w	r3, r3, #15
 8005fba:	3b04      	subs	r3, #4
 8005fbc:	0112      	lsls	r2, r2, #4
 8005fbe:	b2d2      	uxtb	r2, r2
 8005fc0:	440b      	add	r3, r1
 8005fc2:	761a      	strb	r2, [r3, #24]
}
 8005fc4:	bf00      	nop
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr
 8005fd0:	e000e100 	.word	0xe000e100
 8005fd4:	e000ed00 	.word	0xe000ed00

08005fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b089      	sub	sp, #36	@ 0x24
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f003 0307 	and.w	r3, r3, #7
 8005fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	f1c3 0307 	rsb	r3, r3, #7
 8005ff2:	2b04      	cmp	r3, #4
 8005ff4:	bf28      	it	cs
 8005ff6:	2304      	movcs	r3, #4
 8005ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	3304      	adds	r3, #4
 8005ffe:	2b06      	cmp	r3, #6
 8006000:	d902      	bls.n	8006008 <NVIC_EncodePriority+0x30>
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	3b03      	subs	r3, #3
 8006006:	e000      	b.n	800600a <NVIC_EncodePriority+0x32>
 8006008:	2300      	movs	r3, #0
 800600a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800600c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006010:	69bb      	ldr	r3, [r7, #24]
 8006012:	fa02 f303 	lsl.w	r3, r2, r3
 8006016:	43da      	mvns	r2, r3
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	401a      	ands	r2, r3
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006020:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	fa01 f303 	lsl.w	r3, r1, r3
 800602a:	43d9      	mvns	r1, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006030:	4313      	orrs	r3, r2
         );
}
 8006032:	4618      	mov	r0, r3
 8006034:	3724      	adds	r7, #36	@ 0x24
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
	...

08006040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b082      	sub	sp, #8
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	3b01      	subs	r3, #1
 800604c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006050:	d301      	bcc.n	8006056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006052:	2301      	movs	r3, #1
 8006054:	e00f      	b.n	8006076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006056:	4a0a      	ldr	r2, [pc, #40]	@ (8006080 <SysTick_Config+0x40>)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	3b01      	subs	r3, #1
 800605c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800605e:	210f      	movs	r1, #15
 8006060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006064:	f7ff ff8e 	bl	8005f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006068:	4b05      	ldr	r3, [pc, #20]	@ (8006080 <SysTick_Config+0x40>)
 800606a:	2200      	movs	r2, #0
 800606c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800606e:	4b04      	ldr	r3, [pc, #16]	@ (8006080 <SysTick_Config+0x40>)
 8006070:	2207      	movs	r2, #7
 8006072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3708      	adds	r7, #8
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	e000e010 	.word	0xe000e010

08006084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b082      	sub	sp, #8
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b07      	cmp	r3, #7
 8006090:	d00f      	beq.n	80060b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b06      	cmp	r3, #6
 8006096:	d00c      	beq.n	80060b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2b05      	cmp	r3, #5
 800609c:	d009      	beq.n	80060b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b04      	cmp	r3, #4
 80060a2:	d006      	beq.n	80060b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2b03      	cmp	r3, #3
 80060a8:	d003      	beq.n	80060b2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80060aa:	2191      	movs	r1, #145	@ 0x91
 80060ac:	4804      	ldr	r0, [pc, #16]	@ (80060c0 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80060ae:	f7fb fe23 	bl	8001cf8 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f7ff ff16 	bl	8005ee4 <__NVIC_SetPriorityGrouping>
}
 80060b8:	bf00      	nop
 80060ba:	3708      	adds	r7, #8
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	080170b8 	.word	0x080170b8

080060c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	4603      	mov	r3, r0
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
 80060d0:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2b0f      	cmp	r3, #15
 80060d6:	d903      	bls.n	80060e0 <HAL_NVIC_SetPriority+0x1c>
 80060d8:	21a9      	movs	r1, #169	@ 0xa9
 80060da:	480e      	ldr	r0, [pc, #56]	@ (8006114 <HAL_NVIC_SetPriority+0x50>)
 80060dc:	f7fb fe0c 	bl	8001cf8 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	2b0f      	cmp	r3, #15
 80060e4:	d903      	bls.n	80060ee <HAL_NVIC_SetPriority+0x2a>
 80060e6:	21aa      	movs	r1, #170	@ 0xaa
 80060e8:	480a      	ldr	r0, [pc, #40]	@ (8006114 <HAL_NVIC_SetPriority+0x50>)
 80060ea:	f7fb fe05 	bl	8001cf8 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 80060ee:	f7ff ff1d 	bl	8005f2c <__NVIC_GetPriorityGrouping>
 80060f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	68b9      	ldr	r1, [r7, #8]
 80060f8:	6978      	ldr	r0, [r7, #20]
 80060fa:	f7ff ff6d 	bl	8005fd8 <NVIC_EncodePriority>
 80060fe:	4602      	mov	r2, r0
 8006100:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006104:	4611      	mov	r1, r2
 8006106:	4618      	mov	r0, r3
 8006108:	f7ff ff3c 	bl	8005f84 <__NVIC_SetPriority>
}
 800610c:	bf00      	nop
 800610e:	3718      	adds	r7, #24
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}
 8006114:	080170b8 	.word	0x080170b8

08006118 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	4603      	mov	r3, r0
 8006120:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006122:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006126:	2b00      	cmp	r3, #0
 8006128:	da03      	bge.n	8006132 <HAL_NVIC_EnableIRQ+0x1a>
 800612a:	21bd      	movs	r1, #189	@ 0xbd
 800612c:	4805      	ldr	r0, [pc, #20]	@ (8006144 <HAL_NVIC_EnableIRQ+0x2c>)
 800612e:	f7fb fde3 	bl	8001cf8 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006132:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006136:	4618      	mov	r0, r3
 8006138:	f7ff ff06 	bl	8005f48 <__NVIC_EnableIRQ>
}
 800613c:	bf00      	nop
 800613e:	3708      	adds	r7, #8
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	080170b8 	.word	0x080170b8

08006148 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f7ff ff75 	bl	8006040 <SysTick_Config>
 8006156:	4603      	mov	r3, r0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3708      	adds	r7, #8
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8006160:	b480      	push	{r7}
 8006162:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8006164:	f3bf 8f5f 	dmb	sy
}
 8006168:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800616a:	4b07      	ldr	r3, [pc, #28]	@ (8006188 <HAL_MPU_Disable+0x28>)
 800616c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800616e:	4a06      	ldr	r2, [pc, #24]	@ (8006188 <HAL_MPU_Disable+0x28>)
 8006170:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006174:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8006176:	4b05      	ldr	r3, [pc, #20]	@ (800618c <HAL_MPU_Disable+0x2c>)
 8006178:	2200      	movs	r2, #0
 800617a:	605a      	str	r2, [r3, #4]
}
 800617c:	bf00      	nop
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	e000ed00 	.word	0xe000ed00
 800618c:	e000ed90 	.word	0xe000ed90

08006190 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006198:	4a0b      	ldr	r2, [pc, #44]	@ (80061c8 <HAL_MPU_Enable+0x38>)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f043 0301 	orr.w	r3, r3, #1
 80061a0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80061a2:	4b0a      	ldr	r3, [pc, #40]	@ (80061cc <HAL_MPU_Enable+0x3c>)
 80061a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a6:	4a09      	ldr	r2, [pc, #36]	@ (80061cc <HAL_MPU_Enable+0x3c>)
 80061a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061ac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80061ae:	f3bf 8f4f 	dsb	sy
}
 80061b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80061b4:	f3bf 8f6f 	isb	sy
}
 80061b8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80061ba:	bf00      	nop
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
 80061c6:	bf00      	nop
 80061c8:	e000ed90 	.word	0xe000ed90
 80061cc:	e000ed00 	.word	0xe000ed00

080061d0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	785b      	ldrb	r3, [r3, #1]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d040      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	785b      	ldrb	r3, [r3, #1]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d03c      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	785b      	ldrb	r3, [r3, #1]
 80061ec:	2b02      	cmp	r3, #2
 80061ee:	d038      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	785b      	ldrb	r3, [r3, #1]
 80061f4:	2b03      	cmp	r3, #3
 80061f6:	d034      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	785b      	ldrb	r3, [r3, #1]
 80061fc:	2b04      	cmp	r3, #4
 80061fe:	d030      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	785b      	ldrb	r3, [r3, #1]
 8006204:	2b05      	cmp	r3, #5
 8006206:	d02c      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	785b      	ldrb	r3, [r3, #1]
 800620c:	2b06      	cmp	r3, #6
 800620e:	d028      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	785b      	ldrb	r3, [r3, #1]
 8006214:	2b07      	cmp	r3, #7
 8006216:	d024      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	785b      	ldrb	r3, [r3, #1]
 800621c:	2b08      	cmp	r3, #8
 800621e:	d020      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	785b      	ldrb	r3, [r3, #1]
 8006224:	2b09      	cmp	r3, #9
 8006226:	d01c      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	785b      	ldrb	r3, [r3, #1]
 800622c:	2b0a      	cmp	r3, #10
 800622e:	d018      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	785b      	ldrb	r3, [r3, #1]
 8006234:	2b0b      	cmp	r3, #11
 8006236:	d014      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	785b      	ldrb	r3, [r3, #1]
 800623c:	2b0c      	cmp	r3, #12
 800623e:	d010      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	785b      	ldrb	r3, [r3, #1]
 8006244:	2b0d      	cmp	r3, #13
 8006246:	d00c      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	785b      	ldrb	r3, [r3, #1]
 800624c:	2b0e      	cmp	r3, #14
 800624e:	d008      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	785b      	ldrb	r3, [r3, #1]
 8006254:	2b0f      	cmp	r3, #15
 8006256:	d004      	beq.n	8006262 <HAL_MPU_ConfigRegion+0x92>
 8006258:	f240 114d 	movw	r1, #333	@ 0x14d
 800625c:	488c      	ldr	r0, [pc, #560]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 800625e:	f7fb fd4b 	bl	8001cf8 <assert_failed>
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d008      	beq.n	800627c <HAL_MPU_ConfigRegion+0xac>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d004      	beq.n	800627c <HAL_MPU_ConfigRegion+0xac>
 8006272:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 8006276:	4886      	ldr	r0, [pc, #536]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 8006278:	f7fb fd3e 	bl	8001cf8 <assert_failed>
  assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	7b1b      	ldrb	r3, [r3, #12]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d008      	beq.n	8006296 <HAL_MPU_ConfigRegion+0xc6>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	7b1b      	ldrb	r3, [r3, #12]
 8006288:	2b01      	cmp	r3, #1
 800628a:	d004      	beq.n	8006296 <HAL_MPU_ConfigRegion+0xc6>
 800628c:	f240 114f 	movw	r1, #335	@ 0x14f
 8006290:	487f      	ldr	r0, [pc, #508]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 8006292:	f7fb fd31 	bl	8001cf8 <assert_failed>
  assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	7adb      	ldrb	r3, [r3, #11]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d018      	beq.n	80062d0 <HAL_MPU_ConfigRegion+0x100>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	7adb      	ldrb	r3, [r3, #11]
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d014      	beq.n	80062d0 <HAL_MPU_ConfigRegion+0x100>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	7adb      	ldrb	r3, [r3, #11]
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d010      	beq.n	80062d0 <HAL_MPU_ConfigRegion+0x100>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	7adb      	ldrb	r3, [r3, #11]
 80062b2:	2b03      	cmp	r3, #3
 80062b4:	d00c      	beq.n	80062d0 <HAL_MPU_ConfigRegion+0x100>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	7adb      	ldrb	r3, [r3, #11]
 80062ba:	2b05      	cmp	r3, #5
 80062bc:	d008      	beq.n	80062d0 <HAL_MPU_ConfigRegion+0x100>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	7adb      	ldrb	r3, [r3, #11]
 80062c2:	2b06      	cmp	r3, #6
 80062c4:	d004      	beq.n	80062d0 <HAL_MPU_ConfigRegion+0x100>
 80062c6:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 80062ca:	4871      	ldr	r0, [pc, #452]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 80062cc:	f7fb fd14 	bl	8001cf8 <assert_failed>
  assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	7a9b      	ldrb	r3, [r3, #10]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00c      	beq.n	80062f2 <HAL_MPU_ConfigRegion+0x122>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	7a9b      	ldrb	r3, [r3, #10]
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d008      	beq.n	80062f2 <HAL_MPU_ConfigRegion+0x122>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	7a9b      	ldrb	r3, [r3, #10]
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d004      	beq.n	80062f2 <HAL_MPU_ConfigRegion+0x122>
 80062e8:	f240 1151 	movw	r1, #337	@ 0x151
 80062ec:	4868      	ldr	r0, [pc, #416]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 80062ee:	f7fb fd03 	bl	8001cf8 <assert_failed>
  assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	7b5b      	ldrb	r3, [r3, #13]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d008      	beq.n	800630c <HAL_MPU_ConfigRegion+0x13c>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	7b5b      	ldrb	r3, [r3, #13]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d004      	beq.n	800630c <HAL_MPU_ConfigRegion+0x13c>
 8006302:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8006306:	4862      	ldr	r0, [pc, #392]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 8006308:	f7fb fcf6 	bl	8001cf8 <assert_failed>
  assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	7b9b      	ldrb	r3, [r3, #14]
 8006310:	2b01      	cmp	r3, #1
 8006312:	d008      	beq.n	8006326 <HAL_MPU_ConfigRegion+0x156>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	7b9b      	ldrb	r3, [r3, #14]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d004      	beq.n	8006326 <HAL_MPU_ConfigRegion+0x156>
 800631c:	f240 1153 	movw	r1, #339	@ 0x153
 8006320:	485b      	ldr	r0, [pc, #364]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 8006322:	f7fb fce9 	bl	8001cf8 <assert_failed>
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	7bdb      	ldrb	r3, [r3, #15]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d008      	beq.n	8006340 <HAL_MPU_ConfigRegion+0x170>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	7bdb      	ldrb	r3, [r3, #15]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d004      	beq.n	8006340 <HAL_MPU_ConfigRegion+0x170>
 8006336:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 800633a:	4855      	ldr	r0, [pc, #340]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 800633c:	f7fb fcdc 	bl	8001cf8 <assert_failed>
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	7a5b      	ldrb	r3, [r3, #9]
 8006344:	2bff      	cmp	r3, #255	@ 0xff
 8006346:	d104      	bne.n	8006352 <HAL_MPU_ConfigRegion+0x182>
 8006348:	f240 1155 	movw	r1, #341	@ 0x155
 800634c:	4850      	ldr	r0, [pc, #320]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 800634e:	f7fb fcd3 	bl	8001cf8 <assert_failed>
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	7a1b      	ldrb	r3, [r3, #8]
 8006356:	2b04      	cmp	r3, #4
 8006358:	d070      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	7a1b      	ldrb	r3, [r3, #8]
 800635e:	2b05      	cmp	r3, #5
 8006360:	d06c      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	7a1b      	ldrb	r3, [r3, #8]
 8006366:	2b06      	cmp	r3, #6
 8006368:	d068      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	7a1b      	ldrb	r3, [r3, #8]
 800636e:	2b07      	cmp	r3, #7
 8006370:	d064      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	7a1b      	ldrb	r3, [r3, #8]
 8006376:	2b08      	cmp	r3, #8
 8006378:	d060      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	7a1b      	ldrb	r3, [r3, #8]
 800637e:	2b09      	cmp	r3, #9
 8006380:	d05c      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	7a1b      	ldrb	r3, [r3, #8]
 8006386:	2b0a      	cmp	r3, #10
 8006388:	d058      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	7a1b      	ldrb	r3, [r3, #8]
 800638e:	2b0b      	cmp	r3, #11
 8006390:	d054      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	7a1b      	ldrb	r3, [r3, #8]
 8006396:	2b0c      	cmp	r3, #12
 8006398:	d050      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	7a1b      	ldrb	r3, [r3, #8]
 800639e:	2b0d      	cmp	r3, #13
 80063a0:	d04c      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	7a1b      	ldrb	r3, [r3, #8]
 80063a6:	2b0e      	cmp	r3, #14
 80063a8:	d048      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	7a1b      	ldrb	r3, [r3, #8]
 80063ae:	2b0f      	cmp	r3, #15
 80063b0:	d044      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	7a1b      	ldrb	r3, [r3, #8]
 80063b6:	2b10      	cmp	r3, #16
 80063b8:	d040      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	7a1b      	ldrb	r3, [r3, #8]
 80063be:	2b11      	cmp	r3, #17
 80063c0:	d03c      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	7a1b      	ldrb	r3, [r3, #8]
 80063c6:	2b12      	cmp	r3, #18
 80063c8:	d038      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	7a1b      	ldrb	r3, [r3, #8]
 80063ce:	2b13      	cmp	r3, #19
 80063d0:	d034      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	7a1b      	ldrb	r3, [r3, #8]
 80063d6:	2b14      	cmp	r3, #20
 80063d8:	d030      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	7a1b      	ldrb	r3, [r3, #8]
 80063de:	2b15      	cmp	r3, #21
 80063e0:	d02c      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	7a1b      	ldrb	r3, [r3, #8]
 80063e6:	2b16      	cmp	r3, #22
 80063e8:	d028      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	7a1b      	ldrb	r3, [r3, #8]
 80063ee:	2b17      	cmp	r3, #23
 80063f0:	d024      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	7a1b      	ldrb	r3, [r3, #8]
 80063f6:	2b18      	cmp	r3, #24
 80063f8:	d020      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	7a1b      	ldrb	r3, [r3, #8]
 80063fe:	2b19      	cmp	r3, #25
 8006400:	d01c      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	7a1b      	ldrb	r3, [r3, #8]
 8006406:	2b1a      	cmp	r3, #26
 8006408:	d018      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	7a1b      	ldrb	r3, [r3, #8]
 800640e:	2b1b      	cmp	r3, #27
 8006410:	d014      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	7a1b      	ldrb	r3, [r3, #8]
 8006416:	2b1c      	cmp	r3, #28
 8006418:	d010      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	7a1b      	ldrb	r3, [r3, #8]
 800641e:	2b1d      	cmp	r3, #29
 8006420:	d00c      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	7a1b      	ldrb	r3, [r3, #8]
 8006426:	2b1e      	cmp	r3, #30
 8006428:	d008      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	7a1b      	ldrb	r3, [r3, #8]
 800642e:	2b1f      	cmp	r3, #31
 8006430:	d004      	beq.n	800643c <HAL_MPU_ConfigRegion+0x26c>
 8006432:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 8006436:	4816      	ldr	r0, [pc, #88]	@ (8006490 <HAL_MPU_ConfigRegion+0x2c0>)
 8006438:	f7fb fc5e 	bl	8001cf8 <assert_failed>

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	785a      	ldrb	r2, [r3, #1]
 8006440:	4b14      	ldr	r3, [pc, #80]	@ (8006494 <HAL_MPU_ConfigRegion+0x2c4>)
 8006442:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006444:	4b13      	ldr	r3, [pc, #76]	@ (8006494 <HAL_MPU_ConfigRegion+0x2c4>)
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	4a12      	ldr	r2, [pc, #72]	@ (8006494 <HAL_MPU_ConfigRegion+0x2c4>)
 800644a:	f023 0301 	bic.w	r3, r3, #1
 800644e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8006450:	4a10      	ldr	r2, [pc, #64]	@ (8006494 <HAL_MPU_ConfigRegion+0x2c4>)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	7b1b      	ldrb	r3, [r3, #12]
 800645c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	7adb      	ldrb	r3, [r3, #11]
 8006462:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006464:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	7a9b      	ldrb	r3, [r3, #10]
 800646a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800646c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	7b5b      	ldrb	r3, [r3, #13]
 8006472:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006474:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	7b9b      	ldrb	r3, [r3, #14]
 800647a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800647c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	7bdb      	ldrb	r3, [r3, #15]
 8006482:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006484:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	7a5b      	ldrb	r3, [r3, #9]
 800648a:	021b      	lsls	r3, r3, #8
 800648c:	e004      	b.n	8006498 <HAL_MPU_ConfigRegion+0x2c8>
 800648e:	bf00      	nop
 8006490:	080170b8 	.word	0x080170b8
 8006494:	e000ed90 	.word	0xe000ed90
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006498:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	7a1b      	ldrb	r3, [r3, #8]
 800649e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80064a0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	7812      	ldrb	r2, [r2, #0]
 80064a6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80064a8:	4a03      	ldr	r2, [pc, #12]	@ (80064b8 <HAL_MPU_ConfigRegion+0x2e8>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80064aa:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80064ac:	6113      	str	r3, [r2, #16]
}
 80064ae:	bf00      	nop
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	e000ed90 	.word	0xe000ed90

080064bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b086      	sub	sp, #24
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80064c4:	f7fc fe20 	bl	8003108 <HAL_GetTick>
 80064c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d102      	bne.n	80064d6 <HAL_DMA_Init+0x1a>
  {
    return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	f000 bcb0 	b.w	8006e36 <HAL_DMA_Init+0x97a>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a87      	ldr	r2, [pc, #540]	@ (80066f8 <HAL_DMA_Init+0x23c>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d076      	beq.n	80065ce <HAL_DMA_Init+0x112>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a85      	ldr	r2, [pc, #532]	@ (80066fc <HAL_DMA_Init+0x240>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d071      	beq.n	80065ce <HAL_DMA_Init+0x112>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a84      	ldr	r2, [pc, #528]	@ (8006700 <HAL_DMA_Init+0x244>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d06c      	beq.n	80065ce <HAL_DMA_Init+0x112>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a82      	ldr	r2, [pc, #520]	@ (8006704 <HAL_DMA_Init+0x248>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d067      	beq.n	80065ce <HAL_DMA_Init+0x112>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a81      	ldr	r2, [pc, #516]	@ (8006708 <HAL_DMA_Init+0x24c>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d062      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a7f      	ldr	r2, [pc, #508]	@ (800670c <HAL_DMA_Init+0x250>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d05d      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a7e      	ldr	r2, [pc, #504]	@ (8006710 <HAL_DMA_Init+0x254>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d058      	beq.n	80065ce <HAL_DMA_Init+0x112>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a7c      	ldr	r2, [pc, #496]	@ (8006714 <HAL_DMA_Init+0x258>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d053      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a7b      	ldr	r2, [pc, #492]	@ (8006718 <HAL_DMA_Init+0x25c>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d04e      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a79      	ldr	r2, [pc, #484]	@ (800671c <HAL_DMA_Init+0x260>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d049      	beq.n	80065ce <HAL_DMA_Init+0x112>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a78      	ldr	r2, [pc, #480]	@ (8006720 <HAL_DMA_Init+0x264>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d044      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a76      	ldr	r2, [pc, #472]	@ (8006724 <HAL_DMA_Init+0x268>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d03f      	beq.n	80065ce <HAL_DMA_Init+0x112>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a75      	ldr	r2, [pc, #468]	@ (8006728 <HAL_DMA_Init+0x26c>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d03a      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a73      	ldr	r2, [pc, #460]	@ (800672c <HAL_DMA_Init+0x270>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d035      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a72      	ldr	r2, [pc, #456]	@ (8006730 <HAL_DMA_Init+0x274>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d030      	beq.n	80065ce <HAL_DMA_Init+0x112>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a70      	ldr	r2, [pc, #448]	@ (8006734 <HAL_DMA_Init+0x278>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d02b      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a6f      	ldr	r2, [pc, #444]	@ (8006738 <HAL_DMA_Init+0x27c>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d026      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a6d      	ldr	r2, [pc, #436]	@ (800673c <HAL_DMA_Init+0x280>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d021      	beq.n	80065ce <HAL_DMA_Init+0x112>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a6c      	ldr	r2, [pc, #432]	@ (8006740 <HAL_DMA_Init+0x284>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d01c      	beq.n	80065ce <HAL_DMA_Init+0x112>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a6a      	ldr	r2, [pc, #424]	@ (8006744 <HAL_DMA_Init+0x288>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d017      	beq.n	80065ce <HAL_DMA_Init+0x112>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a69      	ldr	r2, [pc, #420]	@ (8006748 <HAL_DMA_Init+0x28c>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d012      	beq.n	80065ce <HAL_DMA_Init+0x112>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a67      	ldr	r2, [pc, #412]	@ (800674c <HAL_DMA_Init+0x290>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d00d      	beq.n	80065ce <HAL_DMA_Init+0x112>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a66      	ldr	r2, [pc, #408]	@ (8006750 <HAL_DMA_Init+0x294>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d008      	beq.n	80065ce <HAL_DMA_Init+0x112>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a64      	ldr	r2, [pc, #400]	@ (8006754 <HAL_DMA_Init+0x298>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d003      	beq.n	80065ce <HAL_DMA_Init+0x112>
 80065c6:	21e6      	movs	r1, #230	@ 0xe6
 80065c8:	4863      	ldr	r0, [pc, #396]	@ (8006758 <HAL_DMA_Init+0x29c>)
 80065ca:	f7fb fb95 	bl	8001cf8 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00b      	beq.n	80065ee <HAL_DMA_Init+0x132>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	2b40      	cmp	r3, #64	@ 0x40
 80065dc:	d007      	beq.n	80065ee <HAL_DMA_Init+0x132>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	2b80      	cmp	r3, #128	@ 0x80
 80065e4:	d003      	beq.n	80065ee <HAL_DMA_Init+0x132>
 80065e6:	21e7      	movs	r1, #231	@ 0xe7
 80065e8:	485b      	ldr	r0, [pc, #364]	@ (8006758 <HAL_DMA_Init+0x29c>)
 80065ea:	f7fb fb85 	bl	8001cf8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065f6:	d007      	beq.n	8006608 <HAL_DMA_Init+0x14c>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d003      	beq.n	8006608 <HAL_DMA_Init+0x14c>
 8006600:	21e8      	movs	r1, #232	@ 0xe8
 8006602:	4855      	ldr	r0, [pc, #340]	@ (8006758 <HAL_DMA_Init+0x29c>)
 8006604:	f7fb fb78 	bl	8001cf8 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006610:	d007      	beq.n	8006622 <HAL_DMA_Init+0x166>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d003      	beq.n	8006622 <HAL_DMA_Init+0x166>
 800661a:	21e9      	movs	r1, #233	@ 0xe9
 800661c:	484e      	ldr	r0, [pc, #312]	@ (8006758 <HAL_DMA_Init+0x29c>)
 800661e:	f7fb fb6b 	bl	8001cf8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00d      	beq.n	8006646 <HAL_DMA_Init+0x18a>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006632:	d008      	beq.n	8006646 <HAL_DMA_Init+0x18a>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	695b      	ldr	r3, [r3, #20]
 8006638:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800663c:	d003      	beq.n	8006646 <HAL_DMA_Init+0x18a>
 800663e:	21ea      	movs	r1, #234	@ 0xea
 8006640:	4845      	ldr	r0, [pc, #276]	@ (8006758 <HAL_DMA_Init+0x29c>)
 8006642:	f7fb fb59 	bl	8001cf8 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	699b      	ldr	r3, [r3, #24]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00d      	beq.n	800666a <HAL_DMA_Init+0x1ae>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006656:	d008      	beq.n	800666a <HAL_DMA_Init+0x1ae>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	699b      	ldr	r3, [r3, #24]
 800665c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006660:	d003      	beq.n	800666a <HAL_DMA_Init+0x1ae>
 8006662:	21eb      	movs	r1, #235	@ 0xeb
 8006664:	483c      	ldr	r0, [pc, #240]	@ (8006758 <HAL_DMA_Init+0x29c>)
 8006666:	f7fb fb47 	bl	8001cf8 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	69db      	ldr	r3, [r3, #28]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d016      	beq.n	80066a0 <HAL_DMA_Init+0x1e4>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800667a:	d011      	beq.n	80066a0 <HAL_DMA_Init+0x1e4>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	69db      	ldr	r3, [r3, #28]
 8006680:	2b20      	cmp	r3, #32
 8006682:	d00d      	beq.n	80066a0 <HAL_DMA_Init+0x1e4>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	69db      	ldr	r3, [r3, #28]
 8006688:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800668c:	d008      	beq.n	80066a0 <HAL_DMA_Init+0x1e4>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006696:	d003      	beq.n	80066a0 <HAL_DMA_Init+0x1e4>
 8006698:	21ec      	movs	r1, #236	@ 0xec
 800669a:	482f      	ldr	r0, [pc, #188]	@ (8006758 <HAL_DMA_Init+0x29c>)
 800669c:	f7fb fb2c 	bl	8001cf8 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a1b      	ldr	r3, [r3, #32]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d012      	beq.n	80066ce <HAL_DMA_Init+0x212>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a1b      	ldr	r3, [r3, #32]
 80066ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b0:	d00d      	beq.n	80066ce <HAL_DMA_Init+0x212>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a1b      	ldr	r3, [r3, #32]
 80066b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066ba:	d008      	beq.n	80066ce <HAL_DMA_Init+0x212>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a1b      	ldr	r3, [r3, #32]
 80066c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80066c4:	d003      	beq.n	80066ce <HAL_DMA_Init+0x212>
 80066c6:	21ed      	movs	r1, #237	@ 0xed
 80066c8:	4823      	ldr	r0, [pc, #140]	@ (8006758 <HAL_DMA_Init+0x29c>)
 80066ca:	f7fb fb15 	bl	8001cf8 <assert_failed>

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a09      	ldr	r2, [pc, #36]	@ (80066f8 <HAL_DMA_Init+0x23c>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d07d      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a07      	ldr	r2, [pc, #28]	@ (80066fc <HAL_DMA_Init+0x240>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d078      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a06      	ldr	r2, [pc, #24]	@ (8006700 <HAL_DMA_Init+0x244>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d073      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a04      	ldr	r2, [pc, #16]	@ (8006704 <HAL_DMA_Init+0x248>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d06e      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 80066f6:	e031      	b.n	800675c <HAL_DMA_Init+0x2a0>
 80066f8:	40020010 	.word	0x40020010
 80066fc:	40020028 	.word	0x40020028
 8006700:	40020040 	.word	0x40020040
 8006704:	40020058 	.word	0x40020058
 8006708:	40020070 	.word	0x40020070
 800670c:	40020088 	.word	0x40020088
 8006710:	400200a0 	.word	0x400200a0
 8006714:	400200b8 	.word	0x400200b8
 8006718:	40020410 	.word	0x40020410
 800671c:	40020428 	.word	0x40020428
 8006720:	40020440 	.word	0x40020440
 8006724:	40020458 	.word	0x40020458
 8006728:	40020470 	.word	0x40020470
 800672c:	40020488 	.word	0x40020488
 8006730:	400204a0 	.word	0x400204a0
 8006734:	400204b8 	.word	0x400204b8
 8006738:	58025408 	.word	0x58025408
 800673c:	5802541c 	.word	0x5802541c
 8006740:	58025430 	.word	0x58025430
 8006744:	58025444 	.word	0x58025444
 8006748:	58025458 	.word	0x58025458
 800674c:	5802546c 	.word	0x5802546c
 8006750:	58025480 	.word	0x58025480
 8006754:	58025494 	.word	0x58025494
 8006758:	08017130 	.word	0x08017130
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a89      	ldr	r2, [pc, #548]	@ (8006988 <HAL_DMA_Init+0x4cc>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d036      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a88      	ldr	r2, [pc, #544]	@ (800698c <HAL_DMA_Init+0x4d0>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d031      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a86      	ldr	r2, [pc, #536]	@ (8006990 <HAL_DMA_Init+0x4d4>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d02c      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a85      	ldr	r2, [pc, #532]	@ (8006994 <HAL_DMA_Init+0x4d8>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d027      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a83      	ldr	r2, [pc, #524]	@ (8006998 <HAL_DMA_Init+0x4dc>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d022      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a82      	ldr	r2, [pc, #520]	@ (800699c <HAL_DMA_Init+0x4e0>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d01d      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a80      	ldr	r2, [pc, #512]	@ (80069a0 <HAL_DMA_Init+0x4e4>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d018      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a7f      	ldr	r2, [pc, #508]	@ (80069a4 <HAL_DMA_Init+0x4e8>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d013      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a7d      	ldr	r2, [pc, #500]	@ (80069a8 <HAL_DMA_Init+0x4ec>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d00e      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a7c      	ldr	r2, [pc, #496]	@ (80069ac <HAL_DMA_Init+0x4f0>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d009      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a7a      	ldr	r2, [pc, #488]	@ (80069b0 <HAL_DMA_Init+0x4f4>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d004      	beq.n	80067d4 <HAL_DMA_Init+0x318>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a79      	ldr	r2, [pc, #484]	@ (80069b4 <HAL_DMA_Init+0x4f8>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d101      	bne.n	80067d8 <HAL_DMA_Init+0x31c>
 80067d4:	2301      	movs	r3, #1
 80067d6:	e000      	b.n	80067da <HAL_DMA_Init+0x31e>
 80067d8:	2300      	movs	r3, #0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	f000 8198 	beq.w	8006b10 <HAL_DMA_Init+0x654>
  {
    assert_param(IS_DMA_REQUEST(hdma->Init.Request));
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	2b89      	cmp	r3, #137	@ 0x89
 80067e6:	d903      	bls.n	80067f0 <HAL_DMA_Init+0x334>
 80067e8:	21f1      	movs	r1, #241	@ 0xf1
 80067ea:	4873      	ldr	r0, [pc, #460]	@ (80069b8 <HAL_DMA_Init+0x4fc>)
 80067ec:	f7fb fa84 	bl	8001cf8 <assert_failed>
    assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d007      	beq.n	8006808 <HAL_DMA_Init+0x34c>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067fc:	2b04      	cmp	r3, #4
 80067fe:	d003      	beq.n	8006808 <HAL_DMA_Init+0x34c>
 8006800:	21f2      	movs	r1, #242	@ 0xf2
 8006802:	486d      	ldr	r0, [pc, #436]	@ (80069b8 <HAL_DMA_Init+0x4fc>)
 8006804:	f7fb fa78 	bl	8001cf8 <assert_failed>
    /* Check the memory burst, peripheral burst and FIFO threshold parameters only
       when FIFO mode is enabled */
    if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800680c:	2b00      	cmp	r3, #0
 800680e:	d041      	beq.n	8006894 <HAL_DMA_Init+0x3d8>
    {
      assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00f      	beq.n	8006838 <HAL_DMA_Init+0x37c>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681c:	2b01      	cmp	r3, #1
 800681e:	d00b      	beq.n	8006838 <HAL_DMA_Init+0x37c>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006824:	2b02      	cmp	r3, #2
 8006826:	d007      	beq.n	8006838 <HAL_DMA_Init+0x37c>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800682c:	2b03      	cmp	r3, #3
 800682e:	d003      	beq.n	8006838 <HAL_DMA_Init+0x37c>
 8006830:	21f7      	movs	r1, #247	@ 0xf7
 8006832:	4861      	ldr	r0, [pc, #388]	@ (80069b8 <HAL_DMA_Init+0x4fc>)
 8006834:	f7fb fa60 	bl	8001cf8 <assert_failed>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800683c:	2b00      	cmp	r3, #0
 800683e:	d012      	beq.n	8006866 <HAL_DMA_Init+0x3aa>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006844:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006848:	d00d      	beq.n	8006866 <HAL_DMA_Init+0x3aa>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006852:	d008      	beq.n	8006866 <HAL_DMA_Init+0x3aa>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006858:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800685c:	d003      	beq.n	8006866 <HAL_DMA_Init+0x3aa>
 800685e:	21f8      	movs	r1, #248	@ 0xf8
 8006860:	4855      	ldr	r0, [pc, #340]	@ (80069b8 <HAL_DMA_Init+0x4fc>)
 8006862:	f7fb fa49 	bl	8001cf8 <assert_failed>
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800686a:	2b00      	cmp	r3, #0
 800686c:	d012      	beq.n	8006894 <HAL_DMA_Init+0x3d8>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006872:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006876:	d00d      	beq.n	8006894 <HAL_DMA_Init+0x3d8>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006880:	d008      	beq.n	8006894 <HAL_DMA_Init+0x3d8>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006886:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800688a:	d003      	beq.n	8006894 <HAL_DMA_Init+0x3d8>
 800688c:	21f9      	movs	r1, #249	@ 0xf9
 800688e:	484a      	ldr	r0, [pc, #296]	@ (80069b8 <HAL_DMA_Init+0x4fc>)
 8006890:	f7fb fa32 	bl	8001cf8 <assert_failed>
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2202      	movs	r2, #2
 8006898:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a44      	ldr	r2, [pc, #272]	@ (80069bc <HAL_DMA_Init+0x500>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d04a      	beq.n	8006944 <HAL_DMA_Init+0x488>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a43      	ldr	r2, [pc, #268]	@ (80069c0 <HAL_DMA_Init+0x504>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d045      	beq.n	8006944 <HAL_DMA_Init+0x488>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a41      	ldr	r2, [pc, #260]	@ (80069c4 <HAL_DMA_Init+0x508>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d040      	beq.n	8006944 <HAL_DMA_Init+0x488>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a40      	ldr	r2, [pc, #256]	@ (80069c8 <HAL_DMA_Init+0x50c>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d03b      	beq.n	8006944 <HAL_DMA_Init+0x488>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006988 <HAL_DMA_Init+0x4cc>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d036      	beq.n	8006944 <HAL_DMA_Init+0x488>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a2c      	ldr	r2, [pc, #176]	@ (800698c <HAL_DMA_Init+0x4d0>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d031      	beq.n	8006944 <HAL_DMA_Init+0x488>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a2a      	ldr	r2, [pc, #168]	@ (8006990 <HAL_DMA_Init+0x4d4>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d02c      	beq.n	8006944 <HAL_DMA_Init+0x488>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a29      	ldr	r2, [pc, #164]	@ (8006994 <HAL_DMA_Init+0x4d8>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d027      	beq.n	8006944 <HAL_DMA_Init+0x488>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a27      	ldr	r2, [pc, #156]	@ (8006998 <HAL_DMA_Init+0x4dc>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d022      	beq.n	8006944 <HAL_DMA_Init+0x488>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a26      	ldr	r2, [pc, #152]	@ (800699c <HAL_DMA_Init+0x4e0>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d01d      	beq.n	8006944 <HAL_DMA_Init+0x488>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a24      	ldr	r2, [pc, #144]	@ (80069a0 <HAL_DMA_Init+0x4e4>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d018      	beq.n	8006944 <HAL_DMA_Init+0x488>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a23      	ldr	r2, [pc, #140]	@ (80069a4 <HAL_DMA_Init+0x4e8>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d013      	beq.n	8006944 <HAL_DMA_Init+0x488>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a21      	ldr	r2, [pc, #132]	@ (80069a8 <HAL_DMA_Init+0x4ec>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d00e      	beq.n	8006944 <HAL_DMA_Init+0x488>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a20      	ldr	r2, [pc, #128]	@ (80069ac <HAL_DMA_Init+0x4f0>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d009      	beq.n	8006944 <HAL_DMA_Init+0x488>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a1e      	ldr	r2, [pc, #120]	@ (80069b0 <HAL_DMA_Init+0x4f4>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d004      	beq.n	8006944 <HAL_DMA_Init+0x488>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a1d      	ldr	r2, [pc, #116]	@ (80069b4 <HAL_DMA_Init+0x4f8>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d108      	bne.n	8006956 <HAL_DMA_Init+0x49a>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 0201 	bic.w	r2, r2, #1
 8006952:	601a      	str	r2, [r3, #0]
 8006954:	e007      	b.n	8006966 <HAL_DMA_Init+0x4aa>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f022 0201 	bic.w	r2, r2, #1
 8006964:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006966:	e031      	b.n	80069cc <HAL_DMA_Init+0x510>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006968:	f7fc fbce 	bl	8003108 <HAL_GetTick>
 800696c:	4602      	mov	r2, r0
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	2b05      	cmp	r3, #5
 8006974:	d92a      	bls.n	80069cc <HAL_DMA_Init+0x510>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2220      	movs	r2, #32
 800697a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2203      	movs	r2, #3
 8006980:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e256      	b.n	8006e36 <HAL_DMA_Init+0x97a>
 8006988:	40020070 	.word	0x40020070
 800698c:	40020088 	.word	0x40020088
 8006990:	400200a0 	.word	0x400200a0
 8006994:	400200b8 	.word	0x400200b8
 8006998:	40020410 	.word	0x40020410
 800699c:	40020428 	.word	0x40020428
 80069a0:	40020440 	.word	0x40020440
 80069a4:	40020458 	.word	0x40020458
 80069a8:	40020470 	.word	0x40020470
 80069ac:	40020488 	.word	0x40020488
 80069b0:	400204a0 	.word	0x400204a0
 80069b4:	400204b8 	.word	0x400204b8
 80069b8:	08017130 	.word	0x08017130
 80069bc:	40020010 	.word	0x40020010
 80069c0:	40020028 	.word	0x40020028
 80069c4:	40020040 	.word	0x40020040
 80069c8:	40020058 	.word	0x40020058
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 0301 	and.w	r3, r3, #1
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1c6      	bne.n	8006968 <HAL_DMA_Init+0x4ac>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	4b8b      	ldr	r3, [pc, #556]	@ (8006c14 <HAL_DMA_Init+0x758>)
 80069e6:	4013      	ands	r3, r2
 80069e8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80069f2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069fe:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	699b      	ldr	r3, [r3, #24]
 8006a04:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a0a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a1b      	ldr	r3, [r3, #32]
 8006a10:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1c:	2b04      	cmp	r3, #4
 8006a1e:	d107      	bne.n	8006a30 <HAL_DMA_Init+0x574>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	2b28      	cmp	r3, #40	@ 0x28
 8006a36:	d903      	bls.n	8006a40 <HAL_DMA_Init+0x584>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a3e:	d91f      	bls.n	8006a80 <HAL_DMA_Init+0x5c4>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	2b3e      	cmp	r3, #62	@ 0x3e
 8006a46:	d903      	bls.n	8006a50 <HAL_DMA_Init+0x594>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	2b42      	cmp	r3, #66	@ 0x42
 8006a4e:	d917      	bls.n	8006a80 <HAL_DMA_Init+0x5c4>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	2b46      	cmp	r3, #70	@ 0x46
 8006a56:	d903      	bls.n	8006a60 <HAL_DMA_Init+0x5a4>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	2b48      	cmp	r3, #72	@ 0x48
 8006a5e:	d90f      	bls.n	8006a80 <HAL_DMA_Init+0x5c4>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	2b4e      	cmp	r3, #78	@ 0x4e
 8006a66:	d903      	bls.n	8006a70 <HAL_DMA_Init+0x5b4>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	2b52      	cmp	r3, #82	@ 0x52
 8006a6e:	d907      	bls.n	8006a80 <HAL_DMA_Init+0x5c4>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	2b73      	cmp	r3, #115	@ 0x73
 8006a76:	d905      	bls.n	8006a84 <HAL_DMA_Init+0x5c8>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	2b77      	cmp	r3, #119	@ 0x77
 8006a7e:	d801      	bhi.n	8006a84 <HAL_DMA_Init+0x5c8>
 8006a80:	2301      	movs	r3, #1
 8006a82:	e000      	b.n	8006a86 <HAL_DMA_Init+0x5ca>
 8006a84:	2300      	movs	r3, #0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d003      	beq.n	8006a92 <HAL_DMA_Init+0x5d6>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a90:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	695b      	ldr	r3, [r3, #20]
 8006aa0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	f023 0307 	bic.w	r3, r3, #7
 8006aa8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab8:	2b04      	cmp	r3, #4
 8006aba:	d117      	bne.n	8006aec <HAL_DMA_Init+0x630>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ac0:	697a      	ldr	r2, [r7, #20]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d00e      	beq.n	8006aec <HAL_DMA_Init+0x630>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f001 fdea 	bl	80086a8 <DMA_CheckFifoParam>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d008      	beq.n	8006aec <HAL_DMA_Init+0x630>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2240      	movs	r2, #64	@ 0x40
 8006ade:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	e1a4      	b.n	8006e36 <HAL_DMA_Init+0x97a>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f001 fd25 	bl	8008544 <DMA_CalcBaseAndBitshift>
 8006afa:	4603      	mov	r3, r0
 8006afc:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b02:	f003 031f 	and.w	r3, r3, #31
 8006b06:	223f      	movs	r2, #63	@ 0x3f
 8006b08:	409a      	lsls	r2, r3
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	609a      	str	r2, [r3, #8]
 8006b0e:	e0da      	b.n	8006cc6 <HAL_DMA_Init+0x80a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a40      	ldr	r2, [pc, #256]	@ (8006c18 <HAL_DMA_Init+0x75c>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d022      	beq.n	8006b60 <HAL_DMA_Init+0x6a4>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a3f      	ldr	r2, [pc, #252]	@ (8006c1c <HAL_DMA_Init+0x760>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d01d      	beq.n	8006b60 <HAL_DMA_Init+0x6a4>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a3d      	ldr	r2, [pc, #244]	@ (8006c20 <HAL_DMA_Init+0x764>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d018      	beq.n	8006b60 <HAL_DMA_Init+0x6a4>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a3c      	ldr	r2, [pc, #240]	@ (8006c24 <HAL_DMA_Init+0x768>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d013      	beq.n	8006b60 <HAL_DMA_Init+0x6a4>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a3a      	ldr	r2, [pc, #232]	@ (8006c28 <HAL_DMA_Init+0x76c>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d00e      	beq.n	8006b60 <HAL_DMA_Init+0x6a4>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a39      	ldr	r2, [pc, #228]	@ (8006c2c <HAL_DMA_Init+0x770>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d009      	beq.n	8006b60 <HAL_DMA_Init+0x6a4>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a37      	ldr	r2, [pc, #220]	@ (8006c30 <HAL_DMA_Init+0x774>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d004      	beq.n	8006b60 <HAL_DMA_Init+0x6a4>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a36      	ldr	r2, [pc, #216]	@ (8006c34 <HAL_DMA_Init+0x778>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d101      	bne.n	8006b64 <HAL_DMA_Init+0x6a8>
 8006b60:	2301      	movs	r3, #1
 8006b62:	e000      	b.n	8006b66 <HAL_DMA_Init+0x6aa>
 8006b64:	2300      	movs	r3, #0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f000 80a4 	beq.w	8006cb4 <HAL_DMA_Init+0x7f8>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a29      	ldr	r2, [pc, #164]	@ (8006c18 <HAL_DMA_Init+0x75c>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d022      	beq.n	8006bbc <HAL_DMA_Init+0x700>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a28      	ldr	r2, [pc, #160]	@ (8006c1c <HAL_DMA_Init+0x760>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d01d      	beq.n	8006bbc <HAL_DMA_Init+0x700>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a26      	ldr	r2, [pc, #152]	@ (8006c20 <HAL_DMA_Init+0x764>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d018      	beq.n	8006bbc <HAL_DMA_Init+0x700>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a25      	ldr	r2, [pc, #148]	@ (8006c24 <HAL_DMA_Init+0x768>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d013      	beq.n	8006bbc <HAL_DMA_Init+0x700>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a23      	ldr	r2, [pc, #140]	@ (8006c28 <HAL_DMA_Init+0x76c>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d00e      	beq.n	8006bbc <HAL_DMA_Init+0x700>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a22      	ldr	r2, [pc, #136]	@ (8006c2c <HAL_DMA_Init+0x770>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d009      	beq.n	8006bbc <HAL_DMA_Init+0x700>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a20      	ldr	r2, [pc, #128]	@ (8006c30 <HAL_DMA_Init+0x774>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d004      	beq.n	8006bbc <HAL_DMA_Init+0x700>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a1f      	ldr	r2, [pc, #124]	@ (8006c34 <HAL_DMA_Init+0x778>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d101      	bne.n	8006bc0 <HAL_DMA_Init+0x704>
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e000      	b.n	8006bc2 <HAL_DMA_Init+0x706>
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d008      	beq.n	8006bd8 <HAL_DMA_Init+0x71c>
    {
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	2b11      	cmp	r3, #17
 8006bcc:	d904      	bls.n	8006bd8 <HAL_DMA_Init+0x71c>
 8006bce:	f240 116b 	movw	r1, #363	@ 0x16b
 8006bd2:	4819      	ldr	r0, [pc, #100]	@ (8006c38 <HAL_DMA_Init+0x77c>)
 8006bd4:	f7fb f890 	bl	8001cf8 <assert_failed>
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2202      	movs	r2, #2
 8006bdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	4b12      	ldr	r3, [pc, #72]	@ (8006c3c <HAL_DMA_Init+0x780>)
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	2b40      	cmp	r3, #64	@ 0x40
 8006bfe:	d01f      	beq.n	8006c40 <HAL_DMA_Init+0x784>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	2b80      	cmp	r3, #128	@ 0x80
 8006c06:	d102      	bne.n	8006c0e <HAL_DMA_Init+0x752>
 8006c08:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006c0c:	e019      	b.n	8006c42 <HAL_DMA_Init+0x786>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	e017      	b.n	8006c42 <HAL_DMA_Init+0x786>
 8006c12:	bf00      	nop
 8006c14:	fe10803f 	.word	0xfe10803f
 8006c18:	58025408 	.word	0x58025408
 8006c1c:	5802541c 	.word	0x5802541c
 8006c20:	58025430 	.word	0x58025430
 8006c24:	58025444 	.word	0x58025444
 8006c28:	58025458 	.word	0x58025458
 8006c2c:	5802546c 	.word	0x5802546c
 8006c30:	58025480 	.word	0x58025480
 8006c34:	58025494 	.word	0x58025494
 8006c38:	08017130 	.word	0x08017130
 8006c3c:	fffe000f 	.word	0xfffe000f
 8006c40:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	68d2      	ldr	r2, [r2, #12]
 8006c46:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006c48:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006c50:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	695b      	ldr	r3, [r3, #20]
 8006c56:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006c58:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	699b      	ldr	r3, [r3, #24]
 8006c5e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006c60:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	69db      	ldr	r3, [r3, #28]
 8006c66:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006c68:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006c70:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006c72:	697a      	ldr	r2, [r7, #20]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	697a      	ldr	r2, [r7, #20]
 8006c7e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	461a      	mov	r2, r3
 8006c86:	4b6e      	ldr	r3, [pc, #440]	@ (8006e40 <HAL_DMA_Init+0x984>)
 8006c88:	4413      	add	r3, r2
 8006c8a:	4a6e      	ldr	r2, [pc, #440]	@ (8006e44 <HAL_DMA_Init+0x988>)
 8006c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c90:	091b      	lsrs	r3, r3, #4
 8006c92:	009a      	lsls	r2, r3, #2
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f001 fc53 	bl	8008544 <DMA_CalcBaseAndBitshift>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ca6:	f003 031f 	and.w	r3, r3, #31
 8006caa:	2201      	movs	r2, #1
 8006cac:	409a      	lsls	r2, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	605a      	str	r2, [r3, #4]
 8006cb2:	e008      	b.n	8006cc6 <HAL_DMA_Init+0x80a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2240      	movs	r2, #64	@ 0x40
 8006cb8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2203      	movs	r2, #3
 8006cbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e0b7      	b.n	8006e36 <HAL_DMA_Init+0x97a>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a5f      	ldr	r2, [pc, #380]	@ (8006e48 <HAL_DMA_Init+0x98c>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d072      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a5d      	ldr	r2, [pc, #372]	@ (8006e4c <HAL_DMA_Init+0x990>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d06d      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a5c      	ldr	r2, [pc, #368]	@ (8006e50 <HAL_DMA_Init+0x994>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d068      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a5a      	ldr	r2, [pc, #360]	@ (8006e54 <HAL_DMA_Init+0x998>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d063      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a59      	ldr	r2, [pc, #356]	@ (8006e58 <HAL_DMA_Init+0x99c>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d05e      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a57      	ldr	r2, [pc, #348]	@ (8006e5c <HAL_DMA_Init+0x9a0>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d059      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a56      	ldr	r2, [pc, #344]	@ (8006e60 <HAL_DMA_Init+0x9a4>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d054      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a54      	ldr	r2, [pc, #336]	@ (8006e64 <HAL_DMA_Init+0x9a8>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d04f      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a53      	ldr	r2, [pc, #332]	@ (8006e68 <HAL_DMA_Init+0x9ac>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d04a      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a51      	ldr	r2, [pc, #324]	@ (8006e6c <HAL_DMA_Init+0x9b0>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d045      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a50      	ldr	r2, [pc, #320]	@ (8006e70 <HAL_DMA_Init+0x9b4>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d040      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a4e      	ldr	r2, [pc, #312]	@ (8006e74 <HAL_DMA_Init+0x9b8>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d03b      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a4d      	ldr	r2, [pc, #308]	@ (8006e78 <HAL_DMA_Init+0x9bc>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d036      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a4b      	ldr	r2, [pc, #300]	@ (8006e7c <HAL_DMA_Init+0x9c0>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d031      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a4a      	ldr	r2, [pc, #296]	@ (8006e80 <HAL_DMA_Init+0x9c4>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d02c      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a48      	ldr	r2, [pc, #288]	@ (8006e84 <HAL_DMA_Init+0x9c8>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d027      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a47      	ldr	r2, [pc, #284]	@ (8006e88 <HAL_DMA_Init+0x9cc>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d022      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a45      	ldr	r2, [pc, #276]	@ (8006e8c <HAL_DMA_Init+0x9d0>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d01d      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a44      	ldr	r2, [pc, #272]	@ (8006e90 <HAL_DMA_Init+0x9d4>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d018      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a42      	ldr	r2, [pc, #264]	@ (8006e94 <HAL_DMA_Init+0x9d8>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d013      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a41      	ldr	r2, [pc, #260]	@ (8006e98 <HAL_DMA_Init+0x9dc>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d00e      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a3f      	ldr	r2, [pc, #252]	@ (8006e9c <HAL_DMA_Init+0x9e0>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d009      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a3e      	ldr	r2, [pc, #248]	@ (8006ea0 <HAL_DMA_Init+0x9e4>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d004      	beq.n	8006db6 <HAL_DMA_Init+0x8fa>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a3c      	ldr	r2, [pc, #240]	@ (8006ea4 <HAL_DMA_Init+0x9e8>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d101      	bne.n	8006dba <HAL_DMA_Init+0x8fe>
 8006db6:	2301      	movs	r3, #1
 8006db8:	e000      	b.n	8006dbc <HAL_DMA_Init+0x900>
 8006dba:	2300      	movs	r3, #0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d032      	beq.n	8006e26 <HAL_DMA_Init+0x96a>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f001 fced 	bl	80087a0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	2b80      	cmp	r3, #128	@ 0x80
 8006dcc:	d102      	bne.n	8006dd4 <HAL_DMA_Init+0x918>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685a      	ldr	r2, [r3, #4]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ddc:	b2d2      	uxtb	r2, r2
 8006dde:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006de8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d010      	beq.n	8006e14 <HAL_DMA_Init+0x958>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	2b08      	cmp	r3, #8
 8006df8:	d80c      	bhi.n	8006e14 <HAL_DMA_Init+0x958>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f001 fd6a 	bl	80088d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e04:	2200      	movs	r2, #0
 8006e06:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006e10:	605a      	str	r2, [r3, #4]
 8006e12:	e008      	b.n	8006e26 <HAL_DMA_Init+0x96a>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006e34:	2300      	movs	r3, #0
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3718      	adds	r7, #24
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	a7fdabf8 	.word	0xa7fdabf8
 8006e44:	cccccccd 	.word	0xcccccccd
 8006e48:	40020010 	.word	0x40020010
 8006e4c:	40020028 	.word	0x40020028
 8006e50:	40020040 	.word	0x40020040
 8006e54:	40020058 	.word	0x40020058
 8006e58:	40020070 	.word	0x40020070
 8006e5c:	40020088 	.word	0x40020088
 8006e60:	400200a0 	.word	0x400200a0
 8006e64:	400200b8 	.word	0x400200b8
 8006e68:	40020410 	.word	0x40020410
 8006e6c:	40020428 	.word	0x40020428
 8006e70:	40020440 	.word	0x40020440
 8006e74:	40020458 	.word	0x40020458
 8006e78:	40020470 	.word	0x40020470
 8006e7c:	40020488 	.word	0x40020488
 8006e80:	400204a0 	.word	0x400204a0
 8006e84:	400204b8 	.word	0x400204b8
 8006e88:	58025408 	.word	0x58025408
 8006e8c:	5802541c 	.word	0x5802541c
 8006e90:	58025430 	.word	0x58025430
 8006e94:	58025444 	.word	0x58025444
 8006e98:	58025458 	.word	0x58025458
 8006e9c:	5802546c 	.word	0x5802546c
 8006ea0:	58025480 	.word	0x58025480
 8006ea4:	58025494 	.word	0x58025494

08006ea8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b086      	sub	sp, #24
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
 8006eb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <HAL_DMA_Start_IT+0x20>
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ec6:	d304      	bcc.n	8006ed2 <HAL_DMA_Start_IT+0x2a>
 8006ec8:	f240 21ae 	movw	r1, #686	@ 0x2ae
 8006ecc:	4879      	ldr	r0, [pc, #484]	@ (80070b4 <HAL_DMA_Start_IT+0x20c>)
 8006ece:	f7fa ff13 	bl	8001cf8 <assert_failed>

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d101      	bne.n	8006edc <HAL_DMA_Start_IT+0x34>
  {
    return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e228      	b.n	800732e <HAL_DMA_Start_IT+0x486>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d101      	bne.n	8006eea <HAL_DMA_Start_IT+0x42>
 8006ee6:	2302      	movs	r3, #2
 8006ee8:	e221      	b.n	800732e <HAL_DMA_Start_IT+0x486>
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	f040 820c 	bne.w	8007318 <HAL_DMA_Start_IT+0x470>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2202      	movs	r2, #2
 8006f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a69      	ldr	r2, [pc, #420]	@ (80070b8 <HAL_DMA_Start_IT+0x210>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d04a      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a67      	ldr	r2, [pc, #412]	@ (80070bc <HAL_DMA_Start_IT+0x214>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d045      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a66      	ldr	r2, [pc, #408]	@ (80070c0 <HAL_DMA_Start_IT+0x218>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d040      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a64      	ldr	r2, [pc, #400]	@ (80070c4 <HAL_DMA_Start_IT+0x21c>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d03b      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a63      	ldr	r2, [pc, #396]	@ (80070c8 <HAL_DMA_Start_IT+0x220>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d036      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a61      	ldr	r2, [pc, #388]	@ (80070cc <HAL_DMA_Start_IT+0x224>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d031      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a60      	ldr	r2, [pc, #384]	@ (80070d0 <HAL_DMA_Start_IT+0x228>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d02c      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a5e      	ldr	r2, [pc, #376]	@ (80070d4 <HAL_DMA_Start_IT+0x22c>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d027      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a5d      	ldr	r2, [pc, #372]	@ (80070d8 <HAL_DMA_Start_IT+0x230>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d022      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a5b      	ldr	r2, [pc, #364]	@ (80070dc <HAL_DMA_Start_IT+0x234>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d01d      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a5a      	ldr	r2, [pc, #360]	@ (80070e0 <HAL_DMA_Start_IT+0x238>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d018      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a58      	ldr	r2, [pc, #352]	@ (80070e4 <HAL_DMA_Start_IT+0x23c>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d013      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a57      	ldr	r2, [pc, #348]	@ (80070e8 <HAL_DMA_Start_IT+0x240>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d00e      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a55      	ldr	r2, [pc, #340]	@ (80070ec <HAL_DMA_Start_IT+0x244>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d009      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a54      	ldr	r2, [pc, #336]	@ (80070f0 <HAL_DMA_Start_IT+0x248>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d004      	beq.n	8006fae <HAL_DMA_Start_IT+0x106>
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a52      	ldr	r2, [pc, #328]	@ (80070f4 <HAL_DMA_Start_IT+0x24c>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d108      	bne.n	8006fc0 <HAL_DMA_Start_IT+0x118>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f022 0201 	bic.w	r2, r2, #1
 8006fbc:	601a      	str	r2, [r3, #0]
 8006fbe:	e007      	b.n	8006fd0 <HAL_DMA_Start_IT+0x128>
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f022 0201 	bic.w	r2, r2, #1
 8006fce:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	68b9      	ldr	r1, [r7, #8]
 8006fd6:	68f8      	ldr	r0, [r7, #12]
 8006fd8:	f001 f908 	bl	80081ec <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a35      	ldr	r2, [pc, #212]	@ (80070b8 <HAL_DMA_Start_IT+0x210>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d04a      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a34      	ldr	r2, [pc, #208]	@ (80070bc <HAL_DMA_Start_IT+0x214>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d045      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a32      	ldr	r2, [pc, #200]	@ (80070c0 <HAL_DMA_Start_IT+0x218>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d040      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a31      	ldr	r2, [pc, #196]	@ (80070c4 <HAL_DMA_Start_IT+0x21c>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d03b      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a2f      	ldr	r2, [pc, #188]	@ (80070c8 <HAL_DMA_Start_IT+0x220>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d036      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a2e      	ldr	r2, [pc, #184]	@ (80070cc <HAL_DMA_Start_IT+0x224>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d031      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a2c      	ldr	r2, [pc, #176]	@ (80070d0 <HAL_DMA_Start_IT+0x228>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d02c      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a2b      	ldr	r2, [pc, #172]	@ (80070d4 <HAL_DMA_Start_IT+0x22c>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d027      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a29      	ldr	r2, [pc, #164]	@ (80070d8 <HAL_DMA_Start_IT+0x230>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d022      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a28      	ldr	r2, [pc, #160]	@ (80070dc <HAL_DMA_Start_IT+0x234>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d01d      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a26      	ldr	r2, [pc, #152]	@ (80070e0 <HAL_DMA_Start_IT+0x238>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d018      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a25      	ldr	r2, [pc, #148]	@ (80070e4 <HAL_DMA_Start_IT+0x23c>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d013      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a23      	ldr	r2, [pc, #140]	@ (80070e8 <HAL_DMA_Start_IT+0x240>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d00e      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a22      	ldr	r2, [pc, #136]	@ (80070ec <HAL_DMA_Start_IT+0x244>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d009      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a20      	ldr	r2, [pc, #128]	@ (80070f0 <HAL_DMA_Start_IT+0x248>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d004      	beq.n	800707c <HAL_DMA_Start_IT+0x1d4>
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a1f      	ldr	r2, [pc, #124]	@ (80070f4 <HAL_DMA_Start_IT+0x24c>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d101      	bne.n	8007080 <HAL_DMA_Start_IT+0x1d8>
 800707c:	2301      	movs	r3, #1
 800707e:	e000      	b.n	8007082 <HAL_DMA_Start_IT+0x1da>
 8007080:	2300      	movs	r3, #0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d038      	beq.n	80070f8 <HAL_DMA_Start_IT+0x250>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f023 021e 	bic.w	r2, r3, #30
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f042 0216 	orr.w	r2, r2, #22
 8007098:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d040      	beq.n	8007124 <HAL_DMA_Start_IT+0x27c>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f042 0208 	orr.w	r2, r2, #8
 80070b0:	601a      	str	r2, [r3, #0]
 80070b2:	e037      	b.n	8007124 <HAL_DMA_Start_IT+0x27c>
 80070b4:	08017130 	.word	0x08017130
 80070b8:	40020010 	.word	0x40020010
 80070bc:	40020028 	.word	0x40020028
 80070c0:	40020040 	.word	0x40020040
 80070c4:	40020058 	.word	0x40020058
 80070c8:	40020070 	.word	0x40020070
 80070cc:	40020088 	.word	0x40020088
 80070d0:	400200a0 	.word	0x400200a0
 80070d4:	400200b8 	.word	0x400200b8
 80070d8:	40020410 	.word	0x40020410
 80070dc:	40020428 	.word	0x40020428
 80070e0:	40020440 	.word	0x40020440
 80070e4:	40020458 	.word	0x40020458
 80070e8:	40020470 	.word	0x40020470
 80070ec:	40020488 	.word	0x40020488
 80070f0:	400204a0 	.word	0x400204a0
 80070f4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f023 020e 	bic.w	r2, r3, #14
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f042 020a 	orr.w	r2, r2, #10
 800710a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007110:	2b00      	cmp	r3, #0
 8007112:	d007      	beq.n	8007124 <HAL_DMA_Start_IT+0x27c>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f042 0204 	orr.w	r2, r2, #4
 8007122:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a83      	ldr	r2, [pc, #524]	@ (8007338 <HAL_DMA_Start_IT+0x490>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d072      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a82      	ldr	r2, [pc, #520]	@ (800733c <HAL_DMA_Start_IT+0x494>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d06d      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a80      	ldr	r2, [pc, #512]	@ (8007340 <HAL_DMA_Start_IT+0x498>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d068      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a7f      	ldr	r2, [pc, #508]	@ (8007344 <HAL_DMA_Start_IT+0x49c>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d063      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a7d      	ldr	r2, [pc, #500]	@ (8007348 <HAL_DMA_Start_IT+0x4a0>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d05e      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a7c      	ldr	r2, [pc, #496]	@ (800734c <HAL_DMA_Start_IT+0x4a4>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d059      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a7a      	ldr	r2, [pc, #488]	@ (8007350 <HAL_DMA_Start_IT+0x4a8>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d054      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a79      	ldr	r2, [pc, #484]	@ (8007354 <HAL_DMA_Start_IT+0x4ac>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d04f      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a77      	ldr	r2, [pc, #476]	@ (8007358 <HAL_DMA_Start_IT+0x4b0>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d04a      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a76      	ldr	r2, [pc, #472]	@ (800735c <HAL_DMA_Start_IT+0x4b4>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d045      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a74      	ldr	r2, [pc, #464]	@ (8007360 <HAL_DMA_Start_IT+0x4b8>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d040      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a73      	ldr	r2, [pc, #460]	@ (8007364 <HAL_DMA_Start_IT+0x4bc>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d03b      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a71      	ldr	r2, [pc, #452]	@ (8007368 <HAL_DMA_Start_IT+0x4c0>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d036      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a70      	ldr	r2, [pc, #448]	@ (800736c <HAL_DMA_Start_IT+0x4c4>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d031      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a6e      	ldr	r2, [pc, #440]	@ (8007370 <HAL_DMA_Start_IT+0x4c8>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d02c      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a6d      	ldr	r2, [pc, #436]	@ (8007374 <HAL_DMA_Start_IT+0x4cc>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d027      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a6b      	ldr	r2, [pc, #428]	@ (8007378 <HAL_DMA_Start_IT+0x4d0>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d022      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a6a      	ldr	r2, [pc, #424]	@ (800737c <HAL_DMA_Start_IT+0x4d4>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d01d      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a68      	ldr	r2, [pc, #416]	@ (8007380 <HAL_DMA_Start_IT+0x4d8>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d018      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a67      	ldr	r2, [pc, #412]	@ (8007384 <HAL_DMA_Start_IT+0x4dc>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d013      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a65      	ldr	r2, [pc, #404]	@ (8007388 <HAL_DMA_Start_IT+0x4e0>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d00e      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a64      	ldr	r2, [pc, #400]	@ (800738c <HAL_DMA_Start_IT+0x4e4>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d009      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a62      	ldr	r2, [pc, #392]	@ (8007390 <HAL_DMA_Start_IT+0x4e8>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d004      	beq.n	8007214 <HAL_DMA_Start_IT+0x36c>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a61      	ldr	r2, [pc, #388]	@ (8007394 <HAL_DMA_Start_IT+0x4ec>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d101      	bne.n	8007218 <HAL_DMA_Start_IT+0x370>
 8007214:	2301      	movs	r3, #1
 8007216:	e000      	b.n	800721a <HAL_DMA_Start_IT+0x372>
 8007218:	2300      	movs	r3, #0
 800721a:	2b00      	cmp	r3, #0
 800721c:	d01a      	beq.n	8007254 <HAL_DMA_Start_IT+0x3ac>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007228:	2b00      	cmp	r3, #0
 800722a:	d007      	beq.n	800723c <HAL_DMA_Start_IT+0x394>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007236:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800723a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007240:	2b00      	cmp	r3, #0
 8007242:	d007      	beq.n	8007254 <HAL_DMA_Start_IT+0x3ac>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800724e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007252:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a37      	ldr	r2, [pc, #220]	@ (8007338 <HAL_DMA_Start_IT+0x490>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d04a      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a36      	ldr	r2, [pc, #216]	@ (800733c <HAL_DMA_Start_IT+0x494>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d045      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a34      	ldr	r2, [pc, #208]	@ (8007340 <HAL_DMA_Start_IT+0x498>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d040      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a33      	ldr	r2, [pc, #204]	@ (8007344 <HAL_DMA_Start_IT+0x49c>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d03b      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a31      	ldr	r2, [pc, #196]	@ (8007348 <HAL_DMA_Start_IT+0x4a0>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d036      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a30      	ldr	r2, [pc, #192]	@ (800734c <HAL_DMA_Start_IT+0x4a4>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d031      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a2e      	ldr	r2, [pc, #184]	@ (8007350 <HAL_DMA_Start_IT+0x4a8>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d02c      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a2d      	ldr	r2, [pc, #180]	@ (8007354 <HAL_DMA_Start_IT+0x4ac>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d027      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a2b      	ldr	r2, [pc, #172]	@ (8007358 <HAL_DMA_Start_IT+0x4b0>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d022      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a2a      	ldr	r2, [pc, #168]	@ (800735c <HAL_DMA_Start_IT+0x4b4>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d01d      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a28      	ldr	r2, [pc, #160]	@ (8007360 <HAL_DMA_Start_IT+0x4b8>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d018      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a27      	ldr	r2, [pc, #156]	@ (8007364 <HAL_DMA_Start_IT+0x4bc>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d013      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a25      	ldr	r2, [pc, #148]	@ (8007368 <HAL_DMA_Start_IT+0x4c0>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d00e      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a24      	ldr	r2, [pc, #144]	@ (800736c <HAL_DMA_Start_IT+0x4c4>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d009      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a22      	ldr	r2, [pc, #136]	@ (8007370 <HAL_DMA_Start_IT+0x4c8>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d004      	beq.n	80072f4 <HAL_DMA_Start_IT+0x44c>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a21      	ldr	r2, [pc, #132]	@ (8007374 <HAL_DMA_Start_IT+0x4cc>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d108      	bne.n	8007306 <HAL_DMA_Start_IT+0x45e>
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f042 0201 	orr.w	r2, r2, #1
 8007302:	601a      	str	r2, [r3, #0]
 8007304:	e012      	b.n	800732c <HAL_DMA_Start_IT+0x484>
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f042 0201 	orr.w	r2, r2, #1
 8007314:	601a      	str	r2, [r3, #0]
 8007316:	e009      	b.n	800732c <HAL_DMA_Start_IT+0x484>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800731e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2200      	movs	r2, #0
 8007324:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800732c:	7dfb      	ldrb	r3, [r7, #23]
}
 800732e:	4618      	mov	r0, r3
 8007330:	3718      	adds	r7, #24
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	40020010 	.word	0x40020010
 800733c:	40020028 	.word	0x40020028
 8007340:	40020040 	.word	0x40020040
 8007344:	40020058 	.word	0x40020058
 8007348:	40020070 	.word	0x40020070
 800734c:	40020088 	.word	0x40020088
 8007350:	400200a0 	.word	0x400200a0
 8007354:	400200b8 	.word	0x400200b8
 8007358:	40020410 	.word	0x40020410
 800735c:	40020428 	.word	0x40020428
 8007360:	40020440 	.word	0x40020440
 8007364:	40020458 	.word	0x40020458
 8007368:	40020470 	.word	0x40020470
 800736c:	40020488 	.word	0x40020488
 8007370:	400204a0 	.word	0x400204a0
 8007374:	400204b8 	.word	0x400204b8
 8007378:	58025408 	.word	0x58025408
 800737c:	5802541c 	.word	0x5802541c
 8007380:	58025430 	.word	0x58025430
 8007384:	58025444 	.word	0x58025444
 8007388:	58025458 	.word	0x58025458
 800738c:	5802546c 	.word	0x5802546c
 8007390:	58025480 	.word	0x58025480
 8007394:	58025494 	.word	0x58025494

08007398 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b08a      	sub	sp, #40	@ 0x28
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80073a4:	4b67      	ldr	r3, [pc, #412]	@ (8007544 <HAL_DMA_IRQHandler+0x1ac>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a67      	ldr	r2, [pc, #412]	@ (8007548 <HAL_DMA_IRQHandler+0x1b0>)
 80073aa:	fba2 2303 	umull	r2, r3, r2, r3
 80073ae:	0a9b      	lsrs	r3, r3, #10
 80073b0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073b6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073bc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80073be:	6a3b      	ldr	r3, [r7, #32]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a5f      	ldr	r2, [pc, #380]	@ (800754c <HAL_DMA_IRQHandler+0x1b4>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d04a      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a5d      	ldr	r2, [pc, #372]	@ (8007550 <HAL_DMA_IRQHandler+0x1b8>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d045      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a5c      	ldr	r2, [pc, #368]	@ (8007554 <HAL_DMA_IRQHandler+0x1bc>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d040      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a5a      	ldr	r2, [pc, #360]	@ (8007558 <HAL_DMA_IRQHandler+0x1c0>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d03b      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a59      	ldr	r2, [pc, #356]	@ (800755c <HAL_DMA_IRQHandler+0x1c4>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d036      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a57      	ldr	r2, [pc, #348]	@ (8007560 <HAL_DMA_IRQHandler+0x1c8>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d031      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a56      	ldr	r2, [pc, #344]	@ (8007564 <HAL_DMA_IRQHandler+0x1cc>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d02c      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a54      	ldr	r2, [pc, #336]	@ (8007568 <HAL_DMA_IRQHandler+0x1d0>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d027      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a53      	ldr	r2, [pc, #332]	@ (800756c <HAL_DMA_IRQHandler+0x1d4>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d022      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a51      	ldr	r2, [pc, #324]	@ (8007570 <HAL_DMA_IRQHandler+0x1d8>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d01d      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a50      	ldr	r2, [pc, #320]	@ (8007574 <HAL_DMA_IRQHandler+0x1dc>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d018      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a4e      	ldr	r2, [pc, #312]	@ (8007578 <HAL_DMA_IRQHandler+0x1e0>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d013      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a4d      	ldr	r2, [pc, #308]	@ (800757c <HAL_DMA_IRQHandler+0x1e4>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d00e      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a4b      	ldr	r2, [pc, #300]	@ (8007580 <HAL_DMA_IRQHandler+0x1e8>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d009      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a4a      	ldr	r2, [pc, #296]	@ (8007584 <HAL_DMA_IRQHandler+0x1ec>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d004      	beq.n	800746a <HAL_DMA_IRQHandler+0xd2>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a48      	ldr	r2, [pc, #288]	@ (8007588 <HAL_DMA_IRQHandler+0x1f0>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d101      	bne.n	800746e <HAL_DMA_IRQHandler+0xd6>
 800746a:	2301      	movs	r3, #1
 800746c:	e000      	b.n	8007470 <HAL_DMA_IRQHandler+0xd8>
 800746e:	2300      	movs	r3, #0
 8007470:	2b00      	cmp	r3, #0
 8007472:	f000 842b 	beq.w	8007ccc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800747a:	f003 031f 	and.w	r3, r3, #31
 800747e:	2208      	movs	r2, #8
 8007480:	409a      	lsls	r2, r3
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	4013      	ands	r3, r2
 8007486:	2b00      	cmp	r3, #0
 8007488:	f000 80a2 	beq.w	80075d0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a2e      	ldr	r2, [pc, #184]	@ (800754c <HAL_DMA_IRQHandler+0x1b4>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d04a      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a2d      	ldr	r2, [pc, #180]	@ (8007550 <HAL_DMA_IRQHandler+0x1b8>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d045      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a2b      	ldr	r2, [pc, #172]	@ (8007554 <HAL_DMA_IRQHandler+0x1bc>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d040      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a2a      	ldr	r2, [pc, #168]	@ (8007558 <HAL_DMA_IRQHandler+0x1c0>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d03b      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a28      	ldr	r2, [pc, #160]	@ (800755c <HAL_DMA_IRQHandler+0x1c4>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d036      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a27      	ldr	r2, [pc, #156]	@ (8007560 <HAL_DMA_IRQHandler+0x1c8>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d031      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a25      	ldr	r2, [pc, #148]	@ (8007564 <HAL_DMA_IRQHandler+0x1cc>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d02c      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a24      	ldr	r2, [pc, #144]	@ (8007568 <HAL_DMA_IRQHandler+0x1d0>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d027      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a22      	ldr	r2, [pc, #136]	@ (800756c <HAL_DMA_IRQHandler+0x1d4>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d022      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a21      	ldr	r2, [pc, #132]	@ (8007570 <HAL_DMA_IRQHandler+0x1d8>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d01d      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a1f      	ldr	r2, [pc, #124]	@ (8007574 <HAL_DMA_IRQHandler+0x1dc>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d018      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007578 <HAL_DMA_IRQHandler+0x1e0>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d013      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a1c      	ldr	r2, [pc, #112]	@ (800757c <HAL_DMA_IRQHandler+0x1e4>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d00e      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a1b      	ldr	r2, [pc, #108]	@ (8007580 <HAL_DMA_IRQHandler+0x1e8>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d009      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a19      	ldr	r2, [pc, #100]	@ (8007584 <HAL_DMA_IRQHandler+0x1ec>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d004      	beq.n	800752c <HAL_DMA_IRQHandler+0x194>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a18      	ldr	r2, [pc, #96]	@ (8007588 <HAL_DMA_IRQHandler+0x1f0>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d12f      	bne.n	800758c <HAL_DMA_IRQHandler+0x1f4>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f003 0304 	and.w	r3, r3, #4
 8007536:	2b00      	cmp	r3, #0
 8007538:	bf14      	ite	ne
 800753a:	2301      	movne	r3, #1
 800753c:	2300      	moveq	r3, #0
 800753e:	b2db      	uxtb	r3, r3
 8007540:	e02e      	b.n	80075a0 <HAL_DMA_IRQHandler+0x208>
 8007542:	bf00      	nop
 8007544:	24000000 	.word	0x24000000
 8007548:	1b4e81b5 	.word	0x1b4e81b5
 800754c:	40020010 	.word	0x40020010
 8007550:	40020028 	.word	0x40020028
 8007554:	40020040 	.word	0x40020040
 8007558:	40020058 	.word	0x40020058
 800755c:	40020070 	.word	0x40020070
 8007560:	40020088 	.word	0x40020088
 8007564:	400200a0 	.word	0x400200a0
 8007568:	400200b8 	.word	0x400200b8
 800756c:	40020410 	.word	0x40020410
 8007570:	40020428 	.word	0x40020428
 8007574:	40020440 	.word	0x40020440
 8007578:	40020458 	.word	0x40020458
 800757c:	40020470 	.word	0x40020470
 8007580:	40020488 	.word	0x40020488
 8007584:	400204a0 	.word	0x400204a0
 8007588:	400204b8 	.word	0x400204b8
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 0308 	and.w	r3, r3, #8
 8007596:	2b00      	cmp	r3, #0
 8007598:	bf14      	ite	ne
 800759a:	2301      	movne	r3, #1
 800759c:	2300      	moveq	r3, #0
 800759e:	b2db      	uxtb	r3, r3
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d015      	beq.n	80075d0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f022 0204 	bic.w	r2, r2, #4
 80075b2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075b8:	f003 031f 	and.w	r3, r3, #31
 80075bc:	2208      	movs	r2, #8
 80075be:	409a      	lsls	r2, r3
 80075c0:	6a3b      	ldr	r3, [r7, #32]
 80075c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c8:	f043 0201 	orr.w	r2, r3, #1
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075d4:	f003 031f 	and.w	r3, r3, #31
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	fa22 f303 	lsr.w	r3, r2, r3
 80075de:	f003 0301 	and.w	r3, r3, #1
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d06e      	beq.n	80076c4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a69      	ldr	r2, [pc, #420]	@ (8007790 <HAL_DMA_IRQHandler+0x3f8>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d04a      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a67      	ldr	r2, [pc, #412]	@ (8007794 <HAL_DMA_IRQHandler+0x3fc>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d045      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a66      	ldr	r2, [pc, #408]	@ (8007798 <HAL_DMA_IRQHandler+0x400>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d040      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a64      	ldr	r2, [pc, #400]	@ (800779c <HAL_DMA_IRQHandler+0x404>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d03b      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a63      	ldr	r2, [pc, #396]	@ (80077a0 <HAL_DMA_IRQHandler+0x408>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d036      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a61      	ldr	r2, [pc, #388]	@ (80077a4 <HAL_DMA_IRQHandler+0x40c>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d031      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a60      	ldr	r2, [pc, #384]	@ (80077a8 <HAL_DMA_IRQHandler+0x410>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d02c      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a5e      	ldr	r2, [pc, #376]	@ (80077ac <HAL_DMA_IRQHandler+0x414>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d027      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a5d      	ldr	r2, [pc, #372]	@ (80077b0 <HAL_DMA_IRQHandler+0x418>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d022      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a5b      	ldr	r2, [pc, #364]	@ (80077b4 <HAL_DMA_IRQHandler+0x41c>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d01d      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a5a      	ldr	r2, [pc, #360]	@ (80077b8 <HAL_DMA_IRQHandler+0x420>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d018      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a58      	ldr	r2, [pc, #352]	@ (80077bc <HAL_DMA_IRQHandler+0x424>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d013      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a57      	ldr	r2, [pc, #348]	@ (80077c0 <HAL_DMA_IRQHandler+0x428>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d00e      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a55      	ldr	r2, [pc, #340]	@ (80077c4 <HAL_DMA_IRQHandler+0x42c>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d009      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a54      	ldr	r2, [pc, #336]	@ (80077c8 <HAL_DMA_IRQHandler+0x430>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d004      	beq.n	8007686 <HAL_DMA_IRQHandler+0x2ee>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a52      	ldr	r2, [pc, #328]	@ (80077cc <HAL_DMA_IRQHandler+0x434>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d10a      	bne.n	800769c <HAL_DMA_IRQHandler+0x304>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	695b      	ldr	r3, [r3, #20]
 800768c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007690:	2b00      	cmp	r3, #0
 8007692:	bf14      	ite	ne
 8007694:	2301      	movne	r3, #1
 8007696:	2300      	moveq	r3, #0
 8007698:	b2db      	uxtb	r3, r3
 800769a:	e003      	b.n	80076a4 <HAL_DMA_IRQHandler+0x30c>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2300      	movs	r3, #0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d00d      	beq.n	80076c4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076ac:	f003 031f 	and.w	r3, r3, #31
 80076b0:	2201      	movs	r2, #1
 80076b2:	409a      	lsls	r2, r3
 80076b4:	6a3b      	ldr	r3, [r7, #32]
 80076b6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076bc:	f043 0202 	orr.w	r2, r3, #2
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076c8:	f003 031f 	and.w	r3, r3, #31
 80076cc:	2204      	movs	r2, #4
 80076ce:	409a      	lsls	r2, r3
 80076d0:	69bb      	ldr	r3, [r7, #24]
 80076d2:	4013      	ands	r3, r2
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	f000 808f 	beq.w	80077f8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a2c      	ldr	r2, [pc, #176]	@ (8007790 <HAL_DMA_IRQHandler+0x3f8>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d04a      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a2a      	ldr	r2, [pc, #168]	@ (8007794 <HAL_DMA_IRQHandler+0x3fc>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d045      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a29      	ldr	r2, [pc, #164]	@ (8007798 <HAL_DMA_IRQHandler+0x400>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d040      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a27      	ldr	r2, [pc, #156]	@ (800779c <HAL_DMA_IRQHandler+0x404>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d03b      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a26      	ldr	r2, [pc, #152]	@ (80077a0 <HAL_DMA_IRQHandler+0x408>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d036      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a24      	ldr	r2, [pc, #144]	@ (80077a4 <HAL_DMA_IRQHandler+0x40c>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d031      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a23      	ldr	r2, [pc, #140]	@ (80077a8 <HAL_DMA_IRQHandler+0x410>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d02c      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a21      	ldr	r2, [pc, #132]	@ (80077ac <HAL_DMA_IRQHandler+0x414>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d027      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a20      	ldr	r2, [pc, #128]	@ (80077b0 <HAL_DMA_IRQHandler+0x418>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d022      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a1e      	ldr	r2, [pc, #120]	@ (80077b4 <HAL_DMA_IRQHandler+0x41c>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d01d      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a1d      	ldr	r2, [pc, #116]	@ (80077b8 <HAL_DMA_IRQHandler+0x420>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d018      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a1b      	ldr	r2, [pc, #108]	@ (80077bc <HAL_DMA_IRQHandler+0x424>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d013      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a1a      	ldr	r2, [pc, #104]	@ (80077c0 <HAL_DMA_IRQHandler+0x428>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d00e      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a18      	ldr	r2, [pc, #96]	@ (80077c4 <HAL_DMA_IRQHandler+0x42c>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d009      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a17      	ldr	r2, [pc, #92]	@ (80077c8 <HAL_DMA_IRQHandler+0x430>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d004      	beq.n	800777a <HAL_DMA_IRQHandler+0x3e2>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a15      	ldr	r2, [pc, #84]	@ (80077cc <HAL_DMA_IRQHandler+0x434>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d12a      	bne.n	80077d0 <HAL_DMA_IRQHandler+0x438>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f003 0302 	and.w	r3, r3, #2
 8007784:	2b00      	cmp	r3, #0
 8007786:	bf14      	ite	ne
 8007788:	2301      	movne	r3, #1
 800778a:	2300      	moveq	r3, #0
 800778c:	b2db      	uxtb	r3, r3
 800778e:	e023      	b.n	80077d8 <HAL_DMA_IRQHandler+0x440>
 8007790:	40020010 	.word	0x40020010
 8007794:	40020028 	.word	0x40020028
 8007798:	40020040 	.word	0x40020040
 800779c:	40020058 	.word	0x40020058
 80077a0:	40020070 	.word	0x40020070
 80077a4:	40020088 	.word	0x40020088
 80077a8:	400200a0 	.word	0x400200a0
 80077ac:	400200b8 	.word	0x400200b8
 80077b0:	40020410 	.word	0x40020410
 80077b4:	40020428 	.word	0x40020428
 80077b8:	40020440 	.word	0x40020440
 80077bc:	40020458 	.word	0x40020458
 80077c0:	40020470 	.word	0x40020470
 80077c4:	40020488 	.word	0x40020488
 80077c8:	400204a0 	.word	0x400204a0
 80077cc:	400204b8 	.word	0x400204b8
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2300      	movs	r3, #0
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d00d      	beq.n	80077f8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077e0:	f003 031f 	and.w	r3, r3, #31
 80077e4:	2204      	movs	r2, #4
 80077e6:	409a      	lsls	r2, r3
 80077e8:	6a3b      	ldr	r3, [r7, #32]
 80077ea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077f0:	f043 0204 	orr.w	r2, r3, #4
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077fc:	f003 031f 	and.w	r3, r3, #31
 8007800:	2210      	movs	r2, #16
 8007802:	409a      	lsls	r2, r3
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	4013      	ands	r3, r2
 8007808:	2b00      	cmp	r3, #0
 800780a:	f000 80a6 	beq.w	800795a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a85      	ldr	r2, [pc, #532]	@ (8007a28 <HAL_DMA_IRQHandler+0x690>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d04a      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a83      	ldr	r2, [pc, #524]	@ (8007a2c <HAL_DMA_IRQHandler+0x694>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d045      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a82      	ldr	r2, [pc, #520]	@ (8007a30 <HAL_DMA_IRQHandler+0x698>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d040      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a80      	ldr	r2, [pc, #512]	@ (8007a34 <HAL_DMA_IRQHandler+0x69c>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d03b      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a7f      	ldr	r2, [pc, #508]	@ (8007a38 <HAL_DMA_IRQHandler+0x6a0>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d036      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a7d      	ldr	r2, [pc, #500]	@ (8007a3c <HAL_DMA_IRQHandler+0x6a4>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d031      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a7c      	ldr	r2, [pc, #496]	@ (8007a40 <HAL_DMA_IRQHandler+0x6a8>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d02c      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a7a      	ldr	r2, [pc, #488]	@ (8007a44 <HAL_DMA_IRQHandler+0x6ac>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d027      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a79      	ldr	r2, [pc, #484]	@ (8007a48 <HAL_DMA_IRQHandler+0x6b0>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d022      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a77      	ldr	r2, [pc, #476]	@ (8007a4c <HAL_DMA_IRQHandler+0x6b4>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d01d      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a76      	ldr	r2, [pc, #472]	@ (8007a50 <HAL_DMA_IRQHandler+0x6b8>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d018      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a74      	ldr	r2, [pc, #464]	@ (8007a54 <HAL_DMA_IRQHandler+0x6bc>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d013      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a73      	ldr	r2, [pc, #460]	@ (8007a58 <HAL_DMA_IRQHandler+0x6c0>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d00e      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a71      	ldr	r2, [pc, #452]	@ (8007a5c <HAL_DMA_IRQHandler+0x6c4>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d009      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a70      	ldr	r2, [pc, #448]	@ (8007a60 <HAL_DMA_IRQHandler+0x6c8>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d004      	beq.n	80078ae <HAL_DMA_IRQHandler+0x516>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a6e      	ldr	r2, [pc, #440]	@ (8007a64 <HAL_DMA_IRQHandler+0x6cc>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d10a      	bne.n	80078c4 <HAL_DMA_IRQHandler+0x52c>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f003 0308 	and.w	r3, r3, #8
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	bf14      	ite	ne
 80078bc:	2301      	movne	r3, #1
 80078be:	2300      	moveq	r3, #0
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	e009      	b.n	80078d8 <HAL_DMA_IRQHandler+0x540>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f003 0304 	and.w	r3, r3, #4
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	bf14      	ite	ne
 80078d2:	2301      	movne	r3, #1
 80078d4:	2300      	moveq	r3, #0
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d03e      	beq.n	800795a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078e0:	f003 031f 	and.w	r3, r3, #31
 80078e4:	2210      	movs	r2, #16
 80078e6:	409a      	lsls	r2, r3
 80078e8:	6a3b      	ldr	r3, [r7, #32]
 80078ea:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d018      	beq.n	800792c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007904:	2b00      	cmp	r3, #0
 8007906:	d108      	bne.n	800791a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800790c:	2b00      	cmp	r3, #0
 800790e:	d024      	beq.n	800795a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	4798      	blx	r3
 8007918:	e01f      	b.n	800795a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800791e:	2b00      	cmp	r3, #0
 8007920:	d01b      	beq.n	800795a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	4798      	blx	r3
 800792a:	e016      	b.n	800795a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007936:	2b00      	cmp	r3, #0
 8007938:	d107      	bne.n	800794a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f022 0208 	bic.w	r2, r2, #8
 8007948:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800794e:	2b00      	cmp	r3, #0
 8007950:	d003      	beq.n	800795a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800795e:	f003 031f 	and.w	r3, r3, #31
 8007962:	2220      	movs	r2, #32
 8007964:	409a      	lsls	r2, r3
 8007966:	69bb      	ldr	r3, [r7, #24]
 8007968:	4013      	ands	r3, r2
 800796a:	2b00      	cmp	r3, #0
 800796c:	f000 8110 	beq.w	8007b90 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a2c      	ldr	r2, [pc, #176]	@ (8007a28 <HAL_DMA_IRQHandler+0x690>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d04a      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a2b      	ldr	r2, [pc, #172]	@ (8007a2c <HAL_DMA_IRQHandler+0x694>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d045      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a29      	ldr	r2, [pc, #164]	@ (8007a30 <HAL_DMA_IRQHandler+0x698>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d040      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a28      	ldr	r2, [pc, #160]	@ (8007a34 <HAL_DMA_IRQHandler+0x69c>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d03b      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a26      	ldr	r2, [pc, #152]	@ (8007a38 <HAL_DMA_IRQHandler+0x6a0>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d036      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a25      	ldr	r2, [pc, #148]	@ (8007a3c <HAL_DMA_IRQHandler+0x6a4>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d031      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a23      	ldr	r2, [pc, #140]	@ (8007a40 <HAL_DMA_IRQHandler+0x6a8>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d02c      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a22      	ldr	r2, [pc, #136]	@ (8007a44 <HAL_DMA_IRQHandler+0x6ac>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d027      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a20      	ldr	r2, [pc, #128]	@ (8007a48 <HAL_DMA_IRQHandler+0x6b0>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d022      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a1f      	ldr	r2, [pc, #124]	@ (8007a4c <HAL_DMA_IRQHandler+0x6b4>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d01d      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007a50 <HAL_DMA_IRQHandler+0x6b8>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d018      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007a54 <HAL_DMA_IRQHandler+0x6bc>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d013      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a1a      	ldr	r2, [pc, #104]	@ (8007a58 <HAL_DMA_IRQHandler+0x6c0>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d00e      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a19      	ldr	r2, [pc, #100]	@ (8007a5c <HAL_DMA_IRQHandler+0x6c4>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d009      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a17      	ldr	r2, [pc, #92]	@ (8007a60 <HAL_DMA_IRQHandler+0x6c8>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d004      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x678>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a16      	ldr	r2, [pc, #88]	@ (8007a64 <HAL_DMA_IRQHandler+0x6cc>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d12b      	bne.n	8007a68 <HAL_DMA_IRQHandler+0x6d0>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 0310 	and.w	r3, r3, #16
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	bf14      	ite	ne
 8007a1e:	2301      	movne	r3, #1
 8007a20:	2300      	moveq	r3, #0
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	e02a      	b.n	8007a7c <HAL_DMA_IRQHandler+0x6e4>
 8007a26:	bf00      	nop
 8007a28:	40020010 	.word	0x40020010
 8007a2c:	40020028 	.word	0x40020028
 8007a30:	40020040 	.word	0x40020040
 8007a34:	40020058 	.word	0x40020058
 8007a38:	40020070 	.word	0x40020070
 8007a3c:	40020088 	.word	0x40020088
 8007a40:	400200a0 	.word	0x400200a0
 8007a44:	400200b8 	.word	0x400200b8
 8007a48:	40020410 	.word	0x40020410
 8007a4c:	40020428 	.word	0x40020428
 8007a50:	40020440 	.word	0x40020440
 8007a54:	40020458 	.word	0x40020458
 8007a58:	40020470 	.word	0x40020470
 8007a5c:	40020488 	.word	0x40020488
 8007a60:	400204a0 	.word	0x400204a0
 8007a64:	400204b8 	.word	0x400204b8
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f003 0302 	and.w	r3, r3, #2
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	bf14      	ite	ne
 8007a76:	2301      	movne	r3, #1
 8007a78:	2300      	moveq	r3, #0
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	f000 8087 	beq.w	8007b90 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a86:	f003 031f 	and.w	r3, r3, #31
 8007a8a:	2220      	movs	r2, #32
 8007a8c:	409a      	lsls	r2, r3
 8007a8e:	6a3b      	ldr	r3, [r7, #32]
 8007a90:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b04      	cmp	r3, #4
 8007a9c:	d139      	bne.n	8007b12 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f022 0216 	bic.w	r2, r2, #22
 8007aac:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	695a      	ldr	r2, [r3, #20]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007abc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d103      	bne.n	8007ace <HAL_DMA_IRQHandler+0x736>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d007      	beq.n	8007ade <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f022 0208 	bic.w	r2, r2, #8
 8007adc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ae2:	f003 031f 	and.w	r3, r3, #31
 8007ae6:	223f      	movs	r2, #63	@ 0x3f
 8007ae8:	409a      	lsls	r2, r3
 8007aea:	6a3b      	ldr	r3, [r7, #32]
 8007aec:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	f000 834a 	beq.w	800819c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	4798      	blx	r3
          }
          return;
 8007b10:	e344      	b.n	800819c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d018      	beq.n	8007b52 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d108      	bne.n	8007b40 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d02c      	beq.n	8007b90 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	4798      	blx	r3
 8007b3e:	e027      	b.n	8007b90 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d023      	beq.n	8007b90 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	4798      	blx	r3
 8007b50:	e01e      	b.n	8007b90 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d10f      	bne.n	8007b80 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f022 0210 	bic.w	r2, r2, #16
 8007b6e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d003      	beq.n	8007b90 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f000 8306 	beq.w	80081a6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b9e:	f003 0301 	and.w	r3, r3, #1
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f000 8088 	beq.w	8007cb8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2204      	movs	r2, #4
 8007bac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a7a      	ldr	r2, [pc, #488]	@ (8007da0 <HAL_DMA_IRQHandler+0xa08>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d04a      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a79      	ldr	r2, [pc, #484]	@ (8007da4 <HAL_DMA_IRQHandler+0xa0c>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d045      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a77      	ldr	r2, [pc, #476]	@ (8007da8 <HAL_DMA_IRQHandler+0xa10>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d040      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a76      	ldr	r2, [pc, #472]	@ (8007dac <HAL_DMA_IRQHandler+0xa14>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d03b      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a74      	ldr	r2, [pc, #464]	@ (8007db0 <HAL_DMA_IRQHandler+0xa18>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d036      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a73      	ldr	r2, [pc, #460]	@ (8007db4 <HAL_DMA_IRQHandler+0xa1c>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d031      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a71      	ldr	r2, [pc, #452]	@ (8007db8 <HAL_DMA_IRQHandler+0xa20>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d02c      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4a70      	ldr	r2, [pc, #448]	@ (8007dbc <HAL_DMA_IRQHandler+0xa24>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d027      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a6e      	ldr	r2, [pc, #440]	@ (8007dc0 <HAL_DMA_IRQHandler+0xa28>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d022      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a6d      	ldr	r2, [pc, #436]	@ (8007dc4 <HAL_DMA_IRQHandler+0xa2c>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d01d      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a6b      	ldr	r2, [pc, #428]	@ (8007dc8 <HAL_DMA_IRQHandler+0xa30>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d018      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a6a      	ldr	r2, [pc, #424]	@ (8007dcc <HAL_DMA_IRQHandler+0xa34>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d013      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a68      	ldr	r2, [pc, #416]	@ (8007dd0 <HAL_DMA_IRQHandler+0xa38>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d00e      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a67      	ldr	r2, [pc, #412]	@ (8007dd4 <HAL_DMA_IRQHandler+0xa3c>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d009      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a65      	ldr	r2, [pc, #404]	@ (8007dd8 <HAL_DMA_IRQHandler+0xa40>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d004      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x8b8>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a64      	ldr	r2, [pc, #400]	@ (8007ddc <HAL_DMA_IRQHandler+0xa44>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d108      	bne.n	8007c62 <HAL_DMA_IRQHandler+0x8ca>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f022 0201 	bic.w	r2, r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]
 8007c60:	e007      	b.n	8007c72 <HAL_DMA_IRQHandler+0x8da>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f022 0201 	bic.w	r2, r2, #1
 8007c70:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	3301      	adds	r3, #1
 8007c76:	60fb      	str	r3, [r7, #12]
 8007c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d307      	bcc.n	8007c8e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0301 	and.w	r3, r3, #1
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d1f2      	bne.n	8007c72 <HAL_DMA_IRQHandler+0x8da>
 8007c8c:	e000      	b.n	8007c90 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007c8e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f003 0301 	and.w	r3, r3, #1
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d004      	beq.n	8007ca8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2203      	movs	r2, #3
 8007ca2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8007ca6:	e003      	b.n	8007cb0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 8272 	beq.w	80081a6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	4798      	blx	r3
 8007cca:	e26c      	b.n	80081a6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a43      	ldr	r2, [pc, #268]	@ (8007de0 <HAL_DMA_IRQHandler+0xa48>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d022      	beq.n	8007d1c <HAL_DMA_IRQHandler+0x984>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a42      	ldr	r2, [pc, #264]	@ (8007de4 <HAL_DMA_IRQHandler+0xa4c>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d01d      	beq.n	8007d1c <HAL_DMA_IRQHandler+0x984>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a40      	ldr	r2, [pc, #256]	@ (8007de8 <HAL_DMA_IRQHandler+0xa50>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d018      	beq.n	8007d1c <HAL_DMA_IRQHandler+0x984>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a3f      	ldr	r2, [pc, #252]	@ (8007dec <HAL_DMA_IRQHandler+0xa54>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d013      	beq.n	8007d1c <HAL_DMA_IRQHandler+0x984>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a3d      	ldr	r2, [pc, #244]	@ (8007df0 <HAL_DMA_IRQHandler+0xa58>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d00e      	beq.n	8007d1c <HAL_DMA_IRQHandler+0x984>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a3c      	ldr	r2, [pc, #240]	@ (8007df4 <HAL_DMA_IRQHandler+0xa5c>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d009      	beq.n	8007d1c <HAL_DMA_IRQHandler+0x984>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a3a      	ldr	r2, [pc, #232]	@ (8007df8 <HAL_DMA_IRQHandler+0xa60>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d004      	beq.n	8007d1c <HAL_DMA_IRQHandler+0x984>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a39      	ldr	r2, [pc, #228]	@ (8007dfc <HAL_DMA_IRQHandler+0xa64>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d101      	bne.n	8007d20 <HAL_DMA_IRQHandler+0x988>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e000      	b.n	8007d22 <HAL_DMA_IRQHandler+0x98a>
 8007d20:	2300      	movs	r3, #0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f000 823f 	beq.w	80081a6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d34:	f003 031f 	and.w	r3, r3, #31
 8007d38:	2204      	movs	r2, #4
 8007d3a:	409a      	lsls	r2, r3
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	4013      	ands	r3, r2
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	f000 80cd 	beq.w	8007ee0 <HAL_DMA_IRQHandler+0xb48>
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	f003 0304 	and.w	r3, r3, #4
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f000 80c7 	beq.w	8007ee0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d56:	f003 031f 	and.w	r3, r3, #31
 8007d5a:	2204      	movs	r2, #4
 8007d5c:	409a      	lsls	r2, r3
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d049      	beq.n	8007e00 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d109      	bne.n	8007d8a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f000 8210 	beq.w	80081a0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007d88:	e20a      	b.n	80081a0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	f000 8206 	beq.w	80081a0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007d9c:	e200      	b.n	80081a0 <HAL_DMA_IRQHandler+0xe08>
 8007d9e:	bf00      	nop
 8007da0:	40020010 	.word	0x40020010
 8007da4:	40020028 	.word	0x40020028
 8007da8:	40020040 	.word	0x40020040
 8007dac:	40020058 	.word	0x40020058
 8007db0:	40020070 	.word	0x40020070
 8007db4:	40020088 	.word	0x40020088
 8007db8:	400200a0 	.word	0x400200a0
 8007dbc:	400200b8 	.word	0x400200b8
 8007dc0:	40020410 	.word	0x40020410
 8007dc4:	40020428 	.word	0x40020428
 8007dc8:	40020440 	.word	0x40020440
 8007dcc:	40020458 	.word	0x40020458
 8007dd0:	40020470 	.word	0x40020470
 8007dd4:	40020488 	.word	0x40020488
 8007dd8:	400204a0 	.word	0x400204a0
 8007ddc:	400204b8 	.word	0x400204b8
 8007de0:	58025408 	.word	0x58025408
 8007de4:	5802541c 	.word	0x5802541c
 8007de8:	58025430 	.word	0x58025430
 8007dec:	58025444 	.word	0x58025444
 8007df0:	58025458 	.word	0x58025458
 8007df4:	5802546c 	.word	0x5802546c
 8007df8:	58025480 	.word	0x58025480
 8007dfc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	f003 0320 	and.w	r3, r3, #32
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d160      	bne.n	8007ecc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a7f      	ldr	r2, [pc, #508]	@ (800800c <HAL_DMA_IRQHandler+0xc74>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d04a      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a7d      	ldr	r2, [pc, #500]	@ (8008010 <HAL_DMA_IRQHandler+0xc78>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d045      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a7c      	ldr	r2, [pc, #496]	@ (8008014 <HAL_DMA_IRQHandler+0xc7c>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d040      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a7a      	ldr	r2, [pc, #488]	@ (8008018 <HAL_DMA_IRQHandler+0xc80>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d03b      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a79      	ldr	r2, [pc, #484]	@ (800801c <HAL_DMA_IRQHandler+0xc84>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d036      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a77      	ldr	r2, [pc, #476]	@ (8008020 <HAL_DMA_IRQHandler+0xc88>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d031      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a76      	ldr	r2, [pc, #472]	@ (8008024 <HAL_DMA_IRQHandler+0xc8c>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d02c      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a74      	ldr	r2, [pc, #464]	@ (8008028 <HAL_DMA_IRQHandler+0xc90>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d027      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a73      	ldr	r2, [pc, #460]	@ (800802c <HAL_DMA_IRQHandler+0xc94>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d022      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a71      	ldr	r2, [pc, #452]	@ (8008030 <HAL_DMA_IRQHandler+0xc98>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d01d      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a70      	ldr	r2, [pc, #448]	@ (8008034 <HAL_DMA_IRQHandler+0xc9c>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d018      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a6e      	ldr	r2, [pc, #440]	@ (8008038 <HAL_DMA_IRQHandler+0xca0>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d013      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a6d      	ldr	r2, [pc, #436]	@ (800803c <HAL_DMA_IRQHandler+0xca4>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d00e      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a6b      	ldr	r2, [pc, #428]	@ (8008040 <HAL_DMA_IRQHandler+0xca8>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d009      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a6a      	ldr	r2, [pc, #424]	@ (8008044 <HAL_DMA_IRQHandler+0xcac>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d004      	beq.n	8007eaa <HAL_DMA_IRQHandler+0xb12>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a68      	ldr	r2, [pc, #416]	@ (8008048 <HAL_DMA_IRQHandler+0xcb0>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d108      	bne.n	8007ebc <HAL_DMA_IRQHandler+0xb24>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f022 0208 	bic.w	r2, r2, #8
 8007eb8:	601a      	str	r2, [r3, #0]
 8007eba:	e007      	b.n	8007ecc <HAL_DMA_IRQHandler+0xb34>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f022 0204 	bic.w	r2, r2, #4
 8007eca:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f000 8165 	beq.w	80081a0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007ede:	e15f      	b.n	80081a0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ee4:	f003 031f 	and.w	r3, r3, #31
 8007ee8:	2202      	movs	r2, #2
 8007eea:	409a      	lsls	r2, r3
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	4013      	ands	r3, r2
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f000 80c5 	beq.w	8008080 <HAL_DMA_IRQHandler+0xce8>
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	f003 0302 	and.w	r3, r3, #2
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f000 80bf 	beq.w	8008080 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f06:	f003 031f 	and.w	r3, r3, #31
 8007f0a:	2202      	movs	r2, #2
 8007f0c:	409a      	lsls	r2, r3
 8007f0e:	69fb      	ldr	r3, [r7, #28]
 8007f10:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d018      	beq.n	8007f4e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d109      	bne.n	8007f3a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f000 813a 	beq.w	80081a4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f38:	e134      	b.n	80081a4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f000 8130 	beq.w	80081a4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f4c:	e12a      	b.n	80081a4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	f003 0320 	and.w	r3, r3, #32
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f040 8089 	bne.w	800806c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a2b      	ldr	r2, [pc, #172]	@ (800800c <HAL_DMA_IRQHandler+0xc74>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d04a      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a29      	ldr	r2, [pc, #164]	@ (8008010 <HAL_DMA_IRQHandler+0xc78>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d045      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a28      	ldr	r2, [pc, #160]	@ (8008014 <HAL_DMA_IRQHandler+0xc7c>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d040      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a26      	ldr	r2, [pc, #152]	@ (8008018 <HAL_DMA_IRQHandler+0xc80>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d03b      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a25      	ldr	r2, [pc, #148]	@ (800801c <HAL_DMA_IRQHandler+0xc84>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d036      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a23      	ldr	r2, [pc, #140]	@ (8008020 <HAL_DMA_IRQHandler+0xc88>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d031      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a22      	ldr	r2, [pc, #136]	@ (8008024 <HAL_DMA_IRQHandler+0xc8c>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d02c      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a20      	ldr	r2, [pc, #128]	@ (8008028 <HAL_DMA_IRQHandler+0xc90>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d027      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a1f      	ldr	r2, [pc, #124]	@ (800802c <HAL_DMA_IRQHandler+0xc94>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d022      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8008030 <HAL_DMA_IRQHandler+0xc98>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d01d      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8008034 <HAL_DMA_IRQHandler+0xc9c>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d018      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a1a      	ldr	r2, [pc, #104]	@ (8008038 <HAL_DMA_IRQHandler+0xca0>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d013      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a19      	ldr	r2, [pc, #100]	@ (800803c <HAL_DMA_IRQHandler+0xca4>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d00e      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a17      	ldr	r2, [pc, #92]	@ (8008040 <HAL_DMA_IRQHandler+0xca8>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d009      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a16      	ldr	r2, [pc, #88]	@ (8008044 <HAL_DMA_IRQHandler+0xcac>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d004      	beq.n	8007ffa <HAL_DMA_IRQHandler+0xc62>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a14      	ldr	r2, [pc, #80]	@ (8008048 <HAL_DMA_IRQHandler+0xcb0>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d128      	bne.n	800804c <HAL_DMA_IRQHandler+0xcb4>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f022 0214 	bic.w	r2, r2, #20
 8008008:	601a      	str	r2, [r3, #0]
 800800a:	e027      	b.n	800805c <HAL_DMA_IRQHandler+0xcc4>
 800800c:	40020010 	.word	0x40020010
 8008010:	40020028 	.word	0x40020028
 8008014:	40020040 	.word	0x40020040
 8008018:	40020058 	.word	0x40020058
 800801c:	40020070 	.word	0x40020070
 8008020:	40020088 	.word	0x40020088
 8008024:	400200a0 	.word	0x400200a0
 8008028:	400200b8 	.word	0x400200b8
 800802c:	40020410 	.word	0x40020410
 8008030:	40020428 	.word	0x40020428
 8008034:	40020440 	.word	0x40020440
 8008038:	40020458 	.word	0x40020458
 800803c:	40020470 	.word	0x40020470
 8008040:	40020488 	.word	0x40020488
 8008044:	400204a0 	.word	0x400204a0
 8008048:	400204b8 	.word	0x400204b8
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f022 020a 	bic.w	r2, r2, #10
 800805a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008070:	2b00      	cmp	r3, #0
 8008072:	f000 8097 	beq.w	80081a4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800807e:	e091      	b.n	80081a4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008084:	f003 031f 	and.w	r3, r3, #31
 8008088:	2208      	movs	r2, #8
 800808a:	409a      	lsls	r2, r3
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	4013      	ands	r3, r2
 8008090:	2b00      	cmp	r3, #0
 8008092:	f000 8088 	beq.w	80081a6 <HAL_DMA_IRQHandler+0xe0e>
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	f003 0308 	and.w	r3, r3, #8
 800809c:	2b00      	cmp	r3, #0
 800809e:	f000 8082 	beq.w	80081a6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a41      	ldr	r2, [pc, #260]	@ (80081ac <HAL_DMA_IRQHandler+0xe14>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d04a      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a3f      	ldr	r2, [pc, #252]	@ (80081b0 <HAL_DMA_IRQHandler+0xe18>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d045      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a3e      	ldr	r2, [pc, #248]	@ (80081b4 <HAL_DMA_IRQHandler+0xe1c>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d040      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a3c      	ldr	r2, [pc, #240]	@ (80081b8 <HAL_DMA_IRQHandler+0xe20>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d03b      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a3b      	ldr	r2, [pc, #236]	@ (80081bc <HAL_DMA_IRQHandler+0xe24>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d036      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a39      	ldr	r2, [pc, #228]	@ (80081c0 <HAL_DMA_IRQHandler+0xe28>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d031      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a38      	ldr	r2, [pc, #224]	@ (80081c4 <HAL_DMA_IRQHandler+0xe2c>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d02c      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a36      	ldr	r2, [pc, #216]	@ (80081c8 <HAL_DMA_IRQHandler+0xe30>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d027      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a35      	ldr	r2, [pc, #212]	@ (80081cc <HAL_DMA_IRQHandler+0xe34>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d022      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a33      	ldr	r2, [pc, #204]	@ (80081d0 <HAL_DMA_IRQHandler+0xe38>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d01d      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a32      	ldr	r2, [pc, #200]	@ (80081d4 <HAL_DMA_IRQHandler+0xe3c>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d018      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a30      	ldr	r2, [pc, #192]	@ (80081d8 <HAL_DMA_IRQHandler+0xe40>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d013      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a2f      	ldr	r2, [pc, #188]	@ (80081dc <HAL_DMA_IRQHandler+0xe44>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d00e      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a2d      	ldr	r2, [pc, #180]	@ (80081e0 <HAL_DMA_IRQHandler+0xe48>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d009      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a2c      	ldr	r2, [pc, #176]	@ (80081e4 <HAL_DMA_IRQHandler+0xe4c>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d004      	beq.n	8008142 <HAL_DMA_IRQHandler+0xdaa>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a2a      	ldr	r2, [pc, #168]	@ (80081e8 <HAL_DMA_IRQHandler+0xe50>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d108      	bne.n	8008154 <HAL_DMA_IRQHandler+0xdbc>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f022 021c 	bic.w	r2, r2, #28
 8008150:	601a      	str	r2, [r3, #0]
 8008152:	e007      	b.n	8008164 <HAL_DMA_IRQHandler+0xdcc>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f022 020e 	bic.w	r2, r2, #14
 8008162:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008168:	f003 031f 	and.w	r3, r3, #31
 800816c:	2201      	movs	r2, #1
 800816e:	409a      	lsls	r2, r3
 8008170:	69fb      	ldr	r3, [r7, #28]
 8008172:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800818e:	2b00      	cmp	r3, #0
 8008190:	d009      	beq.n	80081a6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	4798      	blx	r3
 800819a:	e004      	b.n	80081a6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800819c:	bf00      	nop
 800819e:	e002      	b.n	80081a6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081a0:	bf00      	nop
 80081a2:	e000      	b.n	80081a6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081a4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80081a6:	3728      	adds	r7, #40	@ 0x28
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	40020010 	.word	0x40020010
 80081b0:	40020028 	.word	0x40020028
 80081b4:	40020040 	.word	0x40020040
 80081b8:	40020058 	.word	0x40020058
 80081bc:	40020070 	.word	0x40020070
 80081c0:	40020088 	.word	0x40020088
 80081c4:	400200a0 	.word	0x400200a0
 80081c8:	400200b8 	.word	0x400200b8
 80081cc:	40020410 	.word	0x40020410
 80081d0:	40020428 	.word	0x40020428
 80081d4:	40020440 	.word	0x40020440
 80081d8:	40020458 	.word	0x40020458
 80081dc:	40020470 	.word	0x40020470
 80081e0:	40020488 	.word	0x40020488
 80081e4:	400204a0 	.word	0x400204a0
 80081e8:	400204b8 	.word	0x400204b8

080081ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b087      	sub	sp, #28
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	607a      	str	r2, [r7, #4]
 80081f8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081fe:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008204:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a7f      	ldr	r2, [pc, #508]	@ (8008408 <DMA_SetConfig+0x21c>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d072      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a7d      	ldr	r2, [pc, #500]	@ (800840c <DMA_SetConfig+0x220>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d06d      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a7c      	ldr	r2, [pc, #496]	@ (8008410 <DMA_SetConfig+0x224>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d068      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a7a      	ldr	r2, [pc, #488]	@ (8008414 <DMA_SetConfig+0x228>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d063      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a79      	ldr	r2, [pc, #484]	@ (8008418 <DMA_SetConfig+0x22c>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d05e      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a77      	ldr	r2, [pc, #476]	@ (800841c <DMA_SetConfig+0x230>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d059      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a76      	ldr	r2, [pc, #472]	@ (8008420 <DMA_SetConfig+0x234>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d054      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a74      	ldr	r2, [pc, #464]	@ (8008424 <DMA_SetConfig+0x238>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d04f      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a73      	ldr	r2, [pc, #460]	@ (8008428 <DMA_SetConfig+0x23c>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d04a      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a71      	ldr	r2, [pc, #452]	@ (800842c <DMA_SetConfig+0x240>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d045      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a70      	ldr	r2, [pc, #448]	@ (8008430 <DMA_SetConfig+0x244>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d040      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a6e      	ldr	r2, [pc, #440]	@ (8008434 <DMA_SetConfig+0x248>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d03b      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a6d      	ldr	r2, [pc, #436]	@ (8008438 <DMA_SetConfig+0x24c>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d036      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a6b      	ldr	r2, [pc, #428]	@ (800843c <DMA_SetConfig+0x250>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d031      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a6a      	ldr	r2, [pc, #424]	@ (8008440 <DMA_SetConfig+0x254>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d02c      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a68      	ldr	r2, [pc, #416]	@ (8008444 <DMA_SetConfig+0x258>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d027      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a67      	ldr	r2, [pc, #412]	@ (8008448 <DMA_SetConfig+0x25c>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d022      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a65      	ldr	r2, [pc, #404]	@ (800844c <DMA_SetConfig+0x260>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d01d      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a64      	ldr	r2, [pc, #400]	@ (8008450 <DMA_SetConfig+0x264>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d018      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a62      	ldr	r2, [pc, #392]	@ (8008454 <DMA_SetConfig+0x268>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d013      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a61      	ldr	r2, [pc, #388]	@ (8008458 <DMA_SetConfig+0x26c>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d00e      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a5f      	ldr	r2, [pc, #380]	@ (800845c <DMA_SetConfig+0x270>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d009      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a5e      	ldr	r2, [pc, #376]	@ (8008460 <DMA_SetConfig+0x274>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d004      	beq.n	80082f6 <DMA_SetConfig+0x10a>
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a5c      	ldr	r2, [pc, #368]	@ (8008464 <DMA_SetConfig+0x278>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d101      	bne.n	80082fa <DMA_SetConfig+0x10e>
 80082f6:	2301      	movs	r3, #1
 80082f8:	e000      	b.n	80082fc <DMA_SetConfig+0x110>
 80082fa:	2300      	movs	r3, #0
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00d      	beq.n	800831c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008308:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800830e:	2b00      	cmp	r3, #0
 8008310:	d004      	beq.n	800831c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800831a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a39      	ldr	r2, [pc, #228]	@ (8008408 <DMA_SetConfig+0x21c>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d04a      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a38      	ldr	r2, [pc, #224]	@ (800840c <DMA_SetConfig+0x220>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d045      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a36      	ldr	r2, [pc, #216]	@ (8008410 <DMA_SetConfig+0x224>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d040      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a35      	ldr	r2, [pc, #212]	@ (8008414 <DMA_SetConfig+0x228>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d03b      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a33      	ldr	r2, [pc, #204]	@ (8008418 <DMA_SetConfig+0x22c>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d036      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a32      	ldr	r2, [pc, #200]	@ (800841c <DMA_SetConfig+0x230>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d031      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a30      	ldr	r2, [pc, #192]	@ (8008420 <DMA_SetConfig+0x234>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d02c      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a2f      	ldr	r2, [pc, #188]	@ (8008424 <DMA_SetConfig+0x238>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d027      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a2d      	ldr	r2, [pc, #180]	@ (8008428 <DMA_SetConfig+0x23c>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d022      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a2c      	ldr	r2, [pc, #176]	@ (800842c <DMA_SetConfig+0x240>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d01d      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a2a      	ldr	r2, [pc, #168]	@ (8008430 <DMA_SetConfig+0x244>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d018      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a29      	ldr	r2, [pc, #164]	@ (8008434 <DMA_SetConfig+0x248>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d013      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a27      	ldr	r2, [pc, #156]	@ (8008438 <DMA_SetConfig+0x24c>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d00e      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a26      	ldr	r2, [pc, #152]	@ (800843c <DMA_SetConfig+0x250>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d009      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a24      	ldr	r2, [pc, #144]	@ (8008440 <DMA_SetConfig+0x254>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d004      	beq.n	80083bc <DMA_SetConfig+0x1d0>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a23      	ldr	r2, [pc, #140]	@ (8008444 <DMA_SetConfig+0x258>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d101      	bne.n	80083c0 <DMA_SetConfig+0x1d4>
 80083bc:	2301      	movs	r3, #1
 80083be:	e000      	b.n	80083c2 <DMA_SetConfig+0x1d6>
 80083c0:	2300      	movs	r3, #0
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d059      	beq.n	800847a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083ca:	f003 031f 	and.w	r3, r3, #31
 80083ce:	223f      	movs	r2, #63	@ 0x3f
 80083d0:	409a      	lsls	r2, r3
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80083e4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	683a      	ldr	r2, [r7, #0]
 80083ec:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	2b40      	cmp	r3, #64	@ 0x40
 80083f4:	d138      	bne.n	8008468 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	68ba      	ldr	r2, [r7, #8]
 8008404:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008406:	e086      	b.n	8008516 <DMA_SetConfig+0x32a>
 8008408:	40020010 	.word	0x40020010
 800840c:	40020028 	.word	0x40020028
 8008410:	40020040 	.word	0x40020040
 8008414:	40020058 	.word	0x40020058
 8008418:	40020070 	.word	0x40020070
 800841c:	40020088 	.word	0x40020088
 8008420:	400200a0 	.word	0x400200a0
 8008424:	400200b8 	.word	0x400200b8
 8008428:	40020410 	.word	0x40020410
 800842c:	40020428 	.word	0x40020428
 8008430:	40020440 	.word	0x40020440
 8008434:	40020458 	.word	0x40020458
 8008438:	40020470 	.word	0x40020470
 800843c:	40020488 	.word	0x40020488
 8008440:	400204a0 	.word	0x400204a0
 8008444:	400204b8 	.word	0x400204b8
 8008448:	58025408 	.word	0x58025408
 800844c:	5802541c 	.word	0x5802541c
 8008450:	58025430 	.word	0x58025430
 8008454:	58025444 	.word	0x58025444
 8008458:	58025458 	.word	0x58025458
 800845c:	5802546c 	.word	0x5802546c
 8008460:	58025480 	.word	0x58025480
 8008464:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	68ba      	ldr	r2, [r7, #8]
 800846e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	60da      	str	r2, [r3, #12]
}
 8008478:	e04d      	b.n	8008516 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a29      	ldr	r2, [pc, #164]	@ (8008524 <DMA_SetConfig+0x338>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d022      	beq.n	80084ca <DMA_SetConfig+0x2de>
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a27      	ldr	r2, [pc, #156]	@ (8008528 <DMA_SetConfig+0x33c>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d01d      	beq.n	80084ca <DMA_SetConfig+0x2de>
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a26      	ldr	r2, [pc, #152]	@ (800852c <DMA_SetConfig+0x340>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d018      	beq.n	80084ca <DMA_SetConfig+0x2de>
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a24      	ldr	r2, [pc, #144]	@ (8008530 <DMA_SetConfig+0x344>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d013      	beq.n	80084ca <DMA_SetConfig+0x2de>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a23      	ldr	r2, [pc, #140]	@ (8008534 <DMA_SetConfig+0x348>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d00e      	beq.n	80084ca <DMA_SetConfig+0x2de>
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a21      	ldr	r2, [pc, #132]	@ (8008538 <DMA_SetConfig+0x34c>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d009      	beq.n	80084ca <DMA_SetConfig+0x2de>
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a20      	ldr	r2, [pc, #128]	@ (800853c <DMA_SetConfig+0x350>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d004      	beq.n	80084ca <DMA_SetConfig+0x2de>
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a1e      	ldr	r2, [pc, #120]	@ (8008540 <DMA_SetConfig+0x354>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d101      	bne.n	80084ce <DMA_SetConfig+0x2e2>
 80084ca:	2301      	movs	r3, #1
 80084cc:	e000      	b.n	80084d0 <DMA_SetConfig+0x2e4>
 80084ce:	2300      	movs	r3, #0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d020      	beq.n	8008516 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084d8:	f003 031f 	and.w	r3, r3, #31
 80084dc:	2201      	movs	r2, #1
 80084de:	409a      	lsls	r2, r3
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	683a      	ldr	r2, [r7, #0]
 80084ea:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	2b40      	cmp	r3, #64	@ 0x40
 80084f2:	d108      	bne.n	8008506 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	687a      	ldr	r2, [r7, #4]
 80084fa:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68ba      	ldr	r2, [r7, #8]
 8008502:	60da      	str	r2, [r3, #12]
}
 8008504:	e007      	b.n	8008516 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	68ba      	ldr	r2, [r7, #8]
 800850c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	60da      	str	r2, [r3, #12]
}
 8008516:	bf00      	nop
 8008518:	371c      	adds	r7, #28
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr
 8008522:	bf00      	nop
 8008524:	58025408 	.word	0x58025408
 8008528:	5802541c 	.word	0x5802541c
 800852c:	58025430 	.word	0x58025430
 8008530:	58025444 	.word	0x58025444
 8008534:	58025458 	.word	0x58025458
 8008538:	5802546c 	.word	0x5802546c
 800853c:	58025480 	.word	0x58025480
 8008540:	58025494 	.word	0x58025494

08008544 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008544:	b480      	push	{r7}
 8008546:	b085      	sub	sp, #20
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a42      	ldr	r2, [pc, #264]	@ (800865c <DMA_CalcBaseAndBitshift+0x118>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d04a      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a41      	ldr	r2, [pc, #260]	@ (8008660 <DMA_CalcBaseAndBitshift+0x11c>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d045      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a3f      	ldr	r2, [pc, #252]	@ (8008664 <DMA_CalcBaseAndBitshift+0x120>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d040      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a3e      	ldr	r2, [pc, #248]	@ (8008668 <DMA_CalcBaseAndBitshift+0x124>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d03b      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a3c      	ldr	r2, [pc, #240]	@ (800866c <DMA_CalcBaseAndBitshift+0x128>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d036      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a3b      	ldr	r2, [pc, #236]	@ (8008670 <DMA_CalcBaseAndBitshift+0x12c>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d031      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a39      	ldr	r2, [pc, #228]	@ (8008674 <DMA_CalcBaseAndBitshift+0x130>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d02c      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a38      	ldr	r2, [pc, #224]	@ (8008678 <DMA_CalcBaseAndBitshift+0x134>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d027      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a36      	ldr	r2, [pc, #216]	@ (800867c <DMA_CalcBaseAndBitshift+0x138>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d022      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a35      	ldr	r2, [pc, #212]	@ (8008680 <DMA_CalcBaseAndBitshift+0x13c>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d01d      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a33      	ldr	r2, [pc, #204]	@ (8008684 <DMA_CalcBaseAndBitshift+0x140>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d018      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a32      	ldr	r2, [pc, #200]	@ (8008688 <DMA_CalcBaseAndBitshift+0x144>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d013      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a30      	ldr	r2, [pc, #192]	@ (800868c <DMA_CalcBaseAndBitshift+0x148>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d00e      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a2f      	ldr	r2, [pc, #188]	@ (8008690 <DMA_CalcBaseAndBitshift+0x14c>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d009      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a2d      	ldr	r2, [pc, #180]	@ (8008694 <DMA_CalcBaseAndBitshift+0x150>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d004      	beq.n	80085ec <DMA_CalcBaseAndBitshift+0xa8>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a2c      	ldr	r2, [pc, #176]	@ (8008698 <DMA_CalcBaseAndBitshift+0x154>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d101      	bne.n	80085f0 <DMA_CalcBaseAndBitshift+0xac>
 80085ec:	2301      	movs	r3, #1
 80085ee:	e000      	b.n	80085f2 <DMA_CalcBaseAndBitshift+0xae>
 80085f0:	2300      	movs	r3, #0
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d024      	beq.n	8008640 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	3b10      	subs	r3, #16
 80085fe:	4a27      	ldr	r2, [pc, #156]	@ (800869c <DMA_CalcBaseAndBitshift+0x158>)
 8008600:	fba2 2303 	umull	r2, r3, r2, r3
 8008604:	091b      	lsrs	r3, r3, #4
 8008606:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f003 0307 	and.w	r3, r3, #7
 800860e:	4a24      	ldr	r2, [pc, #144]	@ (80086a0 <DMA_CalcBaseAndBitshift+0x15c>)
 8008610:	5cd3      	ldrb	r3, [r2, r3]
 8008612:	461a      	mov	r2, r3
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2b03      	cmp	r3, #3
 800861c:	d908      	bls.n	8008630 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	461a      	mov	r2, r3
 8008624:	4b1f      	ldr	r3, [pc, #124]	@ (80086a4 <DMA_CalcBaseAndBitshift+0x160>)
 8008626:	4013      	ands	r3, r2
 8008628:	1d1a      	adds	r2, r3, #4
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	659a      	str	r2, [r3, #88]	@ 0x58
 800862e:	e00d      	b.n	800864c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	461a      	mov	r2, r3
 8008636:	4b1b      	ldr	r3, [pc, #108]	@ (80086a4 <DMA_CalcBaseAndBitshift+0x160>)
 8008638:	4013      	ands	r3, r2
 800863a:	687a      	ldr	r2, [r7, #4]
 800863c:	6593      	str	r3, [r2, #88]	@ 0x58
 800863e:	e005      	b.n	800864c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008650:	4618      	mov	r0, r3
 8008652:	3714      	adds	r7, #20
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr
 800865c:	40020010 	.word	0x40020010
 8008660:	40020028 	.word	0x40020028
 8008664:	40020040 	.word	0x40020040
 8008668:	40020058 	.word	0x40020058
 800866c:	40020070 	.word	0x40020070
 8008670:	40020088 	.word	0x40020088
 8008674:	400200a0 	.word	0x400200a0
 8008678:	400200b8 	.word	0x400200b8
 800867c:	40020410 	.word	0x40020410
 8008680:	40020428 	.word	0x40020428
 8008684:	40020440 	.word	0x40020440
 8008688:	40020458 	.word	0x40020458
 800868c:	40020470 	.word	0x40020470
 8008690:	40020488 	.word	0x40020488
 8008694:	400204a0 	.word	0x400204a0
 8008698:	400204b8 	.word	0x400204b8
 800869c:	aaaaaaab 	.word	0xaaaaaaab
 80086a0:	0801777c 	.word	0x0801777c
 80086a4:	fffffc00 	.word	0xfffffc00

080086a8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086b0:	2300      	movs	r3, #0
 80086b2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	699b      	ldr	r3, [r3, #24]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d120      	bne.n	80086fe <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c0:	2b03      	cmp	r3, #3
 80086c2:	d858      	bhi.n	8008776 <DMA_CheckFifoParam+0xce>
 80086c4:	a201      	add	r2, pc, #4	@ (adr r2, 80086cc <DMA_CheckFifoParam+0x24>)
 80086c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ca:	bf00      	nop
 80086cc:	080086dd 	.word	0x080086dd
 80086d0:	080086ef 	.word	0x080086ef
 80086d4:	080086dd 	.word	0x080086dd
 80086d8:	08008777 	.word	0x08008777
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d048      	beq.n	800877a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80086e8:	2301      	movs	r3, #1
 80086ea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80086ec:	e045      	b.n	800877a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80086f6:	d142      	bne.n	800877e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80086fc:	e03f      	b.n	800877e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	699b      	ldr	r3, [r3, #24]
 8008702:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008706:	d123      	bne.n	8008750 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870c:	2b03      	cmp	r3, #3
 800870e:	d838      	bhi.n	8008782 <DMA_CheckFifoParam+0xda>
 8008710:	a201      	add	r2, pc, #4	@ (adr r2, 8008718 <DMA_CheckFifoParam+0x70>)
 8008712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008716:	bf00      	nop
 8008718:	08008729 	.word	0x08008729
 800871c:	0800872f 	.word	0x0800872f
 8008720:	08008729 	.word	0x08008729
 8008724:	08008741 	.word	0x08008741
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008728:	2301      	movs	r3, #1
 800872a:	73fb      	strb	r3, [r7, #15]
        break;
 800872c:	e030      	b.n	8008790 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008732:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008736:	2b00      	cmp	r3, #0
 8008738:	d025      	beq.n	8008786 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800873e:	e022      	b.n	8008786 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008744:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008748:	d11f      	bne.n	800878a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800874e:	e01c      	b.n	800878a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008754:	2b02      	cmp	r3, #2
 8008756:	d902      	bls.n	800875e <DMA_CheckFifoParam+0xb6>
 8008758:	2b03      	cmp	r3, #3
 800875a:	d003      	beq.n	8008764 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800875c:	e018      	b.n	8008790 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800875e:	2301      	movs	r3, #1
 8008760:	73fb      	strb	r3, [r7, #15]
        break;
 8008762:	e015      	b.n	8008790 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008768:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00e      	beq.n	800878e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	73fb      	strb	r3, [r7, #15]
    break;
 8008774:	e00b      	b.n	800878e <DMA_CheckFifoParam+0xe6>
        break;
 8008776:	bf00      	nop
 8008778:	e00a      	b.n	8008790 <DMA_CheckFifoParam+0xe8>
        break;
 800877a:	bf00      	nop
 800877c:	e008      	b.n	8008790 <DMA_CheckFifoParam+0xe8>
        break;
 800877e:	bf00      	nop
 8008780:	e006      	b.n	8008790 <DMA_CheckFifoParam+0xe8>
        break;
 8008782:	bf00      	nop
 8008784:	e004      	b.n	8008790 <DMA_CheckFifoParam+0xe8>
        break;
 8008786:	bf00      	nop
 8008788:	e002      	b.n	8008790 <DMA_CheckFifoParam+0xe8>
        break;
 800878a:	bf00      	nop
 800878c:	e000      	b.n	8008790 <DMA_CheckFifoParam+0xe8>
    break;
 800878e:	bf00      	nop
    }
  }

  return status;
 8008790:	7bfb      	ldrb	r3, [r7, #15]
}
 8008792:	4618      	mov	r0, r3
 8008794:	3714      	adds	r7, #20
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop

080087a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a38      	ldr	r2, [pc, #224]	@ (8008894 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d022      	beq.n	80087fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a36      	ldr	r2, [pc, #216]	@ (8008898 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d01d      	beq.n	80087fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4a35      	ldr	r2, [pc, #212]	@ (800889c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d018      	beq.n	80087fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a33      	ldr	r2, [pc, #204]	@ (80088a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d013      	beq.n	80087fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a32      	ldr	r2, [pc, #200]	@ (80088a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d00e      	beq.n	80087fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a30      	ldr	r2, [pc, #192]	@ (80088a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d009      	beq.n	80087fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4a2f      	ldr	r2, [pc, #188]	@ (80088ac <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d004      	beq.n	80087fe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a2d      	ldr	r2, [pc, #180]	@ (80088b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d101      	bne.n	8008802 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80087fe:	2301      	movs	r3, #1
 8008800:	e000      	b.n	8008804 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008802:	2300      	movs	r3, #0
 8008804:	2b00      	cmp	r3, #0
 8008806:	d01a      	beq.n	800883e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	b2db      	uxtb	r3, r3
 800880e:	3b08      	subs	r3, #8
 8008810:	4a28      	ldr	r2, [pc, #160]	@ (80088b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008812:	fba2 2303 	umull	r2, r3, r2, r3
 8008816:	091b      	lsrs	r3, r3, #4
 8008818:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800881a:	68fa      	ldr	r2, [r7, #12]
 800881c:	4b26      	ldr	r3, [pc, #152]	@ (80088b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800881e:	4413      	add	r3, r2
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	461a      	mov	r2, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4a24      	ldr	r2, [pc, #144]	@ (80088bc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800882c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f003 031f 	and.w	r3, r3, #31
 8008834:	2201      	movs	r2, #1
 8008836:	409a      	lsls	r2, r3
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800883c:	e024      	b.n	8008888 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	b2db      	uxtb	r3, r3
 8008844:	3b10      	subs	r3, #16
 8008846:	4a1e      	ldr	r2, [pc, #120]	@ (80088c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008848:	fba2 2303 	umull	r2, r3, r2, r3
 800884c:	091b      	lsrs	r3, r3, #4
 800884e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	4a1c      	ldr	r2, [pc, #112]	@ (80088c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d806      	bhi.n	8008866 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	4a1b      	ldr	r2, [pc, #108]	@ (80088c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d902      	bls.n	8008866 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	3308      	adds	r3, #8
 8008864:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008866:	68fa      	ldr	r2, [r7, #12]
 8008868:	4b18      	ldr	r3, [pc, #96]	@ (80088cc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800886a:	4413      	add	r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	461a      	mov	r2, r3
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4a16      	ldr	r2, [pc, #88]	@ (80088d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008878:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f003 031f 	and.w	r3, r3, #31
 8008880:	2201      	movs	r2, #1
 8008882:	409a      	lsls	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008888:	bf00      	nop
 800888a:	3714      	adds	r7, #20
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr
 8008894:	58025408 	.word	0x58025408
 8008898:	5802541c 	.word	0x5802541c
 800889c:	58025430 	.word	0x58025430
 80088a0:	58025444 	.word	0x58025444
 80088a4:	58025458 	.word	0x58025458
 80088a8:	5802546c 	.word	0x5802546c
 80088ac:	58025480 	.word	0x58025480
 80088b0:	58025494 	.word	0x58025494
 80088b4:	cccccccd 	.word	0xcccccccd
 80088b8:	16009600 	.word	0x16009600
 80088bc:	58025880 	.word	0x58025880
 80088c0:	aaaaaaab 	.word	0xaaaaaaab
 80088c4:	400204b8 	.word	0x400204b8
 80088c8:	4002040f 	.word	0x4002040f
 80088cc:	10008200 	.word	0x10008200
 80088d0:	40020880 	.word	0x40020880

080088d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d04a      	beq.n	8008980 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2b08      	cmp	r3, #8
 80088ee:	d847      	bhi.n	8008980 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a25      	ldr	r2, [pc, #148]	@ (800898c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d022      	beq.n	8008940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a24      	ldr	r2, [pc, #144]	@ (8008990 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d01d      	beq.n	8008940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a22      	ldr	r2, [pc, #136]	@ (8008994 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d018      	beq.n	8008940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a21      	ldr	r2, [pc, #132]	@ (8008998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d013      	beq.n	8008940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a1f      	ldr	r2, [pc, #124]	@ (800899c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d00e      	beq.n	8008940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a1e      	ldr	r2, [pc, #120]	@ (80089a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d009      	beq.n	8008940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a1c      	ldr	r2, [pc, #112]	@ (80089a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d004      	beq.n	8008940 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a1b      	ldr	r2, [pc, #108]	@ (80089a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d101      	bne.n	8008944 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008940:	2301      	movs	r3, #1
 8008942:	e000      	b.n	8008946 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008944:	2300      	movs	r3, #0
 8008946:	2b00      	cmp	r3, #0
 8008948:	d00a      	beq.n	8008960 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800894a:	68fa      	ldr	r2, [r7, #12]
 800894c:	4b17      	ldr	r3, [pc, #92]	@ (80089ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800894e:	4413      	add	r3, r2
 8008950:	009b      	lsls	r3, r3, #2
 8008952:	461a      	mov	r2, r3
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	4a15      	ldr	r2, [pc, #84]	@ (80089b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800895c:	671a      	str	r2, [r3, #112]	@ 0x70
 800895e:	e009      	b.n	8008974 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	4b14      	ldr	r3, [pc, #80]	@ (80089b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008964:	4413      	add	r3, r2
 8008966:	009b      	lsls	r3, r3, #2
 8008968:	461a      	mov	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4a11      	ldr	r2, [pc, #68]	@ (80089b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008972:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	3b01      	subs	r3, #1
 8008978:	2201      	movs	r2, #1
 800897a:	409a      	lsls	r2, r3
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8008980:	bf00      	nop
 8008982:	3714      	adds	r7, #20
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr
 800898c:	58025408 	.word	0x58025408
 8008990:	5802541c 	.word	0x5802541c
 8008994:	58025430 	.word	0x58025430
 8008998:	58025444 	.word	0x58025444
 800899c:	58025458 	.word	0x58025458
 80089a0:	5802546c 	.word	0x5802546c
 80089a4:	58025480 	.word	0x58025480
 80089a8:	58025494 	.word	0x58025494
 80089ac:	1600963f 	.word	0x1600963f
 80089b0:	58025940 	.word	0x58025940
 80089b4:	1000823f 	.word	0x1000823f
 80089b8:	40020940 	.word	0x40020940

080089bc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b098      	sub	sp, #96	@ 0x60
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80089c4:	4a06      	ldr	r2, [pc, #24]	@ (80089e0 <HAL_FDCAN_Init+0x24>)
 80089c6:	f107 030c 	add.w	r3, r7, #12
 80089ca:	4611      	mov	r1, r2
 80089cc:	224c      	movs	r2, #76	@ 0x4c
 80089ce:	4618      	mov	r0, r3
 80089d0:	f00c fa8d 	bl	8014eee <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d104      	bne.n	80089e4 <HAL_FDCAN_Init+0x28>
  {
    return HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e3a3      	b.n	8009126 <HAL_FDCAN_Init+0x76a>
 80089de:	bf00      	nop
 80089e0:	08017218 	.word	0x08017218
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a92      	ldr	r2, [pc, #584]	@ (8008c34 <HAL_FDCAN_Init+0x278>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d106      	bne.n	80089fc <HAL_FDCAN_Init+0x40>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80089f6:	461a      	mov	r2, r3
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	605a      	str	r2, [r3, #4]
  }

  /* Check function parameters */
  assert_param(IS_FDCAN_ALL_INSTANCE(hfdcan->Instance));
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a8c      	ldr	r2, [pc, #560]	@ (8008c34 <HAL_FDCAN_Init+0x278>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d00e      	beq.n	8008a24 <HAL_FDCAN_Init+0x68>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a8b      	ldr	r2, [pc, #556]	@ (8008c38 <HAL_FDCAN_Init+0x27c>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d009      	beq.n	8008a24 <HAL_FDCAN_Init+0x68>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a89      	ldr	r2, [pc, #548]	@ (8008c3c <HAL_FDCAN_Init+0x280>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d004      	beq.n	8008a24 <HAL_FDCAN_Init+0x68>
 8008a1a:	f240 1137 	movw	r1, #311	@ 0x137
 8008a1e:	4888      	ldr	r0, [pc, #544]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008a20:	f7f9 f96a 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_FRAME_FORMAT(hfdcan->Init.FrameFormat));
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00e      	beq.n	8008a4a <HAL_FDCAN_Init+0x8e>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a34:	d009      	beq.n	8008a4a <HAL_FDCAN_Init+0x8e>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a3e:	d004      	beq.n	8008a4a <HAL_FDCAN_Init+0x8e>
 8008a40:	f44f 719c 	mov.w	r1, #312	@ 0x138
 8008a44:	487e      	ldr	r0, [pc, #504]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008a46:	f7f9 f957 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_MODE(hfdcan->Init.Mode));
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	68db      	ldr	r3, [r3, #12]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d014      	beq.n	8008a7c <HAL_FDCAN_Init+0xc0>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	68db      	ldr	r3, [r3, #12]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d010      	beq.n	8008a7c <HAL_FDCAN_Init+0xc0>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	d00c      	beq.n	8008a7c <HAL_FDCAN_Init+0xc0>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	2b03      	cmp	r3, #3
 8008a68:	d008      	beq.n	8008a7c <HAL_FDCAN_Init+0xc0>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	68db      	ldr	r3, [r3, #12]
 8008a6e:	2b04      	cmp	r3, #4
 8008a70:	d004      	beq.n	8008a7c <HAL_FDCAN_Init+0xc0>
 8008a72:	f240 1139 	movw	r1, #313	@ 0x139
 8008a76:	4872      	ldr	r0, [pc, #456]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008a78:	f7f9 f93e 	bl	8001cf8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.AutoRetransmission));
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	7c1b      	ldrb	r3, [r3, #16]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d008      	beq.n	8008a96 <HAL_FDCAN_Init+0xda>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	7c1b      	ldrb	r3, [r3, #16]
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d004      	beq.n	8008a96 <HAL_FDCAN_Init+0xda>
 8008a8c:	f44f 719d 	mov.w	r1, #314	@ 0x13a
 8008a90:	486b      	ldr	r0, [pc, #428]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008a92:	f7f9 f931 	bl	8001cf8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.TransmitPause));
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	7c5b      	ldrb	r3, [r3, #17]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d008      	beq.n	8008ab0 <HAL_FDCAN_Init+0xf4>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	7c5b      	ldrb	r3, [r3, #17]
 8008aa2:	2b01      	cmp	r3, #1
 8008aa4:	d004      	beq.n	8008ab0 <HAL_FDCAN_Init+0xf4>
 8008aa6:	f240 113b 	movw	r1, #315	@ 0x13b
 8008aaa:	4865      	ldr	r0, [pc, #404]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008aac:	f7f9 f924 	bl	8001cf8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.ProtocolException));
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	7c9b      	ldrb	r3, [r3, #18]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d008      	beq.n	8008aca <HAL_FDCAN_Init+0x10e>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	7c9b      	ldrb	r3, [r3, #18]
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	d004      	beq.n	8008aca <HAL_FDCAN_Init+0x10e>
 8008ac0:	f44f 719e 	mov.w	r1, #316	@ 0x13c
 8008ac4:	485e      	ldr	r0, [pc, #376]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008ac6:	f7f9 f917 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_NOMINAL_PRESCALER(hfdcan->Init.NominalPrescaler));
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	695b      	ldr	r3, [r3, #20]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d004      	beq.n	8008adc <HAL_FDCAN_Init+0x120>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ada:	d904      	bls.n	8008ae6 <HAL_FDCAN_Init+0x12a>
 8008adc:	f240 113d 	movw	r1, #317	@ 0x13d
 8008ae0:	4857      	ldr	r0, [pc, #348]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008ae2:	f7f9 f909 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_NOMINAL_SJW(hfdcan->Init.NominalSyncJumpWidth));
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	699b      	ldr	r3, [r3, #24]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d003      	beq.n	8008af6 <HAL_FDCAN_Init+0x13a>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	699b      	ldr	r3, [r3, #24]
 8008af2:	2b80      	cmp	r3, #128	@ 0x80
 8008af4:	d904      	bls.n	8008b00 <HAL_FDCAN_Init+0x144>
 8008af6:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 8008afa:	4851      	ldr	r0, [pc, #324]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008afc:	f7f9 f8fc 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_NOMINAL_TSEG1(hfdcan->Init.NominalTimeSeg1));
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	69db      	ldr	r3, [r3, #28]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d004      	beq.n	8008b12 <HAL_FDCAN_Init+0x156>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	69db      	ldr	r3, [r3, #28]
 8008b0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b10:	d904      	bls.n	8008b1c <HAL_FDCAN_Init+0x160>
 8008b12:	f240 113f 	movw	r1, #319	@ 0x13f
 8008b16:	484a      	ldr	r0, [pc, #296]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008b18:	f7f9 f8ee 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_NOMINAL_TSEG2(hfdcan->Init.NominalTimeSeg2));
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d003      	beq.n	8008b2c <HAL_FDCAN_Init+0x170>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6a1b      	ldr	r3, [r3, #32]
 8008b28:	2b80      	cmp	r3, #128	@ 0x80
 8008b2a:	d904      	bls.n	8008b36 <HAL_FDCAN_Init+0x17a>
 8008b2c:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8008b30:	4843      	ldr	r0, [pc, #268]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008b32:	f7f9 f8e1 	bl	8001cf8 <assert_failed>
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b3e:	d133      	bne.n	8008ba8 <HAL_FDCAN_Init+0x1ec>
  {
    assert_param(IS_FDCAN_DATA_PRESCALER(hfdcan->Init.DataPrescaler));
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d003      	beq.n	8008b50 <HAL_FDCAN_Init+0x194>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b4c:	2b20      	cmp	r3, #32
 8008b4e:	d904      	bls.n	8008b5a <HAL_FDCAN_Init+0x19e>
 8008b50:	f240 1143 	movw	r1, #323	@ 0x143
 8008b54:	483a      	ldr	r0, [pc, #232]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008b56:	f7f9 f8cf 	bl	8001cf8 <assert_failed>
    assert_param(IS_FDCAN_DATA_SJW(hfdcan->Init.DataSyncJumpWidth));
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d003      	beq.n	8008b6a <HAL_FDCAN_Init+0x1ae>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b66:	2b10      	cmp	r3, #16
 8008b68:	d904      	bls.n	8008b74 <HAL_FDCAN_Init+0x1b8>
 8008b6a:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8008b6e:	4834      	ldr	r0, [pc, #208]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008b70:	f7f9 f8c2 	bl	8001cf8 <assert_failed>
    assert_param(IS_FDCAN_DATA_TSEG1(hfdcan->Init.DataTimeSeg1));
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d003      	beq.n	8008b84 <HAL_FDCAN_Init+0x1c8>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b80:	2b20      	cmp	r3, #32
 8008b82:	d904      	bls.n	8008b8e <HAL_FDCAN_Init+0x1d2>
 8008b84:	f240 1145 	movw	r1, #325	@ 0x145
 8008b88:	482d      	ldr	r0, [pc, #180]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008b8a:	f7f9 f8b5 	bl	8001cf8 <assert_failed>
    assert_param(IS_FDCAN_DATA_TSEG2(hfdcan->Init.DataTimeSeg2));
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d003      	beq.n	8008b9e <HAL_FDCAN_Init+0x1e2>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b9a:	2b10      	cmp	r3, #16
 8008b9c:	d904      	bls.n	8008ba8 <HAL_FDCAN_Init+0x1ec>
 8008b9e:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8008ba2:	4827      	ldr	r0, [pc, #156]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008ba4:	f7f9 f8a8 	bl	8001cf8 <assert_failed>
  }
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.StdFiltersNbr, 128U));
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bac:	2b80      	cmp	r3, #128	@ 0x80
 8008bae:	d904      	bls.n	8008bba <HAL_FDCAN_Init+0x1fe>
 8008bb0:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8008bb4:	4822      	ldr	r0, [pc, #136]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008bb6:	f7f9 f89f 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.ExtFiltersNbr, 64U));
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bbe:	2b40      	cmp	r3, #64	@ 0x40
 8008bc0:	d904      	bls.n	8008bcc <HAL_FDCAN_Init+0x210>
 8008bc2:	f240 1149 	movw	r1, #329	@ 0x149
 8008bc6:	481e      	ldr	r0, [pc, #120]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008bc8:	f7f9 f896 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.RxFifo0ElmtsNbr, 64U));
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd0:	2b40      	cmp	r3, #64	@ 0x40
 8008bd2:	d904      	bls.n	8008bde <HAL_FDCAN_Init+0x222>
 8008bd4:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8008bd8:	4819      	ldr	r0, [pc, #100]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008bda:	f7f9 f88d 	bl	8001cf8 <assert_failed>
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d02e      	beq.n	8008c44 <HAL_FDCAN_Init+0x288>
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.RxFifo0ElmtSize));
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bea:	2b04      	cmp	r3, #4
 8008bec:	d02a      	beq.n	8008c44 <HAL_FDCAN_Init+0x288>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bf2:	2b05      	cmp	r3, #5
 8008bf4:	d026      	beq.n	8008c44 <HAL_FDCAN_Init+0x288>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bfa:	2b06      	cmp	r3, #6
 8008bfc:	d022      	beq.n	8008c44 <HAL_FDCAN_Init+0x288>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c02:	2b07      	cmp	r3, #7
 8008c04:	d01e      	beq.n	8008c44 <HAL_FDCAN_Init+0x288>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c0a:	2b08      	cmp	r3, #8
 8008c0c:	d01a      	beq.n	8008c44 <HAL_FDCAN_Init+0x288>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c12:	2b0a      	cmp	r3, #10
 8008c14:	d016      	beq.n	8008c44 <HAL_FDCAN_Init+0x288>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c1a:	2b0e      	cmp	r3, #14
 8008c1c:	d012      	beq.n	8008c44 <HAL_FDCAN_Init+0x288>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c22:	2b12      	cmp	r3, #18
 8008c24:	d00e      	beq.n	8008c44 <HAL_FDCAN_Init+0x288>
 8008c26:	f240 114d 	movw	r1, #333	@ 0x14d
 8008c2a:	4805      	ldr	r0, [pc, #20]	@ (8008c40 <HAL_FDCAN_Init+0x284>)
 8008c2c:	f7f9 f864 	bl	8001cf8 <assert_failed>
 8008c30:	e008      	b.n	8008c44 <HAL_FDCAN_Init+0x288>
 8008c32:	bf00      	nop
 8008c34:	4000a000 	.word	0x4000a000
 8008c38:	4000a400 	.word	0x4000a400
 8008c3c:	4000d400 	.word	0x4000d400
 8008c40:	080171a4 	.word	0x080171a4
  }
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.RxFifo1ElmtsNbr, 64U));
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c48:	2b40      	cmp	r3, #64	@ 0x40
 8008c4a:	d904      	bls.n	8008c56 <HAL_FDCAN_Init+0x29a>
 8008c4c:	f240 114f 	movw	r1, #335	@ 0x14f
 8008c50:	4891      	ldr	r0, [pc, #580]	@ (8008e98 <HAL_FDCAN_Init+0x4dc>)
 8008c52:	f7f9 f851 	bl	8001cf8 <assert_failed>
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d024      	beq.n	8008ca8 <HAL_FDCAN_Init+0x2ec>
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.RxFifo1ElmtSize));
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c62:	2b04      	cmp	r3, #4
 8008c64:	d020      	beq.n	8008ca8 <HAL_FDCAN_Init+0x2ec>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c6a:	2b05      	cmp	r3, #5
 8008c6c:	d01c      	beq.n	8008ca8 <HAL_FDCAN_Init+0x2ec>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c72:	2b06      	cmp	r3, #6
 8008c74:	d018      	beq.n	8008ca8 <HAL_FDCAN_Init+0x2ec>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c7a:	2b07      	cmp	r3, #7
 8008c7c:	d014      	beq.n	8008ca8 <HAL_FDCAN_Init+0x2ec>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c82:	2b08      	cmp	r3, #8
 8008c84:	d010      	beq.n	8008ca8 <HAL_FDCAN_Init+0x2ec>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c8a:	2b0a      	cmp	r3, #10
 8008c8c:	d00c      	beq.n	8008ca8 <HAL_FDCAN_Init+0x2ec>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c92:	2b0e      	cmp	r3, #14
 8008c94:	d008      	beq.n	8008ca8 <HAL_FDCAN_Init+0x2ec>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c9a:	2b12      	cmp	r3, #18
 8008c9c:	d004      	beq.n	8008ca8 <HAL_FDCAN_Init+0x2ec>
 8008c9e:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8008ca2:	487d      	ldr	r0, [pc, #500]	@ (8008e98 <HAL_FDCAN_Init+0x4dc>)
 8008ca4:	f7f9 f828 	bl	8001cf8 <assert_failed>
  }
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.RxBuffersNbr, 64U));
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cac:	2b40      	cmp	r3, #64	@ 0x40
 8008cae:	d904      	bls.n	8008cba <HAL_FDCAN_Init+0x2fe>
 8008cb0:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 8008cb4:	4878      	ldr	r0, [pc, #480]	@ (8008e98 <HAL_FDCAN_Init+0x4dc>)
 8008cb6:	f7f9 f81f 	bl	8001cf8 <assert_failed>
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d024      	beq.n	8008d0c <HAL_FDCAN_Init+0x350>
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.RxBufferSize));
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cc6:	2b04      	cmp	r3, #4
 8008cc8:	d020      	beq.n	8008d0c <HAL_FDCAN_Init+0x350>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cce:	2b05      	cmp	r3, #5
 8008cd0:	d01c      	beq.n	8008d0c <HAL_FDCAN_Init+0x350>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cd6:	2b06      	cmp	r3, #6
 8008cd8:	d018      	beq.n	8008d0c <HAL_FDCAN_Init+0x350>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cde:	2b07      	cmp	r3, #7
 8008ce0:	d014      	beq.n	8008d0c <HAL_FDCAN_Init+0x350>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ce6:	2b08      	cmp	r3, #8
 8008ce8:	d010      	beq.n	8008d0c <HAL_FDCAN_Init+0x350>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cee:	2b0a      	cmp	r3, #10
 8008cf0:	d00c      	beq.n	8008d0c <HAL_FDCAN_Init+0x350>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cf6:	2b0e      	cmp	r3, #14
 8008cf8:	d008      	beq.n	8008d0c <HAL_FDCAN_Init+0x350>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cfe:	2b12      	cmp	r3, #18
 8008d00:	d004      	beq.n	8008d0c <HAL_FDCAN_Init+0x350>
 8008d02:	f240 1157 	movw	r1, #343	@ 0x157
 8008d06:	4864      	ldr	r0, [pc, #400]	@ (8008e98 <HAL_FDCAN_Init+0x4dc>)
 8008d08:	f7f8 fff6 	bl	8001cf8 <assert_failed>
  }
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.TxEventsNbr, 32U));
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d10:	2b20      	cmp	r3, #32
 8008d12:	d904      	bls.n	8008d1e <HAL_FDCAN_Init+0x362>
 8008d14:	f240 1159 	movw	r1, #345	@ 0x159
 8008d18:	485f      	ldr	r0, [pc, #380]	@ (8008e98 <HAL_FDCAN_Init+0x4dc>)
 8008d1a:	f7f8 ffed 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_MAX_VALUE((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr), 32U));
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d26:	4413      	add	r3, r2
 8008d28:	2b20      	cmp	r3, #32
 8008d2a:	d904      	bls.n	8008d36 <HAL_FDCAN_Init+0x37a>
 8008d2c:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 8008d30:	4859      	ldr	r0, [pc, #356]	@ (8008e98 <HAL_FDCAN_Init+0x4dc>)
 8008d32:	f7f8 ffe1 	bl	8001cf8 <assert_failed>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d00d      	beq.n	8008d5a <HAL_FDCAN_Init+0x39e>
  {
    assert_param(IS_FDCAN_TX_FIFO_QUEUE_MODE(hfdcan->Init.TxFifoQueueMode));
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d009      	beq.n	8008d5a <HAL_FDCAN_Init+0x39e>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d4e:	d004      	beq.n	8008d5a <HAL_FDCAN_Init+0x39e>
 8008d50:	f240 115d 	movw	r1, #349	@ 0x15d
 8008d54:	4850      	ldr	r0, [pc, #320]	@ (8008e98 <HAL_FDCAN_Init+0x4dc>)
 8008d56:	f7f8 ffcf 	bl	8001cf8 <assert_failed>
  }
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d62:	4413      	add	r3, r2
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d024      	beq.n	8008db2 <HAL_FDCAN_Init+0x3f6>
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.TxElmtSize));
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d6c:	2b04      	cmp	r3, #4
 8008d6e:	d020      	beq.n	8008db2 <HAL_FDCAN_Init+0x3f6>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d74:	2b05      	cmp	r3, #5
 8008d76:	d01c      	beq.n	8008db2 <HAL_FDCAN_Init+0x3f6>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d7c:	2b06      	cmp	r3, #6
 8008d7e:	d018      	beq.n	8008db2 <HAL_FDCAN_Init+0x3f6>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d84:	2b07      	cmp	r3, #7
 8008d86:	d014      	beq.n	8008db2 <HAL_FDCAN_Init+0x3f6>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d8c:	2b08      	cmp	r3, #8
 8008d8e:	d010      	beq.n	8008db2 <HAL_FDCAN_Init+0x3f6>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d94:	2b0a      	cmp	r3, #10
 8008d96:	d00c      	beq.n	8008db2 <HAL_FDCAN_Init+0x3f6>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d9c:	2b0e      	cmp	r3, #14
 8008d9e:	d008      	beq.n	8008db2 <HAL_FDCAN_Init+0x3f6>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008da4:	2b12      	cmp	r3, #18
 8008da6:	d004      	beq.n	8008db2 <HAL_FDCAN_Init+0x3f6>
 8008da8:	f240 1161 	movw	r1, #353	@ 0x161
 8008dac:	483a      	ldr	r0, [pc, #232]	@ (8008e98 <HAL_FDCAN_Init+0x4dc>)
 8008dae:	f7f8 ffa3 	bl	8001cf8 <assert_failed>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d106      	bne.n	8008dcc <HAL_FDCAN_Init+0x410>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f7f8 fac0 	bl	800134c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	699a      	ldr	r2, [r3, #24]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f022 0210 	bic.w	r2, r2, #16
 8008dda:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008ddc:	f7fa f994 	bl	8003108 <HAL_GetTick>
 8008de0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8008de2:	e014      	b.n	8008e0e <HAL_FDCAN_Init+0x452>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8008de4:	f7fa f990 	bl	8003108 <HAL_GetTick>
 8008de8:	4602      	mov	r2, r0
 8008dea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008dec:	1ad3      	subs	r3, r2, r3
 8008dee:	2b0a      	cmp	r3, #10
 8008df0:	d90d      	bls.n	8008e0e <HAL_FDCAN_Init+0x452>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008df8:	f043 0201 	orr.w	r2, r3, #1
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2203      	movs	r2, #3
 8008e06:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e18b      	b.n	8009126 <HAL_FDCAN_Init+0x76a>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	699b      	ldr	r3, [r3, #24]
 8008e14:	f003 0308 	and.w	r3, r3, #8
 8008e18:	2b08      	cmp	r3, #8
 8008e1a:	d0e3      	beq.n	8008de4 <HAL_FDCAN_Init+0x428>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	699a      	ldr	r2, [r3, #24]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f042 0201 	orr.w	r2, r2, #1
 8008e2a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008e2c:	f7fa f96c 	bl	8003108 <HAL_GetTick>
 8008e30:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8008e32:	e014      	b.n	8008e5e <HAL_FDCAN_Init+0x4a2>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8008e34:	f7fa f968 	bl	8003108 <HAL_GetTick>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e3c:	1ad3      	subs	r3, r2, r3
 8008e3e:	2b0a      	cmp	r3, #10
 8008e40:	d90d      	bls.n	8008e5e <HAL_FDCAN_Init+0x4a2>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008e48:	f043 0201 	orr.w	r2, r3, #1
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2203      	movs	r2, #3
 8008e56:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e163      	b.n	8009126 <HAL_FDCAN_Init+0x76a>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	f003 0301 	and.w	r3, r3, #1
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d0e3      	beq.n	8008e34 <HAL_FDCAN_Init+0x478>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	699a      	ldr	r2, [r3, #24]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f042 0202 	orr.w	r2, r2, #2
 8008e7a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	7c1b      	ldrb	r3, [r3, #16]
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d10b      	bne.n	8008e9c <HAL_FDCAN_Init+0x4e0>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	699a      	ldr	r2, [r3, #24]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e92:	619a      	str	r2, [r3, #24]
 8008e94:	e00a      	b.n	8008eac <HAL_FDCAN_Init+0x4f0>
 8008e96:	bf00      	nop
 8008e98:	080171a4 	.word	0x080171a4
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	699a      	ldr	r2, [r3, #24]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008eaa:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	7c5b      	ldrb	r3, [r3, #17]
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d108      	bne.n	8008ec6 <HAL_FDCAN_Init+0x50a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	699a      	ldr	r2, [r3, #24]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008ec2:	619a      	str	r2, [r3, #24]
 8008ec4:	e007      	b.n	8008ed6 <HAL_FDCAN_Init+0x51a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	699a      	ldr	r2, [r3, #24]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008ed4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	7c9b      	ldrb	r3, [r3, #18]
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d108      	bne.n	8008ef0 <HAL_FDCAN_Init+0x534>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	699a      	ldr	r2, [r3, #24]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008eec:	619a      	str	r2, [r3, #24]
 8008eee:	e007      	b.n	8008f00 <HAL_FDCAN_Init+0x544>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	699a      	ldr	r2, [r3, #24]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008efe:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	699b      	ldr	r3, [r3, #24]
 8008f06:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	689a      	ldr	r2, [r3, #8]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	430a      	orrs	r2, r1
 8008f14:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	699a      	ldr	r2, [r3, #24]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8008f24:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	691a      	ldr	r2, [r3, #16]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f022 0210 	bic.w	r2, r2, #16
 8008f34:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d108      	bne.n	8008f50 <HAL_FDCAN_Init+0x594>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	699a      	ldr	r2, [r3, #24]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f042 0204 	orr.w	r2, r2, #4
 8008f4c:	619a      	str	r2, [r3, #24]
 8008f4e:	e02c      	b.n	8008faa <HAL_FDCAN_Init+0x5ee>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d028      	beq.n	8008faa <HAL_FDCAN_Init+0x5ee>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68db      	ldr	r3, [r3, #12]
 8008f5c:	2b02      	cmp	r3, #2
 8008f5e:	d01c      	beq.n	8008f9a <HAL_FDCAN_Init+0x5de>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	699a      	ldr	r2, [r3, #24]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008f6e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	691a      	ldr	r2, [r3, #16]
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f042 0210 	orr.w	r2, r2, #16
 8008f7e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	68db      	ldr	r3, [r3, #12]
 8008f84:	2b03      	cmp	r3, #3
 8008f86:	d110      	bne.n	8008faa <HAL_FDCAN_Init+0x5ee>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	699a      	ldr	r2, [r3, #24]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f042 0220 	orr.w	r2, r2, #32
 8008f96:	619a      	str	r2, [r3, #24]
 8008f98:	e007      	b.n	8008faa <HAL_FDCAN_Init+0x5ee>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	699a      	ldr	r2, [r3, #24]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f042 0220 	orr.w	r2, r2, #32
 8008fa8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	699b      	ldr	r3, [r3, #24]
 8008fae:	3b01      	subs	r3, #1
 8008fb0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	69db      	ldr	r3, [r3, #28]
 8008fb6:	3b01      	subs	r3, #1
 8008fb8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008fba:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6a1b      	ldr	r3, [r3, #32]
 8008fc0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008fc2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	3b01      	subs	r3, #1
 8008fcc:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008fd2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008fd4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008fde:	d115      	bne.n	800900c <HAL_FDCAN_Init+0x650>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fe4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fea:	3b01      	subs	r3, #1
 8008fec:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008fee:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8008ff8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009000:	3b01      	subs	r3, #1
 8009002:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8009008:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800900a:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009010:	2b00      	cmp	r3, #0
 8009012:	d00a      	beq.n	800902a <HAL_FDCAN_Init+0x66e>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	430a      	orrs	r2, r1
 8009026:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009032:	4413      	add	r3, r2
 8009034:	2b00      	cmp	r3, #0
 8009036:	d011      	beq.n	800905c <HAL_FDCAN_Init+0x6a0>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8009040:	f023 0107 	bic.w	r1, r3, #7
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	3360      	adds	r3, #96	@ 0x60
 800904c:	443b      	add	r3, r7
 800904e:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	430a      	orrs	r2, r1
 8009058:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009060:	2b00      	cmp	r3, #0
 8009062:	d011      	beq.n	8009088 <HAL_FDCAN_Init+0x6cc>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800906c:	f023 0107 	bic.w	r1, r3, #7
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	3360      	adds	r3, #96	@ 0x60
 8009078:	443b      	add	r3, r7
 800907a:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	430a      	orrs	r2, r1
 8009084:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800908c:	2b00      	cmp	r3, #0
 800908e:	d012      	beq.n	80090b6 <HAL_FDCAN_Init+0x6fa>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009098:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090a0:	009b      	lsls	r3, r3, #2
 80090a2:	3360      	adds	r3, #96	@ 0x60
 80090a4:	443b      	add	r3, r7
 80090a6:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80090aa:	011a      	lsls	r2, r3, #4
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	430a      	orrs	r2, r1
 80090b2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d012      	beq.n	80090e4 <HAL_FDCAN_Init+0x728>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80090c6:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090ce:	009b      	lsls	r3, r3, #2
 80090d0:	3360      	adds	r3, #96	@ 0x60
 80090d2:	443b      	add	r3, r7
 80090d4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80090d8:	021a      	lsls	r2, r3, #8
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	430a      	orrs	r2, r1
 80090e0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a11      	ldr	r2, [pc, #68]	@ (8009130 <HAL_FDCAN_Init+0x774>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d107      	bne.n	80090fe <HAL_FDCAN_Init+0x742>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	689a      	ldr	r2, [r3, #8]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	f022 0203 	bic.w	r2, r2, #3
 80090fc:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2200      	movs	r2, #0
 8009102:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2201      	movs	r2, #1
 8009112:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 fec0 	bl	8009e9c <FDCAN_CalcultateRamBlockAddresses>
 800911c:	4603      	mov	r3, r0
 800911e:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8009122:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8009126:	4618      	mov	r0, r3
 8009128:	3760      	adds	r7, #96	@ 0x60
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}
 800912e:	bf00      	nop
 8009130:	4000a000 	.word	0x4000a000

08009134 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b086      	sub	sp, #24
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8009144:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8009146:	7bfb      	ldrb	r3, [r7, #15]
 8009148:	2b01      	cmp	r3, #1
 800914a:	d003      	beq.n	8009154 <HAL_FDCAN_ConfigFilter+0x20>
 800914c:	7bfb      	ldrb	r3, [r7, #15]
 800914e:	2b02      	cmp	r3, #2
 8009150:	f040 810f 	bne.w	8009372 <HAL_FDCAN_ConfigFilter+0x23e>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d009      	beq.n	8009170 <HAL_FDCAN_ConfigFilter+0x3c>
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009164:	d004      	beq.n	8009170 <HAL_FDCAN_ConfigFilter+0x3c>
 8009166:	f240 7134 	movw	r1, #1844	@ 0x734
 800916a:	4888      	ldr	r0, [pc, #544]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 800916c:	f7f8 fdc4 	bl	8001cf8 <assert_failed>
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	68db      	ldr	r3, [r3, #12]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d020      	beq.n	80091ba <HAL_FDCAN_ConfigFilter+0x86>
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	2b01      	cmp	r3, #1
 800917e:	d01c      	beq.n	80091ba <HAL_FDCAN_ConfigFilter+0x86>
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	2b02      	cmp	r3, #2
 8009186:	d018      	beq.n	80091ba <HAL_FDCAN_ConfigFilter+0x86>
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	2b03      	cmp	r3, #3
 800918e:	d014      	beq.n	80091ba <HAL_FDCAN_ConfigFilter+0x86>
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	2b04      	cmp	r3, #4
 8009196:	d010      	beq.n	80091ba <HAL_FDCAN_ConfigFilter+0x86>
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	68db      	ldr	r3, [r3, #12]
 800919c:	2b05      	cmp	r3, #5
 800919e:	d00c      	beq.n	80091ba <HAL_FDCAN_ConfigFilter+0x86>
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	68db      	ldr	r3, [r3, #12]
 80091a4:	2b06      	cmp	r3, #6
 80091a6:	d008      	beq.n	80091ba <HAL_FDCAN_ConfigFilter+0x86>
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	68db      	ldr	r3, [r3, #12]
 80091ac:	2b07      	cmp	r3, #7
 80091ae:	d004      	beq.n	80091ba <HAL_FDCAN_ConfigFilter+0x86>
 80091b0:	f240 7135 	movw	r1, #1845	@ 0x735
 80091b4:	4875      	ldr	r0, [pc, #468]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 80091b6:	f7f8 fd9f 	bl	8001cf8 <assert_failed>
    if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	68db      	ldr	r3, [r3, #12]
 80091be:	2b07      	cmp	r3, #7
 80091c0:	d111      	bne.n	80091e6 <HAL_FDCAN_ConfigFilter+0xb2>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	699b      	ldr	r3, [r3, #24]
 80091c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80091c8:	d904      	bls.n	80091d4 <HAL_FDCAN_ConfigFilter+0xa0>
 80091ca:	f44f 61e7 	mov.w	r1, #1848	@ 0x738
 80091ce:	486f      	ldr	r0, [pc, #444]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 80091d0:	f7f8 fd92 	bl	8001cf8 <assert_failed>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	69db      	ldr	r3, [r3, #28]
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d904      	bls.n	80091e6 <HAL_FDCAN_ConfigFilter+0xb2>
 80091dc:	f240 7139 	movw	r1, #1849	@ 0x739
 80091e0:	486a      	ldr	r0, [pc, #424]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 80091e2:	f7f8 fd89 	bl	8001cf8 <assert_failed>
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d160      	bne.n	80092b0 <HAL_FDCAN_ConfigFilter+0x17c>
    {
      /* Check function parameters */
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterIndex, (hfdcan->Init.StdFiltersNbr - 1U)));
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091f6:	3b01      	subs	r3, #1
 80091f8:	429a      	cmp	r2, r3
 80091fa:	d904      	bls.n	8009206 <HAL_FDCAN_ConfigFilter+0xd2>
 80091fc:	f240 713f 	movw	r1, #1855	@ 0x73f
 8009200:	4862      	ldr	r0, [pc, #392]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 8009202:	f7f8 fd79 	bl	8001cf8 <assert_failed>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	691b      	ldr	r3, [r3, #16]
 800920a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800920e:	d304      	bcc.n	800921a <HAL_FDCAN_ConfigFilter+0xe6>
 8009210:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 8009214:	485d      	ldr	r0, [pc, #372]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 8009216:	f7f8 fd6f 	bl	8001cf8 <assert_failed>
      if (sFilterConfig->FilterConfig != FDCAN_FILTER_TO_RXBUFFER)
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	68db      	ldr	r3, [r3, #12]
 800921e:	2b07      	cmp	r3, #7
 8009220:	d01a      	beq.n	8009258 <HAL_FDCAN_ConfigFilter+0x124>
      {
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	695b      	ldr	r3, [r3, #20]
 8009226:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800922a:	d304      	bcc.n	8009236 <HAL_FDCAN_ConfigFilter+0x102>
 800922c:	f240 7143 	movw	r1, #1859	@ 0x743
 8009230:	4856      	ldr	r0, [pc, #344]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 8009232:	f7f8 fd61 	bl	8001cf8 <assert_failed>
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	689b      	ldr	r3, [r3, #8]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00c      	beq.n	8009258 <HAL_FDCAN_ConfigFilter+0x124>
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	2b01      	cmp	r3, #1
 8009244:	d008      	beq.n	8009258 <HAL_FDCAN_ConfigFilter+0x124>
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	2b02      	cmp	r3, #2
 800924c:	d004      	beq.n	8009258 <HAL_FDCAN_ConfigFilter+0x124>
 800924e:	f240 7144 	movw	r1, #1860	@ 0x744
 8009252:	484e      	ldr	r0, [pc, #312]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 8009254:	f7f8 fd50 	bl	8001cf8 <assert_failed>
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	2b07      	cmp	r3, #7
 800925e:	d10d      	bne.n	800927c <HAL_FDCAN_ConfigFilter+0x148>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	691b      	ldr	r3, [r3, #16]
 8009264:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	69db      	ldr	r3, [r3, #28]
 800926a:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800926c:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8009272:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8009274:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8009278:	617b      	str	r3, [r7, #20]
 800927a:	e00e      	b.n	800929a <HAL_FDCAN_ConfigFilter+0x166>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8009288:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8009290:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8009296:	4313      	orrs	r3, r2
 8009298:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	009b      	lsls	r3, r3, #2
 80092a4:	4413      	add	r3, r2
 80092a6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	601a      	str	r2, [r3, #0]
 80092ae:	e05e      	b.n	800936e <HAL_FDCAN_ConfigFilter+0x23a>
    }
    else /* sFilterConfig->IdType == FDCAN_EXTENDED_ID */
    {
      /* Check function parameters */
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterIndex, (hfdcan->Init.ExtFiltersNbr - 1U)));
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	685a      	ldr	r2, [r3, #4]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092b8:	3b01      	subs	r3, #1
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d904      	bls.n	80092c8 <HAL_FDCAN_ConfigFilter+0x194>
 80092be:	f44f 61ec 	mov.w	r1, #1888	@ 0x760
 80092c2:	4832      	ldr	r0, [pc, #200]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 80092c4:	f7f8 fd18 	bl	8001cf8 <assert_failed>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	691b      	ldr	r3, [r3, #16]
 80092cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092d0:	d304      	bcc.n	80092dc <HAL_FDCAN_ConfigFilter+0x1a8>
 80092d2:	f240 7161 	movw	r1, #1889	@ 0x761
 80092d6:	482d      	ldr	r0, [pc, #180]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 80092d8:	f7f8 fd0e 	bl	8001cf8 <assert_failed>
      if (sFilterConfig->FilterConfig != FDCAN_FILTER_TO_RXBUFFER)
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	68db      	ldr	r3, [r3, #12]
 80092e0:	2b07      	cmp	r3, #7
 80092e2:	d01e      	beq.n	8009322 <HAL_FDCAN_ConfigFilter+0x1ee>
      {
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	695b      	ldr	r3, [r3, #20]
 80092e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092ec:	d304      	bcc.n	80092f8 <HAL_FDCAN_ConfigFilter+0x1c4>
 80092ee:	f240 7164 	movw	r1, #1892	@ 0x764
 80092f2:	4826      	ldr	r0, [pc, #152]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 80092f4:	f7f8 fd00 	bl	8001cf8 <assert_failed>
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d010      	beq.n	8009322 <HAL_FDCAN_ConfigFilter+0x1ee>
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	2b01      	cmp	r3, #1
 8009306:	d00c      	beq.n	8009322 <HAL_FDCAN_ConfigFilter+0x1ee>
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	689b      	ldr	r3, [r3, #8]
 800930c:	2b02      	cmp	r3, #2
 800930e:	d008      	beq.n	8009322 <HAL_FDCAN_ConfigFilter+0x1ee>
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	2b03      	cmp	r3, #3
 8009316:	d004      	beq.n	8009322 <HAL_FDCAN_ConfigFilter+0x1ee>
 8009318:	f240 7165 	movw	r1, #1893	@ 0x765
 800931c:	481b      	ldr	r0, [pc, #108]	@ (800938c <HAL_FDCAN_ConfigFilter+0x258>)
 800931e:	f7f8 fceb 	bl	8001cf8 <assert_failed>
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	68db      	ldr	r3, [r3, #12]
 8009326:	075a      	lsls	r2, r3, #29
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	691b      	ldr	r3, [r3, #16]
 800932c:	4313      	orrs	r3, r2
 800932e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	2b07      	cmp	r3, #7
 8009336:	d103      	bne.n	8009340 <HAL_FDCAN_ConfigFilter+0x20c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	613b      	str	r3, [r7, #16]
 800933e:	e006      	b.n	800934e <HAL_FDCAN_ConfigFilter+0x21a>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	079a      	lsls	r2, r3, #30
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	695b      	ldr	r3, [r3, #20]
 800934a:	4313      	orrs	r3, r2
 800934c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	00db      	lsls	r3, r3, #3
 8009358:	4413      	add	r3, r2
 800935a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	697a      	ldr	r2, [r7, #20]
 8009360:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	3304      	adds	r3, #4
 8009366:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	693a      	ldr	r2, [r7, #16]
 800936c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800936e:	2300      	movs	r3, #0
 8009370:	e008      	b.n	8009384 <HAL_FDCAN_ConfigFilter+0x250>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009378:	f043 0202 	orr.w	r2, r3, #2
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8009382:	2301      	movs	r3, #1
  }
}
 8009384:	4618      	mov	r0, r3
 8009386:	3718      	adds	r7, #24
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}
 800938c:	080171a4 	.word	0x080171a4

08009390 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	607a      	str	r2, [r7, #4]
 800939c:	603b      	str	r3, [r7, #0]
  /* Check function parameters */
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d00a      	beq.n	80093ba <HAL_FDCAN_ConfigGlobalFilter+0x2a>
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d007      	beq.n	80093ba <HAL_FDCAN_ConfigGlobalFilter+0x2a>
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	d004      	beq.n	80093ba <HAL_FDCAN_ConfigGlobalFilter+0x2a>
 80093b0:	f240 71a1 	movw	r1, #1953	@ 0x7a1
 80093b4:	4825      	ldr	r0, [pc, #148]	@ (800944c <HAL_FDCAN_ConfigGlobalFilter+0xbc>)
 80093b6:	f7f8 fc9f 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d00a      	beq.n	80093d6 <HAL_FDCAN_ConfigGlobalFilter+0x46>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d007      	beq.n	80093d6 <HAL_FDCAN_ConfigGlobalFilter+0x46>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	d004      	beq.n	80093d6 <HAL_FDCAN_ConfigGlobalFilter+0x46>
 80093cc:	f240 71a2 	movw	r1, #1954	@ 0x7a2
 80093d0:	481e      	ldr	r0, [pc, #120]	@ (800944c <HAL_FDCAN_ConfigGlobalFilter+0xbc>)
 80093d2:	f7f8 fc91 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d007      	beq.n	80093ec <HAL_FDCAN_ConfigGlobalFilter+0x5c>
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d004      	beq.n	80093ec <HAL_FDCAN_ConfigGlobalFilter+0x5c>
 80093e2:	f240 71a3 	movw	r1, #1955	@ 0x7a3
 80093e6:	4819      	ldr	r0, [pc, #100]	@ (800944c <HAL_FDCAN_ConfigGlobalFilter+0xbc>)
 80093e8:	f7f8 fc86 	bl	8001cf8 <assert_failed>
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));
 80093ec:	69bb      	ldr	r3, [r7, #24]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d007      	beq.n	8009402 <HAL_FDCAN_ConfigGlobalFilter+0x72>
 80093f2:	69bb      	ldr	r3, [r7, #24]
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d004      	beq.n	8009402 <HAL_FDCAN_ConfigGlobalFilter+0x72>
 80093f8:	f240 71a4 	movw	r1, #1956	@ 0x7a4
 80093fc:	4813      	ldr	r0, [pc, #76]	@ (800944c <HAL_FDCAN_ConfigGlobalFilter+0xbc>)
 80093fe:	f7f8 fc7b 	bl	8001cf8 <assert_failed>

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8009408:	b2db      	uxtb	r3, r3
 800940a:	2b01      	cmp	r3, #1
 800940c:	d110      	bne.n	8009430 <HAL_FDCAN_ConfigGlobalFilter+0xa0>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8009416:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800941c:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8009424:	69ba      	ldr	r2, [r7, #24]
 8009426:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8009428:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 800942c:	2300      	movs	r3, #0
 800942e:	e008      	b.n	8009442 <HAL_FDCAN_ConfigGlobalFilter+0xb2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009436:	f043 0204 	orr.w	r2, r3, #4
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8009440:	2301      	movs	r3, #1
  }
}
 8009442:	4618      	mov	r0, r3
 8009444:	3710      	adds	r7, #16
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	080171a4 	.word	0x080171a4

08009450 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8009450:	b480      	push	{r7}
 8009452:	b083      	sub	sp, #12
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800945e:	b2db      	uxtb	r3, r3
 8009460:	2b01      	cmp	r3, #1
 8009462:	d111      	bne.n	8009488 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2202      	movs	r2, #2
 8009468:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	699a      	ldr	r2, [r3, #24]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f022 0201 	bic.w	r2, r2, #1
 800947a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2200      	movs	r2, #0
 8009480:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8009484:	2300      	movs	r3, #0
 8009486:	e008      	b.n	800949a <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800948e:	f043 0204 	orr.w	r2, r3, #4
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8009498:	2301      	movs	r3, #1
  }
}
 800949a:	4618      	mov	r0, r3
 800949c:	370c      	adds	r7, #12
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
	...

080094a8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80094a8:	b480      	push	{r7}
 80094aa:	b08b      	sub	sp, #44	@ 0x2c
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	60b9      	str	r1, [r7, #8]
 80094b2:	607a      	str	r2, [r7, #4]
 80094b4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80094b6:	2300      	movs	r3, #0
 80094b8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80094c0:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80094c2:	7efb      	ldrb	r3, [r7, #27]
 80094c4:	2b02      	cmp	r3, #2
 80094c6:	f040 8149 	bne.w	800975c <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	2b40      	cmp	r3, #64	@ 0x40
 80094ce:	d14c      	bne.n	800956a <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80094d8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d109      	bne.n	80094f4 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80094e6:	f043 0220 	orr.w	r2, r3, #32
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80094f0:	2301      	movs	r3, #1
 80094f2:	e13c      	b.n	800976e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80094fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009500:	2b00      	cmp	r3, #0
 8009502:	d109      	bne.n	8009518 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800950a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8009514:	2301      	movs	r3, #1
 8009516:	e12a      	b.n	800976e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009520:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009524:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009528:	d10a      	bne.n	8009540 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009532:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009536:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800953a:	d101      	bne.n	8009540 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800953c:	2301      	movs	r3, #1
 800953e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009548:	0a1b      	lsrs	r3, r3, #8
 800954a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800954e:	69fa      	ldr	r2, [r7, #28]
 8009550:	4413      	add	r3, r2
 8009552:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800955c:	69f9      	ldr	r1, [r7, #28]
 800955e:	fb01 f303 	mul.w	r3, r1, r3
 8009562:	009b      	lsls	r3, r3, #2
 8009564:	4413      	add	r3, r2
 8009566:	627b      	str	r3, [r7, #36]	@ 0x24
 8009568:	e068      	b.n	800963c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	2b41      	cmp	r3, #65	@ 0x41
 800956e:	d14c      	bne.n	800960a <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009578:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800957c:	2b00      	cmp	r3, #0
 800957e:	d109      	bne.n	8009594 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009586:	f043 0220 	orr.w	r2, r3, #32
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8009590:	2301      	movs	r3, #1
 8009592:	e0ec      	b.n	800976e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800959c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d109      	bne.n	80095b8 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80095aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80095b4:	2301      	movs	r3, #1
 80095b6:	e0da      	b.n	800976e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80095c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80095c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80095c8:	d10a      	bne.n	80095e0 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80095d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80095d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80095da:	d101      	bne.n	80095e0 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80095dc:	2301      	movs	r3, #1
 80095de:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80095e8:	0a1b      	lsrs	r3, r3, #8
 80095ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80095ee:	69fa      	ldr	r2, [r7, #28]
 80095f0:	4413      	add	r3, r2
 80095f2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095fc:	69f9      	ldr	r1, [r7, #28]
 80095fe:	fb01 f303 	mul.w	r3, r1, r3
 8009602:	009b      	lsls	r3, r3, #2
 8009604:	4413      	add	r3, r2
 8009606:	627b      	str	r3, [r7, #36]	@ 0x24
 8009608:	e018      	b.n	800963c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800960e:	68ba      	ldr	r2, [r7, #8]
 8009610:	429a      	cmp	r2, r3
 8009612:	d309      	bcc.n	8009628 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800961a:	f043 0220 	orr.w	r2, r3, #32
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	e0a2      	b.n	800976e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009630:	68b9      	ldr	r1, [r7, #8]
 8009632:	fb01 f303 	mul.w	r3, r1, r3
 8009636:	009b      	lsls	r3, r3, #2
 8009638:	4413      	add	r3, r2
 800963a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800963c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d107      	bne.n	8009660 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8009650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	0c9b      	lsrs	r3, r3, #18
 8009656:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	601a      	str	r2, [r3, #0]
 800965e:	e005      	b.n	800966c <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8009660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800966c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8009678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8009684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009686:	3304      	adds	r3, #4
 8009688:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800968a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	b29a      	uxth	r2, r3
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8009694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	0c1b      	lsrs	r3, r3, #16
 800969a:	f003 020f 	and.w	r2, r3, #15
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80096a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80096ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80096ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	0e1b      	lsrs	r3, r3, #24
 80096c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80096c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	0fda      	lsrs	r2, r3, #31
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80096d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d4:	3304      	adds	r3, #4
 80096d6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80096d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096da:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80096dc:	2300      	movs	r3, #0
 80096de:	623b      	str	r3, [r7, #32]
 80096e0:	e00a      	b.n	80096f8 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	6a3b      	ldr	r3, [r7, #32]
 80096e6:	441a      	add	r2, r3
 80096e8:	6839      	ldr	r1, [r7, #0]
 80096ea:	6a3b      	ldr	r3, [r7, #32]
 80096ec:	440b      	add	r3, r1
 80096ee:	7812      	ldrb	r2, [r2, #0]
 80096f0:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80096f2:	6a3b      	ldr	r3, [r7, #32]
 80096f4:	3301      	adds	r3, #1
 80096f6:	623b      	str	r3, [r7, #32]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	68db      	ldr	r3, [r3, #12]
 80096fc:	4a1f      	ldr	r2, [pc, #124]	@ (800977c <HAL_FDCAN_GetRxMessage+0x2d4>)
 80096fe:	5cd3      	ldrb	r3, [r2, r3]
 8009700:	461a      	mov	r2, r3
 8009702:	6a3b      	ldr	r3, [r7, #32]
 8009704:	4293      	cmp	r3, r2
 8009706:	d3ec      	bcc.n	80096e2 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	2b40      	cmp	r3, #64	@ 0x40
 800970c:	d105      	bne.n	800971a <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	69fa      	ldr	r2, [r7, #28]
 8009714:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8009718:	e01e      	b.n	8009758 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	2b41      	cmp	r3, #65	@ 0x41
 800971e:	d105      	bne.n	800972c <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	69fa      	ldr	r2, [r7, #28]
 8009726:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800972a:	e015      	b.n	8009758 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	2b1f      	cmp	r3, #31
 8009730:	d808      	bhi.n	8009744 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	2101      	movs	r1, #1
 8009738:	68ba      	ldr	r2, [r7, #8]
 800973a:	fa01 f202 	lsl.w	r2, r1, r2
 800973e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8009742:	e009      	b.n	8009758 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	f003 021f 	and.w	r2, r3, #31
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	2101      	movs	r1, #1
 8009750:	fa01 f202 	lsl.w	r2, r1, r2
 8009754:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8009758:	2300      	movs	r3, #0
 800975a:	e008      	b.n	800976e <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009762:	f043 0208 	orr.w	r2, r3, #8
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800976c:	2301      	movs	r3, #1
  }
}
 800976e:	4618      	mov	r0, r3
 8009770:	372c      	adds	r7, #44	@ 0x2c
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr
 800977a:	bf00      	nop
 800977c:	08017784 	.word	0x08017784

08009780 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8009792:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800979a:	2b00      	cmp	r3, #0
 800979c:	d004      	beq.n	80097a8 <HAL_FDCAN_ActivateNotification+0x28>
 800979e:	f241 31de 	movw	r1, #5086	@ 0x13de
 80097a2:	4836      	ldr	r0, [pc, #216]	@ (800987c <HAL_FDCAN_ActivateNotification+0xfc>)
 80097a4:	f7f8 faa8 	bl	8001cf8 <assert_failed>

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80097a8:	7dfb      	ldrb	r3, [r7, #23]
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d002      	beq.n	80097b4 <HAL_FDCAN_ActivateNotification+0x34>
 80097ae:	7dfb      	ldrb	r3, [r7, #23]
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d155      	bne.n	8009860 <HAL_FDCAN_ActivateNotification+0xe0>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	4013      	ands	r3, r2
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d108      	bne.n	80097d4 <HAL_FDCAN_ActivateNotification+0x54>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f042 0201 	orr.w	r2, r2, #1
 80097d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80097d2:	e014      	b.n	80097fe <HAL_FDCAN_ActivateNotification+0x7e>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	4013      	ands	r3, r2
 80097de:	68ba      	ldr	r2, [r7, #8]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d108      	bne.n	80097f6 <HAL_FDCAN_ActivateNotification+0x76>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f042 0202 	orr.w	r2, r2, #2
 80097f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80097f4:	e003      	b.n	80097fe <HAL_FDCAN_ActivateNotification+0x7e>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2203      	movs	r2, #3
 80097fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009804:	2b00      	cmp	r3, #0
 8009806:	d009      	beq.n	800981c <HAL_FDCAN_ActivateNotification+0x9c>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	430a      	orrs	r2, r1
 8009818:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009822:	2b00      	cmp	r3, #0
 8009824:	d009      	beq.n	800983a <HAL_FDCAN_ActivateNotification+0xba>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	687a      	ldr	r2, [r7, #4]
 8009834:	430a      	orrs	r2, r1
 8009836:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009840:	68ba      	ldr	r2, [r7, #8]
 8009842:	4b0f      	ldr	r3, [pc, #60]	@ (8009880 <HAL_FDCAN_ActivateNotification+0x100>)
 8009844:	4013      	ands	r3, r2
 8009846:	68fa      	ldr	r2, [r7, #12]
 8009848:	6812      	ldr	r2, [r2, #0]
 800984a:	430b      	orrs	r3, r1
 800984c:	6553      	str	r3, [r2, #84]	@ 0x54
 800984e:	4b0d      	ldr	r3, [pc, #52]	@ (8009884 <HAL_FDCAN_ActivateNotification+0x104>)
 8009850:	695a      	ldr	r2, [r3, #20]
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	0f9b      	lsrs	r3, r3, #30
 8009856:	490b      	ldr	r1, [pc, #44]	@ (8009884 <HAL_FDCAN_ActivateNotification+0x104>)
 8009858:	4313      	orrs	r3, r2
 800985a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800985c:	2300      	movs	r3, #0
 800985e:	e008      	b.n	8009872 <HAL_FDCAN_ActivateNotification+0xf2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009866:	f043 0202 	orr.w	r2, r3, #2
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8009870:	2301      	movs	r3, #1
  }
}
 8009872:	4618      	mov	r0, r3
 8009874:	3718      	adds	r7, #24
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}
 800987a:	bf00      	nop
 800987c:	080171a4 	.word	0x080171a4
 8009880:	3fcfffff 	.word	0x3fcfffff
 8009884:	4000a800 	.word	0x4000a800

08009888 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b096      	sub	sp, #88	@ 0x58
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8009890:	4b9a      	ldr	r3, [pc, #616]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 8009892:	691b      	ldr	r3, [r3, #16]
 8009894:	079b      	lsls	r3, r3, #30
 8009896:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8009898:	4b98      	ldr	r3, [pc, #608]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 800989a:	695b      	ldr	r3, [r3, #20]
 800989c:	079b      	lsls	r3, r3, #30
 800989e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80098a0:	4013      	ands	r3, r2
 80098a2:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098aa:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80098ae:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098b6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80098b8:	4013      	ands	r3, r2
 80098ba:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098c2:	f003 030f 	and.w	r3, r3, #15
 80098c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80098d0:	4013      	ands	r3, r2
 80098d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80098de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098e8:	4013      	ands	r3, r2
 80098ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098f2:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80098f6:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009900:	4013      	ands	r3, r2
 8009902:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800990a:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800990e:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009916:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009918:	4013      	ands	r3, r2
 800991a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800992a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800992c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800992e:	0a1b      	lsrs	r3, r3, #8
 8009930:	f003 0301 	and.w	r3, r3, #1
 8009934:	2b00      	cmp	r3, #0
 8009936:	d010      	beq.n	800995a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8009938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800993a:	0a1b      	lsrs	r3, r3, #8
 800993c:	f003 0301 	and.w	r3, r3, #1
 8009940:	2b00      	cmp	r3, #0
 8009942:	d00a      	beq.n	800995a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800994c:	651a      	str	r2, [r3, #80]	@ 0x50
 800994e:	4b6b      	ldr	r3, [pc, #428]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 8009950:	2200      	movs	r2, #0
 8009952:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 fa54 	bl	8009e02 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800995a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800995c:	0a9b      	lsrs	r3, r3, #10
 800995e:	f003 0301 	and.w	r3, r3, #1
 8009962:	2b00      	cmp	r3, #0
 8009964:	d01d      	beq.n	80099a2 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8009966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009968:	0a9b      	lsrs	r3, r3, #10
 800996a:	f003 0301 	and.w	r3, r3, #1
 800996e:	2b00      	cmp	r3, #0
 8009970:	d017      	beq.n	80099a2 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800997a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009984:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009986:	4013      	ands	r3, r2
 8009988:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009992:	651a      	str	r2, [r3, #80]	@ 0x50
 8009994:	4b59      	ldr	r3, [pc, #356]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 8009996:	2200      	movs	r2, #0
 8009998:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800999a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f000 fa07 	bl	8009db0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80099a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d00d      	beq.n	80099c4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80099ae:	4b54      	ldr	r3, [pc, #336]	@ (8009b00 <HAL_FDCAN_IRQHandler+0x278>)
 80099b0:	400b      	ands	r3, r1
 80099b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80099b4:	4a51      	ldr	r2, [pc, #324]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 80099b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099b8:	0f9b      	lsrs	r3, r3, #30
 80099ba:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80099bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f000 f9c0 	bl	8009d44 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80099c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d00d      	beq.n	80099e6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80099d0:	4b4b      	ldr	r3, [pc, #300]	@ (8009b00 <HAL_FDCAN_IRQHandler+0x278>)
 80099d2:	400b      	ands	r3, r1
 80099d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80099d6:	4a49      	ldr	r2, [pc, #292]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 80099d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099da:	0f9b      	lsrs	r3, r3, #30
 80099dc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80099de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	f000 f9ba 	bl	8009d5a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80099e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00d      	beq.n	8009a08 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80099f2:	4b43      	ldr	r3, [pc, #268]	@ (8009b00 <HAL_FDCAN_IRQHandler+0x278>)
 80099f4:	400b      	ands	r3, r1
 80099f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80099f8:	4a40      	ldr	r2, [pc, #256]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 80099fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099fc:	0f9b      	lsrs	r3, r3, #30
 80099fe:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8009a00:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f7f7 ff50 	bl	80018a8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8009a08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d00d      	beq.n	8009a2a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009a14:	4b3a      	ldr	r3, [pc, #232]	@ (8009b00 <HAL_FDCAN_IRQHandler+0x278>)
 8009a16:	400b      	ands	r3, r1
 8009a18:	6513      	str	r3, [r2, #80]	@ 0x50
 8009a1a:	4a38      	ldr	r2, [pc, #224]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 8009a1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a1e:	0f9b      	lsrs	r3, r3, #30
 8009a20:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8009a22:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f000 f9a3 	bl	8009d70 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8009a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a2c:	0adb      	lsrs	r3, r3, #11
 8009a2e:	f003 0301 	and.w	r3, r3, #1
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d010      	beq.n	8009a58 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8009a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a38:	0adb      	lsrs	r3, r3, #11
 8009a3a:	f003 0301 	and.w	r3, r3, #1
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d00a      	beq.n	8009a58 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009a4a:	651a      	str	r2, [r3, #80]	@ 0x50
 8009a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 8009a4e:	2200      	movs	r2, #0
 8009a50:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f000 f997 	bl	8009d86 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8009a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a5a:	0a5b      	lsrs	r3, r3, #9
 8009a5c:	f003 0301 	and.w	r3, r3, #1
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d01d      	beq.n	8009aa0 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8009a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a66:	0a5b      	lsrs	r3, r3, #9
 8009a68:	f003 0301 	and.w	r3, r3, #1
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d017      	beq.n	8009aa0 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009a78:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a84:	4013      	ands	r3, r2
 8009a86:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a90:	651a      	str	r2, [r3, #80]	@ 0x50
 8009a92:	4b1a      	ldr	r3, [pc, #104]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 8009a94:	2200      	movs	r2, #0
 8009a96:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8009a98:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f97d 	bl	8009d9a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8009aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aa2:	0cdb      	lsrs	r3, r3, #19
 8009aa4:	f003 0301 	and.w	r3, r3, #1
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d010      	beq.n	8009ace <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8009aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aae:	0cdb      	lsrs	r3, r3, #19
 8009ab0:	f003 0301 	and.w	r3, r3, #1
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d00a      	beq.n	8009ace <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8009ac0:	651a      	str	r2, [r3, #80]	@ 0x50
 8009ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f000 f97c 	bl	8009dc6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8009ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ad0:	0c1b      	lsrs	r3, r3, #16
 8009ad2:	f003 0301 	and.w	r3, r3, #1
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d016      	beq.n	8009b08 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8009ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009adc:	0c1b      	lsrs	r3, r3, #16
 8009ade:	f003 0301 	and.w	r3, r3, #1
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d010      	beq.n	8009b08 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009aee:	651a      	str	r2, [r3, #80]	@ 0x50
 8009af0:	4b02      	ldr	r3, [pc, #8]	@ (8009afc <HAL_FDCAN_IRQHandler+0x274>)
 8009af2:	2200      	movs	r2, #0
 8009af4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	e004      	b.n	8009b04 <HAL_FDCAN_IRQHandler+0x27c>
 8009afa:	bf00      	nop
 8009afc:	4000a800 	.word	0x4000a800
 8009b00:	3fcfffff 	.word	0x3fcfffff
 8009b04:	f000 f969 	bl	8009dda <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8009b08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b0a:	0c9b      	lsrs	r3, r3, #18
 8009b0c:	f003 0301 	and.w	r3, r3, #1
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d010      	beq.n	8009b36 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8009b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b16:	0c9b      	lsrs	r3, r3, #18
 8009b18:	f003 0301 	and.w	r3, r3, #1
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d00a      	beq.n	8009b36 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009b28:	651a      	str	r2, [r3, #80]	@ 0x50
 8009b2a:	4b83      	ldr	r3, [pc, #524]	@ (8009d38 <HAL_FDCAN_IRQHandler+0x4b0>)
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	f000 f95c 	bl	8009dee <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8009b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b38:	0c5b      	lsrs	r3, r3, #17
 8009b3a:	f003 0301 	and.w	r3, r3, #1
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d015      	beq.n	8009b6e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8009b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b44:	0c5b      	lsrs	r3, r3, #17
 8009b46:	f003 0301 	and.w	r3, r3, #1
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d00f      	beq.n	8009b6e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009b56:	651a      	str	r2, [r3, #80]	@ 0x50
 8009b58:	4b77      	ldr	r3, [pc, #476]	@ (8009d38 <HAL_FDCAN_IRQHandler+0x4b0>)
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009b64:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8009b6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d00d      	beq.n	8009b90 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681a      	ldr	r2, [r3, #0]
 8009b78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b7a:	4b70      	ldr	r3, [pc, #448]	@ (8009d3c <HAL_FDCAN_IRQHandler+0x4b4>)
 8009b7c:	400b      	ands	r3, r1
 8009b7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009b80:	4a6d      	ldr	r2, [pc, #436]	@ (8009d38 <HAL_FDCAN_IRQHandler+0x4b0>)
 8009b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b84:	0f9b      	lsrs	r3, r3, #30
 8009b86:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8009b88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f000 f94d 	bl	8009e2a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8009b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d011      	beq.n	8009bba <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b9c:	4b67      	ldr	r3, [pc, #412]	@ (8009d3c <HAL_FDCAN_IRQHandler+0x4b4>)
 8009b9e:	400b      	ands	r3, r1
 8009ba0:	6513      	str	r3, [r2, #80]	@ 0x50
 8009ba2:	4a65      	ldr	r2, [pc, #404]	@ (8009d38 <HAL_FDCAN_IRQHandler+0x4b0>)
 8009ba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ba6:	0f9b      	lsrs	r3, r3, #30
 8009ba8:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8009bb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bb2:	431a      	orrs	r2, r3
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a60      	ldr	r2, [pc, #384]	@ (8009d40 <HAL_FDCAN_IRQHandler+0x4b8>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	f040 80ac 	bne.w	8009d1e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	689b      	ldr	r3, [r3, #8]
 8009bcc:	f003 0303 	and.w	r3, r3, #3
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	f000 80a4 	beq.w	8009d1e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	685b      	ldr	r3, [r3, #4]
 8009bda:	6a1b      	ldr	r3, [r3, #32]
 8009bdc:	f003 030f 	and.w	r3, r3, #15
 8009be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009be8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bea:	4013      	ands	r3, r2
 8009bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	6a1b      	ldr	r3, [r3, #32]
 8009bf4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c02:	4013      	ands	r3, r2
 8009c04:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	6a1b      	ldr	r3, [r3, #32]
 8009c0c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8009c10:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c1a:	4013      	ands	r3, r2
 8009c1c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	6a1b      	ldr	r3, [r3, #32]
 8009c24:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8009c28:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c30:	6a3a      	ldr	r2, [r7, #32]
 8009c32:	4013      	ands	r3, r2
 8009c34:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	685b      	ldr	r3, [r3, #4]
 8009c3a:	6a1b      	ldr	r3, [r3, #32]
 8009c3c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8009c40:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c48:	69fa      	ldr	r2, [r7, #28]
 8009c4a:	4013      	ands	r3, r2
 8009c4c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	685b      	ldr	r3, [r3, #4]
 8009c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c54:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	6a1b      	ldr	r3, [r3, #32]
 8009c5c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8009c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d007      	beq.n	8009c74 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c6a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8009c6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 f8e6 	bl	8009e40 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8009c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d007      	beq.n	8009c8a <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	685b      	ldr	r3, [r3, #4]
 8009c7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c80:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8009c82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 f8e6 	bl	8009e56 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8009c8a:	69bb      	ldr	r3, [r7, #24]
 8009c8c:	099b      	lsrs	r3, r3, #6
 8009c8e:	f003 0301 	and.w	r3, r3, #1
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d01a      	beq.n	8009ccc <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	099b      	lsrs	r3, r3, #6
 8009c9a:	f003 0301 	and.w	r3, r3, #1
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d014      	beq.n	8009ccc <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ca8:	0c1b      	lsrs	r3, r3, #16
 8009caa:	b29b      	uxth	r3, r3
 8009cac:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	685b      	ldr	r3, [r3, #4]
 8009cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009cb8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	2240      	movs	r2, #64	@ 0x40
 8009cc0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8009cc2:	68fa      	ldr	r2, [r7, #12]
 8009cc4:	6939      	ldr	r1, [r7, #16]
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 f8d0 	bl	8009e6c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8009ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d007      	beq.n	8009ce2 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cd8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8009cda:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 f8d1 	bl	8009e84 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8009ce2:	6a3b      	ldr	r3, [r7, #32]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d00b      	beq.n	8009d00 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	685b      	ldr	r3, [r3, #4]
 8009cec:	6a3a      	ldr	r2, [r7, #32]
 8009cee:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8009cf6:	6a3b      	ldr	r3, [r7, #32]
 8009cf8:	431a      	orrs	r2, r3
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8009d00:	69fb      	ldr	r3, [r7, #28]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d00b      	beq.n	8009d1e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	69fa      	ldr	r2, [r7, #28]
 8009d0c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8009d14:	69fb      	ldr	r3, [r7, #28]
 8009d16:	431a      	orrs	r2, r3
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d002      	beq.n	8009d2e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 f874 	bl	8009e16 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8009d2e:	bf00      	nop
 8009d30:	3758      	adds	r7, #88	@ 0x58
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
 8009d36:	bf00      	nop
 8009d38:	4000a800 	.word	0x4000a800
 8009d3c:	3fcfffff 	.word	0x3fcfffff
 8009d40:	4000a000 	.word	0x4000a000

08009d44 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b083      	sub	sp, #12
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
 8009d4c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8009d4e:	bf00      	nop
 8009d50:	370c      	adds	r7, #12
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr

08009d5a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8009d5a:	b480      	push	{r7}
 8009d5c:	b083      	sub	sp, #12
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	6078      	str	r0, [r7, #4]
 8009d62:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8009d64:	bf00      	nop
 8009d66:	370c      	adds	r7, #12
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8009d70:	b480      	push	{r7}
 8009d72:	b083      	sub	sp, #12
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
 8009d78:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8009d7a:	bf00      	nop
 8009d7c:	370c      	adds	r7, #12
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d84:	4770      	bx	lr

08009d86 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009d86:	b480      	push	{r7}
 8009d88:	b083      	sub	sp, #12
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8009d8e:	bf00      	nop
 8009d90:	370c      	adds	r7, #12
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr

08009d9a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8009d9a:	b480      	push	{r7}
 8009d9c:	b083      	sub	sp, #12
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
 8009da2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8009dba:	bf00      	nop
 8009dbc:	370c      	adds	r7, #12
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc4:	4770      	bx	lr

08009dc6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009dc6:	b480      	push	{r7}
 8009dc8:	b083      	sub	sp, #12
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8009dce:	bf00      	nop
 8009dd0:	370c      	adds	r7, #12
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr

08009dda <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009dda:	b480      	push	{r7}
 8009ddc:	b083      	sub	sp, #12
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8009de2:	bf00      	nop
 8009de4:	370c      	adds	r7, #12
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr

08009dee <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009dee:	b480      	push	{r7}
 8009df0:	b083      	sub	sp, #12
 8009df2:	af00      	add	r7, sp, #0
 8009df4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8009df6:	bf00      	nop
 8009df8:	370c      	adds	r7, #12
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr

08009e02 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009e02:	b480      	push	{r7}
 8009e04:	b083      	sub	sp, #12
 8009e06:	af00      	add	r7, sp, #0
 8009e08:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8009e0a:	bf00      	nop
 8009e0c:	370c      	adds	r7, #12
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr

08009e16 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009e16:	b480      	push	{r7}
 8009e18:	b083      	sub	sp, #12
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8009e1e:	bf00      	nop
 8009e20:	370c      	adds	r7, #12
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr

08009e2a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8009e2a:	b480      	push	{r7}
 8009e2c:	b083      	sub	sp, #12
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
 8009e32:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8009e34:	bf00      	nop
 8009e36:	370c      	adds	r7, #12
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3e:	4770      	bx	lr

08009e40 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b083      	sub	sp, #12
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8009e4a:	bf00      	nop
 8009e4c:	370c      	adds	r7, #12
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e54:	4770      	bx	lr

08009e56 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8009e56:	b480      	push	{r7}
 8009e58:	b083      	sub	sp, #12
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
 8009e5e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8009e60:	bf00      	nop
 8009e62:	370c      	adds	r7, #12
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr

08009e6c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b085      	sub	sp, #20
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8009e78:	bf00      	nop
 8009e7a:	3714      	adds	r7, #20
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b083      	sub	sp, #12
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8009e8e:	bf00      	nop
 8009e90:	370c      	adds	r7, #12
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
	...

08009e9c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b085      	sub	sp, #20
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ea8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8009eb2:	4ba7      	ldr	r3, [pc, #668]	@ (800a150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8009eb4:	4013      	ands	r3, r2
 8009eb6:	68ba      	ldr	r2, [r7, #8]
 8009eb8:	0091      	lsls	r1, r2, #2
 8009eba:	687a      	ldr	r2, [r7, #4]
 8009ebc:	6812      	ldr	r2, [r2, #0]
 8009ebe:	430b      	orrs	r3, r1
 8009ec0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ecc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ed4:	041a      	lsls	r2, r3, #16
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	430a      	orrs	r2, r1
 8009edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ee4:	68ba      	ldr	r2, [r7, #8]
 8009ee6:	4413      	add	r3, r2
 8009ee8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009ef2:	4b97      	ldr	r3, [pc, #604]	@ (800a150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8009ef4:	4013      	ands	r3, r2
 8009ef6:	68ba      	ldr	r2, [r7, #8]
 8009ef8:	0091      	lsls	r1, r2, #2
 8009efa:	687a      	ldr	r2, [r7, #4]
 8009efc:	6812      	ldr	r2, [r2, #0]
 8009efe:	430b      	orrs	r3, r1
 8009f00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f0c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f14:	041a      	lsls	r2, r3, #16
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	430a      	orrs	r2, r1
 8009f1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f24:	005b      	lsls	r3, r3, #1
 8009f26:	68ba      	ldr	r2, [r7, #8]
 8009f28:	4413      	add	r3, r2
 8009f2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009f34:	4b86      	ldr	r3, [pc, #536]	@ (800a150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8009f36:	4013      	ands	r3, r2
 8009f38:	68ba      	ldr	r2, [r7, #8]
 8009f3a:	0091      	lsls	r1, r2, #2
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	6812      	ldr	r2, [r2, #0]
 8009f40:	430b      	orrs	r3, r1
 8009f42:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009f4e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f56:	041a      	lsls	r2, r3, #16
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	430a      	orrs	r2, r1
 8009f5e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8009f6a:	fb02 f303 	mul.w	r3, r2, r3
 8009f6e:	68ba      	ldr	r2, [r7, #8]
 8009f70:	4413      	add	r3, r2
 8009f72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8009f7c:	4b74      	ldr	r3, [pc, #464]	@ (800a150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8009f7e:	4013      	ands	r3, r2
 8009f80:	68ba      	ldr	r2, [r7, #8]
 8009f82:	0091      	lsls	r1, r2, #2
 8009f84:	687a      	ldr	r2, [r7, #4]
 8009f86:	6812      	ldr	r2, [r2, #0]
 8009f88:	430b      	orrs	r3, r1
 8009f8a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009f96:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f9e:	041a      	lsls	r2, r3, #16
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	430a      	orrs	r2, r1
 8009fa6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fae:	687a      	ldr	r2, [r7, #4]
 8009fb0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8009fb2:	fb02 f303 	mul.w	r3, r2, r3
 8009fb6:	68ba      	ldr	r2, [r7, #8]
 8009fb8:	4413      	add	r3, r2
 8009fba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8009fc4:	4b62      	ldr	r3, [pc, #392]	@ (800a150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8009fc6:	4013      	ands	r3, r2
 8009fc8:	68ba      	ldr	r2, [r7, #8]
 8009fca:	0091      	lsls	r1, r2, #2
 8009fcc:	687a      	ldr	r2, [r7, #4]
 8009fce:	6812      	ldr	r2, [r2, #0]
 8009fd0:	430b      	orrs	r3, r1
 8009fd2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fda:	687a      	ldr	r2, [r7, #4]
 8009fdc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009fde:	fb02 f303 	mul.w	r3, r2, r3
 8009fe2:	68ba      	ldr	r2, [r7, #8]
 8009fe4:	4413      	add	r3, r2
 8009fe6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8009ff0:	4b57      	ldr	r3, [pc, #348]	@ (800a150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8009ff2:	4013      	ands	r3, r2
 8009ff4:	68ba      	ldr	r2, [r7, #8]
 8009ff6:	0091      	lsls	r1, r2, #2
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	6812      	ldr	r2, [r2, #0]
 8009ffc:	430b      	orrs	r3, r1
 8009ffe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a00a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a012:	041a      	lsls	r2, r3, #16
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	430a      	orrs	r2, r1
 800a01a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a022:	005b      	lsls	r3, r3, #1
 800a024:	68ba      	ldr	r2, [r7, #8]
 800a026:	4413      	add	r3, r2
 800a028:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800a032:	4b47      	ldr	r3, [pc, #284]	@ (800a150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800a034:	4013      	ands	r3, r2
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	0091      	lsls	r1, r2, #2
 800a03a:	687a      	ldr	r2, [r7, #4]
 800a03c:	6812      	ldr	r2, [r2, #0]
 800a03e:	430b      	orrs	r3, r1
 800a040:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a04c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a054:	041a      	lsls	r2, r3, #16
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	430a      	orrs	r2, r1
 800a05c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a068:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a070:	061a      	lsls	r2, r3, #24
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	430a      	orrs	r2, r1
 800a078:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a080:	4b34      	ldr	r3, [pc, #208]	@ (800a154 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800a082:	4413      	add	r3, r2
 800a084:	009a      	lsls	r2, r3, #2
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a092:	009b      	lsls	r3, r3, #2
 800a094:	441a      	add	r2, r3
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0a2:	00db      	lsls	r3, r3, #3
 800a0a4:	441a      	add	r2, r3
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0b2:	6879      	ldr	r1, [r7, #4]
 800a0b4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800a0b6:	fb01 f303 	mul.w	r3, r1, r3
 800a0ba:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800a0bc:	441a      	add	r2, r3
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a0ca:	6879      	ldr	r1, [r7, #4]
 800a0cc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800a0ce:	fb01 f303 	mul.w	r3, r1, r3
 800a0d2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800a0d4:	441a      	add	r2, r3
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0e2:	6879      	ldr	r1, [r7, #4]
 800a0e4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800a0e6:	fb01 f303 	mul.w	r3, r1, r3
 800a0ea:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800a0ec:	441a      	add	r2, r3
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0fe:	00db      	lsls	r3, r3, #3
 800a100:	441a      	add	r2, r3
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a112:	6879      	ldr	r1, [r7, #4]
 800a114:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800a116:	fb01 f303 	mul.w	r3, r1, r3
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	441a      	add	r2, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a12e:	6879      	ldr	r1, [r7, #4]
 800a130:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800a132:	fb01 f303 	mul.w	r3, r1, r3
 800a136:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800a138:	441a      	add	r2, r3
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a146:	4a04      	ldr	r2, [pc, #16]	@ (800a158 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800a148:	4293      	cmp	r3, r2
 800a14a:	d915      	bls.n	800a178 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800a14c:	e006      	b.n	800a15c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800a14e:	bf00      	nop
 800a150:	ffff0003 	.word	0xffff0003
 800a154:	10002b00 	.word	0x10002b00
 800a158:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a162:	f043 0220 	orr.w	r2, r3, #32
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2203      	movs	r2, #3
 800a170:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800a174:	2301      	movs	r3, #1
 800a176:	e010      	b.n	800a19a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a17c:	60fb      	str	r3, [r7, #12]
 800a17e:	e005      	b.n	800a18c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2200      	movs	r2, #0
 800a184:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	3304      	adds	r3, #4
 800a18a:	60fb      	str	r3, [r7, #12]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a192:	68fa      	ldr	r2, [r7, #12]
 800a194:	429a      	cmp	r2, r3
 800a196:	d3f3      	bcc.n	800a180 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800a198:	2300      	movs	r3, #0
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3714      	adds	r7, #20
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop

0800a1a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b088      	sub	sp, #32
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
 800a1b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800a1b6:	4b41      	ldr	r3, [pc, #260]	@ (800a2bc <HAL_GPIO_Init+0x114>)
 800a1b8:	617b      	str	r3, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	4a40      	ldr	r2, [pc, #256]	@ (800a2c0 <HAL_GPIO_Init+0x118>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d027      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a3f      	ldr	r2, [pc, #252]	@ (800a2c4 <HAL_GPIO_Init+0x11c>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d023      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a3e      	ldr	r2, [pc, #248]	@ (800a2c8 <HAL_GPIO_Init+0x120>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d01f      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	4a3d      	ldr	r2, [pc, #244]	@ (800a2cc <HAL_GPIO_Init+0x124>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d01b      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4a3c      	ldr	r2, [pc, #240]	@ (800a2d0 <HAL_GPIO_Init+0x128>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d017      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4a3b      	ldr	r2, [pc, #236]	@ (800a2d4 <HAL_GPIO_Init+0x12c>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d013      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	4a3a      	ldr	r2, [pc, #232]	@ (800a2d8 <HAL_GPIO_Init+0x130>)
 800a1ee:	4293      	cmp	r3, r2
 800a1f0:	d00f      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	4a39      	ldr	r2, [pc, #228]	@ (800a2dc <HAL_GPIO_Init+0x134>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d00b      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	4a38      	ldr	r2, [pc, #224]	@ (800a2e0 <HAL_GPIO_Init+0x138>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d007      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4a37      	ldr	r2, [pc, #220]	@ (800a2e4 <HAL_GPIO_Init+0x13c>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d003      	beq.n	800a212 <HAL_GPIO_Init+0x6a>
 800a20a:	21b3      	movs	r1, #179	@ 0xb3
 800a20c:	4836      	ldr	r0, [pc, #216]	@ (800a2e8 <HAL_GPIO_Init+0x140>)
 800a20e:	f7f7 fd73 	bl	8001cf8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	b29b      	uxth	r3, r3
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d004      	beq.n	800a226 <HAL_GPIO_Init+0x7e>
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a224:	d303      	bcc.n	800a22e <HAL_GPIO_Init+0x86>
 800a226:	21b4      	movs	r1, #180	@ 0xb4
 800a228:	482f      	ldr	r0, [pc, #188]	@ (800a2e8 <HAL_GPIO_Init+0x140>)
 800a22a:	f7f7 fd65 	bl	8001cf8 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	685b      	ldr	r3, [r3, #4]
 800a232:	2b00      	cmp	r3, #0
 800a234:	f000 8241 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	685b      	ldr	r3, [r3, #4]
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	f000 823c 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	2b11      	cmp	r3, #17
 800a248:	f000 8237 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	2b02      	cmp	r3, #2
 800a252:	f000 8232 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	2b12      	cmp	r3, #18
 800a25c:	f000 822d 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 800a268:	f000 8227 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 800a274:	f000 8221 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 800a280:	f000 821b 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 800a28c:	f000 8215 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 800a298:	f000 820f 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 800a2a4:	f000 8209 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	2b03      	cmp	r3, #3
 800a2ae:	f000 8204 	beq.w	800a6ba <HAL_GPIO_Init+0x512>
 800a2b2:	21b5      	movs	r1, #181	@ 0xb5
 800a2b4:	480c      	ldr	r0, [pc, #48]	@ (800a2e8 <HAL_GPIO_Init+0x140>)
 800a2b6:	f7f7 fd1f 	bl	8001cf8 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a2ba:	e1fe      	b.n	800a6ba <HAL_GPIO_Init+0x512>
 800a2bc:	58000080 	.word	0x58000080
 800a2c0:	58020000 	.word	0x58020000
 800a2c4:	58020400 	.word	0x58020400
 800a2c8:	58020800 	.word	0x58020800
 800a2cc:	58020c00 	.word	0x58020c00
 800a2d0:	58021000 	.word	0x58021000
 800a2d4:	58021400 	.word	0x58021400
 800a2d8:	58021800 	.word	0x58021800
 800a2dc:	58021c00 	.word	0x58021c00
 800a2e0:	58022400 	.word	0x58022400
 800a2e4:	58022800 	.word	0x58022800
 800a2e8:	08017264 	.word	0x08017264
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	681a      	ldr	r2, [r3, #0]
 800a2f0:	2101      	movs	r1, #1
 800a2f2:	69fb      	ldr	r3, [r7, #28]
 800a2f4:	fa01 f303 	lsl.w	r3, r1, r3
 800a2f8:	4013      	ands	r3, r2
 800a2fa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	f000 81d8 	beq.w	800a6b4 <HAL_GPIO_Init+0x50c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	685b      	ldr	r3, [r3, #4]
 800a308:	f003 0303 	and.w	r3, r3, #3
 800a30c:	2b01      	cmp	r3, #1
 800a30e:	d005      	beq.n	800a31c <HAL_GPIO_Init+0x174>
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	f003 0303 	and.w	r3, r3, #3
 800a318:	2b02      	cmp	r3, #2
 800a31a:	d144      	bne.n	800a3a6 <HAL_GPIO_Init+0x1fe>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d00f      	beq.n	800a344 <HAL_GPIO_Init+0x19c>
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	68db      	ldr	r3, [r3, #12]
 800a328:	2b01      	cmp	r3, #1
 800a32a:	d00b      	beq.n	800a344 <HAL_GPIO_Init+0x19c>
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	68db      	ldr	r3, [r3, #12]
 800a330:	2b02      	cmp	r3, #2
 800a332:	d007      	beq.n	800a344 <HAL_GPIO_Init+0x19c>
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	68db      	ldr	r3, [r3, #12]
 800a338:	2b03      	cmp	r3, #3
 800a33a:	d003      	beq.n	800a344 <HAL_GPIO_Init+0x19c>
 800a33c:	21c4      	movs	r1, #196	@ 0xc4
 800a33e:	489b      	ldr	r0, [pc, #620]	@ (800a5ac <HAL_GPIO_Init+0x404>)
 800a340:	f7f7 fcda 	bl	8001cf8 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a34a:	69fb      	ldr	r3, [r7, #28]
 800a34c:	005b      	lsls	r3, r3, #1
 800a34e:	2203      	movs	r2, #3
 800a350:	fa02 f303 	lsl.w	r3, r2, r3
 800a354:	43db      	mvns	r3, r3
 800a356:	69ba      	ldr	r2, [r7, #24]
 800a358:	4013      	ands	r3, r2
 800a35a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	68da      	ldr	r2, [r3, #12]
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	005b      	lsls	r3, r3, #1
 800a364:	fa02 f303 	lsl.w	r3, r2, r3
 800a368:	69ba      	ldr	r2, [r7, #24]
 800a36a:	4313      	orrs	r3, r2
 800a36c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	69ba      	ldr	r2, [r7, #24]
 800a372:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a37a:	2201      	movs	r2, #1
 800a37c:	69fb      	ldr	r3, [r7, #28]
 800a37e:	fa02 f303 	lsl.w	r3, r2, r3
 800a382:	43db      	mvns	r3, r3
 800a384:	69ba      	ldr	r2, [r7, #24]
 800a386:	4013      	ands	r3, r2
 800a388:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	091b      	lsrs	r3, r3, #4
 800a390:	f003 0201 	and.w	r2, r3, #1
 800a394:	69fb      	ldr	r3, [r7, #28]
 800a396:	fa02 f303 	lsl.w	r3, r2, r3
 800a39a:	69ba      	ldr	r2, [r7, #24]
 800a39c:	4313      	orrs	r3, r2
 800a39e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	69ba      	ldr	r2, [r7, #24]
 800a3a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	f003 0303 	and.w	r3, r3, #3
 800a3ae:	2b03      	cmp	r3, #3
 800a3b0:	d027      	beq.n	800a402 <HAL_GPIO_Init+0x25a>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	689b      	ldr	r3, [r3, #8]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d00b      	beq.n	800a3d2 <HAL_GPIO_Init+0x22a>
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	689b      	ldr	r3, [r3, #8]
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d007      	beq.n	800a3d2 <HAL_GPIO_Init+0x22a>
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	2b02      	cmp	r3, #2
 800a3c8:	d003      	beq.n	800a3d2 <HAL_GPIO_Init+0x22a>
 800a3ca:	21d6      	movs	r1, #214	@ 0xd6
 800a3cc:	4877      	ldr	r0, [pc, #476]	@ (800a5ac <HAL_GPIO_Init+0x404>)
 800a3ce:	f7f7 fc93 	bl	8001cf8 <assert_failed>

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	68db      	ldr	r3, [r3, #12]
 800a3d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a3d8:	69fb      	ldr	r3, [r7, #28]
 800a3da:	005b      	lsls	r3, r3, #1
 800a3dc:	2203      	movs	r2, #3
 800a3de:	fa02 f303 	lsl.w	r3, r2, r3
 800a3e2:	43db      	mvns	r3, r3
 800a3e4:	69ba      	ldr	r2, [r7, #24]
 800a3e6:	4013      	ands	r3, r2
 800a3e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	689a      	ldr	r2, [r3, #8]
 800a3ee:	69fb      	ldr	r3, [r7, #28]
 800a3f0:	005b      	lsls	r3, r3, #1
 800a3f2:	fa02 f303 	lsl.w	r3, r2, r3
 800a3f6:	69ba      	ldr	r2, [r7, #24]
 800a3f8:	4313      	orrs	r3, r2
 800a3fa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	69ba      	ldr	r2, [r7, #24]
 800a400:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	f003 0303 	and.w	r3, r3, #3
 800a40a:	2b02      	cmp	r3, #2
 800a40c:	d157      	bne.n	800a4be <HAL_GPIO_Init+0x316>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	4a67      	ldr	r2, [pc, #412]	@ (800a5b0 <HAL_GPIO_Init+0x408>)
 800a412:	4293      	cmp	r3, r2
 800a414:	d027      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	4a66      	ldr	r2, [pc, #408]	@ (800a5b4 <HAL_GPIO_Init+0x40c>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d023      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	4a65      	ldr	r2, [pc, #404]	@ (800a5b8 <HAL_GPIO_Init+0x410>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d01f      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	4a64      	ldr	r2, [pc, #400]	@ (800a5bc <HAL_GPIO_Init+0x414>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d01b      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	4a63      	ldr	r2, [pc, #396]	@ (800a5c0 <HAL_GPIO_Init+0x418>)
 800a432:	4293      	cmp	r3, r2
 800a434:	d017      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	4a62      	ldr	r2, [pc, #392]	@ (800a5c4 <HAL_GPIO_Init+0x41c>)
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d013      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	4a61      	ldr	r2, [pc, #388]	@ (800a5c8 <HAL_GPIO_Init+0x420>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d00f      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	4a60      	ldr	r2, [pc, #384]	@ (800a5cc <HAL_GPIO_Init+0x424>)
 800a44a:	4293      	cmp	r3, r2
 800a44c:	d00b      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	4a5f      	ldr	r2, [pc, #380]	@ (800a5d0 <HAL_GPIO_Init+0x428>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d007      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	4a5e      	ldr	r2, [pc, #376]	@ (800a5d4 <HAL_GPIO_Init+0x42c>)
 800a45a:	4293      	cmp	r3, r2
 800a45c:	d003      	beq.n	800a466 <HAL_GPIO_Init+0x2be>
 800a45e:	21e3      	movs	r1, #227	@ 0xe3
 800a460:	4852      	ldr	r0, [pc, #328]	@ (800a5ac <HAL_GPIO_Init+0x404>)
 800a462:	f7f7 fc49 	bl	8001cf8 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	691b      	ldr	r3, [r3, #16]
 800a46a:	2b0f      	cmp	r3, #15
 800a46c:	d903      	bls.n	800a476 <HAL_GPIO_Init+0x2ce>
 800a46e:	21e4      	movs	r1, #228	@ 0xe4
 800a470:	484e      	ldr	r0, [pc, #312]	@ (800a5ac <HAL_GPIO_Init+0x404>)
 800a472:	f7f7 fc41 	bl	8001cf8 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a476:	69fb      	ldr	r3, [r7, #28]
 800a478:	08da      	lsrs	r2, r3, #3
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	3208      	adds	r2, #8
 800a47e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a482:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a484:	69fb      	ldr	r3, [r7, #28]
 800a486:	f003 0307 	and.w	r3, r3, #7
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	220f      	movs	r2, #15
 800a48e:	fa02 f303 	lsl.w	r3, r2, r3
 800a492:	43db      	mvns	r3, r3
 800a494:	69ba      	ldr	r2, [r7, #24]
 800a496:	4013      	ands	r3, r2
 800a498:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	691a      	ldr	r2, [r3, #16]
 800a49e:	69fb      	ldr	r3, [r7, #28]
 800a4a0:	f003 0307 	and.w	r3, r3, #7
 800a4a4:	009b      	lsls	r3, r3, #2
 800a4a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a4aa:	69ba      	ldr	r2, [r7, #24]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a4b0:	69fb      	ldr	r3, [r7, #28]
 800a4b2:	08da      	lsrs	r2, r3, #3
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	3208      	adds	r2, #8
 800a4b8:	69b9      	ldr	r1, [r7, #24]
 800a4ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a4c4:	69fb      	ldr	r3, [r7, #28]
 800a4c6:	005b      	lsls	r3, r3, #1
 800a4c8:	2203      	movs	r2, #3
 800a4ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a4ce:	43db      	mvns	r3, r3
 800a4d0:	69ba      	ldr	r2, [r7, #24]
 800a4d2:	4013      	ands	r3, r2
 800a4d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	f003 0203 	and.w	r2, r3, #3
 800a4de:	69fb      	ldr	r3, [r7, #28]
 800a4e0:	005b      	lsls	r3, r3, #1
 800a4e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a4e6:	69ba      	ldr	r2, [r7, #24]
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	69ba      	ldr	r2, [r7, #24]
 800a4f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	f000 80da 	beq.w	800a6b4 <HAL_GPIO_Init+0x50c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a500:	4b35      	ldr	r3, [pc, #212]	@ (800a5d8 <HAL_GPIO_Init+0x430>)
 800a502:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a506:	4a34      	ldr	r2, [pc, #208]	@ (800a5d8 <HAL_GPIO_Init+0x430>)
 800a508:	f043 0302 	orr.w	r3, r3, #2
 800a50c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a510:	4b31      	ldr	r3, [pc, #196]	@ (800a5d8 <HAL_GPIO_Init+0x430>)
 800a512:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a516:	f003 0302 	and.w	r3, r3, #2
 800a51a:	60fb      	str	r3, [r7, #12]
 800a51c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a51e:	4a2f      	ldr	r2, [pc, #188]	@ (800a5dc <HAL_GPIO_Init+0x434>)
 800a520:	69fb      	ldr	r3, [r7, #28]
 800a522:	089b      	lsrs	r3, r3, #2
 800a524:	3302      	adds	r3, #2
 800a526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a52a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a52c:	69fb      	ldr	r3, [r7, #28]
 800a52e:	f003 0303 	and.w	r3, r3, #3
 800a532:	009b      	lsls	r3, r3, #2
 800a534:	220f      	movs	r2, #15
 800a536:	fa02 f303 	lsl.w	r3, r2, r3
 800a53a:	43db      	mvns	r3, r3
 800a53c:	69ba      	ldr	r2, [r7, #24]
 800a53e:	4013      	ands	r3, r2
 800a540:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	4a1a      	ldr	r2, [pc, #104]	@ (800a5b0 <HAL_GPIO_Init+0x408>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d04c      	beq.n	800a5e4 <HAL_GPIO_Init+0x43c>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	4a19      	ldr	r2, [pc, #100]	@ (800a5b4 <HAL_GPIO_Init+0x40c>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d046      	beq.n	800a5e0 <HAL_GPIO_Init+0x438>
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	4a18      	ldr	r2, [pc, #96]	@ (800a5b8 <HAL_GPIO_Init+0x410>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d025      	beq.n	800a5a6 <HAL_GPIO_Init+0x3fe>
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	4a17      	ldr	r2, [pc, #92]	@ (800a5bc <HAL_GPIO_Init+0x414>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d01f      	beq.n	800a5a2 <HAL_GPIO_Init+0x3fa>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	4a16      	ldr	r2, [pc, #88]	@ (800a5c0 <HAL_GPIO_Init+0x418>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d019      	beq.n	800a59e <HAL_GPIO_Init+0x3f6>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	4a15      	ldr	r2, [pc, #84]	@ (800a5c4 <HAL_GPIO_Init+0x41c>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d013      	beq.n	800a59a <HAL_GPIO_Init+0x3f2>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	4a14      	ldr	r2, [pc, #80]	@ (800a5c8 <HAL_GPIO_Init+0x420>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d00d      	beq.n	800a596 <HAL_GPIO_Init+0x3ee>
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	4a13      	ldr	r2, [pc, #76]	@ (800a5cc <HAL_GPIO_Init+0x424>)
 800a57e:	4293      	cmp	r3, r2
 800a580:	d007      	beq.n	800a592 <HAL_GPIO_Init+0x3ea>
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	4a12      	ldr	r2, [pc, #72]	@ (800a5d0 <HAL_GPIO_Init+0x428>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d101      	bne.n	800a58e <HAL_GPIO_Init+0x3e6>
 800a58a:	2309      	movs	r3, #9
 800a58c:	e02b      	b.n	800a5e6 <HAL_GPIO_Init+0x43e>
 800a58e:	230a      	movs	r3, #10
 800a590:	e029      	b.n	800a5e6 <HAL_GPIO_Init+0x43e>
 800a592:	2307      	movs	r3, #7
 800a594:	e027      	b.n	800a5e6 <HAL_GPIO_Init+0x43e>
 800a596:	2306      	movs	r3, #6
 800a598:	e025      	b.n	800a5e6 <HAL_GPIO_Init+0x43e>
 800a59a:	2305      	movs	r3, #5
 800a59c:	e023      	b.n	800a5e6 <HAL_GPIO_Init+0x43e>
 800a59e:	2304      	movs	r3, #4
 800a5a0:	e021      	b.n	800a5e6 <HAL_GPIO_Init+0x43e>
 800a5a2:	2303      	movs	r3, #3
 800a5a4:	e01f      	b.n	800a5e6 <HAL_GPIO_Init+0x43e>
 800a5a6:	2302      	movs	r3, #2
 800a5a8:	e01d      	b.n	800a5e6 <HAL_GPIO_Init+0x43e>
 800a5aa:	bf00      	nop
 800a5ac:	08017264 	.word	0x08017264
 800a5b0:	58020000 	.word	0x58020000
 800a5b4:	58020400 	.word	0x58020400
 800a5b8:	58020800 	.word	0x58020800
 800a5bc:	58020c00 	.word	0x58020c00
 800a5c0:	58021000 	.word	0x58021000
 800a5c4:	58021400 	.word	0x58021400
 800a5c8:	58021800 	.word	0x58021800
 800a5cc:	58021c00 	.word	0x58021c00
 800a5d0:	58022400 	.word	0x58022400
 800a5d4:	58022800 	.word	0x58022800
 800a5d8:	58024400 	.word	0x58024400
 800a5dc:	58000400 	.word	0x58000400
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e000      	b.n	800a5e6 <HAL_GPIO_Init+0x43e>
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	69fa      	ldr	r2, [r7, #28]
 800a5e8:	f002 0203 	and.w	r2, r2, #3
 800a5ec:	0092      	lsls	r2, r2, #2
 800a5ee:	4093      	lsls	r3, r2
 800a5f0:	69ba      	ldr	r2, [r7, #24]
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a5f6:	4937      	ldr	r1, [pc, #220]	@ (800a6d4 <HAL_GPIO_Init+0x52c>)
 800a5f8:	69fb      	ldr	r3, [r7, #28]
 800a5fa:	089b      	lsrs	r3, r3, #2
 800a5fc:	3302      	adds	r3, #2
 800a5fe:	69ba      	ldr	r2, [r7, #24]
 800a600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a604:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	43db      	mvns	r3, r3
 800a610:	69ba      	ldr	r2, [r7, #24]
 800a612:	4013      	ands	r3, r2
 800a614:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d003      	beq.n	800a62a <HAL_GPIO_Init+0x482>
        {
          temp |= iocurrent;
 800a622:	69ba      	ldr	r2, [r7, #24]
 800a624:	693b      	ldr	r3, [r7, #16]
 800a626:	4313      	orrs	r3, r2
 800a628:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a62a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a62e:	69bb      	ldr	r3, [r7, #24]
 800a630:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a632:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a636:	685b      	ldr	r3, [r3, #4]
 800a638:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	43db      	mvns	r3, r3
 800a63e:	69ba      	ldr	r2, [r7, #24]
 800a640:	4013      	ands	r3, r2
 800a642:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d003      	beq.n	800a658 <HAL_GPIO_Init+0x4b0>
        {
          temp |= iocurrent;
 800a650:	69ba      	ldr	r2, [r7, #24]
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	4313      	orrs	r3, r2
 800a656:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a658:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a65c:	69bb      	ldr	r3, [r7, #24]
 800a65e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	685b      	ldr	r3, [r3, #4]
 800a664:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	43db      	mvns	r3, r3
 800a66a:	69ba      	ldr	r2, [r7, #24]
 800a66c:	4013      	ands	r3, r2
 800a66e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	685b      	ldr	r3, [r3, #4]
 800a674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d003      	beq.n	800a684 <HAL_GPIO_Init+0x4dc>
        {
          temp |= iocurrent;
 800a67c:	69ba      	ldr	r2, [r7, #24]
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	4313      	orrs	r3, r2
 800a682:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	69ba      	ldr	r2, [r7, #24]
 800a688:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	43db      	mvns	r3, r3
 800a694:	69ba      	ldr	r2, [r7, #24]
 800a696:	4013      	ands	r3, r2
 800a698:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d003      	beq.n	800a6ae <HAL_GPIO_Init+0x506>
        {
          temp |= iocurrent;
 800a6a6:	69ba      	ldr	r2, [r7, #24]
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	69ba      	ldr	r2, [r7, #24]
 800a6b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a6b4:	69fb      	ldr	r3, [r7, #28]
 800a6b6:	3301      	adds	r3, #1
 800a6b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	69fb      	ldr	r3, [r7, #28]
 800a6c0:	fa22 f303 	lsr.w	r3, r2, r3
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	f47f ae11 	bne.w	800a2ec <HAL_GPIO_Init+0x144>
  }
}
 800a6ca:	bf00      	nop
 800a6cc:	bf00      	nop
 800a6ce:	3720      	adds	r7, #32
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}
 800a6d4:	58000400 	.word	0x58000400

0800a6d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b082      	sub	sp, #8
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	807b      	strh	r3, [r7, #2]
 800a6e4:	4613      	mov	r3, r2
 800a6e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a6e8:	887b      	ldrh	r3, [r7, #2]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d104      	bne.n	800a6f8 <HAL_GPIO_WritePin+0x20>
 800a6ee:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800a6f2:	480e      	ldr	r0, [pc, #56]	@ (800a72c <HAL_GPIO_WritePin+0x54>)
 800a6f4:	f7f7 fb00 	bl	8001cf8 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800a6f8:	787b      	ldrb	r3, [r7, #1]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d007      	beq.n	800a70e <HAL_GPIO_WritePin+0x36>
 800a6fe:	787b      	ldrb	r3, [r7, #1]
 800a700:	2b01      	cmp	r3, #1
 800a702:	d004      	beq.n	800a70e <HAL_GPIO_WritePin+0x36>
 800a704:	f240 11ab 	movw	r1, #427	@ 0x1ab
 800a708:	4808      	ldr	r0, [pc, #32]	@ (800a72c <HAL_GPIO_WritePin+0x54>)
 800a70a:	f7f7 faf5 	bl	8001cf8 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 800a70e:	787b      	ldrb	r3, [r7, #1]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d003      	beq.n	800a71c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a714:	887a      	ldrh	r2, [r7, #2]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800a71a:	e003      	b.n	800a724 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a71c:	887b      	ldrh	r3, [r7, #2]
 800a71e:	041a      	lsls	r2, r3, #16
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	619a      	str	r2, [r3, #24]
}
 800a724:	bf00      	nop
 800a726:	3708      	adds	r7, #8
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}
 800a72c:	08017264 	.word	0x08017264

0800a730 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d101      	bne.n	800a742 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a73e:	2301      	movs	r3, #1
 800a740:	e118      	b.n	800a974 <HAL_I2C_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a8d      	ldr	r2, [pc, #564]	@ (800a97c <HAL_I2C_Init+0x24c>)
 800a748:	4293      	cmp	r3, r2
 800a74a:	d018      	beq.n	800a77e <HAL_I2C_Init+0x4e>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a8b      	ldr	r2, [pc, #556]	@ (800a980 <HAL_I2C_Init+0x250>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d013      	beq.n	800a77e <HAL_I2C_Init+0x4e>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	4a8a      	ldr	r2, [pc, #552]	@ (800a984 <HAL_I2C_Init+0x254>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d00e      	beq.n	800a77e <HAL_I2C_Init+0x4e>
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	4a88      	ldr	r2, [pc, #544]	@ (800a988 <HAL_I2C_Init+0x258>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d009      	beq.n	800a77e <HAL_I2C_Init+0x4e>
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	4a87      	ldr	r2, [pc, #540]	@ (800a98c <HAL_I2C_Init+0x25c>)
 800a770:	4293      	cmp	r3, r2
 800a772:	d004      	beq.n	800a77e <HAL_I2C_Init+0x4e>
 800a774:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800a778:	4885      	ldr	r0, [pc, #532]	@ (800a990 <HAL_I2C_Init+0x260>)
 800a77a:	f7f7 fabd 	bl	8001cf8 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a786:	d304      	bcc.n	800a792 <HAL_I2C_Init+0x62>
 800a788:	f240 2121 	movw	r1, #545	@ 0x221
 800a78c:	4880      	ldr	r0, [pc, #512]	@ (800a990 <HAL_I2C_Init+0x260>)
 800a78e:	f7f7 fab3 	bl	8001cf8 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	68db      	ldr	r3, [r3, #12]
 800a796:	2b01      	cmp	r3, #1
 800a798:	d008      	beq.n	800a7ac <HAL_I2C_Init+0x7c>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	2b02      	cmp	r3, #2
 800a7a0:	d004      	beq.n	800a7ac <HAL_I2C_Init+0x7c>
 800a7a2:	f240 2122 	movw	r1, #546	@ 0x222
 800a7a6:	487a      	ldr	r0, [pc, #488]	@ (800a990 <HAL_I2C_Init+0x260>)
 800a7a8:	f7f7 faa6 	bl	8001cf8 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	691b      	ldr	r3, [r3, #16]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d009      	beq.n	800a7c8 <HAL_I2C_Init+0x98>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	691b      	ldr	r3, [r3, #16]
 800a7b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7bc:	d004      	beq.n	800a7c8 <HAL_I2C_Init+0x98>
 800a7be:	f240 2123 	movw	r1, #547	@ 0x223
 800a7c2:	4873      	ldr	r0, [pc, #460]	@ (800a990 <HAL_I2C_Init+0x260>)
 800a7c4:	f7f7 fa98 	bl	8001cf8 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	695b      	ldr	r3, [r3, #20]
 800a7cc:	2bff      	cmp	r3, #255	@ 0xff
 800a7ce:	d904      	bls.n	800a7da <HAL_I2C_Init+0xaa>
 800a7d0:	f44f 7109 	mov.w	r1, #548	@ 0x224
 800a7d4:	486e      	ldr	r0, [pc, #440]	@ (800a990 <HAL_I2C_Init+0x260>)
 800a7d6:	f7f7 fa8f 	bl	8001cf8 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	699b      	ldr	r3, [r3, #24]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d020      	beq.n	800a824 <HAL_I2C_Init+0xf4>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	699b      	ldr	r3, [r3, #24]
 800a7e6:	2b01      	cmp	r3, #1
 800a7e8:	d01c      	beq.n	800a824 <HAL_I2C_Init+0xf4>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	699b      	ldr	r3, [r3, #24]
 800a7ee:	2b02      	cmp	r3, #2
 800a7f0:	d018      	beq.n	800a824 <HAL_I2C_Init+0xf4>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	699b      	ldr	r3, [r3, #24]
 800a7f6:	2b03      	cmp	r3, #3
 800a7f8:	d014      	beq.n	800a824 <HAL_I2C_Init+0xf4>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	699b      	ldr	r3, [r3, #24]
 800a7fe:	2b04      	cmp	r3, #4
 800a800:	d010      	beq.n	800a824 <HAL_I2C_Init+0xf4>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	699b      	ldr	r3, [r3, #24]
 800a806:	2b05      	cmp	r3, #5
 800a808:	d00c      	beq.n	800a824 <HAL_I2C_Init+0xf4>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	699b      	ldr	r3, [r3, #24]
 800a80e:	2b06      	cmp	r3, #6
 800a810:	d008      	beq.n	800a824 <HAL_I2C_Init+0xf4>
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	699b      	ldr	r3, [r3, #24]
 800a816:	2b07      	cmp	r3, #7
 800a818:	d004      	beq.n	800a824 <HAL_I2C_Init+0xf4>
 800a81a:	f240 2125 	movw	r1, #549	@ 0x225
 800a81e:	485c      	ldr	r0, [pc, #368]	@ (800a990 <HAL_I2C_Init+0x260>)
 800a820:	f7f7 fa6a 	bl	8001cf8 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	69db      	ldr	r3, [r3, #28]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d009      	beq.n	800a840 <HAL_I2C_Init+0x110>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	69db      	ldr	r3, [r3, #28]
 800a830:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a834:	d004      	beq.n	800a840 <HAL_I2C_Init+0x110>
 800a836:	f240 2126 	movw	r1, #550	@ 0x226
 800a83a:	4855      	ldr	r0, [pc, #340]	@ (800a990 <HAL_I2C_Init+0x260>)
 800a83c:	f7f7 fa5c 	bl	8001cf8 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6a1b      	ldr	r3, [r3, #32]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d009      	beq.n	800a85c <HAL_I2C_Init+0x12c>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6a1b      	ldr	r3, [r3, #32]
 800a84c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a850:	d004      	beq.n	800a85c <HAL_I2C_Init+0x12c>
 800a852:	f240 2127 	movw	r1, #551	@ 0x227
 800a856:	484e      	ldr	r0, [pc, #312]	@ (800a990 <HAL_I2C_Init+0x260>)
 800a858:	f7f7 fa4e 	bl	8001cf8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a862:	b2db      	uxtb	r3, r3
 800a864:	2b00      	cmp	r3, #0
 800a866:	d106      	bne.n	800a876 <HAL_I2C_Init+0x146>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2200      	movs	r2, #0
 800a86c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f7f6 ffaf 	bl	80017d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2224      	movs	r2, #36	@ 0x24
 800a87a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	681a      	ldr	r2, [r3, #0]
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f022 0201 	bic.w	r2, r2, #1
 800a88c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	685a      	ldr	r2, [r3, #4]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a89a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	689a      	ldr	r2, [r3, #8]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a8aa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	68db      	ldr	r3, [r3, #12]
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d107      	bne.n	800a8c4 <HAL_I2C_Init+0x194>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	689a      	ldr	r2, [r3, #8]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a8c0:	609a      	str	r2, [r3, #8]
 800a8c2:	e006      	b.n	800a8d2 <HAL_I2C_Init+0x1a2>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	689a      	ldr	r2, [r3, #8]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a8d0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	2b02      	cmp	r3, #2
 800a8d8:	d108      	bne.n	800a8ec <HAL_I2C_Init+0x1bc>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	685a      	ldr	r2, [r3, #4]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a8e8:	605a      	str	r2, [r3, #4]
 800a8ea:	e007      	b.n	800a8fc <HAL_I2C_Init+0x1cc>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	685a      	ldr	r2, [r3, #4]
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a8fa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	6859      	ldr	r1, [r3, #4]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681a      	ldr	r2, [r3, #0]
 800a906:	4b23      	ldr	r3, [pc, #140]	@ (800a994 <HAL_I2C_Init+0x264>)
 800a908:	430b      	orrs	r3, r1
 800a90a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	68da      	ldr	r2, [r3, #12]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a91a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	691a      	ldr	r2, [r3, #16]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	695b      	ldr	r3, [r3, #20]
 800a924:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	699b      	ldr	r3, [r3, #24]
 800a92c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	430a      	orrs	r2, r1
 800a934:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	69d9      	ldr	r1, [r3, #28]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6a1a      	ldr	r2, [r3, #32]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	430a      	orrs	r2, r1
 800a944:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	681a      	ldr	r2, [r3, #0]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f042 0201 	orr.w	r2, r2, #1
 800a954:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2200      	movs	r2, #0
 800a95a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2220      	movs	r2, #32
 800a960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2200      	movs	r2, #0
 800a968:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	2200      	movs	r2, #0
 800a96e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a972:	2300      	movs	r3, #0
}
 800a974:	4618      	mov	r0, r3
 800a976:	3708      	adds	r7, #8
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}
 800a97c:	40005400 	.word	0x40005400
 800a980:	40005800 	.word	0x40005800
 800a984:	40005c00 	.word	0x40005c00
 800a988:	58001c00 	.word	0x58001c00
 800a98c:	40006400 	.word	0x40006400
 800a990:	080172d8 	.word	0x080172d8
 800a994:	02008000 	.word	0x02008000

0800a998 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b088      	sub	sp, #32
 800a99c:	af02      	add	r7, sp, #8
 800a99e:	60f8      	str	r0, [r7, #12]
 800a9a0:	4608      	mov	r0, r1
 800a9a2:	4611      	mov	r1, r2
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	817b      	strh	r3, [r7, #10]
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	813b      	strh	r3, [r7, #8]
 800a9ae:	4613      	mov	r3, r2
 800a9b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800a9b2:	88fb      	ldrh	r3, [r7, #6]
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d007      	beq.n	800a9c8 <HAL_I2C_Mem_Write+0x30>
 800a9b8:	88fb      	ldrh	r3, [r7, #6]
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d004      	beq.n	800a9c8 <HAL_I2C_Mem_Write+0x30>
 800a9be:	f640 11e1 	movw	r1, #2529	@ 0x9e1
 800a9c2:	4884      	ldr	r0, [pc, #528]	@ (800abd4 <HAL_I2C_Mem_Write+0x23c>)
 800a9c4:	f7f7 f998 	bl	8001cf8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9ce:	b2db      	uxtb	r3, r3
 800a9d0:	2b20      	cmp	r3, #32
 800a9d2:	f040 80f9 	bne.w	800abc8 <HAL_I2C_Mem_Write+0x230>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9d6:	6a3b      	ldr	r3, [r7, #32]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d002      	beq.n	800a9e2 <HAL_I2C_Mem_Write+0x4a>
 800a9dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d105      	bne.n	800a9ee <HAL_I2C_Mem_Write+0x56>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a9e8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	e0ed      	b.n	800abca <HAL_I2C_Mem_Write+0x232>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a9f4:	2b01      	cmp	r3, #1
 800a9f6:	d101      	bne.n	800a9fc <HAL_I2C_Mem_Write+0x64>
 800a9f8:	2302      	movs	r3, #2
 800a9fa:	e0e6      	b.n	800abca <HAL_I2C_Mem_Write+0x232>
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	2201      	movs	r2, #1
 800aa00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800aa04:	f7f8 fb80 	bl	8003108 <HAL_GetTick>
 800aa08:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	9300      	str	r3, [sp, #0]
 800aa0e:	2319      	movs	r3, #25
 800aa10:	2201      	movs	r2, #1
 800aa12:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aa16:	68f8      	ldr	r0, [r7, #12]
 800aa18:	f000 fad4 	bl	800afc4 <I2C_WaitOnFlagUntilTimeout>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d001      	beq.n	800aa26 <HAL_I2C_Mem_Write+0x8e>
    {
      return HAL_ERROR;
 800aa22:	2301      	movs	r3, #1
 800aa24:	e0d1      	b.n	800abca <HAL_I2C_Mem_Write+0x232>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	2221      	movs	r2, #33	@ 0x21
 800aa2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2240      	movs	r2, #64	@ 0x40
 800aa32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	6a3a      	ldr	r2, [r7, #32]
 800aa40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800aa46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800aa4e:	88f8      	ldrh	r0, [r7, #6]
 800aa50:	893a      	ldrh	r2, [r7, #8]
 800aa52:	8979      	ldrh	r1, [r7, #10]
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	9301      	str	r3, [sp, #4]
 800aa58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa5a:	9300      	str	r3, [sp, #0]
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	68f8      	ldr	r0, [r7, #12]
 800aa60:	f000 f9e4 	bl	800ae2c <I2C_RequestMemoryWrite>
 800aa64:	4603      	mov	r3, r0
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d005      	beq.n	800aa76 <HAL_I2C_Mem_Write+0xde>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800aa72:	2301      	movs	r3, #1
 800aa74:	e0a9      	b.n	800abca <HAL_I2C_Mem_Write+0x232>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa7a:	b29b      	uxth	r3, r3
 800aa7c:	2bff      	cmp	r3, #255	@ 0xff
 800aa7e:	d90e      	bls.n	800aa9e <HAL_I2C_Mem_Write+0x106>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	22ff      	movs	r2, #255	@ 0xff
 800aa84:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa8a:	b2da      	uxtb	r2, r3
 800aa8c:	8979      	ldrh	r1, [r7, #10]
 800aa8e:	2300      	movs	r3, #0
 800aa90:	9300      	str	r3, [sp, #0]
 800aa92:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aa96:	68f8      	ldr	r0, [r7, #12]
 800aa98:	f000 fc58 	bl	800b34c <I2C_TransferConfig>
 800aa9c:	e00f      	b.n	800aabe <HAL_I2C_Mem_Write+0x126>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aaa2:	b29a      	uxth	r2, r3
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aaac:	b2da      	uxtb	r2, r3
 800aaae:	8979      	ldrh	r1, [r7, #10]
 800aab0:	2300      	movs	r3, #0
 800aab2:	9300      	str	r3, [sp, #0]
 800aab4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aab8:	68f8      	ldr	r0, [r7, #12]
 800aaba:	f000 fc47 	bl	800b34c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aabe:	697a      	ldr	r2, [r7, #20]
 800aac0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f000 fad7 	bl	800b076 <I2C_WaitOnTXISFlagUntilTimeout>
 800aac8:	4603      	mov	r3, r0
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d001      	beq.n	800aad2 <HAL_I2C_Mem_Write+0x13a>
      {
        return HAL_ERROR;
 800aace:	2301      	movs	r3, #1
 800aad0:	e07b      	b.n	800abca <HAL_I2C_Mem_Write+0x232>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad6:	781a      	ldrb	r2, [r3, #0]
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aae2:	1c5a      	adds	r2, r3, #1
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aaec:	b29b      	uxth	r3, r3
 800aaee:	3b01      	subs	r3, #1
 800aaf0:	b29a      	uxth	r2, r3
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aafa:	3b01      	subs	r3, #1
 800aafc:	b29a      	uxth	r2, r3
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d034      	beq.n	800ab76 <HAL_I2C_Mem_Write+0x1de>
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d130      	bne.n	800ab76 <HAL_I2C_Mem_Write+0x1de>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	9300      	str	r3, [sp, #0]
 800ab18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	2180      	movs	r1, #128	@ 0x80
 800ab1e:	68f8      	ldr	r0, [r7, #12]
 800ab20:	f000 fa50 	bl	800afc4 <I2C_WaitOnFlagUntilTimeout>
 800ab24:	4603      	mov	r3, r0
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d001      	beq.n	800ab2e <HAL_I2C_Mem_Write+0x196>
        {
          return HAL_ERROR;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	e04d      	b.n	800abca <HAL_I2C_Mem_Write+0x232>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	2bff      	cmp	r3, #255	@ 0xff
 800ab36:	d90e      	bls.n	800ab56 <HAL_I2C_Mem_Write+0x1be>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	22ff      	movs	r2, #255	@ 0xff
 800ab3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab42:	b2da      	uxtb	r2, r3
 800ab44:	8979      	ldrh	r1, [r7, #10]
 800ab46:	2300      	movs	r3, #0
 800ab48:	9300      	str	r3, [sp, #0]
 800ab4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ab4e:	68f8      	ldr	r0, [r7, #12]
 800ab50:	f000 fbfc 	bl	800b34c <I2C_TransferConfig>
 800ab54:	e00f      	b.n	800ab76 <HAL_I2C_Mem_Write+0x1de>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab5a:	b29a      	uxth	r2, r3
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab64:	b2da      	uxtb	r2, r3
 800ab66:	8979      	ldrh	r1, [r7, #10]
 800ab68:	2300      	movs	r3, #0
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ab70:	68f8      	ldr	r0, [r7, #12]
 800ab72:	f000 fbeb 	bl	800b34c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab7a:	b29b      	uxth	r3, r3
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d19e      	bne.n	800aabe <HAL_I2C_Mem_Write+0x126>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ab80:	697a      	ldr	r2, [r7, #20]
 800ab82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab84:	68f8      	ldr	r0, [r7, #12]
 800ab86:	f000 fabd 	bl	800b104 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d001      	beq.n	800ab94 <HAL_I2C_Mem_Write+0x1fc>
    {
      return HAL_ERROR;
 800ab90:	2301      	movs	r3, #1
 800ab92:	e01a      	b.n	800abca <HAL_I2C_Mem_Write+0x232>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	2220      	movs	r2, #32
 800ab9a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	6859      	ldr	r1, [r3, #4]
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681a      	ldr	r2, [r3, #0]
 800aba6:	4b0c      	ldr	r3, [pc, #48]	@ (800abd8 <HAL_I2C_Mem_Write+0x240>)
 800aba8:	400b      	ands	r3, r1
 800abaa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	2220      	movs	r2, #32
 800abb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	2200      	movs	r2, #0
 800abb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	2200      	movs	r2, #0
 800abc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800abc4:	2300      	movs	r3, #0
 800abc6:	e000      	b.n	800abca <HAL_I2C_Mem_Write+0x232>
  }
  else
  {
    return HAL_BUSY;
 800abc8:	2302      	movs	r3, #2
  }
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3718      	adds	r7, #24
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop
 800abd4:	080172d8 	.word	0x080172d8
 800abd8:	fe00e800 	.word	0xfe00e800

0800abdc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b088      	sub	sp, #32
 800abe0:	af02      	add	r7, sp, #8
 800abe2:	60f8      	str	r0, [r7, #12]
 800abe4:	4608      	mov	r0, r1
 800abe6:	4611      	mov	r1, r2
 800abe8:	461a      	mov	r2, r3
 800abea:	4603      	mov	r3, r0
 800abec:	817b      	strh	r3, [r7, #10]
 800abee:	460b      	mov	r3, r1
 800abf0:	813b      	strh	r3, [r7, #8]
 800abf2:	4613      	mov	r3, r2
 800abf4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800abf6:	88fb      	ldrh	r3, [r7, #6]
 800abf8:	2b01      	cmp	r3, #1
 800abfa:	d007      	beq.n	800ac0c <HAL_I2C_Mem_Read+0x30>
 800abfc:	88fb      	ldrh	r3, [r7, #6]
 800abfe:	2b02      	cmp	r3, #2
 800ac00:	d004      	beq.n	800ac0c <HAL_I2C_Mem_Read+0x30>
 800ac02:	f640 216a 	movw	r1, #2666	@ 0xa6a
 800ac06:	4886      	ldr	r0, [pc, #536]	@ (800ae20 <HAL_I2C_Mem_Read+0x244>)
 800ac08:	f7f7 f876 	bl	8001cf8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	2b20      	cmp	r3, #32
 800ac16:	f040 80fd 	bne.w	800ae14 <HAL_I2C_Mem_Read+0x238>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac1a:	6a3b      	ldr	r3, [r7, #32]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d002      	beq.n	800ac26 <HAL_I2C_Mem_Read+0x4a>
 800ac20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d105      	bne.n	800ac32 <HAL_I2C_Mem_Read+0x56>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ac2c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e0f1      	b.n	800ae16 <HAL_I2C_Mem_Read+0x23a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac38:	2b01      	cmp	r3, #1
 800ac3a:	d101      	bne.n	800ac40 <HAL_I2C_Mem_Read+0x64>
 800ac3c:	2302      	movs	r3, #2
 800ac3e:	e0ea      	b.n	800ae16 <HAL_I2C_Mem_Read+0x23a>
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2201      	movs	r2, #1
 800ac44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ac48:	f7f8 fa5e 	bl	8003108 <HAL_GetTick>
 800ac4c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	9300      	str	r3, [sp, #0]
 800ac52:	2319      	movs	r3, #25
 800ac54:	2201      	movs	r2, #1
 800ac56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ac5a:	68f8      	ldr	r0, [r7, #12]
 800ac5c:	f000 f9b2 	bl	800afc4 <I2C_WaitOnFlagUntilTimeout>
 800ac60:	4603      	mov	r3, r0
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d001      	beq.n	800ac6a <HAL_I2C_Mem_Read+0x8e>
    {
      return HAL_ERROR;
 800ac66:	2301      	movs	r3, #1
 800ac68:	e0d5      	b.n	800ae16 <HAL_I2C_Mem_Read+0x23a>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	2222      	movs	r2, #34	@ 0x22
 800ac6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	2240      	movs	r2, #64	@ 0x40
 800ac76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	6a3a      	ldr	r2, [r7, #32]
 800ac84:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ac8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ac92:	88f8      	ldrh	r0, [r7, #6]
 800ac94:	893a      	ldrh	r2, [r7, #8]
 800ac96:	8979      	ldrh	r1, [r7, #10]
 800ac98:	697b      	ldr	r3, [r7, #20]
 800ac9a:	9301      	str	r3, [sp, #4]
 800ac9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac9e:	9300      	str	r3, [sp, #0]
 800aca0:	4603      	mov	r3, r0
 800aca2:	68f8      	ldr	r0, [r7, #12]
 800aca4:	f000 f916 	bl	800aed4 <I2C_RequestMemoryRead>
 800aca8:	4603      	mov	r3, r0
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d005      	beq.n	800acba <HAL_I2C_Mem_Read+0xde>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2200      	movs	r2, #0
 800acb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800acb6:	2301      	movs	r3, #1
 800acb8:	e0ad      	b.n	800ae16 <HAL_I2C_Mem_Read+0x23a>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acbe:	b29b      	uxth	r3, r3
 800acc0:	2bff      	cmp	r3, #255	@ 0xff
 800acc2:	d90e      	bls.n	800ace2 <HAL_I2C_Mem_Read+0x106>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	22ff      	movs	r2, #255	@ 0xff
 800acc8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acce:	b2da      	uxtb	r2, r3
 800acd0:	8979      	ldrh	r1, [r7, #10]
 800acd2:	4b54      	ldr	r3, [pc, #336]	@ (800ae24 <HAL_I2C_Mem_Read+0x248>)
 800acd4:	9300      	str	r3, [sp, #0]
 800acd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800acda:	68f8      	ldr	r0, [r7, #12]
 800acdc:	f000 fb36 	bl	800b34c <I2C_TransferConfig>
 800ace0:	e00f      	b.n	800ad02 <HAL_I2C_Mem_Read+0x126>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ace6:	b29a      	uxth	r2, r3
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acf0:	b2da      	uxtb	r2, r3
 800acf2:	8979      	ldrh	r1, [r7, #10]
 800acf4:	4b4b      	ldr	r3, [pc, #300]	@ (800ae24 <HAL_I2C_Mem_Read+0x248>)
 800acf6:	9300      	str	r3, [sp, #0]
 800acf8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800acfc:	68f8      	ldr	r0, [r7, #12]
 800acfe:	f000 fb25 	bl	800b34c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	9300      	str	r3, [sp, #0]
 800ad06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad08:	2200      	movs	r2, #0
 800ad0a:	2104      	movs	r1, #4
 800ad0c:	68f8      	ldr	r0, [r7, #12]
 800ad0e:	f000 f959 	bl	800afc4 <I2C_WaitOnFlagUntilTimeout>
 800ad12:	4603      	mov	r3, r0
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d001      	beq.n	800ad1c <HAL_I2C_Mem_Read+0x140>
      {
        return HAL_ERROR;
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e07c      	b.n	800ae16 <HAL_I2C_Mem_Read+0x23a>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad26:	b2d2      	uxtb	r2, r2
 800ad28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad2e:	1c5a      	adds	r2, r3, #1
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad38:	3b01      	subs	r3, #1
 800ad3a:	b29a      	uxth	r2, r3
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad44:	b29b      	uxth	r3, r3
 800ad46:	3b01      	subs	r3, #1
 800ad48:	b29a      	uxth	r2, r3
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d034      	beq.n	800adc2 <HAL_I2C_Mem_Read+0x1e6>
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d130      	bne.n	800adc2 <HAL_I2C_Mem_Read+0x1e6>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	9300      	str	r3, [sp, #0]
 800ad64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad66:	2200      	movs	r2, #0
 800ad68:	2180      	movs	r1, #128	@ 0x80
 800ad6a:	68f8      	ldr	r0, [r7, #12]
 800ad6c:	f000 f92a 	bl	800afc4 <I2C_WaitOnFlagUntilTimeout>
 800ad70:	4603      	mov	r3, r0
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d001      	beq.n	800ad7a <HAL_I2C_Mem_Read+0x19e>
        {
          return HAL_ERROR;
 800ad76:	2301      	movs	r3, #1
 800ad78:	e04d      	b.n	800ae16 <HAL_I2C_Mem_Read+0x23a>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad7e:	b29b      	uxth	r3, r3
 800ad80:	2bff      	cmp	r3, #255	@ 0xff
 800ad82:	d90e      	bls.n	800ada2 <HAL_I2C_Mem_Read+0x1c6>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	22ff      	movs	r2, #255	@ 0xff
 800ad88:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad8e:	b2da      	uxtb	r2, r3
 800ad90:	8979      	ldrh	r1, [r7, #10]
 800ad92:	2300      	movs	r3, #0
 800ad94:	9300      	str	r3, [sp, #0]
 800ad96:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ad9a:	68f8      	ldr	r0, [r7, #12]
 800ad9c:	f000 fad6 	bl	800b34c <I2C_TransferConfig>
 800ada0:	e00f      	b.n	800adc2 <HAL_I2C_Mem_Read+0x1e6>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ada6:	b29a      	uxth	r2, r3
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800adb0:	b2da      	uxtb	r2, r3
 800adb2:	8979      	ldrh	r1, [r7, #10]
 800adb4:	2300      	movs	r3, #0
 800adb6:	9300      	str	r3, [sp, #0]
 800adb8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800adbc:	68f8      	ldr	r0, [r7, #12]
 800adbe:	f000 fac5 	bl	800b34c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d19a      	bne.n	800ad02 <HAL_I2C_Mem_Read+0x126>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800adcc:	697a      	ldr	r2, [r7, #20]
 800adce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800add0:	68f8      	ldr	r0, [r7, #12]
 800add2:	f000 f997 	bl	800b104 <I2C_WaitOnSTOPFlagUntilTimeout>
 800add6:	4603      	mov	r3, r0
 800add8:	2b00      	cmp	r3, #0
 800adda:	d001      	beq.n	800ade0 <HAL_I2C_Mem_Read+0x204>
    {
      return HAL_ERROR;
 800addc:	2301      	movs	r3, #1
 800adde:	e01a      	b.n	800ae16 <HAL_I2C_Mem_Read+0x23a>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	2220      	movs	r2, #32
 800ade6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	6859      	ldr	r1, [r3, #4]
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681a      	ldr	r2, [r3, #0]
 800adf2:	4b0d      	ldr	r3, [pc, #52]	@ (800ae28 <HAL_I2C_Mem_Read+0x24c>)
 800adf4:	400b      	ands	r3, r1
 800adf6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2220      	movs	r2, #32
 800adfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ae10:	2300      	movs	r3, #0
 800ae12:	e000      	b.n	800ae16 <HAL_I2C_Mem_Read+0x23a>
  }
  else
  {
    return HAL_BUSY;
 800ae14:	2302      	movs	r3, #2
  }
}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3718      	adds	r7, #24
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}
 800ae1e:	bf00      	nop
 800ae20:	080172d8 	.word	0x080172d8
 800ae24:	80002400 	.word	0x80002400
 800ae28:	fe00e800 	.word	0xfe00e800

0800ae2c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b086      	sub	sp, #24
 800ae30:	af02      	add	r7, sp, #8
 800ae32:	60f8      	str	r0, [r7, #12]
 800ae34:	4608      	mov	r0, r1
 800ae36:	4611      	mov	r1, r2
 800ae38:	461a      	mov	r2, r3
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	817b      	strh	r3, [r7, #10]
 800ae3e:	460b      	mov	r3, r1
 800ae40:	813b      	strh	r3, [r7, #8]
 800ae42:	4613      	mov	r3, r2
 800ae44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800ae46:	88fb      	ldrh	r3, [r7, #6]
 800ae48:	b2da      	uxtb	r2, r3
 800ae4a:	8979      	ldrh	r1, [r7, #10]
 800ae4c:	4b20      	ldr	r3, [pc, #128]	@ (800aed0 <I2C_RequestMemoryWrite+0xa4>)
 800ae4e:	9300      	str	r3, [sp, #0]
 800ae50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ae54:	68f8      	ldr	r0, [r7, #12]
 800ae56:	f000 fa79 	bl	800b34c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae5a:	69fa      	ldr	r2, [r7, #28]
 800ae5c:	69b9      	ldr	r1, [r7, #24]
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f000 f909 	bl	800b076 <I2C_WaitOnTXISFlagUntilTimeout>
 800ae64:	4603      	mov	r3, r0
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d001      	beq.n	800ae6e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800ae6a:	2301      	movs	r3, #1
 800ae6c:	e02c      	b.n	800aec8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ae6e:	88fb      	ldrh	r3, [r7, #6]
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	d105      	bne.n	800ae80 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ae74:	893b      	ldrh	r3, [r7, #8]
 800ae76:	b2da      	uxtb	r2, r3
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	629a      	str	r2, [r3, #40]	@ 0x28
 800ae7e:	e015      	b.n	800aeac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ae80:	893b      	ldrh	r3, [r7, #8]
 800ae82:	0a1b      	lsrs	r3, r3, #8
 800ae84:	b29b      	uxth	r3, r3
 800ae86:	b2da      	uxtb	r2, r3
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae8e:	69fa      	ldr	r2, [r7, #28]
 800ae90:	69b9      	ldr	r1, [r7, #24]
 800ae92:	68f8      	ldr	r0, [r7, #12]
 800ae94:	f000 f8ef 	bl	800b076 <I2C_WaitOnTXISFlagUntilTimeout>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d001      	beq.n	800aea2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	e012      	b.n	800aec8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800aea2:	893b      	ldrh	r3, [r7, #8]
 800aea4:	b2da      	uxtb	r2, r3
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800aeac:	69fb      	ldr	r3, [r7, #28]
 800aeae:	9300      	str	r3, [sp, #0]
 800aeb0:	69bb      	ldr	r3, [r7, #24]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	2180      	movs	r1, #128	@ 0x80
 800aeb6:	68f8      	ldr	r0, [r7, #12]
 800aeb8:	f000 f884 	bl	800afc4 <I2C_WaitOnFlagUntilTimeout>
 800aebc:	4603      	mov	r3, r0
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d001      	beq.n	800aec6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800aec2:	2301      	movs	r3, #1
 800aec4:	e000      	b.n	800aec8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800aec6:	2300      	movs	r3, #0
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3710      	adds	r7, #16
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}
 800aed0:	80002000 	.word	0x80002000

0800aed4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b086      	sub	sp, #24
 800aed8:	af02      	add	r7, sp, #8
 800aeda:	60f8      	str	r0, [r7, #12]
 800aedc:	4608      	mov	r0, r1
 800aede:	4611      	mov	r1, r2
 800aee0:	461a      	mov	r2, r3
 800aee2:	4603      	mov	r3, r0
 800aee4:	817b      	strh	r3, [r7, #10]
 800aee6:	460b      	mov	r3, r1
 800aee8:	813b      	strh	r3, [r7, #8]
 800aeea:	4613      	mov	r3, r2
 800aeec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800aeee:	88fb      	ldrh	r3, [r7, #6]
 800aef0:	b2da      	uxtb	r2, r3
 800aef2:	8979      	ldrh	r1, [r7, #10]
 800aef4:	4b20      	ldr	r3, [pc, #128]	@ (800af78 <I2C_RequestMemoryRead+0xa4>)
 800aef6:	9300      	str	r3, [sp, #0]
 800aef8:	2300      	movs	r3, #0
 800aefa:	68f8      	ldr	r0, [r7, #12]
 800aefc:	f000 fa26 	bl	800b34c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800af00:	69fa      	ldr	r2, [r7, #28]
 800af02:	69b9      	ldr	r1, [r7, #24]
 800af04:	68f8      	ldr	r0, [r7, #12]
 800af06:	f000 f8b6 	bl	800b076 <I2C_WaitOnTXISFlagUntilTimeout>
 800af0a:	4603      	mov	r3, r0
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d001      	beq.n	800af14 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800af10:	2301      	movs	r3, #1
 800af12:	e02c      	b.n	800af6e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800af14:	88fb      	ldrh	r3, [r7, #6]
 800af16:	2b01      	cmp	r3, #1
 800af18:	d105      	bne.n	800af26 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800af1a:	893b      	ldrh	r3, [r7, #8]
 800af1c:	b2da      	uxtb	r2, r3
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	629a      	str	r2, [r3, #40]	@ 0x28
 800af24:	e015      	b.n	800af52 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800af26:	893b      	ldrh	r3, [r7, #8]
 800af28:	0a1b      	lsrs	r3, r3, #8
 800af2a:	b29b      	uxth	r3, r3
 800af2c:	b2da      	uxtb	r2, r3
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800af34:	69fa      	ldr	r2, [r7, #28]
 800af36:	69b9      	ldr	r1, [r7, #24]
 800af38:	68f8      	ldr	r0, [r7, #12]
 800af3a:	f000 f89c 	bl	800b076 <I2C_WaitOnTXISFlagUntilTimeout>
 800af3e:	4603      	mov	r3, r0
 800af40:	2b00      	cmp	r3, #0
 800af42:	d001      	beq.n	800af48 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800af44:	2301      	movs	r3, #1
 800af46:	e012      	b.n	800af6e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800af48:	893b      	ldrh	r3, [r7, #8]
 800af4a:	b2da      	uxtb	r2, r3
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800af52:	69fb      	ldr	r3, [r7, #28]
 800af54:	9300      	str	r3, [sp, #0]
 800af56:	69bb      	ldr	r3, [r7, #24]
 800af58:	2200      	movs	r2, #0
 800af5a:	2140      	movs	r1, #64	@ 0x40
 800af5c:	68f8      	ldr	r0, [r7, #12]
 800af5e:	f000 f831 	bl	800afc4 <I2C_WaitOnFlagUntilTimeout>
 800af62:	4603      	mov	r3, r0
 800af64:	2b00      	cmp	r3, #0
 800af66:	d001      	beq.n	800af6c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800af68:	2301      	movs	r3, #1
 800af6a:	e000      	b.n	800af6e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800af6c:	2300      	movs	r3, #0
}
 800af6e:	4618      	mov	r0, r3
 800af70:	3710      	adds	r7, #16
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}
 800af76:	bf00      	nop
 800af78:	80002000 	.word	0x80002000

0800af7c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800af7c:	b480      	push	{r7}
 800af7e:	b083      	sub	sp, #12
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	699b      	ldr	r3, [r3, #24]
 800af8a:	f003 0302 	and.w	r3, r3, #2
 800af8e:	2b02      	cmp	r3, #2
 800af90:	d103      	bne.n	800af9a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	2200      	movs	r2, #0
 800af98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	699b      	ldr	r3, [r3, #24]
 800afa0:	f003 0301 	and.w	r3, r3, #1
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d007      	beq.n	800afb8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	699a      	ldr	r2, [r3, #24]
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f042 0201 	orr.w	r2, r2, #1
 800afb6:	619a      	str	r2, [r3, #24]
  }
}
 800afb8:	bf00      	nop
 800afba:	370c      	adds	r7, #12
 800afbc:	46bd      	mov	sp, r7
 800afbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc2:	4770      	bx	lr

0800afc4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b084      	sub	sp, #16
 800afc8:	af00      	add	r7, sp, #0
 800afca:	60f8      	str	r0, [r7, #12]
 800afcc:	60b9      	str	r1, [r7, #8]
 800afce:	603b      	str	r3, [r7, #0]
 800afd0:	4613      	mov	r3, r2
 800afd2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800afd4:	e03b      	b.n	800b04e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800afd6:	69ba      	ldr	r2, [r7, #24]
 800afd8:	6839      	ldr	r1, [r7, #0]
 800afda:	68f8      	ldr	r0, [r7, #12]
 800afdc:	f000 f8d6 	bl	800b18c <I2C_IsErrorOccurred>
 800afe0:	4603      	mov	r3, r0
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d001      	beq.n	800afea <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800afe6:	2301      	movs	r3, #1
 800afe8:	e041      	b.n	800b06e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aff0:	d02d      	beq.n	800b04e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aff2:	f7f8 f889 	bl	8003108 <HAL_GetTick>
 800aff6:	4602      	mov	r2, r0
 800aff8:	69bb      	ldr	r3, [r7, #24]
 800affa:	1ad3      	subs	r3, r2, r3
 800affc:	683a      	ldr	r2, [r7, #0]
 800affe:	429a      	cmp	r2, r3
 800b000:	d302      	bcc.n	800b008 <I2C_WaitOnFlagUntilTimeout+0x44>
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d122      	bne.n	800b04e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	699a      	ldr	r2, [r3, #24]
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	4013      	ands	r3, r2
 800b012:	68ba      	ldr	r2, [r7, #8]
 800b014:	429a      	cmp	r2, r3
 800b016:	bf0c      	ite	eq
 800b018:	2301      	moveq	r3, #1
 800b01a:	2300      	movne	r3, #0
 800b01c:	b2db      	uxtb	r3, r3
 800b01e:	461a      	mov	r2, r3
 800b020:	79fb      	ldrb	r3, [r7, #7]
 800b022:	429a      	cmp	r2, r3
 800b024:	d113      	bne.n	800b04e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b02a:	f043 0220 	orr.w	r2, r3, #32
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	2220      	movs	r2, #32
 800b036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	2200      	movs	r2, #0
 800b03e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2200      	movs	r2, #0
 800b046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b04a:	2301      	movs	r3, #1
 800b04c:	e00f      	b.n	800b06e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	699a      	ldr	r2, [r3, #24]
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	4013      	ands	r3, r2
 800b058:	68ba      	ldr	r2, [r7, #8]
 800b05a:	429a      	cmp	r2, r3
 800b05c:	bf0c      	ite	eq
 800b05e:	2301      	moveq	r3, #1
 800b060:	2300      	movne	r3, #0
 800b062:	b2db      	uxtb	r3, r3
 800b064:	461a      	mov	r2, r3
 800b066:	79fb      	ldrb	r3, [r7, #7]
 800b068:	429a      	cmp	r2, r3
 800b06a:	d0b4      	beq.n	800afd6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b06c:	2300      	movs	r3, #0
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3710      	adds	r7, #16
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}

0800b076 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b076:	b580      	push	{r7, lr}
 800b078:	b084      	sub	sp, #16
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	60f8      	str	r0, [r7, #12]
 800b07e:	60b9      	str	r1, [r7, #8]
 800b080:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b082:	e033      	b.n	800b0ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b084:	687a      	ldr	r2, [r7, #4]
 800b086:	68b9      	ldr	r1, [r7, #8]
 800b088:	68f8      	ldr	r0, [r7, #12]
 800b08a:	f000 f87f 	bl	800b18c <I2C_IsErrorOccurred>
 800b08e:	4603      	mov	r3, r0
 800b090:	2b00      	cmp	r3, #0
 800b092:	d001      	beq.n	800b098 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b094:	2301      	movs	r3, #1
 800b096:	e031      	b.n	800b0fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b09e:	d025      	beq.n	800b0ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b0a0:	f7f8 f832 	bl	8003108 <HAL_GetTick>
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	1ad3      	subs	r3, r2, r3
 800b0aa:	68ba      	ldr	r2, [r7, #8]
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d302      	bcc.n	800b0b6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d11a      	bne.n	800b0ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	699b      	ldr	r3, [r3, #24]
 800b0bc:	f003 0302 	and.w	r3, r3, #2
 800b0c0:	2b02      	cmp	r3, #2
 800b0c2:	d013      	beq.n	800b0ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0c8:	f043 0220 	orr.w	r2, r3, #32
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	2220      	movs	r2, #32
 800b0d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	e007      	b.n	800b0fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	699b      	ldr	r3, [r3, #24]
 800b0f2:	f003 0302 	and.w	r3, r3, #2
 800b0f6:	2b02      	cmp	r3, #2
 800b0f8:	d1c4      	bne.n	800b084 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b0fa:	2300      	movs	r3, #0
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3710      	adds	r7, #16
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}

0800b104 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b084      	sub	sp, #16
 800b108:	af00      	add	r7, sp, #0
 800b10a:	60f8      	str	r0, [r7, #12]
 800b10c:	60b9      	str	r1, [r7, #8]
 800b10e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b110:	e02f      	b.n	800b172 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	68b9      	ldr	r1, [r7, #8]
 800b116:	68f8      	ldr	r0, [r7, #12]
 800b118:	f000 f838 	bl	800b18c <I2C_IsErrorOccurred>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d001      	beq.n	800b126 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b122:	2301      	movs	r3, #1
 800b124:	e02d      	b.n	800b182 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b126:	f7f7 ffef 	bl	8003108 <HAL_GetTick>
 800b12a:	4602      	mov	r2, r0
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	1ad3      	subs	r3, r2, r3
 800b130:	68ba      	ldr	r2, [r7, #8]
 800b132:	429a      	cmp	r2, r3
 800b134:	d302      	bcc.n	800b13c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d11a      	bne.n	800b172 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	699b      	ldr	r3, [r3, #24]
 800b142:	f003 0320 	and.w	r3, r3, #32
 800b146:	2b20      	cmp	r3, #32
 800b148:	d013      	beq.n	800b172 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b14e:	f043 0220 	orr.w	r2, r3, #32
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	2220      	movs	r2, #32
 800b15a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	2200      	movs	r2, #0
 800b162:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2200      	movs	r2, #0
 800b16a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b16e:	2301      	movs	r3, #1
 800b170:	e007      	b.n	800b182 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	699b      	ldr	r3, [r3, #24]
 800b178:	f003 0320 	and.w	r3, r3, #32
 800b17c:	2b20      	cmp	r3, #32
 800b17e:	d1c8      	bne.n	800b112 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b180:	2300      	movs	r3, #0
}
 800b182:	4618      	mov	r0, r3
 800b184:	3710      	adds	r7, #16
 800b186:	46bd      	mov	sp, r7
 800b188:	bd80      	pop	{r7, pc}
	...

0800b18c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b08a      	sub	sp, #40	@ 0x28
 800b190:	af00      	add	r7, sp, #0
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	60b9      	str	r1, [r7, #8]
 800b196:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b198:	2300      	movs	r3, #0
 800b19a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	699b      	ldr	r3, [r3, #24]
 800b1a4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b1ae:	69bb      	ldr	r3, [r7, #24]
 800b1b0:	f003 0310 	and.w	r3, r3, #16
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d068      	beq.n	800b28a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	2210      	movs	r2, #16
 800b1be:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b1c0:	e049      	b.n	800b256 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b1c8:	d045      	beq.n	800b256 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b1ca:	f7f7 ff9d 	bl	8003108 <HAL_GetTick>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	69fb      	ldr	r3, [r7, #28]
 800b1d2:	1ad3      	subs	r3, r2, r3
 800b1d4:	68ba      	ldr	r2, [r7, #8]
 800b1d6:	429a      	cmp	r2, r3
 800b1d8:	d302      	bcc.n	800b1e0 <I2C_IsErrorOccurred+0x54>
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d13a      	bne.n	800b256 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	685b      	ldr	r3, [r3, #4]
 800b1e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b1ea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b1f2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	699b      	ldr	r3, [r3, #24]
 800b1fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b1fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b202:	d121      	bne.n	800b248 <I2C_IsErrorOccurred+0xbc>
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b20a:	d01d      	beq.n	800b248 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b20c:	7cfb      	ldrb	r3, [r7, #19]
 800b20e:	2b20      	cmp	r3, #32
 800b210:	d01a      	beq.n	800b248 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	685a      	ldr	r2, [r3, #4]
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b220:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b222:	f7f7 ff71 	bl	8003108 <HAL_GetTick>
 800b226:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b228:	e00e      	b.n	800b248 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b22a:	f7f7 ff6d 	bl	8003108 <HAL_GetTick>
 800b22e:	4602      	mov	r2, r0
 800b230:	69fb      	ldr	r3, [r7, #28]
 800b232:	1ad3      	subs	r3, r2, r3
 800b234:	2b19      	cmp	r3, #25
 800b236:	d907      	bls.n	800b248 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b238:	6a3b      	ldr	r3, [r7, #32]
 800b23a:	f043 0320 	orr.w	r3, r3, #32
 800b23e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b240:	2301      	movs	r3, #1
 800b242:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b246:	e006      	b.n	800b256 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	699b      	ldr	r3, [r3, #24]
 800b24e:	f003 0320 	and.w	r3, r3, #32
 800b252:	2b20      	cmp	r3, #32
 800b254:	d1e9      	bne.n	800b22a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	699b      	ldr	r3, [r3, #24]
 800b25c:	f003 0320 	and.w	r3, r3, #32
 800b260:	2b20      	cmp	r3, #32
 800b262:	d003      	beq.n	800b26c <I2C_IsErrorOccurred+0xe0>
 800b264:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d0aa      	beq.n	800b1c2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b26c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b270:	2b00      	cmp	r3, #0
 800b272:	d103      	bne.n	800b27c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	2220      	movs	r2, #32
 800b27a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b27c:	6a3b      	ldr	r3, [r7, #32]
 800b27e:	f043 0304 	orr.w	r3, r3, #4
 800b282:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b284:	2301      	movs	r3, #1
 800b286:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	699b      	ldr	r3, [r3, #24]
 800b290:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b292:	69bb      	ldr	r3, [r7, #24]
 800b294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d00b      	beq.n	800b2b4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b29c:	6a3b      	ldr	r3, [r7, #32]
 800b29e:	f043 0301 	orr.w	r3, r3, #1
 800b2a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b2ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b2b4:	69bb      	ldr	r3, [r7, #24]
 800b2b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d00b      	beq.n	800b2d6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b2be:	6a3b      	ldr	r3, [r7, #32]
 800b2c0:	f043 0308 	orr.w	r3, r3, #8
 800b2c4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b2ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b2d6:	69bb      	ldr	r3, [r7, #24]
 800b2d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d00b      	beq.n	800b2f8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b2e0:	6a3b      	ldr	r3, [r7, #32]
 800b2e2:	f043 0302 	orr.w	r3, r3, #2
 800b2e6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b2f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b2f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d01c      	beq.n	800b33a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b300:	68f8      	ldr	r0, [r7, #12]
 800b302:	f7ff fe3b 	bl	800af7c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	6859      	ldr	r1, [r3, #4]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	681a      	ldr	r2, [r3, #0]
 800b310:	4b0d      	ldr	r3, [pc, #52]	@ (800b348 <I2C_IsErrorOccurred+0x1bc>)
 800b312:	400b      	ands	r3, r1
 800b314:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b31a:	6a3b      	ldr	r3, [r7, #32]
 800b31c:	431a      	orrs	r2, r3
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	2220      	movs	r2, #32
 800b326:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	2200      	movs	r2, #0
 800b32e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	2200      	movs	r2, #0
 800b336:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b33a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3728      	adds	r7, #40	@ 0x28
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}
 800b346:	bf00      	nop
 800b348:	fe00e800 	.word	0xfe00e800

0800b34c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b086      	sub	sp, #24
 800b350:	af00      	add	r7, sp, #0
 800b352:	60f8      	str	r0, [r7, #12]
 800b354:	607b      	str	r3, [r7, #4]
 800b356:	460b      	mov	r3, r1
 800b358:	817b      	strh	r3, [r7, #10]
 800b35a:	4613      	mov	r3, r2
 800b35c:	727b      	strb	r3, [r7, #9]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	4a32      	ldr	r2, [pc, #200]	@ (800b42c <I2C_TransferConfig+0xe0>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d018      	beq.n	800b39a <I2C_TransferConfig+0x4e>
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	4a30      	ldr	r2, [pc, #192]	@ (800b430 <I2C_TransferConfig+0xe4>)
 800b36e:	4293      	cmp	r3, r2
 800b370:	d013      	beq.n	800b39a <I2C_TransferConfig+0x4e>
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	4a2f      	ldr	r2, [pc, #188]	@ (800b434 <I2C_TransferConfig+0xe8>)
 800b378:	4293      	cmp	r3, r2
 800b37a:	d00e      	beq.n	800b39a <I2C_TransferConfig+0x4e>
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	4a2d      	ldr	r2, [pc, #180]	@ (800b438 <I2C_TransferConfig+0xec>)
 800b382:	4293      	cmp	r3, r2
 800b384:	d009      	beq.n	800b39a <I2C_TransferConfig+0x4e>
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	4a2c      	ldr	r2, [pc, #176]	@ (800b43c <I2C_TransferConfig+0xf0>)
 800b38c:	4293      	cmp	r3, r2
 800b38e:	d004      	beq.n	800b39a <I2C_TransferConfig+0x4e>
 800b390:	f641 41a5 	movw	r1, #7333	@ 0x1ca5
 800b394:	482a      	ldr	r0, [pc, #168]	@ (800b440 <I2C_TransferConfig+0xf4>)
 800b396:	f7f6 fcaf 	bl	8001cf8 <assert_failed>
  assert_param(IS_TRANSFER_MODE(Mode));
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b3a0:	d00b      	beq.n	800b3ba <I2C_TransferConfig+0x6e>
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b3a8:	d007      	beq.n	800b3ba <I2C_TransferConfig+0x6e>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d004      	beq.n	800b3ba <I2C_TransferConfig+0x6e>
 800b3b0:	f641 41a6 	movw	r1, #7334	@ 0x1ca6
 800b3b4:	4822      	ldr	r0, [pc, #136]	@ (800b440 <I2C_TransferConfig+0xf4>)
 800b3b6:	f7f6 fc9f 	bl	8001cf8 <assert_failed>
  assert_param(IS_TRANSFER_REQUEST(Request));
 800b3ba:	6a3b      	ldr	r3, [r7, #32]
 800b3bc:	4a21      	ldr	r2, [pc, #132]	@ (800b444 <I2C_TransferConfig+0xf8>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d00f      	beq.n	800b3e2 <I2C_TransferConfig+0x96>
 800b3c2:	6a3b      	ldr	r3, [r7, #32]
 800b3c4:	4a20      	ldr	r2, [pc, #128]	@ (800b448 <I2C_TransferConfig+0xfc>)
 800b3c6:	4293      	cmp	r3, r2
 800b3c8:	d00b      	beq.n	800b3e2 <I2C_TransferConfig+0x96>
 800b3ca:	6a3b      	ldr	r3, [r7, #32]
 800b3cc:	4a1f      	ldr	r2, [pc, #124]	@ (800b44c <I2C_TransferConfig+0x100>)
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	d007      	beq.n	800b3e2 <I2C_TransferConfig+0x96>
 800b3d2:	6a3b      	ldr	r3, [r7, #32]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d004      	beq.n	800b3e2 <I2C_TransferConfig+0x96>
 800b3d8:	f641 41a7 	movw	r1, #7335	@ 0x1ca7
 800b3dc:	4818      	ldr	r0, [pc, #96]	@ (800b440 <I2C_TransferConfig+0xf4>)
 800b3de:	f7f6 fc8b 	bl	8001cf8 <assert_failed>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b3e2:	897b      	ldrh	r3, [r7, #10]
 800b3e4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b3e8:	7a7b      	ldrb	r3, [r7, #9]
 800b3ea:	041b      	lsls	r3, r3, #16
 800b3ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b3f0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b3f6:	6a3b      	ldr	r3, [r7, #32]
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b3fe:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	685a      	ldr	r2, [r3, #4]
 800b406:	6a3b      	ldr	r3, [r7, #32]
 800b408:	0d5b      	lsrs	r3, r3, #21
 800b40a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b40e:	4b10      	ldr	r3, [pc, #64]	@ (800b450 <I2C_TransferConfig+0x104>)
 800b410:	430b      	orrs	r3, r1
 800b412:	43db      	mvns	r3, r3
 800b414:	ea02 0103 	and.w	r1, r2, r3
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	697a      	ldr	r2, [r7, #20]
 800b41e:	430a      	orrs	r2, r1
 800b420:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b422:	bf00      	nop
 800b424:	3718      	adds	r7, #24
 800b426:	46bd      	mov	sp, r7
 800b428:	bd80      	pop	{r7, pc}
 800b42a:	bf00      	nop
 800b42c:	40005400 	.word	0x40005400
 800b430:	40005800 	.word	0x40005800
 800b434:	40005c00 	.word	0x40005c00
 800b438:	58001c00 	.word	0x58001c00
 800b43c:	40006400 	.word	0x40006400
 800b440:	080172d8 	.word	0x080172d8
 800b444:	80004000 	.word	0x80004000
 800b448:	80002400 	.word	0x80002400
 800b44c:	80002000 	.word	0x80002000
 800b450:	03ff63ff 	.word	0x03ff63ff

0800b454 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
 800b45c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	4a35      	ldr	r2, [pc, #212]	@ (800b538 <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d017      	beq.n	800b498 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4a33      	ldr	r2, [pc, #204]	@ (800b53c <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d012      	beq.n	800b498 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4a32      	ldr	r2, [pc, #200]	@ (800b540 <HAL_I2CEx_ConfigAnalogFilter+0xec>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d00d      	beq.n	800b498 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4a30      	ldr	r2, [pc, #192]	@ (800b544 <HAL_I2CEx_ConfigAnalogFilter+0xf0>)
 800b482:	4293      	cmp	r3, r2
 800b484:	d008      	beq.n	800b498 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	4a2f      	ldr	r2, [pc, #188]	@ (800b548 <HAL_I2CEx_ConfigAnalogFilter+0xf4>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d003      	beq.n	800b498 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 800b490:	2163      	movs	r1, #99	@ 0x63
 800b492:	482e      	ldr	r0, [pc, #184]	@ (800b54c <HAL_I2CEx_ConfigAnalogFilter+0xf8>)
 800b494:	f7f6 fc30 	bl	8001cf8 <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d007      	beq.n	800b4ae <HAL_I2CEx_ConfigAnalogFilter+0x5a>
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4a4:	d003      	beq.n	800b4ae <HAL_I2CEx_ConfigAnalogFilter+0x5a>
 800b4a6:	2164      	movs	r1, #100	@ 0x64
 800b4a8:	4828      	ldr	r0, [pc, #160]	@ (800b54c <HAL_I2CEx_ConfigAnalogFilter+0xf8>)
 800b4aa:	f7f6 fc25 	bl	8001cf8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b4b4:	b2db      	uxtb	r3, r3
 800b4b6:	2b20      	cmp	r3, #32
 800b4b8:	d138      	bne.n	800b52c <HAL_I2CEx_ConfigAnalogFilter+0xd8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b4c0:	2b01      	cmp	r3, #1
 800b4c2:	d101      	bne.n	800b4c8 <HAL_I2CEx_ConfigAnalogFilter+0x74>
 800b4c4:	2302      	movs	r3, #2
 800b4c6:	e032      	b.n	800b52e <HAL_I2CEx_ConfigAnalogFilter+0xda>
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2224      	movs	r2, #36	@ 0x24
 800b4d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f022 0201 	bic.w	r2, r2, #1
 800b4e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	681a      	ldr	r2, [r3, #0]
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b4f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	6819      	ldr	r1, [r3, #0]
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	683a      	ldr	r2, [r7, #0]
 800b504:	430a      	orrs	r2, r1
 800b506:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	681a      	ldr	r2, [r3, #0]
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	f042 0201 	orr.w	r2, r2, #1
 800b516:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	2220      	movs	r2, #32
 800b51c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2200      	movs	r2, #0
 800b524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b528:	2300      	movs	r3, #0
 800b52a:	e000      	b.n	800b52e <HAL_I2CEx_ConfigAnalogFilter+0xda>
  }
  else
  {
    return HAL_BUSY;
 800b52c:	2302      	movs	r3, #2
  }
}
 800b52e:	4618      	mov	r0, r3
 800b530:	3708      	adds	r7, #8
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}
 800b536:	bf00      	nop
 800b538:	40005400 	.word	0x40005400
 800b53c:	40005800 	.word	0x40005800
 800b540:	40005c00 	.word	0x40005c00
 800b544:	58001c00 	.word	0x58001c00
 800b548:	40006400 	.word	0x40006400
 800b54c:	0801734c 	.word	0x0801734c

0800b550 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b084      	sub	sp, #16
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
 800b558:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	4a33      	ldr	r2, [pc, #204]	@ (800b62c <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 800b560:	4293      	cmp	r3, r2
 800b562:	d017      	beq.n	800b594 <HAL_I2CEx_ConfigDigitalFilter+0x44>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a31      	ldr	r2, [pc, #196]	@ (800b630 <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d012      	beq.n	800b594 <HAL_I2CEx_ConfigDigitalFilter+0x44>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	4a30      	ldr	r2, [pc, #192]	@ (800b634 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d00d      	beq.n	800b594 <HAL_I2CEx_ConfigDigitalFilter+0x44>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a2e      	ldr	r2, [pc, #184]	@ (800b638 <HAL_I2CEx_ConfigDigitalFilter+0xe8>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d008      	beq.n	800b594 <HAL_I2CEx_ConfigDigitalFilter+0x44>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	4a2d      	ldr	r2, [pc, #180]	@ (800b63c <HAL_I2CEx_ConfigDigitalFilter+0xec>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d003      	beq.n	800b594 <HAL_I2CEx_ConfigDigitalFilter+0x44>
 800b58c:	2191      	movs	r1, #145	@ 0x91
 800b58e:	482c      	ldr	r0, [pc, #176]	@ (800b640 <HAL_I2CEx_ConfigDigitalFilter+0xf0>)
 800b590:	f7f6 fbb2 	bl	8001cf8 <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	2b0f      	cmp	r3, #15
 800b598:	d903      	bls.n	800b5a2 <HAL_I2CEx_ConfigDigitalFilter+0x52>
 800b59a:	2192      	movs	r1, #146	@ 0x92
 800b59c:	4828      	ldr	r0, [pc, #160]	@ (800b640 <HAL_I2CEx_ConfigDigitalFilter+0xf0>)
 800b59e:	f7f6 fbab 	bl	8001cf8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b5a8:	b2db      	uxtb	r3, r3
 800b5aa:	2b20      	cmp	r3, #32
 800b5ac:	d139      	bne.n	800b622 <HAL_I2CEx_ConfigDigitalFilter+0xd2>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b5b4:	2b01      	cmp	r3, #1
 800b5b6:	d101      	bne.n	800b5bc <HAL_I2CEx_ConfigDigitalFilter+0x6c>
 800b5b8:	2302      	movs	r3, #2
 800b5ba:	e033      	b.n	800b624 <HAL_I2CEx_ConfigDigitalFilter+0xd4>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2201      	movs	r2, #1
 800b5c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2224      	movs	r2, #36	@ 0x24
 800b5c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	681a      	ldr	r2, [r3, #0]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f022 0201 	bic.w	r2, r2, #1
 800b5da:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b5ea:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	021b      	lsls	r3, r3, #8
 800b5f0:	68fa      	ldr	r2, [r7, #12]
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	68fa      	ldr	r2, [r7, #12]
 800b5fc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	681a      	ldr	r2, [r3, #0]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f042 0201 	orr.w	r2, r2, #1
 800b60c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	2220      	movs	r2, #32
 800b612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2200      	movs	r2, #0
 800b61a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b61e:	2300      	movs	r3, #0
 800b620:	e000      	b.n	800b624 <HAL_I2CEx_ConfigDigitalFilter+0xd4>
  }
  else
  {
    return HAL_BUSY;
 800b622:	2302      	movs	r3, #2
  }
}
 800b624:	4618      	mov	r0, r3
 800b626:	3710      	adds	r7, #16
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}
 800b62c:	40005400 	.word	0x40005400
 800b630:	40005800 	.word	0x40005800
 800b634:	40005c00 	.word	0x40005c00
 800b638:	58001c00 	.word	0x58001c00
 800b63c:	40006400 	.word	0x40006400
 800b640:	0801734c 	.word	0x0801734c

0800b644 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b084      	sub	sp, #16
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2b02      	cmp	r3, #2
 800b650:	d01c      	beq.n	800b68c <HAL_PWREx_ConfigSupply+0x48>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2b04      	cmp	r3, #4
 800b656:	d019      	beq.n	800b68c <HAL_PWREx_ConfigSupply+0x48>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2b16      	cmp	r3, #22
 800b65c:	d016      	beq.n	800b68c <HAL_PWREx_ConfigSupply+0x48>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2b26      	cmp	r3, #38	@ 0x26
 800b662:	d013      	beq.n	800b68c <HAL_PWREx_ConfigSupply+0x48>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2b1e      	cmp	r3, #30
 800b668:	d010      	beq.n	800b68c <HAL_PWREx_ConfigSupply+0x48>
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b66e:	d00d      	beq.n	800b68c <HAL_PWREx_ConfigSupply+0x48>
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2b1d      	cmp	r3, #29
 800b674:	d00a      	beq.n	800b68c <HAL_PWREx_ConfigSupply+0x48>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2b2d      	cmp	r3, #45	@ 0x2d
 800b67a:	d007      	beq.n	800b68c <HAL_PWREx_ConfigSupply+0x48>
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2b01      	cmp	r3, #1
 800b680:	d004      	beq.n	800b68c <HAL_PWREx_ConfigSupply+0x48>
 800b682:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 800b686:	482b      	ldr	r0, [pc, #172]	@ (800b734 <HAL_PWREx_ConfigSupply+0xf0>)
 800b688:	f7f6 fb36 	bl	8001cf8 <assert_failed>

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800b68c:	4b2a      	ldr	r3, [pc, #168]	@ (800b738 <HAL_PWREx_ConfigSupply+0xf4>)
 800b68e:	68db      	ldr	r3, [r3, #12]
 800b690:	f003 0307 	and.w	r3, r3, #7
 800b694:	2b06      	cmp	r3, #6
 800b696:	d00a      	beq.n	800b6ae <HAL_PWREx_ConfigSupply+0x6a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b698:	4b27      	ldr	r3, [pc, #156]	@ (800b738 <HAL_PWREx_ConfigSupply+0xf4>)
 800b69a:	68db      	ldr	r3, [r3, #12]
 800b69c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b6a0:	687a      	ldr	r2, [r7, #4]
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	d001      	beq.n	800b6aa <HAL_PWREx_ConfigSupply+0x66>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	e03f      	b.n	800b72a <HAL_PWREx_ConfigSupply+0xe6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	e03d      	b.n	800b72a <HAL_PWREx_ConfigSupply+0xe6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b6ae:	4b22      	ldr	r3, [pc, #136]	@ (800b738 <HAL_PWREx_ConfigSupply+0xf4>)
 800b6b0:	68db      	ldr	r3, [r3, #12]
 800b6b2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800b6b6:	4920      	ldr	r1, [pc, #128]	@ (800b738 <HAL_PWREx_ConfigSupply+0xf4>)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b6be:	f7f7 fd23 	bl	8003108 <HAL_GetTick>
 800b6c2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b6c4:	e009      	b.n	800b6da <HAL_PWREx_ConfigSupply+0x96>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b6c6:	f7f7 fd1f 	bl	8003108 <HAL_GetTick>
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	1ad3      	subs	r3, r2, r3
 800b6d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b6d4:	d901      	bls.n	800b6da <HAL_PWREx_ConfigSupply+0x96>
    {
      return HAL_ERROR;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	e027      	b.n	800b72a <HAL_PWREx_ConfigSupply+0xe6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b6da:	4b17      	ldr	r3, [pc, #92]	@ (800b738 <HAL_PWREx_ConfigSupply+0xf4>)
 800b6dc:	685b      	ldr	r3, [r3, #4]
 800b6de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b6e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b6e6:	d1ee      	bne.n	800b6c6 <HAL_PWREx_ConfigSupply+0x82>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2b1e      	cmp	r3, #30
 800b6ec:	d008      	beq.n	800b700 <HAL_PWREx_ConfigSupply+0xbc>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6f2:	d005      	beq.n	800b700 <HAL_PWREx_ConfigSupply+0xbc>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2b1d      	cmp	r3, #29
 800b6f8:	d002      	beq.n	800b700 <HAL_PWREx_ConfigSupply+0xbc>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2b2d      	cmp	r3, #45	@ 0x2d
 800b6fe:	d113      	bne.n	800b728 <HAL_PWREx_ConfigSupply+0xe4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800b700:	f7f7 fd02 	bl	8003108 <HAL_GetTick>
 800b704:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800b706:	e009      	b.n	800b71c <HAL_PWREx_ConfigSupply+0xd8>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b708:	f7f7 fcfe 	bl	8003108 <HAL_GetTick>
 800b70c:	4602      	mov	r2, r0
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	1ad3      	subs	r3, r2, r3
 800b712:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b716:	d901      	bls.n	800b71c <HAL_PWREx_ConfigSupply+0xd8>
      {
        return HAL_ERROR;
 800b718:	2301      	movs	r3, #1
 800b71a:	e006      	b.n	800b72a <HAL_PWREx_ConfigSupply+0xe6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800b71c:	4b06      	ldr	r3, [pc, #24]	@ (800b738 <HAL_PWREx_ConfigSupply+0xf4>)
 800b71e:	68db      	ldr	r3, [r3, #12]
 800b720:	f003 0311 	and.w	r3, r3, #17
 800b724:	2b11      	cmp	r3, #17
 800b726:	d1ef      	bne.n	800b708 <HAL_PWREx_ConfigSupply+0xc4>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3710      	adds	r7, #16
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	080173c4 	.word	0x080173c4
 800b738:	58024800 	.word	0x58024800

0800b73c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b08c      	sub	sp, #48	@ 0x30
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d102      	bne.n	800b750 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b74a:	2301      	movs	r3, #1
 800b74c:	f000 bd1c 	b.w	800c188 <HAL_RCC_OscConfig+0xa4c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d028      	beq.n	800b7aa <HAL_RCC_OscConfig+0x6e>
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f003 0301 	and.w	r3, r3, #1
 800b760:	2b00      	cmp	r3, #0
 800b762:	d122      	bne.n	800b7aa <HAL_RCC_OscConfig+0x6e>
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f003 0302 	and.w	r3, r3, #2
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d11c      	bne.n	800b7aa <HAL_RCC_OscConfig+0x6e>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f003 0310 	and.w	r3, r3, #16
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d116      	bne.n	800b7aa <HAL_RCC_OscConfig+0x6e>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	f003 0308 	and.w	r3, r3, #8
 800b784:	2b00      	cmp	r3, #0
 800b786:	d110      	bne.n	800b7aa <HAL_RCC_OscConfig+0x6e>
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f003 0304 	and.w	r3, r3, #4
 800b790:	2b00      	cmp	r3, #0
 800b792:	d10a      	bne.n	800b7aa <HAL_RCC_OscConfig+0x6e>
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f003 0320 	and.w	r3, r3, #32
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d104      	bne.n	800b7aa <HAL_RCC_OscConfig+0x6e>
 800b7a0:	f240 11a1 	movw	r1, #417	@ 0x1a1
 800b7a4:	4895      	ldr	r0, [pc, #596]	@ (800b9fc <HAL_RCC_OscConfig+0x2c0>)
 800b7a6:	f7f6 faa7 	bl	8001cf8 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	f003 0301 	and.w	r3, r3, #1
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	f000 809d 	beq.w	800b8f2 <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d00e      	beq.n	800b7de <HAL_RCC_OscConfig+0xa2>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	685b      	ldr	r3, [r3, #4]
 800b7c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b7c8:	d009      	beq.n	800b7de <HAL_RCC_OscConfig+0xa2>
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b7d2:	d004      	beq.n	800b7de <HAL_RCC_OscConfig+0xa2>
 800b7d4:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
 800b7d8:	4888      	ldr	r0, [pc, #544]	@ (800b9fc <HAL_RCC_OscConfig+0x2c0>)
 800b7da:	f7f6 fa8d 	bl	8001cf8 <assert_failed>

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b7de:	4b88      	ldr	r3, [pc, #544]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b7e0:	691b      	ldr	r3, [r3, #16]
 800b7e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b7e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b7e8:	4b85      	ldr	r3, [pc, #532]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b7ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b7ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7f0:	2b10      	cmp	r3, #16
 800b7f2:	d007      	beq.n	800b804 <HAL_RCC_OscConfig+0xc8>
 800b7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7f6:	2b18      	cmp	r3, #24
 800b7f8:	d111      	bne.n	800b81e <HAL_RCC_OscConfig+0xe2>
 800b7fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7fc:	f003 0303 	and.w	r3, r3, #3
 800b800:	2b02      	cmp	r3, #2
 800b802:	d10c      	bne.n	800b81e <HAL_RCC_OscConfig+0xe2>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b804:	4b7e      	ldr	r3, [pc, #504]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d06f      	beq.n	800b8f0 <HAL_RCC_OscConfig+0x1b4>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	685b      	ldr	r3, [r3, #4]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d16b      	bne.n	800b8f0 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 800b818:	2301      	movs	r3, #1
 800b81a:	f000 bcb5 	b.w	800c188 <HAL_RCC_OscConfig+0xa4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b826:	d106      	bne.n	800b836 <HAL_RCC_OscConfig+0xfa>
 800b828:	4b75      	ldr	r3, [pc, #468]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	4a74      	ldr	r2, [pc, #464]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b82e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b832:	6013      	str	r3, [r2, #0]
 800b834:	e02e      	b.n	800b894 <HAL_RCC_OscConfig+0x158>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	685b      	ldr	r3, [r3, #4]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d10c      	bne.n	800b858 <HAL_RCC_OscConfig+0x11c>
 800b83e:	4b70      	ldr	r3, [pc, #448]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	4a6f      	ldr	r2, [pc, #444]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b844:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b848:	6013      	str	r3, [r2, #0]
 800b84a:	4b6d      	ldr	r3, [pc, #436]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4a6c      	ldr	r2, [pc, #432]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b850:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b854:	6013      	str	r3, [r2, #0]
 800b856:	e01d      	b.n	800b894 <HAL_RCC_OscConfig+0x158>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	685b      	ldr	r3, [r3, #4]
 800b85c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b860:	d10c      	bne.n	800b87c <HAL_RCC_OscConfig+0x140>
 800b862:	4b67      	ldr	r3, [pc, #412]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4a66      	ldr	r2, [pc, #408]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b868:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b86c:	6013      	str	r3, [r2, #0]
 800b86e:	4b64      	ldr	r3, [pc, #400]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a63      	ldr	r2, [pc, #396]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b878:	6013      	str	r3, [r2, #0]
 800b87a:	e00b      	b.n	800b894 <HAL_RCC_OscConfig+0x158>
 800b87c:	4b60      	ldr	r3, [pc, #384]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	4a5f      	ldr	r2, [pc, #380]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b882:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b886:	6013      	str	r3, [r2, #0]
 800b888:	4b5d      	ldr	r3, [pc, #372]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	4a5c      	ldr	r2, [pc, #368]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b88e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b892:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	685b      	ldr	r3, [r3, #4]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d014      	beq.n	800b8c6 <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b89c:	f7f7 fc34 	bl	8003108 <HAL_GetTick>
 800b8a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b8a2:	e009      	b.n	800b8b8 <HAL_RCC_OscConfig+0x17c>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b8a4:	f7f7 fc30 	bl	8003108 <HAL_GetTick>
 800b8a8:	4602      	mov	r2, r0
 800b8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ac:	1ad3      	subs	r3, r2, r3
 800b8ae:	2b64      	cmp	r3, #100	@ 0x64
 800b8b0:	d902      	bls.n	800b8b8 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 800b8b2:	2303      	movs	r3, #3
 800b8b4:	f000 bc68 	b.w	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b8b8:	4b51      	ldr	r3, [pc, #324]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d0ef      	beq.n	800b8a4 <HAL_RCC_OscConfig+0x168>
 800b8c4:	e015      	b.n	800b8f2 <HAL_RCC_OscConfig+0x1b6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8c6:	f7f7 fc1f 	bl	8003108 <HAL_GetTick>
 800b8ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b8cc:	e009      	b.n	800b8e2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b8ce:	f7f7 fc1b 	bl	8003108 <HAL_GetTick>
 800b8d2:	4602      	mov	r2, r0
 800b8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d6:	1ad3      	subs	r3, r2, r3
 800b8d8:	2b64      	cmp	r3, #100	@ 0x64
 800b8da:	d902      	bls.n	800b8e2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800b8dc:	2303      	movs	r3, #3
 800b8de:	f000 bc53 	b.w	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b8e2:	4b47      	ldr	r3, [pc, #284]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d1ef      	bne.n	800b8ce <HAL_RCC_OscConfig+0x192>
 800b8ee:	e000      	b.n	800b8f2 <HAL_RCC_OscConfig+0x1b6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b8f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	f003 0302 	and.w	r3, r3, #2
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	f000 80b5 	beq.w	800ba6a <HAL_RCC_OscConfig+0x32e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	68db      	ldr	r3, [r3, #12]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d018      	beq.n	800b93a <HAL_RCC_OscConfig+0x1fe>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	68db      	ldr	r3, [r3, #12]
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d014      	beq.n	800b93a <HAL_RCC_OscConfig+0x1fe>
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	68db      	ldr	r3, [r3, #12]
 800b914:	2b01      	cmp	r3, #1
 800b916:	d010      	beq.n	800b93a <HAL_RCC_OscConfig+0x1fe>
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	68db      	ldr	r3, [r3, #12]
 800b91c:	2b09      	cmp	r3, #9
 800b91e:	d00c      	beq.n	800b93a <HAL_RCC_OscConfig+0x1fe>
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	68db      	ldr	r3, [r3, #12]
 800b924:	2b11      	cmp	r3, #17
 800b926:	d008      	beq.n	800b93a <HAL_RCC_OscConfig+0x1fe>
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	68db      	ldr	r3, [r3, #12]
 800b92c:	2b19      	cmp	r3, #25
 800b92e:	d004      	beq.n	800b93a <HAL_RCC_OscConfig+0x1fe>
 800b930:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 800b934:	4831      	ldr	r0, [pc, #196]	@ (800b9fc <HAL_RCC_OscConfig+0x2c0>)
 800b936:	f7f6 f9df 	bl	8001cf8 <assert_failed>
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	691b      	ldr	r3, [r3, #16]
 800b93e:	2b7f      	cmp	r3, #127	@ 0x7f
 800b940:	d904      	bls.n	800b94c <HAL_RCC_OscConfig+0x210>
 800b942:	f240 11db 	movw	r1, #475	@ 0x1db
 800b946:	482d      	ldr	r0, [pc, #180]	@ (800b9fc <HAL_RCC_OscConfig+0x2c0>)
 800b948:	f7f6 f9d6 	bl	8001cf8 <assert_failed>

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b94c:	4b2c      	ldr	r3, [pc, #176]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b94e:	691b      	ldr	r3, [r3, #16]
 800b950:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b954:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b956:	4b2a      	ldr	r3, [pc, #168]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b95a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b95c:	6a3b      	ldr	r3, [r7, #32]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d007      	beq.n	800b972 <HAL_RCC_OscConfig+0x236>
 800b962:	6a3b      	ldr	r3, [r7, #32]
 800b964:	2b18      	cmp	r3, #24
 800b966:	d137      	bne.n	800b9d8 <HAL_RCC_OscConfig+0x29c>
 800b968:	69fb      	ldr	r3, [r7, #28]
 800b96a:	f003 0303 	and.w	r3, r3, #3
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d132      	bne.n	800b9d8 <HAL_RCC_OscConfig+0x29c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b972:	4b23      	ldr	r3, [pc, #140]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	f003 0304 	and.w	r3, r3, #4
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d005      	beq.n	800b98a <HAL_RCC_OscConfig+0x24e>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	68db      	ldr	r3, [r3, #12]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d101      	bne.n	800b98a <HAL_RCC_OscConfig+0x24e>
      {
        return HAL_ERROR;
 800b986:	2301      	movs	r3, #1
 800b988:	e3fe      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b98a:	4b1d      	ldr	r3, [pc, #116]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	f023 0219 	bic.w	r2, r3, #25
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	68db      	ldr	r3, [r3, #12]
 800b996:	491a      	ldr	r1, [pc, #104]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b998:	4313      	orrs	r3, r2
 800b99a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b99c:	f7f7 fbb4 	bl	8003108 <HAL_GetTick>
 800b9a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b9a2:	e008      	b.n	800b9b6 <HAL_RCC_OscConfig+0x27a>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b9a4:	f7f7 fbb0 	bl	8003108 <HAL_GetTick>
 800b9a8:	4602      	mov	r2, r0
 800b9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ac:	1ad3      	subs	r3, r2, r3
 800b9ae:	2b02      	cmp	r3, #2
 800b9b0:	d901      	bls.n	800b9b6 <HAL_RCC_OscConfig+0x27a>
          {
            return HAL_TIMEOUT;
 800b9b2:	2303      	movs	r3, #3
 800b9b4:	e3e8      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b9b6:	4b12      	ldr	r3, [pc, #72]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f003 0304 	and.w	r3, r3, #4
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d0f0      	beq.n	800b9a4 <HAL_RCC_OscConfig+0x268>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b9c2:	4b0f      	ldr	r3, [pc, #60]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	691b      	ldr	r3, [r3, #16]
 800b9ce:	061b      	lsls	r3, r3, #24
 800b9d0:	490b      	ldr	r1, [pc, #44]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b9d6:	e048      	b.n	800ba6a <HAL_RCC_OscConfig+0x32e>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	68db      	ldr	r3, [r3, #12]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d02b      	beq.n	800ba38 <HAL_RCC_OscConfig+0x2fc>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b9e0:	4b07      	ldr	r3, [pc, #28]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	f023 0219 	bic.w	r2, r3, #25
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	68db      	ldr	r3, [r3, #12]
 800b9ec:	4904      	ldr	r1, [pc, #16]	@ (800ba00 <HAL_RCC_OscConfig+0x2c4>)
 800b9ee:	4313      	orrs	r3, r2
 800b9f0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9f2:	f7f7 fb89 	bl	8003108 <HAL_GetTick>
 800b9f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b9f8:	e00d      	b.n	800ba16 <HAL_RCC_OscConfig+0x2da>
 800b9fa:	bf00      	nop
 800b9fc:	0801743c 	.word	0x0801743c
 800ba00:	58024400 	.word	0x58024400
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba04:	f7f7 fb80 	bl	8003108 <HAL_GetTick>
 800ba08:	4602      	mov	r2, r0
 800ba0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba0c:	1ad3      	subs	r3, r2, r3
 800ba0e:	2b02      	cmp	r3, #2
 800ba10:	d901      	bls.n	800ba16 <HAL_RCC_OscConfig+0x2da>
          {
            return HAL_TIMEOUT;
 800ba12:	2303      	movs	r3, #3
 800ba14:	e3b8      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ba16:	4b9b      	ldr	r3, [pc, #620]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f003 0304 	and.w	r3, r3, #4
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d0f0      	beq.n	800ba04 <HAL_RCC_OscConfig+0x2c8>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ba22:	4b98      	ldr	r3, [pc, #608]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800ba24:	685b      	ldr	r3, [r3, #4]
 800ba26:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	691b      	ldr	r3, [r3, #16]
 800ba2e:	061b      	lsls	r3, r3, #24
 800ba30:	4994      	ldr	r1, [pc, #592]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800ba32:	4313      	orrs	r3, r2
 800ba34:	604b      	str	r3, [r1, #4]
 800ba36:	e018      	b.n	800ba6a <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ba38:	4b92      	ldr	r3, [pc, #584]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	4a91      	ldr	r2, [pc, #580]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800ba3e:	f023 0301 	bic.w	r3, r3, #1
 800ba42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba44:	f7f7 fb60 	bl	8003108 <HAL_GetTick>
 800ba48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ba4a:	e008      	b.n	800ba5e <HAL_RCC_OscConfig+0x322>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba4c:	f7f7 fb5c 	bl	8003108 <HAL_GetTick>
 800ba50:	4602      	mov	r2, r0
 800ba52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba54:	1ad3      	subs	r3, r2, r3
 800ba56:	2b02      	cmp	r3, #2
 800ba58:	d901      	bls.n	800ba5e <HAL_RCC_OscConfig+0x322>
          {
            return HAL_TIMEOUT;
 800ba5a:	2303      	movs	r3, #3
 800ba5c:	e394      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ba5e:	4b89      	ldr	r3, [pc, #548]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f003 0304 	and.w	r3, r3, #4
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d1f0      	bne.n	800ba4c <HAL_RCC_OscConfig+0x310>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f003 0310 	and.w	r3, r3, #16
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	f000 8081 	beq.w	800bb7a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	69db      	ldr	r3, [r3, #28]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d008      	beq.n	800ba92 <HAL_RCC_OscConfig+0x356>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	69db      	ldr	r3, [r3, #28]
 800ba84:	2b80      	cmp	r3, #128	@ 0x80
 800ba86:	d004      	beq.n	800ba92 <HAL_RCC_OscConfig+0x356>
 800ba88:	f240 212b 	movw	r1, #555	@ 0x22b
 800ba8c:	487e      	ldr	r0, [pc, #504]	@ (800bc88 <HAL_RCC_OscConfig+0x54c>)
 800ba8e:	f7f6 f933 	bl	8001cf8 <assert_failed>
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6a1b      	ldr	r3, [r3, #32]
 800ba96:	2b3f      	cmp	r3, #63	@ 0x3f
 800ba98:	d904      	bls.n	800baa4 <HAL_RCC_OscConfig+0x368>
 800ba9a:	f44f 710b 	mov.w	r1, #556	@ 0x22c
 800ba9e:	487a      	ldr	r0, [pc, #488]	@ (800bc88 <HAL_RCC_OscConfig+0x54c>)
 800baa0:	f7f6 f92a 	bl	8001cf8 <assert_failed>

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800baa4:	4b77      	ldr	r3, [pc, #476]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800baa6:	691b      	ldr	r3, [r3, #16]
 800baa8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800baac:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800baae:	4b75      	ldr	r3, [pc, #468]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bab2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800bab4:	69bb      	ldr	r3, [r7, #24]
 800bab6:	2b08      	cmp	r3, #8
 800bab8:	d007      	beq.n	800baca <HAL_RCC_OscConfig+0x38e>
 800baba:	69bb      	ldr	r3, [r7, #24]
 800babc:	2b18      	cmp	r3, #24
 800babe:	d11b      	bne.n	800baf8 <HAL_RCC_OscConfig+0x3bc>
 800bac0:	697b      	ldr	r3, [r7, #20]
 800bac2:	f003 0303 	and.w	r3, r3, #3
 800bac6:	2b01      	cmp	r3, #1
 800bac8:	d116      	bne.n	800baf8 <HAL_RCC_OscConfig+0x3bc>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800baca:	4b6e      	ldr	r3, [pc, #440]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d005      	beq.n	800bae2 <HAL_RCC_OscConfig+0x3a6>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	69db      	ldr	r3, [r3, #28]
 800bada:	2b80      	cmp	r3, #128	@ 0x80
 800badc:	d001      	beq.n	800bae2 <HAL_RCC_OscConfig+0x3a6>
      {
        return HAL_ERROR;
 800bade:	2301      	movs	r3, #1
 800bae0:	e352      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bae2:	4b68      	ldr	r3, [pc, #416]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bae4:	68db      	ldr	r3, [r3, #12]
 800bae6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6a1b      	ldr	r3, [r3, #32]
 800baee:	061b      	lsls	r3, r3, #24
 800baf0:	4964      	ldr	r1, [pc, #400]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800baf2:	4313      	orrs	r3, r2
 800baf4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800baf6:	e040      	b.n	800bb7a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	69db      	ldr	r3, [r3, #28]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d023      	beq.n	800bb48 <HAL_RCC_OscConfig+0x40c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800bb00:	4b60      	ldr	r3, [pc, #384]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	4a5f      	ldr	r2, [pc, #380]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bb06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb0c:	f7f7 fafc 	bl	8003108 <HAL_GetTick>
 800bb10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bb12:	e008      	b.n	800bb26 <HAL_RCC_OscConfig+0x3ea>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800bb14:	f7f7 faf8 	bl	8003108 <HAL_GetTick>
 800bb18:	4602      	mov	r2, r0
 800bb1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb1c:	1ad3      	subs	r3, r2, r3
 800bb1e:	2b02      	cmp	r3, #2
 800bb20:	d901      	bls.n	800bb26 <HAL_RCC_OscConfig+0x3ea>
          {
            return HAL_TIMEOUT;
 800bb22:	2303      	movs	r3, #3
 800bb24:	e330      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bb26:	4b57      	ldr	r3, [pc, #348]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d0f0      	beq.n	800bb14 <HAL_RCC_OscConfig+0x3d8>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bb32:	4b54      	ldr	r3, [pc, #336]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bb34:	68db      	ldr	r3, [r3, #12]
 800bb36:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	6a1b      	ldr	r3, [r3, #32]
 800bb3e:	061b      	lsls	r3, r3, #24
 800bb40:	4950      	ldr	r1, [pc, #320]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bb42:	4313      	orrs	r3, r2
 800bb44:	60cb      	str	r3, [r1, #12]
 800bb46:	e018      	b.n	800bb7a <HAL_RCC_OscConfig+0x43e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800bb48:	4b4e      	ldr	r3, [pc, #312]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	4a4d      	ldr	r2, [pc, #308]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bb4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb54:	f7f7 fad8 	bl	8003108 <HAL_GetTick>
 800bb58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bb5a:	e008      	b.n	800bb6e <HAL_RCC_OscConfig+0x432>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800bb5c:	f7f7 fad4 	bl	8003108 <HAL_GetTick>
 800bb60:	4602      	mov	r2, r0
 800bb62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb64:	1ad3      	subs	r3, r2, r3
 800bb66:	2b02      	cmp	r3, #2
 800bb68:	d901      	bls.n	800bb6e <HAL_RCC_OscConfig+0x432>
          {
            return HAL_TIMEOUT;
 800bb6a:	2303      	movs	r3, #3
 800bb6c:	e30c      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bb6e:	4b45      	ldr	r3, [pc, #276]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d1f0      	bne.n	800bb5c <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	f003 0308 	and.w	r3, r3, #8
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d043      	beq.n	800bc0e <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	695b      	ldr	r3, [r3, #20]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d008      	beq.n	800bba0 <HAL_RCC_OscConfig+0x464>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	695b      	ldr	r3, [r3, #20]
 800bb92:	2b01      	cmp	r3, #1
 800bb94:	d004      	beq.n	800bba0 <HAL_RCC_OscConfig+0x464>
 800bb96:	f240 216d 	movw	r1, #621	@ 0x26d
 800bb9a:	483b      	ldr	r0, [pc, #236]	@ (800bc88 <HAL_RCC_OscConfig+0x54c>)
 800bb9c:	f7f6 f8ac 	bl	8001cf8 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	695b      	ldr	r3, [r3, #20]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d019      	beq.n	800bbdc <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bba8:	4b36      	ldr	r3, [pc, #216]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bbaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbac:	4a35      	ldr	r2, [pc, #212]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bbae:	f043 0301 	orr.w	r3, r3, #1
 800bbb2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbb4:	f7f7 faa8 	bl	8003108 <HAL_GetTick>
 800bbb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bbba:	e008      	b.n	800bbce <HAL_RCC_OscConfig+0x492>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bbbc:	f7f7 faa4 	bl	8003108 <HAL_GetTick>
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbc4:	1ad3      	subs	r3, r2, r3
 800bbc6:	2b02      	cmp	r3, #2
 800bbc8:	d901      	bls.n	800bbce <HAL_RCC_OscConfig+0x492>
        {
          return HAL_TIMEOUT;
 800bbca:	2303      	movs	r3, #3
 800bbcc:	e2dc      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bbce:	4b2d      	ldr	r3, [pc, #180]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bbd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbd2:	f003 0302 	and.w	r3, r3, #2
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d0f0      	beq.n	800bbbc <HAL_RCC_OscConfig+0x480>
 800bbda:	e018      	b.n	800bc0e <HAL_RCC_OscConfig+0x4d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bbdc:	4b29      	ldr	r3, [pc, #164]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bbde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbe0:	4a28      	ldr	r2, [pc, #160]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bbe2:	f023 0301 	bic.w	r3, r3, #1
 800bbe6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbe8:	f7f7 fa8e 	bl	8003108 <HAL_GetTick>
 800bbec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bbee:	e008      	b.n	800bc02 <HAL_RCC_OscConfig+0x4c6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bbf0:	f7f7 fa8a 	bl	8003108 <HAL_GetTick>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf8:	1ad3      	subs	r3, r2, r3
 800bbfa:	2b02      	cmp	r3, #2
 800bbfc:	d901      	bls.n	800bc02 <HAL_RCC_OscConfig+0x4c6>
        {
          return HAL_TIMEOUT;
 800bbfe:	2303      	movs	r3, #3
 800bc00:	e2c2      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bc02:	4b20      	ldr	r3, [pc, #128]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bc04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc06:	f003 0302 	and.w	r3, r3, #2
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d1f0      	bne.n	800bbf0 <HAL_RCC_OscConfig+0x4b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	f003 0320 	and.w	r3, r3, #32
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d047      	beq.n	800bcaa <HAL_RCC_OscConfig+0x56e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	699b      	ldr	r3, [r3, #24]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d008      	beq.n	800bc34 <HAL_RCC_OscConfig+0x4f8>
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	699b      	ldr	r3, [r3, #24]
 800bc26:	2b01      	cmp	r3, #1
 800bc28:	d004      	beq.n	800bc34 <HAL_RCC_OscConfig+0x4f8>
 800bc2a:	f44f 7126 	mov.w	r1, #664	@ 0x298
 800bc2e:	4816      	ldr	r0, [pc, #88]	@ (800bc88 <HAL_RCC_OscConfig+0x54c>)
 800bc30:	f7f6 f862 	bl	8001cf8 <assert_failed>

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	699b      	ldr	r3, [r3, #24]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d019      	beq.n	800bc70 <HAL_RCC_OscConfig+0x534>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bc3c:	4b11      	ldr	r3, [pc, #68]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a10      	ldr	r2, [pc, #64]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bc42:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800bc46:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bc48:	f7f7 fa5e 	bl	8003108 <HAL_GetTick>
 800bc4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bc4e:	e008      	b.n	800bc62 <HAL_RCC_OscConfig+0x526>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bc50:	f7f7 fa5a 	bl	8003108 <HAL_GetTick>
 800bc54:	4602      	mov	r2, r0
 800bc56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc58:	1ad3      	subs	r3, r2, r3
 800bc5a:	2b02      	cmp	r3, #2
 800bc5c:	d901      	bls.n	800bc62 <HAL_RCC_OscConfig+0x526>
        {
          return HAL_TIMEOUT;
 800bc5e:	2303      	movs	r3, #3
 800bc60:	e292      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bc62:	4b08      	ldr	r3, [pc, #32]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d0f0      	beq.n	800bc50 <HAL_RCC_OscConfig+0x514>
 800bc6e:	e01c      	b.n	800bcaa <HAL_RCC_OscConfig+0x56e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bc70:	4b04      	ldr	r3, [pc, #16]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	4a03      	ldr	r2, [pc, #12]	@ (800bc84 <HAL_RCC_OscConfig+0x548>)
 800bc76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc7a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bc7c:	f7f7 fa44 	bl	8003108 <HAL_GetTick>
 800bc80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bc82:	e00c      	b.n	800bc9e <HAL_RCC_OscConfig+0x562>
 800bc84:	58024400 	.word	0x58024400
 800bc88:	0801743c 	.word	0x0801743c
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bc8c:	f7f7 fa3c 	bl	8003108 <HAL_GetTick>
 800bc90:	4602      	mov	r2, r0
 800bc92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc94:	1ad3      	subs	r3, r2, r3
 800bc96:	2b02      	cmp	r3, #2
 800bc98:	d901      	bls.n	800bc9e <HAL_RCC_OscConfig+0x562>
        {
          return HAL_TIMEOUT;
 800bc9a:	2303      	movs	r3, #3
 800bc9c:	e274      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bc9e:	4b4c      	ldr	r3, [pc, #304]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d1f0      	bne.n	800bc8c <HAL_RCC_OscConfig+0x550>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f003 0304 	and.w	r3, r3, #4
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	f000 8098 	beq.w	800bde8 <HAL_RCC_OscConfig+0x6ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	689b      	ldr	r3, [r3, #8]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d00c      	beq.n	800bcda <HAL_RCC_OscConfig+0x59e>
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	689b      	ldr	r3, [r3, #8]
 800bcc4:	2b01      	cmp	r3, #1
 800bcc6:	d008      	beq.n	800bcda <HAL_RCC_OscConfig+0x59e>
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	689b      	ldr	r3, [r3, #8]
 800bccc:	2b05      	cmp	r3, #5
 800bcce:	d004      	beq.n	800bcda <HAL_RCC_OscConfig+0x59e>
 800bcd0:	f240 21c2 	movw	r1, #706	@ 0x2c2
 800bcd4:	483f      	ldr	r0, [pc, #252]	@ (800bdd4 <HAL_RCC_OscConfig+0x698>)
 800bcd6:	f7f6 f80f 	bl	8001cf8 <assert_failed>

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800bcda:	4b3f      	ldr	r3, [pc, #252]	@ (800bdd8 <HAL_RCC_OscConfig+0x69c>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	4a3e      	ldr	r2, [pc, #248]	@ (800bdd8 <HAL_RCC_OscConfig+0x69c>)
 800bce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bce4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bce6:	f7f7 fa0f 	bl	8003108 <HAL_GetTick>
 800bcea:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bcec:	e008      	b.n	800bd00 <HAL_RCC_OscConfig+0x5c4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bcee:	f7f7 fa0b 	bl	8003108 <HAL_GetTick>
 800bcf2:	4602      	mov	r2, r0
 800bcf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcf6:	1ad3      	subs	r3, r2, r3
 800bcf8:	2b64      	cmp	r3, #100	@ 0x64
 800bcfa:	d901      	bls.n	800bd00 <HAL_RCC_OscConfig+0x5c4>
      {
        return HAL_TIMEOUT;
 800bcfc:	2303      	movs	r3, #3
 800bcfe:	e243      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bd00:	4b35      	ldr	r3, [pc, #212]	@ (800bdd8 <HAL_RCC_OscConfig+0x69c>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d0f0      	beq.n	800bcee <HAL_RCC_OscConfig+0x5b2>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	689b      	ldr	r3, [r3, #8]
 800bd10:	2b01      	cmp	r3, #1
 800bd12:	d106      	bne.n	800bd22 <HAL_RCC_OscConfig+0x5e6>
 800bd14:	4b2e      	ldr	r3, [pc, #184]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd18:	4a2d      	ldr	r2, [pc, #180]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd1a:	f043 0301 	orr.w	r3, r3, #1
 800bd1e:	6713      	str	r3, [r2, #112]	@ 0x70
 800bd20:	e02d      	b.n	800bd7e <HAL_RCC_OscConfig+0x642>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	689b      	ldr	r3, [r3, #8]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d10c      	bne.n	800bd44 <HAL_RCC_OscConfig+0x608>
 800bd2a:	4b29      	ldr	r3, [pc, #164]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd2e:	4a28      	ldr	r2, [pc, #160]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd30:	f023 0301 	bic.w	r3, r3, #1
 800bd34:	6713      	str	r3, [r2, #112]	@ 0x70
 800bd36:	4b26      	ldr	r3, [pc, #152]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd3a:	4a25      	ldr	r2, [pc, #148]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd3c:	f023 0304 	bic.w	r3, r3, #4
 800bd40:	6713      	str	r3, [r2, #112]	@ 0x70
 800bd42:	e01c      	b.n	800bd7e <HAL_RCC_OscConfig+0x642>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	689b      	ldr	r3, [r3, #8]
 800bd48:	2b05      	cmp	r3, #5
 800bd4a:	d10c      	bne.n	800bd66 <HAL_RCC_OscConfig+0x62a>
 800bd4c:	4b20      	ldr	r3, [pc, #128]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd50:	4a1f      	ldr	r2, [pc, #124]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd52:	f043 0304 	orr.w	r3, r3, #4
 800bd56:	6713      	str	r3, [r2, #112]	@ 0x70
 800bd58:	4b1d      	ldr	r3, [pc, #116]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd5c:	4a1c      	ldr	r2, [pc, #112]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd5e:	f043 0301 	orr.w	r3, r3, #1
 800bd62:	6713      	str	r3, [r2, #112]	@ 0x70
 800bd64:	e00b      	b.n	800bd7e <HAL_RCC_OscConfig+0x642>
 800bd66:	4b1a      	ldr	r3, [pc, #104]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd6a:	4a19      	ldr	r2, [pc, #100]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd6c:	f023 0301 	bic.w	r3, r3, #1
 800bd70:	6713      	str	r3, [r2, #112]	@ 0x70
 800bd72:	4b17      	ldr	r3, [pc, #92]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd76:	4a16      	ldr	r2, [pc, #88]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bd78:	f023 0304 	bic.w	r3, r3, #4
 800bd7c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	689b      	ldr	r3, [r3, #8]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d015      	beq.n	800bdb2 <HAL_RCC_OscConfig+0x676>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd86:	f7f7 f9bf 	bl	8003108 <HAL_GetTick>
 800bd8a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bd8c:	e00a      	b.n	800bda4 <HAL_RCC_OscConfig+0x668>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd8e:	f7f7 f9bb 	bl	8003108 <HAL_GetTick>
 800bd92:	4602      	mov	r2, r0
 800bd94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd96:	1ad3      	subs	r3, r2, r3
 800bd98:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd9c:	4293      	cmp	r3, r2
 800bd9e:	d901      	bls.n	800bda4 <HAL_RCC_OscConfig+0x668>
        {
          return HAL_TIMEOUT;
 800bda0:	2303      	movs	r3, #3
 800bda2:	e1f1      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bda4:	4b0a      	ldr	r3, [pc, #40]	@ (800bdd0 <HAL_RCC_OscConfig+0x694>)
 800bda6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bda8:	f003 0302 	and.w	r3, r3, #2
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d0ee      	beq.n	800bd8e <HAL_RCC_OscConfig+0x652>
 800bdb0:	e01a      	b.n	800bde8 <HAL_RCC_OscConfig+0x6ac>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bdb2:	f7f7 f9a9 	bl	8003108 <HAL_GetTick>
 800bdb6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bdb8:	e010      	b.n	800bddc <HAL_RCC_OscConfig+0x6a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bdba:	f7f7 f9a5 	bl	8003108 <HAL_GetTick>
 800bdbe:	4602      	mov	r2, r0
 800bdc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc2:	1ad3      	subs	r3, r2, r3
 800bdc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d907      	bls.n	800bddc <HAL_RCC_OscConfig+0x6a0>
        {
          return HAL_TIMEOUT;
 800bdcc:	2303      	movs	r3, #3
 800bdce:	e1db      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
 800bdd0:	58024400 	.word	0x58024400
 800bdd4:	0801743c 	.word	0x0801743c
 800bdd8:	58024800 	.word	0x58024800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bddc:	4b97      	ldr	r3, [pc, #604]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bdde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bde0:	f003 0302 	and.w	r3, r3, #2
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d1e8      	bne.n	800bdba <HAL_RCC_OscConfig+0x67e>
      }
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d00c      	beq.n	800be0a <HAL_RCC_OscConfig+0x6ce>
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdf4:	2b01      	cmp	r3, #1
 800bdf6:	d008      	beq.n	800be0a <HAL_RCC_OscConfig+0x6ce>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdfc:	2b02      	cmp	r3, #2
 800bdfe:	d004      	beq.n	800be0a <HAL_RCC_OscConfig+0x6ce>
 800be00:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 800be04:	488e      	ldr	r0, [pc, #568]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800be06:	f7f5 ff77 	bl	8001cf8 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be0e:	2b00      	cmp	r3, #0
 800be10:	f000 81b9 	beq.w	800c186 <HAL_RCC_OscConfig+0xa4a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800be14:	4b89      	ldr	r3, [pc, #548]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800be16:	691b      	ldr	r3, [r3, #16]
 800be18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800be1c:	2b18      	cmp	r3, #24
 800be1e:	f000 813f 	beq.w	800c0a0 <HAL_RCC_OscConfig+0x964>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be26:	2b02      	cmp	r3, #2
 800be28:	f040 8120 	bne.w	800c06c <HAL_RCC_OscConfig+0x930>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be30:	2b01      	cmp	r3, #1
 800be32:	d010      	beq.n	800be56 <HAL_RCC_OscConfig+0x71a>
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d00c      	beq.n	800be56 <HAL_RCC_OscConfig+0x71a>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be40:	2b03      	cmp	r3, #3
 800be42:	d008      	beq.n	800be56 <HAL_RCC_OscConfig+0x71a>
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be48:	2b02      	cmp	r3, #2
 800be4a:	d004      	beq.n	800be56 <HAL_RCC_OscConfig+0x71a>
 800be4c:	f240 21fd 	movw	r1, #765	@ 0x2fd
 800be50:	487b      	ldr	r0, [pc, #492]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800be52:	f7f5 ff51 	bl	8001cf8 <assert_failed>
        assert_param(IS_RCC_PLLRGE_VALUE(RCC_OscInitStruct->PLL.PLLRGE));
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d010      	beq.n	800be80 <HAL_RCC_OscConfig+0x744>
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be62:	2b04      	cmp	r3, #4
 800be64:	d00c      	beq.n	800be80 <HAL_RCC_OscConfig+0x744>
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be6a:	2b08      	cmp	r3, #8
 800be6c:	d008      	beq.n	800be80 <HAL_RCC_OscConfig+0x744>
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be72:	2b0c      	cmp	r3, #12
 800be74:	d004      	beq.n	800be80 <HAL_RCC_OscConfig+0x744>
 800be76:	f240 21fe 	movw	r1, #766	@ 0x2fe
 800be7a:	4871      	ldr	r0, [pc, #452]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800be7c:	f7f5 ff3c 	bl	8001cf8 <assert_failed>
        assert_param(IS_RCC_PLLVCO_VALUE(RCC_OscInitStruct->PLL.PLLVCOSEL));
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be84:	2b00      	cmp	r3, #0
 800be86:	d008      	beq.n	800be9a <HAL_RCC_OscConfig+0x75e>
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be8c:	2b02      	cmp	r3, #2
 800be8e:	d004      	beq.n	800be9a <HAL_RCC_OscConfig+0x75e>
 800be90:	f240 21ff 	movw	r1, #767	@ 0x2ff
 800be94:	486a      	ldr	r0, [pc, #424]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800be96:	f7f5 ff2f 	bl	8001cf8 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d003      	beq.n	800beaa <HAL_RCC_OscConfig+0x76e>
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bea6:	2b3f      	cmp	r3, #63	@ 0x3f
 800bea8:	d904      	bls.n	800beb4 <HAL_RCC_OscConfig+0x778>
 800beaa:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800beae:	4864      	ldr	r0, [pc, #400]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800beb0:	f7f5 ff22 	bl	8001cf8 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800beb8:	2b03      	cmp	r3, #3
 800beba:	d904      	bls.n	800bec6 <HAL_RCC_OscConfig+0x78a>
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bec0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bec4:	d904      	bls.n	800bed0 <HAL_RCC_OscConfig+0x794>
 800bec6:	f240 3101 	movw	r1, #769	@ 0x301
 800beca:	485d      	ldr	r0, [pc, #372]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800becc:	f7f5 ff14 	bl	8001cf8 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d003      	beq.n	800bee0 <HAL_RCC_OscConfig+0x7a4>
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bedc:	2b80      	cmp	r3, #128	@ 0x80
 800bede:	d904      	bls.n	800beea <HAL_RCC_OscConfig+0x7ae>
 800bee0:	f240 3102 	movw	r1, #770	@ 0x302
 800bee4:	4856      	ldr	r0, [pc, #344]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800bee6:	f7f5 ff07 	bl	8001cf8 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d003      	beq.n	800befa <HAL_RCC_OscConfig+0x7be>
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bef6:	2b80      	cmp	r3, #128	@ 0x80
 800bef8:	d904      	bls.n	800bf04 <HAL_RCC_OscConfig+0x7c8>
 800befa:	f240 3103 	movw	r1, #771	@ 0x303
 800befe:	4850      	ldr	r0, [pc, #320]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800bf00:	f7f5 fefa 	bl	8001cf8 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d003      	beq.n	800bf14 <HAL_RCC_OscConfig+0x7d8>
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf10:	2b80      	cmp	r3, #128	@ 0x80
 800bf12:	d904      	bls.n	800bf1e <HAL_RCC_OscConfig+0x7e2>
 800bf14:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800bf18:	4849      	ldr	r0, [pc, #292]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800bf1a:	f7f5 feed 	bl	8001cf8 <assert_failed>
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bf26:	d304      	bcc.n	800bf32 <HAL_RCC_OscConfig+0x7f6>
 800bf28:	f240 3105 	movw	r1, #773	@ 0x305
 800bf2c:	4844      	ldr	r0, [pc, #272]	@ (800c040 <HAL_RCC_OscConfig+0x904>)
 800bf2e:	f7f5 fee3 	bl	8001cf8 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bf32:	4b42      	ldr	r3, [pc, #264]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	4a41      	ldr	r2, [pc, #260]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bf38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bf3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf3e:	f7f7 f8e3 	bl	8003108 <HAL_GetTick>
 800bf42:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bf44:	e008      	b.n	800bf58 <HAL_RCC_OscConfig+0x81c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bf46:	f7f7 f8df 	bl	8003108 <HAL_GetTick>
 800bf4a:	4602      	mov	r2, r0
 800bf4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf4e:	1ad3      	subs	r3, r2, r3
 800bf50:	2b02      	cmp	r3, #2
 800bf52:	d901      	bls.n	800bf58 <HAL_RCC_OscConfig+0x81c>
          {
            return HAL_TIMEOUT;
 800bf54:	2303      	movs	r3, #3
 800bf56:	e117      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bf58:	4b38      	ldr	r3, [pc, #224]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d1f0      	bne.n	800bf46 <HAL_RCC_OscConfig+0x80a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bf64:	4b35      	ldr	r3, [pc, #212]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bf66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bf68:	4b36      	ldr	r3, [pc, #216]	@ (800c044 <HAL_RCC_OscConfig+0x908>)
 800bf6a:	4013      	ands	r3, r2
 800bf6c:	687a      	ldr	r2, [r7, #4]
 800bf6e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800bf70:	687a      	ldr	r2, [r7, #4]
 800bf72:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bf74:	0112      	lsls	r2, r2, #4
 800bf76:	430a      	orrs	r2, r1
 800bf78:	4930      	ldr	r1, [pc, #192]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	628b      	str	r3, [r1, #40]	@ 0x28
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf82:	3b01      	subs	r3, #1
 800bf84:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf8c:	3b01      	subs	r3, #1
 800bf8e:	025b      	lsls	r3, r3, #9
 800bf90:	b29b      	uxth	r3, r3
 800bf92:	431a      	orrs	r2, r3
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf98:	3b01      	subs	r3, #1
 800bf9a:	041b      	lsls	r3, r3, #16
 800bf9c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bfa0:	431a      	orrs	r2, r3
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfa6:	3b01      	subs	r3, #1
 800bfa8:	061b      	lsls	r3, r3, #24
 800bfaa:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bfae:	4923      	ldr	r1, [pc, #140]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bfb0:	4313      	orrs	r3, r2
 800bfb2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800bfb4:	4b21      	ldr	r3, [pc, #132]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bfb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfb8:	4a20      	ldr	r2, [pc, #128]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bfba:	f023 0301 	bic.w	r3, r3, #1
 800bfbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bfc0:	4b1e      	ldr	r3, [pc, #120]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bfc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bfc4:	4b20      	ldr	r3, [pc, #128]	@ (800c048 <HAL_RCC_OscConfig+0x90c>)
 800bfc6:	4013      	ands	r3, r2
 800bfc8:	687a      	ldr	r2, [r7, #4]
 800bfca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bfcc:	00d2      	lsls	r2, r2, #3
 800bfce:	491b      	ldr	r1, [pc, #108]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bfd0:	4313      	orrs	r3, r2
 800bfd2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800bfd4:	4b19      	ldr	r3, [pc, #100]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bfd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfd8:	f023 020c 	bic.w	r2, r3, #12
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bfe0:	4916      	ldr	r1, [pc, #88]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bfe2:	4313      	orrs	r3, r2
 800bfe4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800bfe6:	4b15      	ldr	r3, [pc, #84]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bfe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfea:	f023 0202 	bic.w	r2, r3, #2
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bff2:	4912      	ldr	r1, [pc, #72]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bff4:	4313      	orrs	r3, r2
 800bff6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800bff8:	4b10      	ldr	r3, [pc, #64]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bffc:	4a0f      	ldr	r2, [pc, #60]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800bffe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c002:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c004:	4b0d      	ldr	r3, [pc, #52]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800c006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c008:	4a0c      	ldr	r2, [pc, #48]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800c00a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c00e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800c010:	4b0a      	ldr	r3, [pc, #40]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800c012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c014:	4a09      	ldr	r2, [pc, #36]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800c016:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c01a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800c01c:	4b07      	ldr	r3, [pc, #28]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800c01e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c020:	4a06      	ldr	r2, [pc, #24]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800c022:	f043 0301 	orr.w	r3, r3, #1
 800c026:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c028:	4b04      	ldr	r3, [pc, #16]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	4a03      	ldr	r2, [pc, #12]	@ (800c03c <HAL_RCC_OscConfig+0x900>)
 800c02e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c032:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c034:	f7f7 f868 	bl	8003108 <HAL_GetTick>
 800c038:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c03a:	e010      	b.n	800c05e <HAL_RCC_OscConfig+0x922>
 800c03c:	58024400 	.word	0x58024400
 800c040:	0801743c 	.word	0x0801743c
 800c044:	fffffc0c 	.word	0xfffffc0c
 800c048:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c04c:	f7f7 f85c 	bl	8003108 <HAL_GetTick>
 800c050:	4602      	mov	r2, r0
 800c052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c054:	1ad3      	subs	r3, r2, r3
 800c056:	2b02      	cmp	r3, #2
 800c058:	d901      	bls.n	800c05e <HAL_RCC_OscConfig+0x922>
          {
            return HAL_TIMEOUT;
 800c05a:	2303      	movs	r3, #3
 800c05c:	e094      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c05e:	4b4c      	ldr	r3, [pc, #304]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c066:	2b00      	cmp	r3, #0
 800c068:	d0f0      	beq.n	800c04c <HAL_RCC_OscConfig+0x910>
 800c06a:	e08c      	b.n	800c186 <HAL_RCC_OscConfig+0xa4a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c06c:	4b48      	ldr	r3, [pc, #288]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	4a47      	ldr	r2, [pc, #284]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c072:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c076:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c078:	f7f7 f846 	bl	8003108 <HAL_GetTick>
 800c07c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c07e:	e008      	b.n	800c092 <HAL_RCC_OscConfig+0x956>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c080:	f7f7 f842 	bl	8003108 <HAL_GetTick>
 800c084:	4602      	mov	r2, r0
 800c086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c088:	1ad3      	subs	r3, r2, r3
 800c08a:	2b02      	cmp	r3, #2
 800c08c:	d901      	bls.n	800c092 <HAL_RCC_OscConfig+0x956>
          {
            return HAL_TIMEOUT;
 800c08e:	2303      	movs	r3, #3
 800c090:	e07a      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c092:	4b3f      	ldr	r3, [pc, #252]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d1f0      	bne.n	800c080 <HAL_RCC_OscConfig+0x944>
 800c09e:	e072      	b.n	800c186 <HAL_RCC_OscConfig+0xa4a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800c0a0:	4b3b      	ldr	r3, [pc, #236]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0a4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800c0a6:	4b3a      	ldr	r3, [pc, #232]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c0a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0aa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0b0:	2b01      	cmp	r3, #1
 800c0b2:	d031      	beq.n	800c118 <HAL_RCC_OscConfig+0x9dc>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	f003 0203 	and.w	r2, r3, #3
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	d12a      	bne.n	800c118 <HAL_RCC_OscConfig+0x9dc>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c0c2:	693b      	ldr	r3, [r7, #16]
 800c0c4:	091b      	lsrs	r3, r3, #4
 800c0c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d122      	bne.n	800c118 <HAL_RCC_OscConfig+0x9dc>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d11a      	bne.n	800c118 <HAL_RCC_OscConfig+0x9dc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	0a5b      	lsrs	r3, r3, #9
 800c0e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0ee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	d111      	bne.n	800c118 <HAL_RCC_OscConfig+0x9dc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	0c1b      	lsrs	r3, r3, #16
 800c0f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c100:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c102:	429a      	cmp	r2, r3
 800c104:	d108      	bne.n	800c118 <HAL_RCC_OscConfig+0x9dc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	0e1b      	lsrs	r3, r3, #24
 800c10a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c112:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c114:	429a      	cmp	r2, r3
 800c116:	d001      	beq.n	800c11c <HAL_RCC_OscConfig+0x9e0>
      {
        return HAL_ERROR;
 800c118:	2301      	movs	r3, #1
 800c11a:	e035      	b.n	800c188 <HAL_RCC_OscConfig+0xa4c>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800c11c:	4b1c      	ldr	r3, [pc, #112]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c11e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c120:	08db      	lsrs	r3, r3, #3
 800c122:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c126:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c12c:	693a      	ldr	r2, [r7, #16]
 800c12e:	429a      	cmp	r2, r3
 800c130:	d029      	beq.n	800c186 <HAL_RCC_OscConfig+0xa4a>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c136:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c13a:	d304      	bcc.n	800c146 <HAL_RCC_OscConfig+0xa0a>
 800c13c:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 800c140:	4814      	ldr	r0, [pc, #80]	@ (800c194 <HAL_RCC_OscConfig+0xa58>)
 800c142:	f7f5 fdd9 	bl	8001cf8 <assert_failed>
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800c146:	4b12      	ldr	r3, [pc, #72]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c14a:	4a11      	ldr	r2, [pc, #68]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c14c:	f023 0301 	bic.w	r3, r3, #1
 800c150:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c152:	f7f6 ffd9 	bl	8003108 <HAL_GetTick>
 800c156:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800c158:	bf00      	nop
 800c15a:	f7f6 ffd5 	bl	8003108 <HAL_GetTick>
 800c15e:	4602      	mov	r2, r0
 800c160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c162:	4293      	cmp	r3, r2
 800c164:	d0f9      	beq.n	800c15a <HAL_RCC_OscConfig+0xa1e>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800c166:	4b0a      	ldr	r3, [pc, #40]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c168:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c16a:	4b0b      	ldr	r3, [pc, #44]	@ (800c198 <HAL_RCC_OscConfig+0xa5c>)
 800c16c:	4013      	ands	r3, r2
 800c16e:	687a      	ldr	r2, [r7, #4]
 800c170:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c172:	00d2      	lsls	r2, r2, #3
 800c174:	4906      	ldr	r1, [pc, #24]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c176:	4313      	orrs	r3, r2
 800c178:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800c17a:	4b05      	ldr	r3, [pc, #20]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c17e:	4a04      	ldr	r2, [pc, #16]	@ (800c190 <HAL_RCC_OscConfig+0xa54>)
 800c180:	f043 0301 	orr.w	r3, r3, #1
 800c184:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800c186:	2300      	movs	r3, #0
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3730      	adds	r7, #48	@ 0x30
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}
 800c190:	58024400 	.word	0x58024400
 800c194:	0801743c 	.word	0x0801743c
 800c198:	ffff0007 	.word	0xffff0007

0800c19c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b086      	sub	sp, #24
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
 800c1a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d101      	bne.n	800c1b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c1ac:	2301      	movs	r3, #1
 800c1ae:	e354      	b.n	800c85a <HAL_RCC_ClockConfig+0x6be>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d003      	beq.n	800c1c0 <HAL_RCC_ClockConfig+0x24>
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	2b3f      	cmp	r3, #63	@ 0x3f
 800c1be:	d904      	bls.n	800c1ca <HAL_RCC_ClockConfig+0x2e>
 800c1c0:	f240 31a7 	movw	r1, #935	@ 0x3a7
 800c1c4:	4827      	ldr	r0, [pc, #156]	@ (800c264 <HAL_RCC_ClockConfig+0xc8>)
 800c1c6:	f7f5 fd97 	bl	8001cf8 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d031      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	2b01      	cmp	r3, #1
 800c1d4:	d02e      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	2b02      	cmp	r3, #2
 800c1da:	d02b      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	2b03      	cmp	r3, #3
 800c1e0:	d028      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	2b04      	cmp	r3, #4
 800c1e6:	d025      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c1e8:	683b      	ldr	r3, [r7, #0]
 800c1ea:	2b05      	cmp	r3, #5
 800c1ec:	d022      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	2b06      	cmp	r3, #6
 800c1f2:	d01f      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	2b07      	cmp	r3, #7
 800c1f8:	d01c      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	2b08      	cmp	r3, #8
 800c1fe:	d019      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	2b09      	cmp	r3, #9
 800c204:	d016      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	2b0a      	cmp	r3, #10
 800c20a:	d013      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	2b0b      	cmp	r3, #11
 800c210:	d010      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	2b0c      	cmp	r3, #12
 800c216:	d00d      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	2b0d      	cmp	r3, #13
 800c21c:	d00a      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	2b0e      	cmp	r3, #14
 800c222:	d007      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	2b0f      	cmp	r3, #15
 800c228:	d004      	beq.n	800c234 <HAL_RCC_ClockConfig+0x98>
 800c22a:	f44f 716a 	mov.w	r1, #936	@ 0x3a8
 800c22e:	480d      	ldr	r0, [pc, #52]	@ (800c264 <HAL_RCC_ClockConfig+0xc8>)
 800c230:	f7f5 fd62 	bl	8001cf8 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c234:	4b0c      	ldr	r3, [pc, #48]	@ (800c268 <HAL_RCC_ClockConfig+0xcc>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	f003 030f 	and.w	r3, r3, #15
 800c23c:	683a      	ldr	r2, [r7, #0]
 800c23e:	429a      	cmp	r2, r3
 800c240:	d914      	bls.n	800c26c <HAL_RCC_ClockConfig+0xd0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c242:	4b09      	ldr	r3, [pc, #36]	@ (800c268 <HAL_RCC_ClockConfig+0xcc>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f023 020f 	bic.w	r2, r3, #15
 800c24a:	4907      	ldr	r1, [pc, #28]	@ (800c268 <HAL_RCC_ClockConfig+0xcc>)
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	4313      	orrs	r3, r2
 800c250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c252:	4b05      	ldr	r3, [pc, #20]	@ (800c268 <HAL_RCC_ClockConfig+0xcc>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f003 030f 	and.w	r3, r3, #15
 800c25a:	683a      	ldr	r2, [r7, #0]
 800c25c:	429a      	cmp	r2, r3
 800c25e:	d005      	beq.n	800c26c <HAL_RCC_ClockConfig+0xd0>
    {
      return HAL_ERROR;
 800c260:	2301      	movs	r3, #1
 800c262:	e2fa      	b.n	800c85a <HAL_RCC_ClockConfig+0x6be>
 800c264:	0801743c 	.word	0x0801743c
 800c268:	52002000 	.word	0x52002000

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f003 0304 	and.w	r3, r3, #4
 800c274:	2b00      	cmp	r3, #0
 800c276:	d029      	beq.n	800c2cc <HAL_RCC_ClockConfig+0x130>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	691a      	ldr	r2, [r3, #16]
 800c27c:	4b7e      	ldr	r3, [pc, #504]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c27e:	699b      	ldr	r3, [r3, #24]
 800c280:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c284:	429a      	cmp	r2, r3
 800c286:	d921      	bls.n	800c2cc <HAL_RCC_ClockConfig+0x130>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	691b      	ldr	r3, [r3, #16]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d014      	beq.n	800c2ba <HAL_RCC_ClockConfig+0x11e>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	691b      	ldr	r3, [r3, #16]
 800c294:	2b40      	cmp	r3, #64	@ 0x40
 800c296:	d010      	beq.n	800c2ba <HAL_RCC_ClockConfig+0x11e>
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	691b      	ldr	r3, [r3, #16]
 800c29c:	2b50      	cmp	r3, #80	@ 0x50
 800c29e:	d00c      	beq.n	800c2ba <HAL_RCC_ClockConfig+0x11e>
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	691b      	ldr	r3, [r3, #16]
 800c2a4:	2b60      	cmp	r3, #96	@ 0x60
 800c2a6:	d008      	beq.n	800c2ba <HAL_RCC_ClockConfig+0x11e>
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	691b      	ldr	r3, [r3, #16]
 800c2ac:	2b70      	cmp	r3, #112	@ 0x70
 800c2ae:	d004      	beq.n	800c2ba <HAL_RCC_ClockConfig+0x11e>
 800c2b0:	f44f 7171 	mov.w	r1, #964	@ 0x3c4
 800c2b4:	4871      	ldr	r0, [pc, #452]	@ (800c47c <HAL_RCC_ClockConfig+0x2e0>)
 800c2b6:	f7f5 fd1f 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c2ba:	4b6f      	ldr	r3, [pc, #444]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c2bc:	699b      	ldr	r3, [r3, #24]
 800c2be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	691b      	ldr	r3, [r3, #16]
 800c2c6:	496c      	ldr	r1, [pc, #432]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f003 0308 	and.w	r3, r3, #8
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d029      	beq.n	800c32c <HAL_RCC_ClockConfig+0x190>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	695a      	ldr	r2, [r3, #20]
 800c2dc:	4b66      	ldr	r3, [pc, #408]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c2de:	69db      	ldr	r3, [r3, #28]
 800c2e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c2e4:	429a      	cmp	r2, r3
 800c2e6:	d921      	bls.n	800c32c <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	695b      	ldr	r3, [r3, #20]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d014      	beq.n	800c31a <HAL_RCC_ClockConfig+0x17e>
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	695b      	ldr	r3, [r3, #20]
 800c2f4:	2b40      	cmp	r3, #64	@ 0x40
 800c2f6:	d010      	beq.n	800c31a <HAL_RCC_ClockConfig+0x17e>
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	695b      	ldr	r3, [r3, #20]
 800c2fc:	2b50      	cmp	r3, #80	@ 0x50
 800c2fe:	d00c      	beq.n	800c31a <HAL_RCC_ClockConfig+0x17e>
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	695b      	ldr	r3, [r3, #20]
 800c304:	2b60      	cmp	r3, #96	@ 0x60
 800c306:	d008      	beq.n	800c31a <HAL_RCC_ClockConfig+0x17e>
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	695b      	ldr	r3, [r3, #20]
 800c30c:	2b70      	cmp	r3, #112	@ 0x70
 800c30e:	d004      	beq.n	800c31a <HAL_RCC_ClockConfig+0x17e>
 800c310:	f240 31d6 	movw	r1, #982	@ 0x3d6
 800c314:	4859      	ldr	r0, [pc, #356]	@ (800c47c <HAL_RCC_ClockConfig+0x2e0>)
 800c316:	f7f5 fcef 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c31a:	4b57      	ldr	r3, [pc, #348]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c31c:	69db      	ldr	r3, [r3, #28]
 800c31e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	695b      	ldr	r3, [r3, #20]
 800c326:	4954      	ldr	r1, [pc, #336]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c328:	4313      	orrs	r3, r2
 800c32a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	f003 0310 	and.w	r3, r3, #16
 800c334:	2b00      	cmp	r3, #0
 800c336:	d02d      	beq.n	800c394 <HAL_RCC_ClockConfig+0x1f8>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	699a      	ldr	r2, [r3, #24]
 800c33c:	4b4e      	ldr	r3, [pc, #312]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c33e:	69db      	ldr	r3, [r3, #28]
 800c340:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c344:	429a      	cmp	r2, r3
 800c346:	d925      	bls.n	800c394 <HAL_RCC_ClockConfig+0x1f8>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	699b      	ldr	r3, [r3, #24]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d018      	beq.n	800c382 <HAL_RCC_ClockConfig+0x1e6>
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	699b      	ldr	r3, [r3, #24]
 800c354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c358:	d013      	beq.n	800c382 <HAL_RCC_ClockConfig+0x1e6>
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	699b      	ldr	r3, [r3, #24]
 800c35e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800c362:	d00e      	beq.n	800c382 <HAL_RCC_ClockConfig+0x1e6>
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	699b      	ldr	r3, [r3, #24]
 800c368:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c36c:	d009      	beq.n	800c382 <HAL_RCC_ClockConfig+0x1e6>
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	699b      	ldr	r3, [r3, #24]
 800c372:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c376:	d004      	beq.n	800c382 <HAL_RCC_ClockConfig+0x1e6>
 800c378:	f240 31e7 	movw	r1, #999	@ 0x3e7
 800c37c:	483f      	ldr	r0, [pc, #252]	@ (800c47c <HAL_RCC_ClockConfig+0x2e0>)
 800c37e:	f7f5 fcbb 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c382:	4b3d      	ldr	r3, [pc, #244]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c384:	69db      	ldr	r3, [r3, #28]
 800c386:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	699b      	ldr	r3, [r3, #24]
 800c38e:	493a      	ldr	r1, [pc, #232]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c390:	4313      	orrs	r3, r2
 800c392:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	f003 0320 	and.w	r3, r3, #32
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d029      	beq.n	800c3f4 <HAL_RCC_ClockConfig+0x258>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	69da      	ldr	r2, [r3, #28]
 800c3a4:	4b34      	ldr	r3, [pc, #208]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c3a6:	6a1b      	ldr	r3, [r3, #32]
 800c3a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c3ac:	429a      	cmp	r2, r3
 800c3ae:	d921      	bls.n	800c3f4 <HAL_RCC_ClockConfig+0x258>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	69db      	ldr	r3, [r3, #28]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d014      	beq.n	800c3e2 <HAL_RCC_ClockConfig+0x246>
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	69db      	ldr	r3, [r3, #28]
 800c3bc:	2b40      	cmp	r3, #64	@ 0x40
 800c3be:	d010      	beq.n	800c3e2 <HAL_RCC_ClockConfig+0x246>
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	69db      	ldr	r3, [r3, #28]
 800c3c4:	2b50      	cmp	r3, #80	@ 0x50
 800c3c6:	d00c      	beq.n	800c3e2 <HAL_RCC_ClockConfig+0x246>
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	69db      	ldr	r3, [r3, #28]
 800c3cc:	2b60      	cmp	r3, #96	@ 0x60
 800c3ce:	d008      	beq.n	800c3e2 <HAL_RCC_ClockConfig+0x246>
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	69db      	ldr	r3, [r3, #28]
 800c3d4:	2b70      	cmp	r3, #112	@ 0x70
 800c3d6:	d004      	beq.n	800c3e2 <HAL_RCC_ClockConfig+0x246>
 800c3d8:	f240 31f9 	movw	r1, #1017	@ 0x3f9
 800c3dc:	4827      	ldr	r0, [pc, #156]	@ (800c47c <HAL_RCC_ClockConfig+0x2e0>)
 800c3de:	f7f5 fc8b 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c3e2:	4b25      	ldr	r3, [pc, #148]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c3e4:	6a1b      	ldr	r3, [r3, #32]
 800c3e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	69db      	ldr	r3, [r3, #28]
 800c3ee:	4922      	ldr	r1, [pc, #136]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f003 0302 	and.w	r3, r3, #2
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d03f      	beq.n	800c480 <HAL_RCC_ClockConfig+0x2e4>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	68da      	ldr	r2, [r3, #12]
 800c404:	4b1c      	ldr	r3, [pc, #112]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c406:	699b      	ldr	r3, [r3, #24]
 800c408:	f003 030f 	and.w	r3, r3, #15
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d937      	bls.n	800c480 <HAL_RCC_ClockConfig+0x2e4>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	68db      	ldr	r3, [r3, #12]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d024      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2c6>
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	68db      	ldr	r3, [r3, #12]
 800c41c:	2b08      	cmp	r3, #8
 800c41e:	d020      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2c6>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	68db      	ldr	r3, [r3, #12]
 800c424:	2b09      	cmp	r3, #9
 800c426:	d01c      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2c6>
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	68db      	ldr	r3, [r3, #12]
 800c42c:	2b0a      	cmp	r3, #10
 800c42e:	d018      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2c6>
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	2b0b      	cmp	r3, #11
 800c436:	d014      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2c6>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	68db      	ldr	r3, [r3, #12]
 800c43c:	2b0c      	cmp	r3, #12
 800c43e:	d010      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2c6>
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	68db      	ldr	r3, [r3, #12]
 800c444:	2b0d      	cmp	r3, #13
 800c446:	d00c      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2c6>
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	68db      	ldr	r3, [r3, #12]
 800c44c:	2b0e      	cmp	r3, #14
 800c44e:	d008      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2c6>
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	68db      	ldr	r3, [r3, #12]
 800c454:	2b0f      	cmp	r3, #15
 800c456:	d004      	beq.n	800c462 <HAL_RCC_ClockConfig+0x2c6>
 800c458:	f240 410c 	movw	r1, #1036	@ 0x40c
 800c45c:	4807      	ldr	r0, [pc, #28]	@ (800c47c <HAL_RCC_ClockConfig+0x2e0>)
 800c45e:	f7f5 fc4b 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c462:	4b05      	ldr	r3, [pc, #20]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c464:	699b      	ldr	r3, [r3, #24]
 800c466:	f023 020f 	bic.w	r2, r3, #15
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	68db      	ldr	r3, [r3, #12]
 800c46e:	4902      	ldr	r1, [pc, #8]	@ (800c478 <HAL_RCC_ClockConfig+0x2dc>)
 800c470:	4313      	orrs	r3, r2
 800c472:	618b      	str	r3, [r1, #24]
 800c474:	e004      	b.n	800c480 <HAL_RCC_ClockConfig+0x2e4>
 800c476:	bf00      	nop
 800c478:	58024400 	.word	0x58024400
 800c47c:	0801743c 	.word	0x0801743c
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f003 0301 	and.w	r3, r3, #1
 800c488:	2b00      	cmp	r3, #0
 800c48a:	f000 809c 	beq.w	800c5c6 <HAL_RCC_ClockConfig+0x42a>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	689b      	ldr	r3, [r3, #8]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d02c      	beq.n	800c4f0 <HAL_RCC_ClockConfig+0x354>
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	689b      	ldr	r3, [r3, #8]
 800c49a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c49e:	d027      	beq.n	800c4f0 <HAL_RCC_ClockConfig+0x354>
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	689b      	ldr	r3, [r3, #8]
 800c4a4:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800c4a8:	d022      	beq.n	800c4f0 <HAL_RCC_ClockConfig+0x354>
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	689b      	ldr	r3, [r3, #8]
 800c4ae:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800c4b2:	d01d      	beq.n	800c4f0 <HAL_RCC_ClockConfig+0x354>
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	689b      	ldr	r3, [r3, #8]
 800c4b8:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800c4bc:	d018      	beq.n	800c4f0 <HAL_RCC_ClockConfig+0x354>
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	689b      	ldr	r3, [r3, #8]
 800c4c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c4c6:	d013      	beq.n	800c4f0 <HAL_RCC_ClockConfig+0x354>
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	689b      	ldr	r3, [r3, #8]
 800c4cc:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800c4d0:	d00e      	beq.n	800c4f0 <HAL_RCC_ClockConfig+0x354>
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	689b      	ldr	r3, [r3, #8]
 800c4d6:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800c4da:	d009      	beq.n	800c4f0 <HAL_RCC_ClockConfig+0x354>
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	689b      	ldr	r3, [r3, #8]
 800c4e0:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c4e4:	d004      	beq.n	800c4f0 <HAL_RCC_ClockConfig+0x354>
 800c4e6:	f240 411c 	movw	r1, #1052	@ 0x41c
 800c4ea:	4863      	ldr	r0, [pc, #396]	@ (800c678 <HAL_RCC_ClockConfig+0x4dc>)
 800c4ec:	f7f5 fc04 	bl	8001cf8 <assert_failed>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	685b      	ldr	r3, [r3, #4]
 800c4f4:	2b01      	cmp	r3, #1
 800c4f6:	d010      	beq.n	800c51a <HAL_RCC_ClockConfig+0x37e>
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	685b      	ldr	r3, [r3, #4]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d00c      	beq.n	800c51a <HAL_RCC_ClockConfig+0x37e>
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	2b02      	cmp	r3, #2
 800c506:	d008      	beq.n	800c51a <HAL_RCC_ClockConfig+0x37e>
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	685b      	ldr	r3, [r3, #4]
 800c50c:	2b03      	cmp	r3, #3
 800c50e:	d004      	beq.n	800c51a <HAL_RCC_ClockConfig+0x37e>
 800c510:	f240 411d 	movw	r1, #1053	@ 0x41d
 800c514:	4858      	ldr	r0, [pc, #352]	@ (800c678 <HAL_RCC_ClockConfig+0x4dc>)
 800c516:	f7f5 fbef 	bl	8001cf8 <assert_failed>
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800c51a:	4b58      	ldr	r3, [pc, #352]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c51c:	699b      	ldr	r3, [r3, #24]
 800c51e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	689b      	ldr	r3, [r3, #8]
 800c526:	4955      	ldr	r1, [pc, #340]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c528:	4313      	orrs	r3, r2
 800c52a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	2b02      	cmp	r3, #2
 800c532:	d107      	bne.n	800c544 <HAL_RCC_ClockConfig+0x3a8>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c534:	4b51      	ldr	r3, [pc, #324]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d121      	bne.n	800c584 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800c540:	2301      	movs	r3, #1
 800c542:	e18a      	b.n	800c85a <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	685b      	ldr	r3, [r3, #4]
 800c548:	2b03      	cmp	r3, #3
 800c54a:	d107      	bne.n	800c55c <HAL_RCC_ClockConfig+0x3c0>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c54c:	4b4b      	ldr	r3, [pc, #300]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c554:	2b00      	cmp	r3, #0
 800c556:	d115      	bne.n	800c584 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800c558:	2301      	movs	r3, #1
 800c55a:	e17e      	b.n	800c85a <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	685b      	ldr	r3, [r3, #4]
 800c560:	2b01      	cmp	r3, #1
 800c562:	d107      	bne.n	800c574 <HAL_RCC_ClockConfig+0x3d8>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c564:	4b45      	ldr	r3, [pc, #276]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d109      	bne.n	800c584 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800c570:	2301      	movs	r3, #1
 800c572:	e172      	b.n	800c85a <HAL_RCC_ClockConfig+0x6be>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c574:	4b41      	ldr	r3, [pc, #260]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	f003 0304 	and.w	r3, r3, #4
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d101      	bne.n	800c584 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800c580:	2301      	movs	r3, #1
 800c582:	e16a      	b.n	800c85a <HAL_RCC_ClockConfig+0x6be>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c584:	4b3d      	ldr	r3, [pc, #244]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c586:	691b      	ldr	r3, [r3, #16]
 800c588:	f023 0207 	bic.w	r2, r3, #7
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	685b      	ldr	r3, [r3, #4]
 800c590:	493a      	ldr	r1, [pc, #232]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c592:	4313      	orrs	r3, r2
 800c594:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c596:	f7f6 fdb7 	bl	8003108 <HAL_GetTick>
 800c59a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c59c:	e00a      	b.n	800c5b4 <HAL_RCC_ClockConfig+0x418>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c59e:	f7f6 fdb3 	bl	8003108 <HAL_GetTick>
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	697b      	ldr	r3, [r7, #20]
 800c5a6:	1ad3      	subs	r3, r2, r3
 800c5a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c5ac:	4293      	cmp	r3, r2
 800c5ae:	d901      	bls.n	800c5b4 <HAL_RCC_ClockConfig+0x418>
      {
        return HAL_TIMEOUT;
 800c5b0:	2303      	movs	r3, #3
 800c5b2:	e152      	b.n	800c85a <HAL_RCC_ClockConfig+0x6be>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c5b4:	4b31      	ldr	r3, [pc, #196]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c5b6:	691b      	ldr	r3, [r3, #16]
 800c5b8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	685b      	ldr	r3, [r3, #4]
 800c5c0:	00db      	lsls	r3, r3, #3
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d1eb      	bne.n	800c59e <HAL_RCC_ClockConfig+0x402>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	f003 0302 	and.w	r3, r3, #2
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d039      	beq.n	800c646 <HAL_RCC_ClockConfig+0x4aa>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	68da      	ldr	r2, [r3, #12]
 800c5d6:	4b29      	ldr	r3, [pc, #164]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c5d8:	699b      	ldr	r3, [r3, #24]
 800c5da:	f003 030f 	and.w	r3, r3, #15
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d231      	bcs.n	800c646 <HAL_RCC_ClockConfig+0x4aa>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	68db      	ldr	r3, [r3, #12]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d024      	beq.n	800c634 <HAL_RCC_ClockConfig+0x498>
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	68db      	ldr	r3, [r3, #12]
 800c5ee:	2b08      	cmp	r3, #8
 800c5f0:	d020      	beq.n	800c634 <HAL_RCC_ClockConfig+0x498>
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	68db      	ldr	r3, [r3, #12]
 800c5f6:	2b09      	cmp	r3, #9
 800c5f8:	d01c      	beq.n	800c634 <HAL_RCC_ClockConfig+0x498>
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	68db      	ldr	r3, [r3, #12]
 800c5fe:	2b0a      	cmp	r3, #10
 800c600:	d018      	beq.n	800c634 <HAL_RCC_ClockConfig+0x498>
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	68db      	ldr	r3, [r3, #12]
 800c606:	2b0b      	cmp	r3, #11
 800c608:	d014      	beq.n	800c634 <HAL_RCC_ClockConfig+0x498>
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	68db      	ldr	r3, [r3, #12]
 800c60e:	2b0c      	cmp	r3, #12
 800c610:	d010      	beq.n	800c634 <HAL_RCC_ClockConfig+0x498>
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	68db      	ldr	r3, [r3, #12]
 800c616:	2b0d      	cmp	r3, #13
 800c618:	d00c      	beq.n	800c634 <HAL_RCC_ClockConfig+0x498>
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	68db      	ldr	r3, [r3, #12]
 800c61e:	2b0e      	cmp	r3, #14
 800c620:	d008      	beq.n	800c634 <HAL_RCC_ClockConfig+0x498>
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	68db      	ldr	r3, [r3, #12]
 800c626:	2b0f      	cmp	r3, #15
 800c628:	d004      	beq.n	800c634 <HAL_RCC_ClockConfig+0x498>
 800c62a:	f240 415e 	movw	r1, #1118	@ 0x45e
 800c62e:	4812      	ldr	r0, [pc, #72]	@ (800c678 <HAL_RCC_ClockConfig+0x4dc>)
 800c630:	f7f5 fb62 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c634:	4b11      	ldr	r3, [pc, #68]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c636:	699b      	ldr	r3, [r3, #24]
 800c638:	f023 020f 	bic.w	r2, r3, #15
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	68db      	ldr	r3, [r3, #12]
 800c640:	490e      	ldr	r1, [pc, #56]	@ (800c67c <HAL_RCC_ClockConfig+0x4e0>)
 800c642:	4313      	orrs	r3, r2
 800c644:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c646:	4b0e      	ldr	r3, [pc, #56]	@ (800c680 <HAL_RCC_ClockConfig+0x4e4>)
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	f003 030f 	and.w	r3, r3, #15
 800c64e:	683a      	ldr	r2, [r7, #0]
 800c650:	429a      	cmp	r2, r3
 800c652:	d217      	bcs.n	800c684 <HAL_RCC_ClockConfig+0x4e8>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c654:	4b0a      	ldr	r3, [pc, #40]	@ (800c680 <HAL_RCC_ClockConfig+0x4e4>)
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	f023 020f 	bic.w	r2, r3, #15
 800c65c:	4908      	ldr	r1, [pc, #32]	@ (800c680 <HAL_RCC_ClockConfig+0x4e4>)
 800c65e:	683b      	ldr	r3, [r7, #0]
 800c660:	4313      	orrs	r3, r2
 800c662:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c664:	4b06      	ldr	r3, [pc, #24]	@ (800c680 <HAL_RCC_ClockConfig+0x4e4>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	f003 030f 	and.w	r3, r3, #15
 800c66c:	683a      	ldr	r2, [r7, #0]
 800c66e:	429a      	cmp	r2, r3
 800c670:	d008      	beq.n	800c684 <HAL_RCC_ClockConfig+0x4e8>
    {
      return HAL_ERROR;
 800c672:	2301      	movs	r3, #1
 800c674:	e0f1      	b.n	800c85a <HAL_RCC_ClockConfig+0x6be>
 800c676:	bf00      	nop
 800c678:	0801743c 	.word	0x0801743c
 800c67c:	58024400 	.word	0x58024400
 800c680:	52002000 	.word	0x52002000
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f003 0304 	and.w	r3, r3, #4
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d029      	beq.n	800c6e4 <HAL_RCC_ClockConfig+0x548>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	691a      	ldr	r2, [r3, #16]
 800c694:	4b73      	ldr	r3, [pc, #460]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c696:	699b      	ldr	r3, [r3, #24]
 800c698:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c69c:	429a      	cmp	r2, r3
 800c69e:	d221      	bcs.n	800c6e4 <HAL_RCC_ClockConfig+0x548>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	691b      	ldr	r3, [r3, #16]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d014      	beq.n	800c6d2 <HAL_RCC_ClockConfig+0x536>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	691b      	ldr	r3, [r3, #16]
 800c6ac:	2b40      	cmp	r3, #64	@ 0x40
 800c6ae:	d010      	beq.n	800c6d2 <HAL_RCC_ClockConfig+0x536>
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	691b      	ldr	r3, [r3, #16]
 800c6b4:	2b50      	cmp	r3, #80	@ 0x50
 800c6b6:	d00c      	beq.n	800c6d2 <HAL_RCC_ClockConfig+0x536>
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	691b      	ldr	r3, [r3, #16]
 800c6bc:	2b60      	cmp	r3, #96	@ 0x60
 800c6be:	d008      	beq.n	800c6d2 <HAL_RCC_ClockConfig+0x536>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	691b      	ldr	r3, [r3, #16]
 800c6c4:	2b70      	cmp	r3, #112	@ 0x70
 800c6c6:	d004      	beq.n	800c6d2 <HAL_RCC_ClockConfig+0x536>
 800c6c8:	f240 417f 	movw	r1, #1151	@ 0x47f
 800c6cc:	4866      	ldr	r0, [pc, #408]	@ (800c868 <HAL_RCC_ClockConfig+0x6cc>)
 800c6ce:	f7f5 fb13 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c6d2:	4b64      	ldr	r3, [pc, #400]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c6d4:	699b      	ldr	r3, [r3, #24]
 800c6d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	691b      	ldr	r3, [r3, #16]
 800c6de:	4961      	ldr	r1, [pc, #388]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c6e0:	4313      	orrs	r3, r2
 800c6e2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f003 0308 	and.w	r3, r3, #8
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d029      	beq.n	800c744 <HAL_RCC_ClockConfig+0x5a8>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	695a      	ldr	r2, [r3, #20]
 800c6f4:	4b5b      	ldr	r3, [pc, #364]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c6f6:	69db      	ldr	r3, [r3, #28]
 800c6f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c6fc:	429a      	cmp	r2, r3
 800c6fe:	d221      	bcs.n	800c744 <HAL_RCC_ClockConfig+0x5a8>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	695b      	ldr	r3, [r3, #20]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d014      	beq.n	800c732 <HAL_RCC_ClockConfig+0x596>
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	695b      	ldr	r3, [r3, #20]
 800c70c:	2b40      	cmp	r3, #64	@ 0x40
 800c70e:	d010      	beq.n	800c732 <HAL_RCC_ClockConfig+0x596>
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	695b      	ldr	r3, [r3, #20]
 800c714:	2b50      	cmp	r3, #80	@ 0x50
 800c716:	d00c      	beq.n	800c732 <HAL_RCC_ClockConfig+0x596>
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	695b      	ldr	r3, [r3, #20]
 800c71c:	2b60      	cmp	r3, #96	@ 0x60
 800c71e:	d008      	beq.n	800c732 <HAL_RCC_ClockConfig+0x596>
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	695b      	ldr	r3, [r3, #20]
 800c724:	2b70      	cmp	r3, #112	@ 0x70
 800c726:	d004      	beq.n	800c732 <HAL_RCC_ClockConfig+0x596>
 800c728:	f240 4191 	movw	r1, #1169	@ 0x491
 800c72c:	484e      	ldr	r0, [pc, #312]	@ (800c868 <HAL_RCC_ClockConfig+0x6cc>)
 800c72e:	f7f5 fae3 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c732:	4b4c      	ldr	r3, [pc, #304]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c734:	69db      	ldr	r3, [r3, #28]
 800c736:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	695b      	ldr	r3, [r3, #20]
 800c73e:	4949      	ldr	r1, [pc, #292]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c740:	4313      	orrs	r3, r2
 800c742:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f003 0310 	and.w	r3, r3, #16
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d02d      	beq.n	800c7ac <HAL_RCC_ClockConfig+0x610>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	699a      	ldr	r2, [r3, #24]
 800c754:	4b43      	ldr	r3, [pc, #268]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c756:	69db      	ldr	r3, [r3, #28]
 800c758:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c75c:	429a      	cmp	r2, r3
 800c75e:	d225      	bcs.n	800c7ac <HAL_RCC_ClockConfig+0x610>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	699b      	ldr	r3, [r3, #24]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d018      	beq.n	800c79a <HAL_RCC_ClockConfig+0x5fe>
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	699b      	ldr	r3, [r3, #24]
 800c76c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c770:	d013      	beq.n	800c79a <HAL_RCC_ClockConfig+0x5fe>
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	699b      	ldr	r3, [r3, #24]
 800c776:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800c77a:	d00e      	beq.n	800c79a <HAL_RCC_ClockConfig+0x5fe>
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	699b      	ldr	r3, [r3, #24]
 800c780:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c784:	d009      	beq.n	800c79a <HAL_RCC_ClockConfig+0x5fe>
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	699b      	ldr	r3, [r3, #24]
 800c78a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c78e:	d004      	beq.n	800c79a <HAL_RCC_ClockConfig+0x5fe>
 800c790:	f240 41a3 	movw	r1, #1187	@ 0x4a3
 800c794:	4834      	ldr	r0, [pc, #208]	@ (800c868 <HAL_RCC_ClockConfig+0x6cc>)
 800c796:	f7f5 faaf 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c79a:	4b32      	ldr	r3, [pc, #200]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c79c:	69db      	ldr	r3, [r3, #28]
 800c79e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	699b      	ldr	r3, [r3, #24]
 800c7a6:	492f      	ldr	r1, [pc, #188]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c7a8:	4313      	orrs	r3, r2
 800c7aa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f003 0320 	and.w	r3, r3, #32
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d029      	beq.n	800c80c <HAL_RCC_ClockConfig+0x670>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	69da      	ldr	r2, [r3, #28]
 800c7bc:	4b29      	ldr	r3, [pc, #164]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c7be:	6a1b      	ldr	r3, [r3, #32]
 800c7c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c7c4:	429a      	cmp	r2, r3
 800c7c6:	d221      	bcs.n	800c80c <HAL_RCC_ClockConfig+0x670>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	69db      	ldr	r3, [r3, #28]
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d014      	beq.n	800c7fa <HAL_RCC_ClockConfig+0x65e>
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	69db      	ldr	r3, [r3, #28]
 800c7d4:	2b40      	cmp	r3, #64	@ 0x40
 800c7d6:	d010      	beq.n	800c7fa <HAL_RCC_ClockConfig+0x65e>
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	69db      	ldr	r3, [r3, #28]
 800c7dc:	2b50      	cmp	r3, #80	@ 0x50
 800c7de:	d00c      	beq.n	800c7fa <HAL_RCC_ClockConfig+0x65e>
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	69db      	ldr	r3, [r3, #28]
 800c7e4:	2b60      	cmp	r3, #96	@ 0x60
 800c7e6:	d008      	beq.n	800c7fa <HAL_RCC_ClockConfig+0x65e>
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	69db      	ldr	r3, [r3, #28]
 800c7ec:	2b70      	cmp	r3, #112	@ 0x70
 800c7ee:	d004      	beq.n	800c7fa <HAL_RCC_ClockConfig+0x65e>
 800c7f0:	f240 41b5 	movw	r1, #1205	@ 0x4b5
 800c7f4:	481c      	ldr	r0, [pc, #112]	@ (800c868 <HAL_RCC_ClockConfig+0x6cc>)
 800c7f6:	f7f5 fa7f 	bl	8001cf8 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c7fa:	4b1a      	ldr	r3, [pc, #104]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c7fc:	6a1b      	ldr	r3, [r3, #32]
 800c7fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	69db      	ldr	r3, [r3, #28]
 800c806:	4917      	ldr	r1, [pc, #92]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c808:	4313      	orrs	r3, r2
 800c80a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c80c:	f000 f836 	bl	800c87c <HAL_RCC_GetSysClockFreq>
 800c810:	4602      	mov	r2, r0
 800c812:	4b14      	ldr	r3, [pc, #80]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c814:	699b      	ldr	r3, [r3, #24]
 800c816:	0a1b      	lsrs	r3, r3, #8
 800c818:	f003 030f 	and.w	r3, r3, #15
 800c81c:	4913      	ldr	r1, [pc, #76]	@ (800c86c <HAL_RCC_ClockConfig+0x6d0>)
 800c81e:	5ccb      	ldrb	r3, [r1, r3]
 800c820:	f003 031f 	and.w	r3, r3, #31
 800c824:	fa22 f303 	lsr.w	r3, r2, r3
 800c828:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c82a:	4b0e      	ldr	r3, [pc, #56]	@ (800c864 <HAL_RCC_ClockConfig+0x6c8>)
 800c82c:	699b      	ldr	r3, [r3, #24]
 800c82e:	f003 030f 	and.w	r3, r3, #15
 800c832:	4a0e      	ldr	r2, [pc, #56]	@ (800c86c <HAL_RCC_ClockConfig+0x6d0>)
 800c834:	5cd3      	ldrb	r3, [r2, r3]
 800c836:	f003 031f 	and.w	r3, r3, #31
 800c83a:	693a      	ldr	r2, [r7, #16]
 800c83c:	fa22 f303 	lsr.w	r3, r2, r3
 800c840:	4a0b      	ldr	r2, [pc, #44]	@ (800c870 <HAL_RCC_ClockConfig+0x6d4>)
 800c842:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c844:	4a0b      	ldr	r2, [pc, #44]	@ (800c874 <HAL_RCC_ClockConfig+0x6d8>)
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c84a:	4b0b      	ldr	r3, [pc, #44]	@ (800c878 <HAL_RCC_ClockConfig+0x6dc>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	4618      	mov	r0, r3
 800c850:	f7f6 fc10 	bl	8003074 <HAL_InitTick>
 800c854:	4603      	mov	r3, r0
 800c856:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800c858:	7bfb      	ldrb	r3, [r7, #15]
}
 800c85a:	4618      	mov	r0, r3
 800c85c:	3718      	adds	r7, #24
 800c85e:	46bd      	mov	sp, r7
 800c860:	bd80      	pop	{r7, pc}
 800c862:	bf00      	nop
 800c864:	58024400 	.word	0x58024400
 800c868:	0801743c 	.word	0x0801743c
 800c86c:	0801776c 	.word	0x0801776c
 800c870:	24000004 	.word	0x24000004
 800c874:	24000000 	.word	0x24000000
 800c878:	24000008 	.word	0x24000008

0800c87c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b089      	sub	sp, #36	@ 0x24
 800c880:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c882:	4bb3      	ldr	r3, [pc, #716]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c884:	691b      	ldr	r3, [r3, #16]
 800c886:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c88a:	2b18      	cmp	r3, #24
 800c88c:	f200 8155 	bhi.w	800cb3a <HAL_RCC_GetSysClockFreq+0x2be>
 800c890:	a201      	add	r2, pc, #4	@ (adr r2, 800c898 <HAL_RCC_GetSysClockFreq+0x1c>)
 800c892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c896:	bf00      	nop
 800c898:	0800c8fd 	.word	0x0800c8fd
 800c89c:	0800cb3b 	.word	0x0800cb3b
 800c8a0:	0800cb3b 	.word	0x0800cb3b
 800c8a4:	0800cb3b 	.word	0x0800cb3b
 800c8a8:	0800cb3b 	.word	0x0800cb3b
 800c8ac:	0800cb3b 	.word	0x0800cb3b
 800c8b0:	0800cb3b 	.word	0x0800cb3b
 800c8b4:	0800cb3b 	.word	0x0800cb3b
 800c8b8:	0800c923 	.word	0x0800c923
 800c8bc:	0800cb3b 	.word	0x0800cb3b
 800c8c0:	0800cb3b 	.word	0x0800cb3b
 800c8c4:	0800cb3b 	.word	0x0800cb3b
 800c8c8:	0800cb3b 	.word	0x0800cb3b
 800c8cc:	0800cb3b 	.word	0x0800cb3b
 800c8d0:	0800cb3b 	.word	0x0800cb3b
 800c8d4:	0800cb3b 	.word	0x0800cb3b
 800c8d8:	0800c929 	.word	0x0800c929
 800c8dc:	0800cb3b 	.word	0x0800cb3b
 800c8e0:	0800cb3b 	.word	0x0800cb3b
 800c8e4:	0800cb3b 	.word	0x0800cb3b
 800c8e8:	0800cb3b 	.word	0x0800cb3b
 800c8ec:	0800cb3b 	.word	0x0800cb3b
 800c8f0:	0800cb3b 	.word	0x0800cb3b
 800c8f4:	0800cb3b 	.word	0x0800cb3b
 800c8f8:	0800c92f 	.word	0x0800c92f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c8fc:	4b94      	ldr	r3, [pc, #592]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	f003 0320 	and.w	r3, r3, #32
 800c904:	2b00      	cmp	r3, #0
 800c906:	d009      	beq.n	800c91c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c908:	4b91      	ldr	r3, [pc, #580]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	08db      	lsrs	r3, r3, #3
 800c90e:	f003 0303 	and.w	r3, r3, #3
 800c912:	4a90      	ldr	r2, [pc, #576]	@ (800cb54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c914:	fa22 f303 	lsr.w	r3, r2, r3
 800c918:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c91a:	e111      	b.n	800cb40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c91c:	4b8d      	ldr	r3, [pc, #564]	@ (800cb54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c91e:	61bb      	str	r3, [r7, #24]
      break;
 800c920:	e10e      	b.n	800cb40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c922:	4b8d      	ldr	r3, [pc, #564]	@ (800cb58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c924:	61bb      	str	r3, [r7, #24]
      break;
 800c926:	e10b      	b.n	800cb40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c928:	4b8c      	ldr	r3, [pc, #560]	@ (800cb5c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c92a:	61bb      	str	r3, [r7, #24]
      break;
 800c92c:	e108      	b.n	800cb40 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c92e:	4b88      	ldr	r3, [pc, #544]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c932:	f003 0303 	and.w	r3, r3, #3
 800c936:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800c938:	4b85      	ldr	r3, [pc, #532]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c93a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c93c:	091b      	lsrs	r3, r3, #4
 800c93e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c942:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800c944:	4b82      	ldr	r3, [pc, #520]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c948:	f003 0301 	and.w	r3, r3, #1
 800c94c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c94e:	4b80      	ldr	r3, [pc, #512]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c952:	08db      	lsrs	r3, r3, #3
 800c954:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c958:	68fa      	ldr	r2, [r7, #12]
 800c95a:	fb02 f303 	mul.w	r3, r2, r3
 800c95e:	ee07 3a90 	vmov	s15, r3
 800c962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c966:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800c96a:	693b      	ldr	r3, [r7, #16]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	f000 80e1 	beq.w	800cb34 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	2b02      	cmp	r3, #2
 800c976:	f000 8083 	beq.w	800ca80 <HAL_RCC_GetSysClockFreq+0x204>
 800c97a:	697b      	ldr	r3, [r7, #20]
 800c97c:	2b02      	cmp	r3, #2
 800c97e:	f200 80a1 	bhi.w	800cac4 <HAL_RCC_GetSysClockFreq+0x248>
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d003      	beq.n	800c990 <HAL_RCC_GetSysClockFreq+0x114>
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	2b01      	cmp	r3, #1
 800c98c:	d056      	beq.n	800ca3c <HAL_RCC_GetSysClockFreq+0x1c0>
 800c98e:	e099      	b.n	800cac4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c990:	4b6f      	ldr	r3, [pc, #444]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	f003 0320 	and.w	r3, r3, #32
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d02d      	beq.n	800c9f8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c99c:	4b6c      	ldr	r3, [pc, #432]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	08db      	lsrs	r3, r3, #3
 800c9a2:	f003 0303 	and.w	r3, r3, #3
 800c9a6:	4a6b      	ldr	r2, [pc, #428]	@ (800cb54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c9a8:	fa22 f303 	lsr.w	r3, r2, r3
 800c9ac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	ee07 3a90 	vmov	s15, r3
 800c9b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	ee07 3a90 	vmov	s15, r3
 800c9be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9c6:	4b62      	ldr	r3, [pc, #392]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c9c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9ce:	ee07 3a90 	vmov	s15, r3
 800c9d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9d6:	ed97 6a02 	vldr	s12, [r7, #8]
 800c9da:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800cb60 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c9de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c9e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c9ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c9ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9f2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800c9f6:	e087      	b.n	800cb08 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c9f8:	693b      	ldr	r3, [r7, #16]
 800c9fa:	ee07 3a90 	vmov	s15, r3
 800c9fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca02:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800cb64 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ca06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca0a:	4b51      	ldr	r3, [pc, #324]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca12:	ee07 3a90 	vmov	s15, r3
 800ca16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca1a:	ed97 6a02 	vldr	s12, [r7, #8]
 800ca1e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800cb60 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ca22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca32:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ca3a:	e065      	b.n	800cb08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca3c:	693b      	ldr	r3, [r7, #16]
 800ca3e:	ee07 3a90 	vmov	s15, r3
 800ca42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca46:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800cb68 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ca4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca4e:	4b40      	ldr	r3, [pc, #256]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca56:	ee07 3a90 	vmov	s15, r3
 800ca5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca5e:	ed97 6a02 	vldr	s12, [r7, #8]
 800ca62:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800cb60 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ca66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ca7e:	e043      	b.n	800cb08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca80:	693b      	ldr	r3, [r7, #16]
 800ca82:	ee07 3a90 	vmov	s15, r3
 800ca86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca8a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800cb6c <HAL_RCC_GetSysClockFreq+0x2f0>
 800ca8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca92:	4b2f      	ldr	r3, [pc, #188]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca9a:	ee07 3a90 	vmov	s15, r3
 800ca9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caa2:	ed97 6a02 	vldr	s12, [r7, #8]
 800caa6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800cb60 <HAL_RCC_GetSysClockFreq+0x2e4>
 800caaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800caae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cab2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800caba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cabe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cac2:	e021      	b.n	800cb08 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cac4:	693b      	ldr	r3, [r7, #16]
 800cac6:	ee07 3a90 	vmov	s15, r3
 800caca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cace:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800cb68 <HAL_RCC_GetSysClockFreq+0x2ec>
 800cad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cad6:	4b1e      	ldr	r3, [pc, #120]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cade:	ee07 3a90 	vmov	s15, r3
 800cae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cae6:	ed97 6a02 	vldr	s12, [r7, #8]
 800caea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800cb60 <HAL_RCC_GetSysClockFreq+0x2e4>
 800caee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800caf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800caf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cafa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cafe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cb06:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800cb08:	4b11      	ldr	r3, [pc, #68]	@ (800cb50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cb0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb0c:	0a5b      	lsrs	r3, r3, #9
 800cb0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb12:	3301      	adds	r3, #1
 800cb14:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	ee07 3a90 	vmov	s15, r3
 800cb1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800cb20:	edd7 6a07 	vldr	s13, [r7, #28]
 800cb24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cb28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cb2c:	ee17 3a90 	vmov	r3, s15
 800cb30:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800cb32:	e005      	b.n	800cb40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800cb34:	2300      	movs	r3, #0
 800cb36:	61bb      	str	r3, [r7, #24]
      break;
 800cb38:	e002      	b.n	800cb40 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800cb3a:	4b07      	ldr	r3, [pc, #28]	@ (800cb58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800cb3c:	61bb      	str	r3, [r7, #24]
      break;
 800cb3e:	bf00      	nop
  }

  return sysclockfreq;
 800cb40:	69bb      	ldr	r3, [r7, #24]
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3724      	adds	r7, #36	@ 0x24
 800cb46:	46bd      	mov	sp, r7
 800cb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb4c:	4770      	bx	lr
 800cb4e:	bf00      	nop
 800cb50:	58024400 	.word	0x58024400
 800cb54:	03d09000 	.word	0x03d09000
 800cb58:	003d0900 	.word	0x003d0900
 800cb5c:	016e3600 	.word	0x016e3600
 800cb60:	46000000 	.word	0x46000000
 800cb64:	4c742400 	.word	0x4c742400
 800cb68:	4a742400 	.word	0x4a742400
 800cb6c:	4bb71b00 	.word	0x4bb71b00

0800cb70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b082      	sub	sp, #8
 800cb74:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800cb76:	f7ff fe81 	bl	800c87c <HAL_RCC_GetSysClockFreq>
 800cb7a:	4602      	mov	r2, r0
 800cb7c:	4b10      	ldr	r3, [pc, #64]	@ (800cbc0 <HAL_RCC_GetHCLKFreq+0x50>)
 800cb7e:	699b      	ldr	r3, [r3, #24]
 800cb80:	0a1b      	lsrs	r3, r3, #8
 800cb82:	f003 030f 	and.w	r3, r3, #15
 800cb86:	490f      	ldr	r1, [pc, #60]	@ (800cbc4 <HAL_RCC_GetHCLKFreq+0x54>)
 800cb88:	5ccb      	ldrb	r3, [r1, r3]
 800cb8a:	f003 031f 	and.w	r3, r3, #31
 800cb8e:	fa22 f303 	lsr.w	r3, r2, r3
 800cb92:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800cb94:	4b0a      	ldr	r3, [pc, #40]	@ (800cbc0 <HAL_RCC_GetHCLKFreq+0x50>)
 800cb96:	699b      	ldr	r3, [r3, #24]
 800cb98:	f003 030f 	and.w	r3, r3, #15
 800cb9c:	4a09      	ldr	r2, [pc, #36]	@ (800cbc4 <HAL_RCC_GetHCLKFreq+0x54>)
 800cb9e:	5cd3      	ldrb	r3, [r2, r3]
 800cba0:	f003 031f 	and.w	r3, r3, #31
 800cba4:	687a      	ldr	r2, [r7, #4]
 800cba6:	fa22 f303 	lsr.w	r3, r2, r3
 800cbaa:	4a07      	ldr	r2, [pc, #28]	@ (800cbc8 <HAL_RCC_GetHCLKFreq+0x58>)
 800cbac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800cbae:	4a07      	ldr	r2, [pc, #28]	@ (800cbcc <HAL_RCC_GetHCLKFreq+0x5c>)
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800cbb4:	4b04      	ldr	r3, [pc, #16]	@ (800cbc8 <HAL_RCC_GetHCLKFreq+0x58>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3708      	adds	r7, #8
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}
 800cbc0:	58024400 	.word	0x58024400
 800cbc4:	0801776c 	.word	0x0801776c
 800cbc8:	24000004 	.word	0x24000004
 800cbcc:	24000000 	.word	0x24000000

0800cbd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800cbd4:	f7ff ffcc 	bl	800cb70 <HAL_RCC_GetHCLKFreq>
 800cbd8:	4602      	mov	r2, r0
 800cbda:	4b06      	ldr	r3, [pc, #24]	@ (800cbf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800cbdc:	69db      	ldr	r3, [r3, #28]
 800cbde:	091b      	lsrs	r3, r3, #4
 800cbe0:	f003 0307 	and.w	r3, r3, #7
 800cbe4:	4904      	ldr	r1, [pc, #16]	@ (800cbf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800cbe6:	5ccb      	ldrb	r3, [r1, r3]
 800cbe8:	f003 031f 	and.w	r3, r3, #31
 800cbec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	bd80      	pop	{r7, pc}
 800cbf4:	58024400 	.word	0x58024400
 800cbf8:	0801776c 	.word	0x0801776c

0800cbfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800cc00:	f7ff ffb6 	bl	800cb70 <HAL_RCC_GetHCLKFreq>
 800cc04:	4602      	mov	r2, r0
 800cc06:	4b06      	ldr	r3, [pc, #24]	@ (800cc20 <HAL_RCC_GetPCLK2Freq+0x24>)
 800cc08:	69db      	ldr	r3, [r3, #28]
 800cc0a:	0a1b      	lsrs	r3, r3, #8
 800cc0c:	f003 0307 	and.w	r3, r3, #7
 800cc10:	4904      	ldr	r1, [pc, #16]	@ (800cc24 <HAL_RCC_GetPCLK2Freq+0x28>)
 800cc12:	5ccb      	ldrb	r3, [r1, r3]
 800cc14:	f003 031f 	and.w	r3, r3, #31
 800cc18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	bd80      	pop	{r7, pc}
 800cc20:	58024400 	.word	0x58024400
 800cc24:	0801776c 	.word	0x0801776c

0800cc28 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cc28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cc2c:	b0c6      	sub	sp, #280	@ 0x118
 800cc2e:	af00      	add	r7, sp, #0
 800cc30:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800cc34:	2300      	movs	r3, #0
 800cc36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800cc40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc48:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800cc4c:	2500      	movs	r5, #0
 800cc4e:	ea54 0305 	orrs.w	r3, r4, r5
 800cc52:	d049      	beq.n	800cce8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800cc54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc5a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cc5e:	d02f      	beq.n	800ccc0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800cc60:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cc64:	d828      	bhi.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800cc66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cc6a:	d01a      	beq.n	800cca2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800cc6c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cc70:	d822      	bhi.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d003      	beq.n	800cc7e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800cc76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cc7a:	d007      	beq.n	800cc8c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cc7c:	e01c      	b.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cc7e:	4bab      	ldr	r3, [pc, #684]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cc80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc82:	4aaa      	ldr	r2, [pc, #680]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cc84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cc88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cc8a:	e01a      	b.n	800ccc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cc8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc90:	3308      	adds	r3, #8
 800cc92:	2102      	movs	r1, #2
 800cc94:	4618      	mov	r0, r3
 800cc96:	f002 fd5b 	bl	800f750 <RCCEx_PLL2_Config>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cca0:	e00f      	b.n	800ccc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cca6:	3328      	adds	r3, #40	@ 0x28
 800cca8:	2102      	movs	r1, #2
 800ccaa:	4618      	mov	r0, r3
 800ccac:	f002 fe72 	bl	800f994 <RCCEx_PLL3_Config>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ccb6:	e004      	b.n	800ccc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ccb8:	2301      	movs	r3, #1
 800ccba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ccbe:	e000      	b.n	800ccc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800ccc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ccc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d10a      	bne.n	800cce0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800ccca:	4b98      	ldr	r3, [pc, #608]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ccce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ccd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ccd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ccd8:	4a94      	ldr	r2, [pc, #592]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ccda:	430b      	orrs	r3, r1
 800ccdc:	6513      	str	r3, [r2, #80]	@ 0x50
 800ccde:	e003      	b.n	800cce8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cce0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cce4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800cce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ccec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800ccf4:	f04f 0900 	mov.w	r9, #0
 800ccf8:	ea58 0309 	orrs.w	r3, r8, r9
 800ccfc:	d047      	beq.n	800cd8e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800ccfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd04:	2b04      	cmp	r3, #4
 800cd06:	d82a      	bhi.n	800cd5e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800cd08:	a201      	add	r2, pc, #4	@ (adr r2, 800cd10 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800cd0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd0e:	bf00      	nop
 800cd10:	0800cd25 	.word	0x0800cd25
 800cd14:	0800cd33 	.word	0x0800cd33
 800cd18:	0800cd49 	.word	0x0800cd49
 800cd1c:	0800cd67 	.word	0x0800cd67
 800cd20:	0800cd67 	.word	0x0800cd67
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cd24:	4b81      	ldr	r3, [pc, #516]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cd26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd28:	4a80      	ldr	r2, [pc, #512]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cd2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cd2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cd30:	e01a      	b.n	800cd68 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cd32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd36:	3308      	adds	r3, #8
 800cd38:	2100      	movs	r1, #0
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	f002 fd08 	bl	800f750 <RCCEx_PLL2_Config>
 800cd40:	4603      	mov	r3, r0
 800cd42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cd46:	e00f      	b.n	800cd68 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cd48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd4c:	3328      	adds	r3, #40	@ 0x28
 800cd4e:	2100      	movs	r1, #0
 800cd50:	4618      	mov	r0, r3
 800cd52:	f002 fe1f 	bl	800f994 <RCCEx_PLL3_Config>
 800cd56:	4603      	mov	r3, r0
 800cd58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cd5c:	e004      	b.n	800cd68 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd5e:	2301      	movs	r3, #1
 800cd60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800cd64:	e000      	b.n	800cd68 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800cd66:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d10a      	bne.n	800cd86 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cd70:	4b6e      	ldr	r3, [pc, #440]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cd72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd74:	f023 0107 	bic.w	r1, r3, #7
 800cd78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd7e:	4a6b      	ldr	r2, [pc, #428]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cd80:	430b      	orrs	r3, r1
 800cd82:	6513      	str	r3, [r2, #80]	@ 0x50
 800cd84:	e003      	b.n	800cd8e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cd8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800cd8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd96:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800cd9a:	f04f 0b00 	mov.w	fp, #0
 800cd9e:	ea5a 030b 	orrs.w	r3, sl, fp
 800cda2:	d05b      	beq.n	800ce5c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800cda4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cda8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cdac:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800cdb0:	d03b      	beq.n	800ce2a <HAL_RCCEx_PeriphCLKConfig+0x202>
 800cdb2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800cdb6:	d834      	bhi.n	800ce22 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800cdb8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cdbc:	d037      	beq.n	800ce2e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800cdbe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cdc2:	d82e      	bhi.n	800ce22 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800cdc4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cdc8:	d033      	beq.n	800ce32 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800cdca:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cdce:	d828      	bhi.n	800ce22 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800cdd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cdd4:	d01a      	beq.n	800ce0c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800cdd6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cdda:	d822      	bhi.n	800ce22 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d003      	beq.n	800cde8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800cde0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cde4:	d007      	beq.n	800cdf6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800cde6:	e01c      	b.n	800ce22 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cde8:	4b50      	ldr	r3, [pc, #320]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cdea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdec:	4a4f      	ldr	r2, [pc, #316]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cdee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cdf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cdf4:	e01e      	b.n	800ce34 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cdf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cdfa:	3308      	adds	r3, #8
 800cdfc:	2100      	movs	r1, #0
 800cdfe:	4618      	mov	r0, r3
 800ce00:	f002 fca6 	bl	800f750 <RCCEx_PLL2_Config>
 800ce04:	4603      	mov	r3, r0
 800ce06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ce0a:	e013      	b.n	800ce34 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ce0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce10:	3328      	adds	r3, #40	@ 0x28
 800ce12:	2100      	movs	r1, #0
 800ce14:	4618      	mov	r0, r3
 800ce16:	f002 fdbd 	bl	800f994 <RCCEx_PLL3_Config>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ce20:	e008      	b.n	800ce34 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ce22:	2301      	movs	r3, #1
 800ce24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ce28:	e004      	b.n	800ce34 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800ce2a:	bf00      	nop
 800ce2c:	e002      	b.n	800ce34 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800ce2e:	bf00      	nop
 800ce30:	e000      	b.n	800ce34 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800ce32:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d10b      	bne.n	800ce54 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800ce3c:	4b3b      	ldr	r3, [pc, #236]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ce3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce40:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800ce44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ce4c:	4a37      	ldr	r2, [pc, #220]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ce4e:	430b      	orrs	r3, r1
 800ce50:	6593      	str	r3, [r2, #88]	@ 0x58
 800ce52:	e003      	b.n	800ce5c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ce58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800ce5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce64:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800ce68:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800ce72:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800ce76:	460b      	mov	r3, r1
 800ce78:	4313      	orrs	r3, r2
 800ce7a:	d05d      	beq.n	800cf38 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800ce7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce80:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ce84:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ce88:	d03b      	beq.n	800cf02 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800ce8a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ce8e:	d834      	bhi.n	800cefa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ce90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ce94:	d037      	beq.n	800cf06 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800ce96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ce9a:	d82e      	bhi.n	800cefa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ce9c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cea0:	d033      	beq.n	800cf0a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800cea2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cea6:	d828      	bhi.n	800cefa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800cea8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ceac:	d01a      	beq.n	800cee4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800ceae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ceb2:	d822      	bhi.n	800cefa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d003      	beq.n	800cec0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800ceb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cebc:	d007      	beq.n	800cece <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800cebe:	e01c      	b.n	800cefa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cec0:	4b1a      	ldr	r3, [pc, #104]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cec4:	4a19      	ldr	r2, [pc, #100]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cec6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ceca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cecc:	e01e      	b.n	800cf0c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ced2:	3308      	adds	r3, #8
 800ced4:	2100      	movs	r1, #0
 800ced6:	4618      	mov	r0, r3
 800ced8:	f002 fc3a 	bl	800f750 <RCCEx_PLL2_Config>
 800cedc:	4603      	mov	r3, r0
 800cede:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800cee2:	e013      	b.n	800cf0c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cee8:	3328      	adds	r3, #40	@ 0x28
 800ceea:	2100      	movs	r1, #0
 800ceec:	4618      	mov	r0, r3
 800ceee:	f002 fd51 	bl	800f994 <RCCEx_PLL3_Config>
 800cef2:	4603      	mov	r3, r0
 800cef4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cef8:	e008      	b.n	800cf0c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800cefa:	2301      	movs	r3, #1
 800cefc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800cf00:	e004      	b.n	800cf0c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800cf02:	bf00      	nop
 800cf04:	e002      	b.n	800cf0c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800cf06:	bf00      	nop
 800cf08:	e000      	b.n	800cf0c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800cf0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d10d      	bne.n	800cf30 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800cf14:	4b05      	ldr	r3, [pc, #20]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cf16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf18:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800cf1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf20:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cf24:	4a01      	ldr	r2, [pc, #4]	@ (800cf2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800cf26:	430b      	orrs	r3, r1
 800cf28:	6593      	str	r3, [r2, #88]	@ 0x58
 800cf2a:	e005      	b.n	800cf38 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800cf2c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cf34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800cf38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf40:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800cf44:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800cf48:	2300      	movs	r3, #0
 800cf4a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800cf4e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800cf52:	460b      	mov	r3, r1
 800cf54:	4313      	orrs	r3, r2
 800cf56:	d03a      	beq.n	800cfce <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800cf58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cf5e:	2b30      	cmp	r3, #48	@ 0x30
 800cf60:	d01f      	beq.n	800cfa2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800cf62:	2b30      	cmp	r3, #48	@ 0x30
 800cf64:	d819      	bhi.n	800cf9a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800cf66:	2b20      	cmp	r3, #32
 800cf68:	d00c      	beq.n	800cf84 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800cf6a:	2b20      	cmp	r3, #32
 800cf6c:	d815      	bhi.n	800cf9a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d019      	beq.n	800cfa6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800cf72:	2b10      	cmp	r3, #16
 800cf74:	d111      	bne.n	800cf9a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cf76:	4baa      	ldr	r3, [pc, #680]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800cf78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf7a:	4aa9      	ldr	r2, [pc, #676]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800cf7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cf80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800cf82:	e011      	b.n	800cfa8 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cf84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf88:	3308      	adds	r3, #8
 800cf8a:	2102      	movs	r1, #2
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f002 fbdf 	bl	800f750 <RCCEx_PLL2_Config>
 800cf92:	4603      	mov	r3, r0
 800cf94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800cf98:	e006      	b.n	800cfa8 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800cfa0:	e002      	b.n	800cfa8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800cfa2:	bf00      	nop
 800cfa4:	e000      	b.n	800cfa8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800cfa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cfa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d10a      	bne.n	800cfc6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800cfb0:	4b9b      	ldr	r3, [pc, #620]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800cfb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cfb4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800cfb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cfbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cfbe:	4a98      	ldr	r2, [pc, #608]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800cfc0:	430b      	orrs	r3, r1
 800cfc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800cfc4:	e003      	b.n	800cfce <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cfca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800cfce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800cfda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800cfde:	2300      	movs	r3, #0
 800cfe0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800cfe4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800cfe8:	460b      	mov	r3, r1
 800cfea:	4313      	orrs	r3, r2
 800cfec:	d051      	beq.n	800d092 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800cfee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cff4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cff8:	d035      	beq.n	800d066 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800cffa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cffe:	d82e      	bhi.n	800d05e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800d000:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d004:	d031      	beq.n	800d06a <HAL_RCCEx_PeriphCLKConfig+0x442>
 800d006:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d00a:	d828      	bhi.n	800d05e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800d00c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d010:	d01a      	beq.n	800d048 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800d012:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d016:	d822      	bhi.n	800d05e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d003      	beq.n	800d024 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800d01c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d020:	d007      	beq.n	800d032 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800d022:	e01c      	b.n	800d05e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d024:	4b7e      	ldr	r3, [pc, #504]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d028:	4a7d      	ldr	r2, [pc, #500]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d02a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d02e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d030:	e01c      	b.n	800d06c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d032:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d036:	3308      	adds	r3, #8
 800d038:	2100      	movs	r1, #0
 800d03a:	4618      	mov	r0, r3
 800d03c:	f002 fb88 	bl	800f750 <RCCEx_PLL2_Config>
 800d040:	4603      	mov	r3, r0
 800d042:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d046:	e011      	b.n	800d06c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d04c:	3328      	adds	r3, #40	@ 0x28
 800d04e:	2100      	movs	r1, #0
 800d050:	4618      	mov	r0, r3
 800d052:	f002 fc9f 	bl	800f994 <RCCEx_PLL3_Config>
 800d056:	4603      	mov	r3, r0
 800d058:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d05c:	e006      	b.n	800d06c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d05e:	2301      	movs	r3, #1
 800d060:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d064:	e002      	b.n	800d06c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800d066:	bf00      	nop
 800d068:	e000      	b.n	800d06c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800d06a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d06c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d070:	2b00      	cmp	r3, #0
 800d072:	d10a      	bne.n	800d08a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800d074:	4b6a      	ldr	r3, [pc, #424]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d078:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800d07c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d080:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d082:	4a67      	ldr	r2, [pc, #412]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d084:	430b      	orrs	r3, r1
 800d086:	6513      	str	r3, [r2, #80]	@ 0x50
 800d088:	e003      	b.n	800d092 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d08a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d08e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800d092:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d09a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800d09e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d0a8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800d0ac:	460b      	mov	r3, r1
 800d0ae:	4313      	orrs	r3, r2
 800d0b0:	d053      	beq.n	800d15a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800d0b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d0b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d0b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d0bc:	d033      	beq.n	800d126 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800d0be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d0c2:	d82c      	bhi.n	800d11e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800d0c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d0c8:	d02f      	beq.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0x502>
 800d0ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d0ce:	d826      	bhi.n	800d11e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800d0d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d0d4:	d02b      	beq.n	800d12e <HAL_RCCEx_PeriphCLKConfig+0x506>
 800d0d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d0da:	d820      	bhi.n	800d11e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800d0dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d0e0:	d012      	beq.n	800d108 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800d0e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d0e6:	d81a      	bhi.n	800d11e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d022      	beq.n	800d132 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800d0ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d0f0:	d115      	bne.n	800d11e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d0f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d0f6:	3308      	adds	r3, #8
 800d0f8:	2101      	movs	r1, #1
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	f002 fb28 	bl	800f750 <RCCEx_PLL2_Config>
 800d100:	4603      	mov	r3, r0
 800d102:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800d106:	e015      	b.n	800d134 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d10c:	3328      	adds	r3, #40	@ 0x28
 800d10e:	2101      	movs	r1, #1
 800d110:	4618      	mov	r0, r3
 800d112:	f002 fc3f 	bl	800f994 <RCCEx_PLL3_Config>
 800d116:	4603      	mov	r3, r0
 800d118:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800d11c:	e00a      	b.n	800d134 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d11e:	2301      	movs	r3, #1
 800d120:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d124:	e006      	b.n	800d134 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800d126:	bf00      	nop
 800d128:	e004      	b.n	800d134 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800d12a:	bf00      	nop
 800d12c:	e002      	b.n	800d134 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800d12e:	bf00      	nop
 800d130:	e000      	b.n	800d134 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800d132:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d134:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d10a      	bne.n	800d152 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800d13c:	4b38      	ldr	r3, [pc, #224]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d13e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d140:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800d144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d14a:	4a35      	ldr	r2, [pc, #212]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d14c:	430b      	orrs	r3, r1
 800d14e:	6513      	str	r3, [r2, #80]	@ 0x50
 800d150:	e003      	b.n	800d15a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d152:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d156:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800d15a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d162:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800d166:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d16a:	2300      	movs	r3, #0
 800d16c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800d170:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d174:	460b      	mov	r3, r1
 800d176:	4313      	orrs	r3, r2
 800d178:	d058      	beq.n	800d22c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800d17a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d17e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d182:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d186:	d033      	beq.n	800d1f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800d188:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d18c:	d82c      	bhi.n	800d1e8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800d18e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d192:	d02f      	beq.n	800d1f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800d194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d198:	d826      	bhi.n	800d1e8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800d19a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d19e:	d02b      	beq.n	800d1f8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800d1a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d1a4:	d820      	bhi.n	800d1e8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800d1a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d1aa:	d012      	beq.n	800d1d2 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800d1ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d1b0:	d81a      	bhi.n	800d1e8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d022      	beq.n	800d1fc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800d1b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d1ba:	d115      	bne.n	800d1e8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d1bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d1c0:	3308      	adds	r3, #8
 800d1c2:	2101      	movs	r1, #1
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f002 fac3 	bl	800f750 <RCCEx_PLL2_Config>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800d1d0:	e015      	b.n	800d1fe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d1d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d1d6:	3328      	adds	r3, #40	@ 0x28
 800d1d8:	2101      	movs	r1, #1
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f002 fbda 	bl	800f994 <RCCEx_PLL3_Config>
 800d1e0:	4603      	mov	r3, r0
 800d1e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800d1e6:	e00a      	b.n	800d1fe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800d1e8:	2301      	movs	r3, #1
 800d1ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d1ee:	e006      	b.n	800d1fe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800d1f0:	bf00      	nop
 800d1f2:	e004      	b.n	800d1fe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800d1f4:	bf00      	nop
 800d1f6:	e002      	b.n	800d1fe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800d1f8:	bf00      	nop
 800d1fa:	e000      	b.n	800d1fe <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800d1fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d1fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d202:	2b00      	cmp	r3, #0
 800d204:	d10e      	bne.n	800d224 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800d206:	4b06      	ldr	r3, [pc, #24]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d20a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d20e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d212:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d216:	4a02      	ldr	r2, [pc, #8]	@ (800d220 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800d218:	430b      	orrs	r3, r1
 800d21a:	6593      	str	r3, [r2, #88]	@ 0x58
 800d21c:	e006      	b.n	800d22c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800d21e:	bf00      	nop
 800d220:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d224:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d228:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d22c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d234:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800d238:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d23c:	2300      	movs	r3, #0
 800d23e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800d242:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800d246:	460b      	mov	r3, r1
 800d248:	4313      	orrs	r3, r2
 800d24a:	d037      	beq.n	800d2bc <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800d24c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d250:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d252:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d256:	d00e      	beq.n	800d276 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800d258:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d25c:	d816      	bhi.n	800d28c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d018      	beq.n	800d294 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800d262:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d266:	d111      	bne.n	800d28c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d268:	4b37      	ldr	r3, [pc, #220]	@ (800d348 <HAL_RCCEx_PeriphCLKConfig+0x720>)
 800d26a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d26c:	4a36      	ldr	r2, [pc, #216]	@ (800d348 <HAL_RCCEx_PeriphCLKConfig+0x720>)
 800d26e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d272:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800d274:	e00f      	b.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d27a:	3308      	adds	r3, #8
 800d27c:	2101      	movs	r1, #1
 800d27e:	4618      	mov	r0, r3
 800d280:	f002 fa66 	bl	800f750 <RCCEx_PLL2_Config>
 800d284:	4603      	mov	r3, r0
 800d286:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800d28a:	e004      	b.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d28c:	2301      	movs	r3, #1
 800d28e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d292:	e000      	b.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800d294:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d296:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d10a      	bne.n	800d2b4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d29e:	4b2a      	ldr	r3, [pc, #168]	@ (800d348 <HAL_RCCEx_PeriphCLKConfig+0x720>)
 800d2a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2a2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d2a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2ac:	4a26      	ldr	r2, [pc, #152]	@ (800d348 <HAL_RCCEx_PeriphCLKConfig+0x720>)
 800d2ae:	430b      	orrs	r3, r1
 800d2b0:	6513      	str	r3, [r2, #80]	@ 0x50
 800d2b2:	e003      	b.n	800d2bc <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d2b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800d2bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800d2c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d2d2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800d2d6:	460b      	mov	r3, r1
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	d03b      	beq.n	800d354 <HAL_RCCEx_PeriphCLKConfig+0x72c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800d2dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d2e2:	2b03      	cmp	r3, #3
 800d2e4:	d81c      	bhi.n	800d320 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800d2e6:	a201      	add	r2, pc, #4	@ (adr r2, 800d2ec <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800d2e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2ec:	0800d329 	.word	0x0800d329
 800d2f0:	0800d2fd 	.word	0x0800d2fd
 800d2f4:	0800d30b 	.word	0x0800d30b
 800d2f8:	0800d329 	.word	0x0800d329
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d2fc:	4b12      	ldr	r3, [pc, #72]	@ (800d348 <HAL_RCCEx_PeriphCLKConfig+0x720>)
 800d2fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d300:	4a11      	ldr	r2, [pc, #68]	@ (800d348 <HAL_RCCEx_PeriphCLKConfig+0x720>)
 800d302:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d306:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d308:	e00f      	b.n	800d32a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d30a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d30e:	3308      	adds	r3, #8
 800d310:	2102      	movs	r1, #2
 800d312:	4618      	mov	r0, r3
 800d314:	f002 fa1c 	bl	800f750 <RCCEx_PLL2_Config>
 800d318:	4603      	mov	r3, r0
 800d31a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d31e:	e004      	b.n	800d32a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800d320:	2301      	movs	r3, #1
 800d322:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d326:	e000      	b.n	800d32a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800d328:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d32a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d10c      	bne.n	800d34c <HAL_RCCEx_PeriphCLKConfig+0x724>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800d332:	4b05      	ldr	r3, [pc, #20]	@ (800d348 <HAL_RCCEx_PeriphCLKConfig+0x720>)
 800d334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d336:	f023 0103 	bic.w	r1, r3, #3
 800d33a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d33e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d340:	4a01      	ldr	r2, [pc, #4]	@ (800d348 <HAL_RCCEx_PeriphCLKConfig+0x720>)
 800d342:	430b      	orrs	r3, r1
 800d344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d346:	e005      	b.n	800d354 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 800d348:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d34c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d350:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800d360:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d364:	2300      	movs	r3, #0
 800d366:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d36a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d36e:	460b      	mov	r3, r1
 800d370:	4313      	orrs	r3, r2
 800d372:	f000 82f1 	beq.w	800d958 <HAL_RCCEx_PeriphCLKConfig+0xd30>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800d376:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d37a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d37e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d382:	f000 81eb 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d38a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d38e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d392:	f000 81e3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d396:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d39a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d39e:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
 800d3a2:	f000 81db 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d3a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3aa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d3ae:	f5b3 5f4c 	cmp.w	r3, #13056	@ 0x3300
 800d3b2:	f000 81d3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d3b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d3be:	f5b3 4f86 	cmp.w	r3, #17152	@ 0x4300
 800d3c2:	f000 81cb 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d3c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d3ce:	f5b3 4fa6 	cmp.w	r3, #21248	@ 0x5300
 800d3d2:	f000 81c3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d3d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d3de:	f5b3 4fc6 	cmp.w	r3, #25344	@ 0x6300
 800d3e2:	f000 81bb 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d3e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d3ee:	f5b3 4fe6 	cmp.w	r3, #29440	@ 0x7300
 800d3f2:	f000 81b3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d3f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d3fe:	f5b3 4f03 	cmp.w	r3, #33536	@ 0x8300
 800d402:	f000 81ab 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d406:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d40a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d40e:	f5b3 4f13 	cmp.w	r3, #37632	@ 0x9300
 800d412:	f000 81a3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d41a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d41e:	f5b3 4f23 	cmp.w	r3, #41728	@ 0xa300
 800d422:	f000 819b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d426:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d42a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d42e:	f5b3 4f33 	cmp.w	r3, #45824	@ 0xb300
 800d432:	f000 8193 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d43a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d43e:	f5b3 4f43 	cmp.w	r3, #49920	@ 0xc300
 800d442:	f000 818b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d44a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d44e:	f5b3 4f53 	cmp.w	r3, #54016	@ 0xd300
 800d452:	f000 8183 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d456:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d45a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d45e:	f5b3 4f63 	cmp.w	r3, #58112	@ 0xe300
 800d462:	f000 817b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d46a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d46e:	f5b3 4f73 	cmp.w	r3, #62208	@ 0xf300
 800d472:	f000 8173 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d476:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d47a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d47e:	4bbd      	ldr	r3, [pc, #756]	@ (800d774 <HAL_RCCEx_PeriphCLKConfig+0xb4c>)
 800d480:	429a      	cmp	r2, r3
 800d482:	f000 816b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d48a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d48e:	4bba      	ldr	r3, [pc, #744]	@ (800d778 <HAL_RCCEx_PeriphCLKConfig+0xb50>)
 800d490:	429a      	cmp	r2, r3
 800d492:	f000 8163 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d496:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d49a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d49e:	4bb7      	ldr	r3, [pc, #732]	@ (800d77c <HAL_RCCEx_PeriphCLKConfig+0xb54>)
 800d4a0:	429a      	cmp	r2, r3
 800d4a2:	f000 815b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d4a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4aa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d4ae:	4bb4      	ldr	r3, [pc, #720]	@ (800d780 <HAL_RCCEx_PeriphCLKConfig+0xb58>)
 800d4b0:	429a      	cmp	r2, r3
 800d4b2:	f000 8153 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d4b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d4be:	4bb1      	ldr	r3, [pc, #708]	@ (800d784 <HAL_RCCEx_PeriphCLKConfig+0xb5c>)
 800d4c0:	429a      	cmp	r2, r3
 800d4c2:	f000 814b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d4c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d4ce:	4bae      	ldr	r3, [pc, #696]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0xb60>)
 800d4d0:	429a      	cmp	r2, r3
 800d4d2:	f000 8143 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d4d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d4de:	4bab      	ldr	r3, [pc, #684]	@ (800d78c <HAL_RCCEx_PeriphCLKConfig+0xb64>)
 800d4e0:	429a      	cmp	r2, r3
 800d4e2:	f000 813b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d4e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d4ee:	4ba8      	ldr	r3, [pc, #672]	@ (800d790 <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 800d4f0:	429a      	cmp	r2, r3
 800d4f2:	f000 8133 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d4f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d4fe:	4ba5      	ldr	r3, [pc, #660]	@ (800d794 <HAL_RCCEx_PeriphCLKConfig+0xb6c>)
 800d500:	429a      	cmp	r2, r3
 800d502:	f000 812b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d506:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d50a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d50e:	4ba2      	ldr	r3, [pc, #648]	@ (800d798 <HAL_RCCEx_PeriphCLKConfig+0xb70>)
 800d510:	429a      	cmp	r2, r3
 800d512:	f000 8123 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d51a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d51e:	4b9f      	ldr	r3, [pc, #636]	@ (800d79c <HAL_RCCEx_PeriphCLKConfig+0xb74>)
 800d520:	429a      	cmp	r2, r3
 800d522:	f000 811b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d52a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d52e:	4b9c      	ldr	r3, [pc, #624]	@ (800d7a0 <HAL_RCCEx_PeriphCLKConfig+0xb78>)
 800d530:	429a      	cmp	r2, r3
 800d532:	f000 8113 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d536:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d53a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d53e:	4b99      	ldr	r3, [pc, #612]	@ (800d7a4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d540:	429a      	cmp	r2, r3
 800d542:	f000 810b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d54a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d54e:	4b96      	ldr	r3, [pc, #600]	@ (800d7a8 <HAL_RCCEx_PeriphCLKConfig+0xb80>)
 800d550:	429a      	cmp	r2, r3
 800d552:	f000 8103 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d556:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d55a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d55e:	4b93      	ldr	r3, [pc, #588]	@ (800d7ac <HAL_RCCEx_PeriphCLKConfig+0xb84>)
 800d560:	429a      	cmp	r2, r3
 800d562:	f000 80fb 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d56a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d56e:	4b90      	ldr	r3, [pc, #576]	@ (800d7b0 <HAL_RCCEx_PeriphCLKConfig+0xb88>)
 800d570:	429a      	cmp	r2, r3
 800d572:	f000 80f3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d57a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d57e:	4b8d      	ldr	r3, [pc, #564]	@ (800d7b4 <HAL_RCCEx_PeriphCLKConfig+0xb8c>)
 800d580:	429a      	cmp	r2, r3
 800d582:	f000 80eb 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d586:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d58a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d58e:	4b8a      	ldr	r3, [pc, #552]	@ (800d7b8 <HAL_RCCEx_PeriphCLKConfig+0xb90>)
 800d590:	429a      	cmp	r2, r3
 800d592:	f000 80e3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d596:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d59a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d59e:	4b87      	ldr	r3, [pc, #540]	@ (800d7bc <HAL_RCCEx_PeriphCLKConfig+0xb94>)
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	f000 80db 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d5a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5aa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d5ae:	4b84      	ldr	r3, [pc, #528]	@ (800d7c0 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	f000 80d3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d5b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d5be:	4b81      	ldr	r3, [pc, #516]	@ (800d7c4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>)
 800d5c0:	429a      	cmp	r2, r3
 800d5c2:	f000 80cb 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d5c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d5ce:	4b7e      	ldr	r3, [pc, #504]	@ (800d7c8 <HAL_RCCEx_PeriphCLKConfig+0xba0>)
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	f000 80c3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d5d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d5de:	4b7b      	ldr	r3, [pc, #492]	@ (800d7cc <HAL_RCCEx_PeriphCLKConfig+0xba4>)
 800d5e0:	429a      	cmp	r2, r3
 800d5e2:	f000 80bb 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d5e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d5ee:	4b78      	ldr	r3, [pc, #480]	@ (800d7d0 <HAL_RCCEx_PeriphCLKConfig+0xba8>)
 800d5f0:	429a      	cmp	r2, r3
 800d5f2:	f000 80b3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d5f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d5fe:	4b75      	ldr	r3, [pc, #468]	@ (800d7d4 <HAL_RCCEx_PeriphCLKConfig+0xbac>)
 800d600:	429a      	cmp	r2, r3
 800d602:	f000 80ab 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d606:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d60a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d60e:	4b72      	ldr	r3, [pc, #456]	@ (800d7d8 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 800d610:	429a      	cmp	r2, r3
 800d612:	f000 80a3 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d616:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d61a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d61e:	4b6f      	ldr	r3, [pc, #444]	@ (800d7dc <HAL_RCCEx_PeriphCLKConfig+0xbb4>)
 800d620:	429a      	cmp	r2, r3
 800d622:	f000 809b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d62a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d62e:	4b6c      	ldr	r3, [pc, #432]	@ (800d7e0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>)
 800d630:	429a      	cmp	r2, r3
 800d632:	f000 8093 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d636:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d63a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d63e:	4b69      	ldr	r3, [pc, #420]	@ (800d7e4 <HAL_RCCEx_PeriphCLKConfig+0xbbc>)
 800d640:	429a      	cmp	r2, r3
 800d642:	f000 808b 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d64a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d64e:	4b66      	ldr	r3, [pc, #408]	@ (800d7e8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>)
 800d650:	429a      	cmp	r2, r3
 800d652:	f000 8083 	beq.w	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d656:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d65a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d65e:	4b63      	ldr	r3, [pc, #396]	@ (800d7ec <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800d660:	429a      	cmp	r2, r3
 800d662:	d07b      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d668:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d66c:	4b60      	ldr	r3, [pc, #384]	@ (800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 800d66e:	429a      	cmp	r2, r3
 800d670:	d074      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d672:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d676:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d67a:	4b5e      	ldr	r3, [pc, #376]	@ (800d7f4 <HAL_RCCEx_PeriphCLKConfig+0xbcc>)
 800d67c:	429a      	cmp	r2, r3
 800d67e:	d06d      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d680:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d684:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d688:	4b5b      	ldr	r3, [pc, #364]	@ (800d7f8 <HAL_RCCEx_PeriphCLKConfig+0xbd0>)
 800d68a:	429a      	cmp	r2, r3
 800d68c:	d066      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d68e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d692:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d696:	4b59      	ldr	r3, [pc, #356]	@ (800d7fc <HAL_RCCEx_PeriphCLKConfig+0xbd4>)
 800d698:	429a      	cmp	r2, r3
 800d69a:	d05f      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d69c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6a0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d6a4:	4b56      	ldr	r3, [pc, #344]	@ (800d800 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	d058      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d6aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d6b2:	4b54      	ldr	r3, [pc, #336]	@ (800d804 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	d051      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d6b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6bc:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d6c0:	4b51      	ldr	r3, [pc, #324]	@ (800d808 <HAL_RCCEx_PeriphCLKConfig+0xbe0>)
 800d6c2:	429a      	cmp	r2, r3
 800d6c4:	d04a      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d6c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d6ce:	4b4f      	ldr	r3, [pc, #316]	@ (800d80c <HAL_RCCEx_PeriphCLKConfig+0xbe4>)
 800d6d0:	429a      	cmp	r2, r3
 800d6d2:	d043      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d6d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6d8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d6dc:	4b4c      	ldr	r3, [pc, #304]	@ (800d810 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d03c      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d6e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6e6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d6ea:	4b4a      	ldr	r3, [pc, #296]	@ (800d814 <HAL_RCCEx_PeriphCLKConfig+0xbec>)
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d035      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d6f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6f4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d6f8:	4b47      	ldr	r3, [pc, #284]	@ (800d818 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800d6fa:	429a      	cmp	r2, r3
 800d6fc:	d02e      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d6fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d702:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d706:	4b45      	ldr	r3, [pc, #276]	@ (800d81c <HAL_RCCEx_PeriphCLKConfig+0xbf4>)
 800d708:	429a      	cmp	r2, r3
 800d70a:	d027      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d70c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d710:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d714:	4b42      	ldr	r3, [pc, #264]	@ (800d820 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800d716:	429a      	cmp	r2, r3
 800d718:	d020      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d71a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d71e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d722:	4b40      	ldr	r3, [pc, #256]	@ (800d824 <HAL_RCCEx_PeriphCLKConfig+0xbfc>)
 800d724:	429a      	cmp	r2, r3
 800d726:	d019      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d72c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d730:	4b3d      	ldr	r3, [pc, #244]	@ (800d828 <HAL_RCCEx_PeriphCLKConfig+0xc00>)
 800d732:	429a      	cmp	r2, r3
 800d734:	d012      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d736:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d73a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d73e:	4b3b      	ldr	r3, [pc, #236]	@ (800d82c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800d740:	429a      	cmp	r2, r3
 800d742:	d00b      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d748:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800d74c:	4b38      	ldr	r3, [pc, #224]	@ (800d830 <HAL_RCCEx_PeriphCLKConfig+0xc08>)
 800d74e:	429a      	cmp	r2, r3
 800d750:	d004      	beq.n	800d75c <HAL_RCCEx_PeriphCLKConfig+0xb34>
 800d752:	f240 317d 	movw	r1, #893	@ 0x37d
 800d756:	4837      	ldr	r0, [pc, #220]	@ (800d834 <HAL_RCCEx_PeriphCLKConfig+0xc0c>)
 800d758:	f7f4 face 	bl	8001cf8 <assert_failed>

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d75c:	4b36      	ldr	r3, [pc, #216]	@ (800d838 <HAL_RCCEx_PeriphCLKConfig+0xc10>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	4a35      	ldr	r2, [pc, #212]	@ (800d838 <HAL_RCCEx_PeriphCLKConfig+0xc10>)
 800d762:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d766:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d768:	f7f5 fcce 	bl	8003108 <HAL_GetTick>
 800d76c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d770:	e070      	b.n	800d854 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
 800d772:	bf00      	nop
 800d774:	00010300 	.word	0x00010300
 800d778:	00011300 	.word	0x00011300
 800d77c:	00012300 	.word	0x00012300
 800d780:	00013300 	.word	0x00013300
 800d784:	00014300 	.word	0x00014300
 800d788:	00015300 	.word	0x00015300
 800d78c:	00016300 	.word	0x00016300
 800d790:	00017300 	.word	0x00017300
 800d794:	00018300 	.word	0x00018300
 800d798:	00019300 	.word	0x00019300
 800d79c:	0001a300 	.word	0x0001a300
 800d7a0:	0001b300 	.word	0x0001b300
 800d7a4:	0001c300 	.word	0x0001c300
 800d7a8:	0001d300 	.word	0x0001d300
 800d7ac:	0001e300 	.word	0x0001e300
 800d7b0:	0001f300 	.word	0x0001f300
 800d7b4:	00020300 	.word	0x00020300
 800d7b8:	00021300 	.word	0x00021300
 800d7bc:	00022300 	.word	0x00022300
 800d7c0:	00023300 	.word	0x00023300
 800d7c4:	00024300 	.word	0x00024300
 800d7c8:	00025300 	.word	0x00025300
 800d7cc:	00026300 	.word	0x00026300
 800d7d0:	00027300 	.word	0x00027300
 800d7d4:	00028300 	.word	0x00028300
 800d7d8:	00029300 	.word	0x00029300
 800d7dc:	0002a300 	.word	0x0002a300
 800d7e0:	0002b300 	.word	0x0002b300
 800d7e4:	0002c300 	.word	0x0002c300
 800d7e8:	0002d300 	.word	0x0002d300
 800d7ec:	0002e300 	.word	0x0002e300
 800d7f0:	0002f300 	.word	0x0002f300
 800d7f4:	00030300 	.word	0x00030300
 800d7f8:	00031300 	.word	0x00031300
 800d7fc:	00032300 	.word	0x00032300
 800d800:	00033300 	.word	0x00033300
 800d804:	00034300 	.word	0x00034300
 800d808:	00035300 	.word	0x00035300
 800d80c:	00036300 	.word	0x00036300
 800d810:	00037300 	.word	0x00037300
 800d814:	00038300 	.word	0x00038300
 800d818:	00039300 	.word	0x00039300
 800d81c:	0003a300 	.word	0x0003a300
 800d820:	0003b300 	.word	0x0003b300
 800d824:	0003c300 	.word	0x0003c300
 800d828:	0003d300 	.word	0x0003d300
 800d82c:	0003e300 	.word	0x0003e300
 800d830:	0003f300 	.word	0x0003f300
 800d834:	080174b0 	.word	0x080174b0
 800d838:	58024800 	.word	0x58024800
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d83c:	f7f5 fc64 	bl	8003108 <HAL_GetTick>
 800d840:	4602      	mov	r2, r0
 800d842:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800d846:	1ad3      	subs	r3, r2, r3
 800d848:	2b64      	cmp	r3, #100	@ 0x64
 800d84a:	d903      	bls.n	800d854 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
      {
        ret = HAL_TIMEOUT;
 800d84c:	2303      	movs	r3, #3
 800d84e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d852:	e005      	b.n	800d860 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d854:	4bcf      	ldr	r3, [pc, #828]	@ (800db94 <HAL_RCCEx_PeriphCLKConfig+0xf6c>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d0ed      	beq.n	800d83c <HAL_RCCEx_PeriphCLKConfig+0xc14>
      }
    }

    if (ret == HAL_OK)
 800d860:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d864:	2b00      	cmp	r3, #0
 800d866:	d173      	bne.n	800d950 <HAL_RCCEx_PeriphCLKConfig+0xd28>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800d868:	4bcb      	ldr	r3, [pc, #812]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d86a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800d86c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d870:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d874:	4053      	eors	r3, r2
 800d876:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d015      	beq.n	800d8aa <HAL_RCCEx_PeriphCLKConfig+0xc82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800d87e:	4bc6      	ldr	r3, [pc, #792]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d882:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d886:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d88a:	4bc3      	ldr	r3, [pc, #780]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d88c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d88e:	4ac2      	ldr	r2, [pc, #776]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d894:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d896:	4bc0      	ldr	r3, [pc, #768]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d89a:	4abf      	ldr	r2, [pc, #764]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d89c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d8a0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800d8a2:	4abd      	ldr	r2, [pc, #756]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d8a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800d8a8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800d8aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d8b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d8b6:	d118      	bne.n	800d8ea <HAL_RCCEx_PeriphCLKConfig+0xcc2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8b8:	f7f5 fc26 	bl	8003108 <HAL_GetTick>
 800d8bc:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d8c0:	e00d      	b.n	800d8de <HAL_RCCEx_PeriphCLKConfig+0xcb6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d8c2:	f7f5 fc21 	bl	8003108 <HAL_GetTick>
 800d8c6:	4602      	mov	r2, r0
 800d8c8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800d8cc:	1ad2      	subs	r2, r2, r3
 800d8ce:	f241 3388 	movw	r3, #5000	@ 0x1388
 800d8d2:	429a      	cmp	r2, r3
 800d8d4:	d903      	bls.n	800d8de <HAL_RCCEx_PeriphCLKConfig+0xcb6>
          {
            ret = HAL_TIMEOUT;
 800d8d6:	2303      	movs	r3, #3
 800d8d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800d8dc:	e005      	b.n	800d8ea <HAL_RCCEx_PeriphCLKConfig+0xcc2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d8de:	4bae      	ldr	r3, [pc, #696]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d8e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d8e2:	f003 0302 	and.w	r3, r3, #2
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d0eb      	beq.n	800d8c2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
          }
        }
      }

      if (ret == HAL_OK)
 800d8ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d129      	bne.n	800d946 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d8f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d8fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d8fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d902:	d10e      	bne.n	800d922 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
 800d904:	4ba4      	ldr	r3, [pc, #656]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d906:	691b      	ldr	r3, [r3, #16]
 800d908:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800d90c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d910:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d914:	091a      	lsrs	r2, r3, #4
 800d916:	4ba1      	ldr	r3, [pc, #644]	@ (800db9c <HAL_RCCEx_PeriphCLKConfig+0xf74>)
 800d918:	4013      	ands	r3, r2
 800d91a:	4a9f      	ldr	r2, [pc, #636]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d91c:	430b      	orrs	r3, r1
 800d91e:	6113      	str	r3, [r2, #16]
 800d920:	e005      	b.n	800d92e <HAL_RCCEx_PeriphCLKConfig+0xd06>
 800d922:	4b9d      	ldr	r3, [pc, #628]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d924:	691b      	ldr	r3, [r3, #16]
 800d926:	4a9c      	ldr	r2, [pc, #624]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d928:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d92c:	6113      	str	r3, [r2, #16]
 800d92e:	4b9a      	ldr	r3, [pc, #616]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d930:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800d932:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d936:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d93a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d93e:	4a96      	ldr	r2, [pc, #600]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800d940:	430b      	orrs	r3, r1
 800d942:	6713      	str	r3, [r2, #112]	@ 0x70
 800d944:	e008      	b.n	800d958 <HAL_RCCEx_PeriphCLKConfig+0xd30>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d946:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d94a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800d94e:	e003      	b.n	800d958 <HAL_RCCEx_PeriphCLKConfig+0xd30>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d950:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d954:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800d958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d960:	f002 0301 	and.w	r3, r2, #1
 800d964:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d968:	2300      	movs	r3, #0
 800d96a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d96e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800d972:	460b      	mov	r3, r1
 800d974:	4313      	orrs	r3, r2
 800d976:	f000 8089 	beq.w	800da8c <HAL_RCCEx_PeriphCLKConfig+0xe64>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800d97a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d97e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d980:	2b28      	cmp	r3, #40	@ 0x28
 800d982:	d86b      	bhi.n	800da5c <HAL_RCCEx_PeriphCLKConfig+0xe34>
 800d984:	a201      	add	r2, pc, #4	@ (adr r2, 800d98c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 800d986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d98a:	bf00      	nop
 800d98c:	0800da65 	.word	0x0800da65
 800d990:	0800da5d 	.word	0x0800da5d
 800d994:	0800da5d 	.word	0x0800da5d
 800d998:	0800da5d 	.word	0x0800da5d
 800d99c:	0800da5d 	.word	0x0800da5d
 800d9a0:	0800da5d 	.word	0x0800da5d
 800d9a4:	0800da5d 	.word	0x0800da5d
 800d9a8:	0800da5d 	.word	0x0800da5d
 800d9ac:	0800da31 	.word	0x0800da31
 800d9b0:	0800da5d 	.word	0x0800da5d
 800d9b4:	0800da5d 	.word	0x0800da5d
 800d9b8:	0800da5d 	.word	0x0800da5d
 800d9bc:	0800da5d 	.word	0x0800da5d
 800d9c0:	0800da5d 	.word	0x0800da5d
 800d9c4:	0800da5d 	.word	0x0800da5d
 800d9c8:	0800da5d 	.word	0x0800da5d
 800d9cc:	0800da47 	.word	0x0800da47
 800d9d0:	0800da5d 	.word	0x0800da5d
 800d9d4:	0800da5d 	.word	0x0800da5d
 800d9d8:	0800da5d 	.word	0x0800da5d
 800d9dc:	0800da5d 	.word	0x0800da5d
 800d9e0:	0800da5d 	.word	0x0800da5d
 800d9e4:	0800da5d 	.word	0x0800da5d
 800d9e8:	0800da5d 	.word	0x0800da5d
 800d9ec:	0800da65 	.word	0x0800da65
 800d9f0:	0800da5d 	.word	0x0800da5d
 800d9f4:	0800da5d 	.word	0x0800da5d
 800d9f8:	0800da5d 	.word	0x0800da5d
 800d9fc:	0800da5d 	.word	0x0800da5d
 800da00:	0800da5d 	.word	0x0800da5d
 800da04:	0800da5d 	.word	0x0800da5d
 800da08:	0800da5d 	.word	0x0800da5d
 800da0c:	0800da65 	.word	0x0800da65
 800da10:	0800da5d 	.word	0x0800da5d
 800da14:	0800da5d 	.word	0x0800da5d
 800da18:	0800da5d 	.word	0x0800da5d
 800da1c:	0800da5d 	.word	0x0800da5d
 800da20:	0800da5d 	.word	0x0800da5d
 800da24:	0800da5d 	.word	0x0800da5d
 800da28:	0800da5d 	.word	0x0800da5d
 800da2c:	0800da65 	.word	0x0800da65
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800da30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da34:	3308      	adds	r3, #8
 800da36:	2101      	movs	r1, #1
 800da38:	4618      	mov	r0, r3
 800da3a:	f001 fe89 	bl	800f750 <RCCEx_PLL2_Config>
 800da3e:	4603      	mov	r3, r0
 800da40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800da44:	e00f      	b.n	800da66 <HAL_RCCEx_PeriphCLKConfig+0xe3e>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800da46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da4a:	3328      	adds	r3, #40	@ 0x28
 800da4c:	2101      	movs	r1, #1
 800da4e:	4618      	mov	r0, r3
 800da50:	f001 ffa0 	bl	800f994 <RCCEx_PLL3_Config>
 800da54:	4603      	mov	r3, r0
 800da56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800da5a:	e004      	b.n	800da66 <HAL_RCCEx_PeriphCLKConfig+0xe3e>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800da5c:	2301      	movs	r3, #1
 800da5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800da62:	e000      	b.n	800da66 <HAL_RCCEx_PeriphCLKConfig+0xe3e>
        break;
 800da64:	bf00      	nop
    }

    if (ret == HAL_OK)
 800da66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d10a      	bne.n	800da84 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800da6e:	4b4a      	ldr	r3, [pc, #296]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800da70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800da72:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800da76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800da7c:	4a46      	ldr	r2, [pc, #280]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800da7e:	430b      	orrs	r3, r1
 800da80:	6553      	str	r3, [r2, #84]	@ 0x54
 800da82:	e003      	b.n	800da8c <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800da88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800da8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da94:	f002 0302 	and.w	r3, r2, #2
 800da98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800da9c:	2300      	movs	r3, #0
 800da9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800daa2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800daa6:	460b      	mov	r3, r1
 800daa8:	4313      	orrs	r3, r2
 800daaa:	d041      	beq.n	800db30 <HAL_RCCEx_PeriphCLKConfig+0xf08>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800daac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dab0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dab2:	2b05      	cmp	r3, #5
 800dab4:	d824      	bhi.n	800db00 <HAL_RCCEx_PeriphCLKConfig+0xed8>
 800dab6:	a201      	add	r2, pc, #4	@ (adr r2, 800dabc <HAL_RCCEx_PeriphCLKConfig+0xe94>)
 800dab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dabc:	0800db09 	.word	0x0800db09
 800dac0:	0800dad5 	.word	0x0800dad5
 800dac4:	0800daeb 	.word	0x0800daeb
 800dac8:	0800db09 	.word	0x0800db09
 800dacc:	0800db09 	.word	0x0800db09
 800dad0:	0800db09 	.word	0x0800db09
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800dad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dad8:	3308      	adds	r3, #8
 800dada:	2101      	movs	r1, #1
 800dadc:	4618      	mov	r0, r3
 800dade:	f001 fe37 	bl	800f750 <RCCEx_PLL2_Config>
 800dae2:	4603      	mov	r3, r0
 800dae4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800dae8:	e00f      	b.n	800db0a <HAL_RCCEx_PeriphCLKConfig+0xee2>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800daea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800daee:	3328      	adds	r3, #40	@ 0x28
 800daf0:	2101      	movs	r1, #1
 800daf2:	4618      	mov	r0, r3
 800daf4:	f001 ff4e 	bl	800f994 <RCCEx_PLL3_Config>
 800daf8:	4603      	mov	r3, r0
 800dafa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800dafe:	e004      	b.n	800db0a <HAL_RCCEx_PeriphCLKConfig+0xee2>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800db00:	2301      	movs	r3, #1
 800db02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800db06:	e000      	b.n	800db0a <HAL_RCCEx_PeriphCLKConfig+0xee2>
        break;
 800db08:	bf00      	nop
    }

    if (ret == HAL_OK)
 800db0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d10a      	bne.n	800db28 <HAL_RCCEx_PeriphCLKConfig+0xf00>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800db12:	4b21      	ldr	r3, [pc, #132]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800db14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db16:	f023 0107 	bic.w	r1, r3, #7
 800db1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db20:	4a1d      	ldr	r2, [pc, #116]	@ (800db98 <HAL_RCCEx_PeriphCLKConfig+0xf70>)
 800db22:	430b      	orrs	r3, r1
 800db24:	6553      	str	r3, [r2, #84]	@ 0x54
 800db26:	e003      	b.n	800db30 <HAL_RCCEx_PeriphCLKConfig+0xf08>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800db2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800db30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db38:	f002 0304 	and.w	r3, r2, #4
 800db3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800db40:	2300      	movs	r3, #0
 800db42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800db46:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800db4a:	460b      	mov	r3, r1
 800db4c:	4313      	orrs	r3, r2
 800db4e:	d04b      	beq.n	800dbe8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800db50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db58:	2b05      	cmp	r3, #5
 800db5a:	d82c      	bhi.n	800dbb6 <HAL_RCCEx_PeriphCLKConfig+0xf8e>
 800db5c:	a201      	add	r2, pc, #4	@ (adr r2, 800db64 <HAL_RCCEx_PeriphCLKConfig+0xf3c>)
 800db5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db62:	bf00      	nop
 800db64:	0800dbbf 	.word	0x0800dbbf
 800db68:	0800db7d 	.word	0x0800db7d
 800db6c:	0800dba1 	.word	0x0800dba1
 800db70:	0800dbbf 	.word	0x0800dbbf
 800db74:	0800dbbf 	.word	0x0800dbbf
 800db78:	0800dbbf 	.word	0x0800dbbf
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800db7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db80:	3308      	adds	r3, #8
 800db82:	2101      	movs	r1, #1
 800db84:	4618      	mov	r0, r3
 800db86:	f001 fde3 	bl	800f750 <RCCEx_PLL2_Config>
 800db8a:	4603      	mov	r3, r0
 800db8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800db90:	e016      	b.n	800dbc0 <HAL_RCCEx_PeriphCLKConfig+0xf98>
 800db92:	bf00      	nop
 800db94:	58024800 	.word	0x58024800
 800db98:	58024400 	.word	0x58024400
 800db9c:	00ffffcf 	.word	0x00ffffcf

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800dba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dba4:	3328      	adds	r3, #40	@ 0x28
 800dba6:	2101      	movs	r1, #1
 800dba8:	4618      	mov	r0, r3
 800dbaa:	f001 fef3 	bl	800f994 <RCCEx_PLL3_Config>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800dbb4:	e004      	b.n	800dbc0 <HAL_RCCEx_PeriphCLKConfig+0xf98>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800dbbc:	e000      	b.n	800dbc0 <HAL_RCCEx_PeriphCLKConfig+0xf98>
        break;
 800dbbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dbc0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d10b      	bne.n	800dbe0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800dbc8:	4b9e      	ldr	r3, [pc, #632]	@ (800de44 <HAL_RCCEx_PeriphCLKConfig+0x121c>)
 800dbca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbcc:	f023 0107 	bic.w	r1, r3, #7
 800dbd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dbd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbd8:	4a9a      	ldr	r2, [pc, #616]	@ (800de44 <HAL_RCCEx_PeriphCLKConfig+0x121c>)
 800dbda:	430b      	orrs	r3, r1
 800dbdc:	6593      	str	r3, [r2, #88]	@ 0x58
 800dbde:	e003      	b.n	800dbe8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dbe0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dbe4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800dbe8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbf0:	f002 0320 	and.w	r3, r2, #32
 800dbf4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800dbfe:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800dc02:	460b      	mov	r3, r1
 800dc04:	4313      	orrs	r3, r2
 800dc06:	d055      	beq.n	800dcb4 <HAL_RCCEx_PeriphCLKConfig+0x108c>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800dc08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dc14:	d033      	beq.n	800dc7e <HAL_RCCEx_PeriphCLKConfig+0x1056>
 800dc16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dc1a:	d82c      	bhi.n	800dc76 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 800dc1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc20:	d02f      	beq.n	800dc82 <HAL_RCCEx_PeriphCLKConfig+0x105a>
 800dc22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc26:	d826      	bhi.n	800dc76 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 800dc28:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dc2c:	d02b      	beq.n	800dc86 <HAL_RCCEx_PeriphCLKConfig+0x105e>
 800dc2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dc32:	d820      	bhi.n	800dc76 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 800dc34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dc38:	d012      	beq.n	800dc60 <HAL_RCCEx_PeriphCLKConfig+0x1038>
 800dc3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dc3e:	d81a      	bhi.n	800dc76 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d022      	beq.n	800dc8a <HAL_RCCEx_PeriphCLKConfig+0x1062>
 800dc44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dc48:	d115      	bne.n	800dc76 <HAL_RCCEx_PeriphCLKConfig+0x104e>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dc4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc4e:	3308      	adds	r3, #8
 800dc50:	2100      	movs	r1, #0
 800dc52:	4618      	mov	r0, r3
 800dc54:	f001 fd7c 	bl	800f750 <RCCEx_PLL2_Config>
 800dc58:	4603      	mov	r3, r0
 800dc5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800dc5e:	e015      	b.n	800dc8c <HAL_RCCEx_PeriphCLKConfig+0x1064>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dc60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc64:	3328      	adds	r3, #40	@ 0x28
 800dc66:	2102      	movs	r1, #2
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f001 fe93 	bl	800f994 <RCCEx_PLL3_Config>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800dc74:	e00a      	b.n	800dc8c <HAL_RCCEx_PeriphCLKConfig+0x1064>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dc76:	2301      	movs	r3, #1
 800dc78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800dc7c:	e006      	b.n	800dc8c <HAL_RCCEx_PeriphCLKConfig+0x1064>
        break;
 800dc7e:	bf00      	nop
 800dc80:	e004      	b.n	800dc8c <HAL_RCCEx_PeriphCLKConfig+0x1064>
        break;
 800dc82:	bf00      	nop
 800dc84:	e002      	b.n	800dc8c <HAL_RCCEx_PeriphCLKConfig+0x1064>
        break;
 800dc86:	bf00      	nop
 800dc88:	e000      	b.n	800dc8c <HAL_RCCEx_PeriphCLKConfig+0x1064>
        break;
 800dc8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dc8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d10b      	bne.n	800dcac <HAL_RCCEx_PeriphCLKConfig+0x1084>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800dc94:	4b6b      	ldr	r3, [pc, #428]	@ (800de44 <HAL_RCCEx_PeriphCLKConfig+0x121c>)
 800dc96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc98:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800dc9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dca4:	4a67      	ldr	r2, [pc, #412]	@ (800de44 <HAL_RCCEx_PeriphCLKConfig+0x121c>)
 800dca6:	430b      	orrs	r3, r1
 800dca8:	6553      	str	r3, [r2, #84]	@ 0x54
 800dcaa:	e003      	b.n	800dcb4 <HAL_RCCEx_PeriphCLKConfig+0x108c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dcac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dcb0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800dcb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcbc:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800dcc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dcca:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800dcce:	460b      	mov	r3, r1
 800dcd0:	4313      	orrs	r3, r2
 800dcd2:	d055      	beq.n	800dd80 <HAL_RCCEx_PeriphCLKConfig+0x1158>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800dcd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dcdc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800dce0:	d033      	beq.n	800dd4a <HAL_RCCEx_PeriphCLKConfig+0x1122>
 800dce2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800dce6:	d82c      	bhi.n	800dd42 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800dce8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dcec:	d02f      	beq.n	800dd4e <HAL_RCCEx_PeriphCLKConfig+0x1126>
 800dcee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dcf2:	d826      	bhi.n	800dd42 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800dcf4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800dcf8:	d02b      	beq.n	800dd52 <HAL_RCCEx_PeriphCLKConfig+0x112a>
 800dcfa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800dcfe:	d820      	bhi.n	800dd42 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800dd00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dd04:	d012      	beq.n	800dd2c <HAL_RCCEx_PeriphCLKConfig+0x1104>
 800dd06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dd0a:	d81a      	bhi.n	800dd42 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d022      	beq.n	800dd56 <HAL_RCCEx_PeriphCLKConfig+0x112e>
 800dd10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dd14:	d115      	bne.n	800dd42 <HAL_RCCEx_PeriphCLKConfig+0x111a>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dd16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd1a:	3308      	adds	r3, #8
 800dd1c:	2100      	movs	r1, #0
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f001 fd16 	bl	800f750 <RCCEx_PLL2_Config>
 800dd24:	4603      	mov	r3, r0
 800dd26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800dd2a:	e015      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x1130>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dd2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd30:	3328      	adds	r3, #40	@ 0x28
 800dd32:	2102      	movs	r1, #2
 800dd34:	4618      	mov	r0, r3
 800dd36:	f001 fe2d 	bl	800f994 <RCCEx_PLL3_Config>
 800dd3a:	4603      	mov	r3, r0
 800dd3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800dd40:	e00a      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x1130>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dd42:	2301      	movs	r3, #1
 800dd44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800dd48:	e006      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x1130>
        break;
 800dd4a:	bf00      	nop
 800dd4c:	e004      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x1130>
        break;
 800dd4e:	bf00      	nop
 800dd50:	e002      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x1130>
        break;
 800dd52:	bf00      	nop
 800dd54:	e000      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x1130>
        break;
 800dd56:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dd58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d10b      	bne.n	800dd78 <HAL_RCCEx_PeriphCLKConfig+0x1150>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800dd60:	4b38      	ldr	r3, [pc, #224]	@ (800de44 <HAL_RCCEx_PeriphCLKConfig+0x121c>)
 800dd62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd64:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800dd68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dd70:	4a34      	ldr	r2, [pc, #208]	@ (800de44 <HAL_RCCEx_PeriphCLKConfig+0x121c>)
 800dd72:	430b      	orrs	r3, r1
 800dd74:	6593      	str	r3, [r2, #88]	@ 0x58
 800dd76:	e003      	b.n	800dd80 <HAL_RCCEx_PeriphCLKConfig+0x1158>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dd78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800dd7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800dd80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd88:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800dd8c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dd90:	2300      	movs	r3, #0
 800dd92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dd96:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800dd9a:	460b      	mov	r3, r1
 800dd9c:	4313      	orrs	r3, r2
 800dd9e:	d057      	beq.n	800de50 <HAL_RCCEx_PeriphCLKConfig+0x1228>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800dda0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dda4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dda8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ddac:	d033      	beq.n	800de16 <HAL_RCCEx_PeriphCLKConfig+0x11ee>
 800ddae:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ddb2:	d82c      	bhi.n	800de0e <HAL_RCCEx_PeriphCLKConfig+0x11e6>
 800ddb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ddb8:	d02f      	beq.n	800de1a <HAL_RCCEx_PeriphCLKConfig+0x11f2>
 800ddba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ddbe:	d826      	bhi.n	800de0e <HAL_RCCEx_PeriphCLKConfig+0x11e6>
 800ddc0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ddc4:	d02b      	beq.n	800de1e <HAL_RCCEx_PeriphCLKConfig+0x11f6>
 800ddc6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ddca:	d820      	bhi.n	800de0e <HAL_RCCEx_PeriphCLKConfig+0x11e6>
 800ddcc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ddd0:	d012      	beq.n	800ddf8 <HAL_RCCEx_PeriphCLKConfig+0x11d0>
 800ddd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ddd6:	d81a      	bhi.n	800de0e <HAL_RCCEx_PeriphCLKConfig+0x11e6>
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d022      	beq.n	800de22 <HAL_RCCEx_PeriphCLKConfig+0x11fa>
 800dddc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dde0:	d115      	bne.n	800de0e <HAL_RCCEx_PeriphCLKConfig+0x11e6>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dde2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dde6:	3308      	adds	r3, #8
 800dde8:	2100      	movs	r1, #0
 800ddea:	4618      	mov	r0, r3
 800ddec:	f001 fcb0 	bl	800f750 <RCCEx_PLL2_Config>
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ddf6:	e015      	b.n	800de24 <HAL_RCCEx_PeriphCLKConfig+0x11fc>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ddf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddfc:	3328      	adds	r3, #40	@ 0x28
 800ddfe:	2102      	movs	r1, #2
 800de00:	4618      	mov	r0, r3
 800de02:	f001 fdc7 	bl	800f994 <RCCEx_PLL3_Config>
 800de06:	4603      	mov	r3, r0
 800de08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800de0c:	e00a      	b.n	800de24 <HAL_RCCEx_PeriphCLKConfig+0x11fc>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800de0e:	2301      	movs	r3, #1
 800de10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800de14:	e006      	b.n	800de24 <HAL_RCCEx_PeriphCLKConfig+0x11fc>
        break;
 800de16:	bf00      	nop
 800de18:	e004      	b.n	800de24 <HAL_RCCEx_PeriphCLKConfig+0x11fc>
        break;
 800de1a:	bf00      	nop
 800de1c:	e002      	b.n	800de24 <HAL_RCCEx_PeriphCLKConfig+0x11fc>
        break;
 800de1e:	bf00      	nop
 800de20:	e000      	b.n	800de24 <HAL_RCCEx_PeriphCLKConfig+0x11fc>
        break;
 800de22:	bf00      	nop
    }

    if (ret == HAL_OK)
 800de24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d10d      	bne.n	800de48 <HAL_RCCEx_PeriphCLKConfig+0x1220>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800de2c:	4b05      	ldr	r3, [pc, #20]	@ (800de44 <HAL_RCCEx_PeriphCLKConfig+0x121c>)
 800de2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de30:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800de34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800de3c:	4a01      	ldr	r2, [pc, #4]	@ (800de44 <HAL_RCCEx_PeriphCLKConfig+0x121c>)
 800de3e:	430b      	orrs	r3, r1
 800de40:	6593      	str	r3, [r2, #88]	@ 0x58
 800de42:	e005      	b.n	800de50 <HAL_RCCEx_PeriphCLKConfig+0x1228>
 800de44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800de48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800de4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800de50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de58:	f002 0308 	and.w	r3, r2, #8
 800de5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800de60:	2300      	movs	r3, #0
 800de62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800de66:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800de6a:	460b      	mov	r3, r1
 800de6c:	4313      	orrs	r3, r2
 800de6e:	d03e      	beq.n	800deee <HAL_RCCEx_PeriphCLKConfig+0x12c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));
 800de70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de7c:	d018      	beq.n	800deb0 <HAL_RCCEx_PeriphCLKConfig+0x1288>
 800de7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de8a:	d011      	beq.n	800deb0 <HAL_RCCEx_PeriphCLKConfig+0x1288>
 800de8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de94:	2b00      	cmp	r3, #0
 800de96:	d00b      	beq.n	800deb0 <HAL_RCCEx_PeriphCLKConfig+0x1288>
 800de98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dea0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800dea4:	d004      	beq.n	800deb0 <HAL_RCCEx_PeriphCLKConfig+0x1288>
 800dea6:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 800deaa:	48aa      	ldr	r0, [pc, #680]	@ (800e154 <HAL_RCCEx_PeriphCLKConfig+0x152c>)
 800deac:	f7f3 ff24 	bl	8001cf8 <assert_failed>

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800deb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800deb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800deb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800debc:	d10c      	bne.n	800ded8 <HAL_RCCEx_PeriphCLKConfig+0x12b0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800debe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dec2:	3328      	adds	r3, #40	@ 0x28
 800dec4:	2102      	movs	r1, #2
 800dec6:	4618      	mov	r0, r3
 800dec8:	f001 fd64 	bl	800f994 <RCCEx_PLL3_Config>
 800decc:	4603      	mov	r3, r0
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d002      	beq.n	800ded8 <HAL_RCCEx_PeriphCLKConfig+0x12b0>
      {
        status = HAL_ERROR;
 800ded2:	2301      	movs	r3, #1
 800ded4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800ded8:	4b9f      	ldr	r3, [pc, #636]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800deda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dedc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800dee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dee8:	4a9b      	ldr	r2, [pc, #620]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800deea:	430b      	orrs	r3, r1
 800deec:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800deee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800def2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800def6:	f002 0310 	and.w	r3, r2, #16
 800defa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800defe:	2300      	movs	r3, #0
 800df00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df04:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800df08:	460b      	mov	r3, r1
 800df0a:	4313      	orrs	r3, r2
 800df0c:	d03e      	beq.n	800df8c <HAL_RCCEx_PeriphCLKConfig+0x1364>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800df0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800df16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df1a:	d018      	beq.n	800df4e <HAL_RCCEx_PeriphCLKConfig+0x1326>
 800df1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800df24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df28:	d011      	beq.n	800df4e <HAL_RCCEx_PeriphCLKConfig+0x1326>
 800df2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800df32:	2b00      	cmp	r3, #0
 800df34:	d00b      	beq.n	800df4e <HAL_RCCEx_PeriphCLKConfig+0x1326>
 800df36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800df3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800df42:	d004      	beq.n	800df4e <HAL_RCCEx_PeriphCLKConfig+0x1326>
 800df44:	f44f 61a4 	mov.w	r1, #1312	@ 0x520
 800df48:	4882      	ldr	r0, [pc, #520]	@ (800e154 <HAL_RCCEx_PeriphCLKConfig+0x152c>)
 800df4a:	f7f3 fed5 	bl	8001cf8 <assert_failed>

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800df4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800df56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df5a:	d10c      	bne.n	800df76 <HAL_RCCEx_PeriphCLKConfig+0x134e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800df5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df60:	3328      	adds	r3, #40	@ 0x28
 800df62:	2102      	movs	r1, #2
 800df64:	4618      	mov	r0, r3
 800df66:	f001 fd15 	bl	800f994 <RCCEx_PLL3_Config>
 800df6a:	4603      	mov	r3, r0
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d002      	beq.n	800df76 <HAL_RCCEx_PeriphCLKConfig+0x134e>
      {
        status = HAL_ERROR;
 800df70:	2301      	movs	r3, #1
 800df72:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800df76:	4b78      	ldr	r3, [pc, #480]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800df78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800df7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800df86:	4a74      	ldr	r2, [pc, #464]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800df88:	430b      	orrs	r3, r1
 800df8a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800df8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df94:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800df98:	67bb      	str	r3, [r7, #120]	@ 0x78
 800df9a:	2300      	movs	r3, #0
 800df9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800df9e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	4313      	orrs	r3, r2
 800dfa6:	d03e      	beq.n	800e026 <HAL_RCCEx_PeriphCLKConfig+0x13fe>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800dfa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dfb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dfb4:	d022      	beq.n	800dffc <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 800dfb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dfba:	d81b      	bhi.n	800dff4 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d003      	beq.n	800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x13a0>
 800dfc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dfc4:	d00b      	beq.n	800dfde <HAL_RCCEx_PeriphCLKConfig+0x13b6>
 800dfc6:	e015      	b.n	800dff4 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dfc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfcc:	3308      	adds	r3, #8
 800dfce:	2100      	movs	r1, #0
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	f001 fbbd 	bl	800f750 <RCCEx_PLL2_Config>
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800dfdc:	e00f      	b.n	800dffe <HAL_RCCEx_PeriphCLKConfig+0x13d6>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dfde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfe2:	3328      	adds	r3, #40	@ 0x28
 800dfe4:	2102      	movs	r1, #2
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	f001 fcd4 	bl	800f994 <RCCEx_PLL3_Config>
 800dfec:	4603      	mov	r3, r0
 800dfee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800dff2:	e004      	b.n	800dffe <HAL_RCCEx_PeriphCLKConfig+0x13d6>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dff4:	2301      	movs	r3, #1
 800dff6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800dffa:	e000      	b.n	800dffe <HAL_RCCEx_PeriphCLKConfig+0x13d6>
        break;
 800dffc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dffe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e002:	2b00      	cmp	r3, #0
 800e004:	d10b      	bne.n	800e01e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800e006:	4b54      	ldr	r3, [pc, #336]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e00a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800e00e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e012:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e016:	4a50      	ldr	r2, [pc, #320]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e018:	430b      	orrs	r3, r1
 800e01a:	6593      	str	r3, [r2, #88]	@ 0x58
 800e01c:	e003      	b.n	800e026 <HAL_RCCEx_PeriphCLKConfig+0x13fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e01e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e022:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800e026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e02e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800e032:	673b      	str	r3, [r7, #112]	@ 0x70
 800e034:	2300      	movs	r3, #0
 800e036:	677b      	str	r3, [r7, #116]	@ 0x74
 800e038:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800e03c:	460b      	mov	r3, r1
 800e03e:	4313      	orrs	r3, r2
 800e040:	d03b      	beq.n	800e0ba <HAL_RCCEx_PeriphCLKConfig+0x1492>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800e042:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e046:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e04a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e04e:	d01f      	beq.n	800e090 <HAL_RCCEx_PeriphCLKConfig+0x1468>
 800e050:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e054:	d818      	bhi.n	800e088 <HAL_RCCEx_PeriphCLKConfig+0x1460>
 800e056:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e05a:	d003      	beq.n	800e064 <HAL_RCCEx_PeriphCLKConfig+0x143c>
 800e05c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e060:	d007      	beq.n	800e072 <HAL_RCCEx_PeriphCLKConfig+0x144a>
 800e062:	e011      	b.n	800e088 <HAL_RCCEx_PeriphCLKConfig+0x1460>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e064:	4b3c      	ldr	r3, [pc, #240]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e068:	4a3b      	ldr	r2, [pc, #236]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e06a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e06e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800e070:	e00f      	b.n	800e092 <HAL_RCCEx_PeriphCLKConfig+0x146a>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e072:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e076:	3328      	adds	r3, #40	@ 0x28
 800e078:	2101      	movs	r1, #1
 800e07a:	4618      	mov	r0, r3
 800e07c:	f001 fc8a 	bl	800f994 <RCCEx_PLL3_Config>
 800e080:	4603      	mov	r3, r0
 800e082:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800e086:	e004      	b.n	800e092 <HAL_RCCEx_PeriphCLKConfig+0x146a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e088:	2301      	movs	r3, #1
 800e08a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e08e:	e000      	b.n	800e092 <HAL_RCCEx_PeriphCLKConfig+0x146a>
        break;
 800e090:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e092:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e096:	2b00      	cmp	r3, #0
 800e098:	d10b      	bne.n	800e0b2 <HAL_RCCEx_PeriphCLKConfig+0x148a>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e09a:	4b2f      	ldr	r3, [pc, #188]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e09c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e09e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e0a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e0aa:	4a2b      	ldr	r2, [pc, #172]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e0ac:	430b      	orrs	r3, r1
 800e0ae:	6553      	str	r3, [r2, #84]	@ 0x54
 800e0b0:	e003      	b.n	800e0ba <HAL_RCCEx_PeriphCLKConfig+0x1492>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e0b6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800e0ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800e0c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e0cc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800e0d0:	460b      	mov	r3, r1
 800e0d2:	4313      	orrs	r3, r2
 800e0d4:	d046      	beq.n	800e164 <HAL_RCCEx_PeriphCLKConfig+0x153c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
 800e0d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d00a      	beq.n	800e0f6 <HAL_RCCEx_PeriphCLKConfig+0x14ce>
 800e0e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e0e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e0ea:	d004      	beq.n	800e0f6 <HAL_RCCEx_PeriphCLKConfig+0x14ce>
 800e0ec:	f240 5186 	movw	r1, #1414	@ 0x586
 800e0f0:	4818      	ldr	r0, [pc, #96]	@ (800e154 <HAL_RCCEx_PeriphCLKConfig+0x152c>)
 800e0f2:	f7f3 fe01 	bl	8001cf8 <assert_failed>

    switch (PeriphClkInit->SdmmcClockSelection)
 800e0f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d003      	beq.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x14e0>
 800e100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e104:	d007      	beq.n	800e116 <HAL_RCCEx_PeriphCLKConfig+0x14ee>
 800e106:	e011      	b.n	800e12c <HAL_RCCEx_PeriphCLKConfig+0x1504>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e108:	4b13      	ldr	r3, [pc, #76]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e10a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e10c:	4a12      	ldr	r2, [pc, #72]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e10e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e112:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800e114:	e00e      	b.n	800e134 <HAL_RCCEx_PeriphCLKConfig+0x150c>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e11a:	3308      	adds	r3, #8
 800e11c:	2102      	movs	r1, #2
 800e11e:	4618      	mov	r0, r3
 800e120:	f001 fb16 	bl	800f750 <RCCEx_PLL2_Config>
 800e124:	4603      	mov	r3, r0
 800e126:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800e12a:	e003      	b.n	800e134 <HAL_RCCEx_PeriphCLKConfig+0x150c>

      default:
        ret = HAL_ERROR;
 800e12c:	2301      	movs	r3, #1
 800e12e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e132:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e134:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d10f      	bne.n	800e15c <HAL_RCCEx_PeriphCLKConfig+0x1534>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800e13c:	4b06      	ldr	r3, [pc, #24]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e13e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e140:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e14a:	4a03      	ldr	r2, [pc, #12]	@ (800e158 <HAL_RCCEx_PeriphCLKConfig+0x1530>)
 800e14c:	430b      	orrs	r3, r1
 800e14e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e150:	e008      	b.n	800e164 <HAL_RCCEx_PeriphCLKConfig+0x153c>
 800e152:	bf00      	nop
 800e154:	080174b0 	.word	0x080174b0
 800e158:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e15c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e160:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800e164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e16c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800e170:	663b      	str	r3, [r7, #96]	@ 0x60
 800e172:	2300      	movs	r3, #0
 800e174:	667b      	str	r3, [r7, #100]	@ 0x64
 800e176:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800e17a:	460b      	mov	r3, r1
 800e17c:	4313      	orrs	r3, r2
 800e17e:	d00c      	beq.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x1572>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800e180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e184:	3328      	adds	r3, #40	@ 0x28
 800e186:	2102      	movs	r1, #2
 800e188:	4618      	mov	r0, r3
 800e18a:	f001 fc03 	bl	800f994 <RCCEx_PLL3_Config>
 800e18e:	4603      	mov	r3, r0
 800e190:	2b00      	cmp	r3, #0
 800e192:	d002      	beq.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x1572>
    {
      status = HAL_ERROR;
 800e194:	2301      	movs	r3, #1
 800e196:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800e19a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800e1a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e1a8:	2300      	movs	r3, #0
 800e1aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e1ac:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800e1b0:	460b      	mov	r3, r1
 800e1b2:	4313      	orrs	r3, r2
 800e1b4:	d038      	beq.n	800e228 <HAL_RCCEx_PeriphCLKConfig+0x1600>
  {

    switch (PeriphClkInit->RngClockSelection)
 800e1b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e1bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e1c0:	d018      	beq.n	800e1f4 <HAL_RCCEx_PeriphCLKConfig+0x15cc>
 800e1c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e1c6:	d811      	bhi.n	800e1ec <HAL_RCCEx_PeriphCLKConfig+0x15c4>
 800e1c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e1cc:	d014      	beq.n	800e1f8 <HAL_RCCEx_PeriphCLKConfig+0x15d0>
 800e1ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e1d2:	d80b      	bhi.n	800e1ec <HAL_RCCEx_PeriphCLKConfig+0x15c4>
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d011      	beq.n	800e1fc <HAL_RCCEx_PeriphCLKConfig+0x15d4>
 800e1d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e1dc:	d106      	bne.n	800e1ec <HAL_RCCEx_PeriphCLKConfig+0x15c4>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e1de:	4b0f      	ldr	r3, [pc, #60]	@ (800e21c <HAL_RCCEx_PeriphCLKConfig+0x15f4>)
 800e1e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1e2:	4a0e      	ldr	r2, [pc, #56]	@ (800e21c <HAL_RCCEx_PeriphCLKConfig+0x15f4>)
 800e1e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e1e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800e1ea:	e008      	b.n	800e1fe <HAL_RCCEx_PeriphCLKConfig+0x15d6>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e1ec:	2301      	movs	r3, #1
 800e1ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e1f2:	e004      	b.n	800e1fe <HAL_RCCEx_PeriphCLKConfig+0x15d6>
        break;
 800e1f4:	bf00      	nop
 800e1f6:	e002      	b.n	800e1fe <HAL_RCCEx_PeriphCLKConfig+0x15d6>
        break;
 800e1f8:	bf00      	nop
 800e1fa:	e000      	b.n	800e1fe <HAL_RCCEx_PeriphCLKConfig+0x15d6>
        break;
 800e1fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e1fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e202:	2b00      	cmp	r3, #0
 800e204:	d10c      	bne.n	800e220 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e206:	4b05      	ldr	r3, [pc, #20]	@ (800e21c <HAL_RCCEx_PeriphCLKConfig+0x15f4>)
 800e208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e20a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800e20e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e212:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e214:	4a01      	ldr	r2, [pc, #4]	@ (800e21c <HAL_RCCEx_PeriphCLKConfig+0x15f4>)
 800e216:	430b      	orrs	r3, r1
 800e218:	6553      	str	r3, [r2, #84]	@ 0x54
 800e21a:	e005      	b.n	800e228 <HAL_RCCEx_PeriphCLKConfig+0x1600>
 800e21c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e220:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e224:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800e228:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e230:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800e234:	653b      	str	r3, [r7, #80]	@ 0x50
 800e236:	2300      	movs	r3, #0
 800e238:	657b      	str	r3, [r7, #84]	@ 0x54
 800e23a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800e23e:	460b      	mov	r3, r1
 800e240:	4313      	orrs	r3, r2
 800e242:	d019      	beq.n	800e278 <HAL_RCCEx_PeriphCLKConfig+0x1650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800e244:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d00a      	beq.n	800e264 <HAL_RCCEx_PeriphCLKConfig+0x163c>
 800e24e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e254:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e258:	d004      	beq.n	800e264 <HAL_RCCEx_PeriphCLKConfig+0x163c>
 800e25a:	f240 51e5 	movw	r1, #1509	@ 0x5e5
 800e25e:	48c5      	ldr	r0, [pc, #788]	@ (800e574 <HAL_RCCEx_PeriphCLKConfig+0x194c>)
 800e260:	f7f3 fd4a 	bl	8001cf8 <assert_failed>

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800e264:	4bc4      	ldr	r3, [pc, #784]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e268:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e26c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e272:	4ac1      	ldr	r2, [pc, #772]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e274:	430b      	orrs	r3, r1
 800e276:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800e278:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e280:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800e284:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e286:	2300      	movs	r3, #0
 800e288:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e28a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800e28e:	460b      	mov	r3, r1
 800e290:	4313      	orrs	r3, r2
 800e292:	d019      	beq.n	800e2c8 <HAL_RCCEx_PeriphCLKConfig+0x16a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800e294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e298:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d00a      	beq.n	800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x168c>
 800e29e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e2a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e2a8:	d004      	beq.n	800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x168c>
 800e2aa:	f240 51f9 	movw	r1, #1529	@ 0x5f9
 800e2ae:	48b1      	ldr	r0, [pc, #708]	@ (800e574 <HAL_RCCEx_PeriphCLKConfig+0x194c>)
 800e2b0:	f7f3 fd22 	bl	8001cf8 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800e2b4:	4bb0      	ldr	r3, [pc, #704]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e2b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2b8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800e2bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e2c2:	4aad      	ldr	r2, [pc, #692]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e2c4:	430b      	orrs	r3, r1
 800e2c6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800e2c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800e2d4:	643b      	str	r3, [r7, #64]	@ 0x40
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800e2da:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800e2de:	460b      	mov	r3, r1
 800e2e0:	4313      	orrs	r3, r2
 800e2e2:	d020      	beq.n	800e326 <HAL_RCCEx_PeriphCLKConfig+0x16fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800e2e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d00b      	beq.n	800e308 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800e2f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e2f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e2fc:	d004      	beq.n	800e308 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800e2fe:	f240 610f 	movw	r1, #1551	@ 0x60f
 800e302:	489c      	ldr	r0, [pc, #624]	@ (800e574 <HAL_RCCEx_PeriphCLKConfig+0x194c>)
 800e304:	f7f3 fcf8 	bl	8001cf8 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800e308:	4b9b      	ldr	r3, [pc, #620]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e30a:	691b      	ldr	r3, [r3, #16]
 800e30c:	4a9a      	ldr	r2, [pc, #616]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e30e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e312:	6113      	str	r3, [r2, #16]
 800e314:	4b98      	ldr	r3, [pc, #608]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e316:	6919      	ldr	r1, [r3, #16]
 800e318:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e31c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e320:	4a95      	ldr	r2, [pc, #596]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e322:	430b      	orrs	r3, r1
 800e324:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800e326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800e332:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e334:	2300      	movs	r3, #0
 800e336:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e338:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800e33c:	460b      	mov	r3, r1
 800e33e:	4313      	orrs	r3, r2
 800e340:	d01f      	beq.n	800e382 <HAL_RCCEx_PeriphCLKConfig+0x175a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
 800e342:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d010      	beq.n	800e36e <HAL_RCCEx_PeriphCLKConfig+0x1746>
 800e34c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e352:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e356:	d00a      	beq.n	800e36e <HAL_RCCEx_PeriphCLKConfig+0x1746>
 800e358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e35c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e35e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e362:	d004      	beq.n	800e36e <HAL_RCCEx_PeriphCLKConfig+0x1746>
 800e364:	f240 6119 	movw	r1, #1561	@ 0x619
 800e368:	4882      	ldr	r0, [pc, #520]	@ (800e574 <HAL_RCCEx_PeriphCLKConfig+0x194c>)
 800e36a:	f7f3 fcc5 	bl	8001cf8 <assert_failed>

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800e36e:	4b82      	ldr	r3, [pc, #520]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e372:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e376:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e37a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e37c:	4a7e      	ldr	r2, [pc, #504]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e37e:	430b      	orrs	r3, r1
 800e380:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800e382:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e38a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800e38e:	633b      	str	r3, [r7, #48]	@ 0x30
 800e390:	2300      	movs	r3, #0
 800e392:	637b      	str	r3, [r7, #52]	@ 0x34
 800e394:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800e398:	460b      	mov	r3, r1
 800e39a:	4313      	orrs	r3, r2
 800e39c:	d023      	beq.n	800e3e6 <HAL_RCCEx_PeriphCLKConfig+0x17be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800e39e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d012      	beq.n	800e3d0 <HAL_RCCEx_PeriphCLKConfig+0x17a8>
 800e3aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e3b6:	d00b      	beq.n	800e3d0 <HAL_RCCEx_PeriphCLKConfig+0x17a8>
 800e3b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e3c4:	d004      	beq.n	800e3d0 <HAL_RCCEx_PeriphCLKConfig+0x17a8>
 800e3c6:	f240 6123 	movw	r1, #1571	@ 0x623
 800e3ca:	486a      	ldr	r0, [pc, #424]	@ (800e574 <HAL_RCCEx_PeriphCLKConfig+0x194c>)
 800e3cc:	f7f3 fc94 	bl	8001cf8 <assert_failed>

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800e3d0:	4b69      	ldr	r3, [pc, #420]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e3d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3d4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800e3d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3e0:	4a65      	ldr	r2, [pc, #404]	@ (800e578 <HAL_RCCEx_PeriphCLKConfig+0x1950>)
 800e3e2:	430b      	orrs	r3, r1
 800e3e4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800e3e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ee:	2100      	movs	r1, #0
 800e3f0:	62b9      	str	r1, [r7, #40]	@ 0x28
 800e3f2:	f003 0301 	and.w	r3, r3, #1
 800e3f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e3f8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800e3fc:	460b      	mov	r3, r1
 800e3fe:	4313      	orrs	r3, r2
 800e400:	d011      	beq.n	800e426 <HAL_RCCEx_PeriphCLKConfig+0x17fe>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e402:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e406:	3308      	adds	r3, #8
 800e408:	2100      	movs	r1, #0
 800e40a:	4618      	mov	r0, r3
 800e40c:	f001 f9a0 	bl	800f750 <RCCEx_PLL2_Config>
 800e410:	4603      	mov	r3, r0
 800e412:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e416:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d003      	beq.n	800e426 <HAL_RCCEx_PeriphCLKConfig+0x17fe>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e41e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e422:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800e426:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e42e:	2100      	movs	r1, #0
 800e430:	6239      	str	r1, [r7, #32]
 800e432:	f003 0302 	and.w	r3, r3, #2
 800e436:	627b      	str	r3, [r7, #36]	@ 0x24
 800e438:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800e43c:	460b      	mov	r3, r1
 800e43e:	4313      	orrs	r3, r2
 800e440:	d011      	beq.n	800e466 <HAL_RCCEx_PeriphCLKConfig+0x183e>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e442:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e446:	3308      	adds	r3, #8
 800e448:	2101      	movs	r1, #1
 800e44a:	4618      	mov	r0, r3
 800e44c:	f001 f980 	bl	800f750 <RCCEx_PLL2_Config>
 800e450:	4603      	mov	r3, r0
 800e452:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e456:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d003      	beq.n	800e466 <HAL_RCCEx_PeriphCLKConfig+0x183e>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e45e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e462:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800e466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e46e:	2100      	movs	r1, #0
 800e470:	61b9      	str	r1, [r7, #24]
 800e472:	f003 0304 	and.w	r3, r3, #4
 800e476:	61fb      	str	r3, [r7, #28]
 800e478:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800e47c:	460b      	mov	r3, r1
 800e47e:	4313      	orrs	r3, r2
 800e480:	d011      	beq.n	800e4a6 <HAL_RCCEx_PeriphCLKConfig+0x187e>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e486:	3308      	adds	r3, #8
 800e488:	2102      	movs	r1, #2
 800e48a:	4618      	mov	r0, r3
 800e48c:	f001 f960 	bl	800f750 <RCCEx_PLL2_Config>
 800e490:	4603      	mov	r3, r0
 800e492:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e496:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d003      	beq.n	800e4a6 <HAL_RCCEx_PeriphCLKConfig+0x187e>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e49e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e4a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800e4a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ae:	2100      	movs	r1, #0
 800e4b0:	6139      	str	r1, [r7, #16]
 800e4b2:	f003 0308 	and.w	r3, r3, #8
 800e4b6:	617b      	str	r3, [r7, #20]
 800e4b8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800e4bc:	460b      	mov	r3, r1
 800e4be:	4313      	orrs	r3, r2
 800e4c0:	d011      	beq.n	800e4e6 <HAL_RCCEx_PeriphCLKConfig+0x18be>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e4c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4c6:	3328      	adds	r3, #40	@ 0x28
 800e4c8:	2100      	movs	r1, #0
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	f001 fa62 	bl	800f994 <RCCEx_PLL3_Config>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800e4d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d003      	beq.n	800e4e6 <HAL_RCCEx_PeriphCLKConfig+0x18be>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e4de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e4e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800e4e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ee:	2100      	movs	r1, #0
 800e4f0:	60b9      	str	r1, [r7, #8]
 800e4f2:	f003 0310 	and.w	r3, r3, #16
 800e4f6:	60fb      	str	r3, [r7, #12]
 800e4f8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800e4fc:	460b      	mov	r3, r1
 800e4fe:	4313      	orrs	r3, r2
 800e500:	d011      	beq.n	800e526 <HAL_RCCEx_PeriphCLKConfig+0x18fe>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e502:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e506:	3328      	adds	r3, #40	@ 0x28
 800e508:	2101      	movs	r1, #1
 800e50a:	4618      	mov	r0, r3
 800e50c:	f001 fa42 	bl	800f994 <RCCEx_PLL3_Config>
 800e510:	4603      	mov	r3, r0
 800e512:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e516:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d003      	beq.n	800e526 <HAL_RCCEx_PeriphCLKConfig+0x18fe>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e51e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e522:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800e526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e52e:	2100      	movs	r1, #0
 800e530:	6039      	str	r1, [r7, #0]
 800e532:	f003 0320 	and.w	r3, r3, #32
 800e536:	607b      	str	r3, [r7, #4]
 800e538:	e9d7 1200 	ldrd	r1, r2, [r7]
 800e53c:	460b      	mov	r3, r1
 800e53e:	4313      	orrs	r3, r2
 800e540:	d011      	beq.n	800e566 <HAL_RCCEx_PeriphCLKConfig+0x193e>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e542:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e546:	3328      	adds	r3, #40	@ 0x28
 800e548:	2102      	movs	r1, #2
 800e54a:	4618      	mov	r0, r3
 800e54c:	f001 fa22 	bl	800f994 <RCCEx_PLL3_Config>
 800e550:	4603      	mov	r3, r0
 800e552:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800e556:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d003      	beq.n	800e566 <HAL_RCCEx_PeriphCLKConfig+0x193e>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e55e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e562:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800e566:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d106      	bne.n	800e57c <HAL_RCCEx_PeriphCLKConfig+0x1954>
  {
    return HAL_OK;
 800e56e:	2300      	movs	r3, #0
 800e570:	e005      	b.n	800e57e <HAL_RCCEx_PeriphCLKConfig+0x1956>
 800e572:	bf00      	nop
 800e574:	080174b0 	.word	0x080174b0
 800e578:	58024400 	.word	0x58024400
  }
  return HAL_ERROR;
 800e57c:	2301      	movs	r3, #1
}
 800e57e:	4618      	mov	r0, r3
 800e580:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800e584:	46bd      	mov	sp, r7
 800e586:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e58a:	bf00      	nop

0800e58c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800e58c:	b580      	push	{r7, lr}
 800e58e:	b090      	sub	sp, #64	@ 0x40
 800e590:	af00      	add	r7, sp, #0
 800e592:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800e596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e59a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800e59e:	430b      	orrs	r3, r1
 800e5a0:	f040 8094 	bne.w	800e6cc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800e5a4:	4b9b      	ldr	r3, [pc, #620]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e5a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e5a8:	f003 0307 	and.w	r3, r3, #7
 800e5ac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800e5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5b0:	2b04      	cmp	r3, #4
 800e5b2:	f200 8087 	bhi.w	800e6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800e5b6:	a201      	add	r2, pc, #4	@ (adr r2, 800e5bc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800e5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5bc:	0800e5d1 	.word	0x0800e5d1
 800e5c0:	0800e5f9 	.word	0x0800e5f9
 800e5c4:	0800e621 	.word	0x0800e621
 800e5c8:	0800e6bd 	.word	0x0800e6bd
 800e5cc:	0800e649 	.word	0x0800e649
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e5d0:	4b90      	ldr	r3, [pc, #576]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e5d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e5dc:	d108      	bne.n	800e5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e5de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	f000 ff62 	bl	800f4ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e5ec:	f000 bc93 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e5f4:	f000 bc8f 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e5f8:	4b86      	ldr	r3, [pc, #536]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e600:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e604:	d108      	bne.n	800e618 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e606:	f107 0318 	add.w	r3, r7, #24
 800e60a:	4618      	mov	r0, r3
 800e60c:	f000 fca6 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e610:	69bb      	ldr	r3, [r7, #24]
 800e612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e614:	f000 bc7f 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e618:	2300      	movs	r3, #0
 800e61a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e61c:	f000 bc7b 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e620:	4b7c      	ldr	r3, [pc, #496]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e628:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e62c:	d108      	bne.n	800e640 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e62e:	f107 030c 	add.w	r3, r7, #12
 800e632:	4618      	mov	r0, r3
 800e634:	f000 fde6 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e63c:	f000 bc6b 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e640:	2300      	movs	r3, #0
 800e642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e644:	f000 bc67 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e648:	4b72      	ldr	r3, [pc, #456]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e64a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e64c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e650:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e652:	4b70      	ldr	r3, [pc, #448]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	f003 0304 	and.w	r3, r3, #4
 800e65a:	2b04      	cmp	r3, #4
 800e65c:	d10c      	bne.n	800e678 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800e65e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e660:	2b00      	cmp	r3, #0
 800e662:	d109      	bne.n	800e678 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e664:	4b6b      	ldr	r3, [pc, #428]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	08db      	lsrs	r3, r3, #3
 800e66a:	f003 0303 	and.w	r3, r3, #3
 800e66e:	4a6a      	ldr	r2, [pc, #424]	@ (800e818 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800e670:	fa22 f303 	lsr.w	r3, r2, r3
 800e674:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e676:	e01f      	b.n	800e6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e678:	4b66      	ldr	r3, [pc, #408]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e684:	d106      	bne.n	800e694 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800e686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e688:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e68c:	d102      	bne.n	800e694 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e68e:	4b63      	ldr	r3, [pc, #396]	@ (800e81c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800e690:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e692:	e011      	b.n	800e6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e694:	4b5f      	ldr	r3, [pc, #380]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e69c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e6a0:	d106      	bne.n	800e6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800e6a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e6a8:	d102      	bne.n	800e6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e6aa:	4b5d      	ldr	r3, [pc, #372]	@ (800e820 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800e6ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e6ae:	e003      	b.n	800e6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e6b4:	f000 bc2f 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800e6b8:	f000 bc2d 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e6bc:	4b59      	ldr	r3, [pc, #356]	@ (800e824 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800e6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6c0:	f000 bc29 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e6c8:	f000 bc25 	b.w	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800e6cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e6d0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800e6d4:	430b      	orrs	r3, r1
 800e6d6:	f040 80a7 	bne.w	800e828 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800e6da:	4b4e      	ldr	r3, [pc, #312]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e6dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6de:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800e6e2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800e6e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e6ea:	d054      	beq.n	800e796 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800e6ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e6f2:	f200 808b 	bhi.w	800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800e6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e6fc:	f000 8083 	beq.w	800e806 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800e700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e702:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e706:	f200 8081 	bhi.w	800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800e70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e70c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e710:	d02f      	beq.n	800e772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800e712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e714:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e718:	d878      	bhi.n	800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800e71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d004      	beq.n	800e72a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800e720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e722:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e726:	d012      	beq.n	800e74e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800e728:	e070      	b.n	800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e72a:	4b3a      	ldr	r3, [pc, #232]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e732:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e736:	d107      	bne.n	800e748 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e738:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e73c:	4618      	mov	r0, r3
 800e73e:	f000 feb5 	bl	800f4ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e746:	e3e6      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e748:	2300      	movs	r3, #0
 800e74a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e74c:	e3e3      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e74e:	4b31      	ldr	r3, [pc, #196]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e756:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e75a:	d107      	bne.n	800e76c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e75c:	f107 0318 	add.w	r3, r7, #24
 800e760:	4618      	mov	r0, r3
 800e762:	f000 fbfb 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e766:	69bb      	ldr	r3, [r7, #24]
 800e768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e76a:	e3d4      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e76c:	2300      	movs	r3, #0
 800e76e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e770:	e3d1      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e772:	4b28      	ldr	r3, [pc, #160]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e77a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e77e:	d107      	bne.n	800e790 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e780:	f107 030c 	add.w	r3, r7, #12
 800e784:	4618      	mov	r0, r3
 800e786:	f000 fd3d 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e78e:	e3c2      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e790:	2300      	movs	r3, #0
 800e792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e794:	e3bf      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e796:	4b1f      	ldr	r3, [pc, #124]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e79a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e79e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e7a0:	4b1c      	ldr	r3, [pc, #112]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	f003 0304 	and.w	r3, r3, #4
 800e7a8:	2b04      	cmp	r3, #4
 800e7aa:	d10c      	bne.n	800e7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800e7ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d109      	bne.n	800e7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e7b2:	4b18      	ldr	r3, [pc, #96]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	08db      	lsrs	r3, r3, #3
 800e7b8:	f003 0303 	and.w	r3, r3, #3
 800e7bc:	4a16      	ldr	r2, [pc, #88]	@ (800e818 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800e7be:	fa22 f303 	lsr.w	r3, r2, r3
 800e7c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e7c4:	e01e      	b.n	800e804 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e7c6:	4b13      	ldr	r3, [pc, #76]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e7d2:	d106      	bne.n	800e7e2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800e7d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e7da:	d102      	bne.n	800e7e2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e7dc:	4b0f      	ldr	r3, [pc, #60]	@ (800e81c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800e7de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e7e0:	e010      	b.n	800e804 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e7e2:	4b0c      	ldr	r3, [pc, #48]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e7ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e7ee:	d106      	bne.n	800e7fe <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800e7f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e7f6:	d102      	bne.n	800e7fe <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e7f8:	4b09      	ldr	r3, [pc, #36]	@ (800e820 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800e7fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e7fc:	e002      	b.n	800e804 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e7fe:	2300      	movs	r3, #0
 800e800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e802:	e388      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800e804:	e387      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e806:	4b07      	ldr	r3, [pc, #28]	@ (800e824 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800e808:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e80a:	e384      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800e80c:	2300      	movs	r3, #0
 800e80e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e810:	e381      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800e812:	bf00      	nop
 800e814:	58024400 	.word	0x58024400
 800e818:	03d09000 	.word	0x03d09000
 800e81c:	003d0900 	.word	0x003d0900
 800e820:	016e3600 	.word	0x016e3600
 800e824:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800e828:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e82c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800e830:	430b      	orrs	r3, r1
 800e832:	f040 809c 	bne.w	800e96e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800e836:	4b9e      	ldr	r3, [pc, #632]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e83a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800e83e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800e840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e842:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e846:	d054      	beq.n	800e8f2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800e848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e84a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e84e:	f200 808b 	bhi.w	800e968 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800e852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e854:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e858:	f000 8083 	beq.w	800e962 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800e85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e85e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e862:	f200 8081 	bhi.w	800e968 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800e866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e868:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e86c:	d02f      	beq.n	800e8ce <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800e86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e870:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e874:	d878      	bhi.n	800e968 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800e876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d004      	beq.n	800e886 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800e87c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e87e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e882:	d012      	beq.n	800e8aa <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800e884:	e070      	b.n	800e968 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e886:	4b8a      	ldr	r3, [pc, #552]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e88e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e892:	d107      	bne.n	800e8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e894:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e898:	4618      	mov	r0, r3
 800e89a:	f000 fe07 	bl	800f4ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e89e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e8a2:	e338      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e8a8:	e335      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e8aa:	4b81      	ldr	r3, [pc, #516]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e8b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e8b6:	d107      	bne.n	800e8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e8b8:	f107 0318 	add.w	r3, r7, #24
 800e8bc:	4618      	mov	r0, r3
 800e8be:	f000 fb4d 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e8c2:	69bb      	ldr	r3, [r7, #24]
 800e8c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e8c6:	e326      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e8cc:	e323      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e8ce:	4b78      	ldr	r3, [pc, #480]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e8d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e8da:	d107      	bne.n	800e8ec <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e8dc:	f107 030c 	add.w	r3, r7, #12
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	f000 fc8f 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e8ea:	e314      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e8f0:	e311      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e8f2:	4b6f      	ldr	r3, [pc, #444]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e8f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e8f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e8fa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e8fc:	4b6c      	ldr	r3, [pc, #432]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	f003 0304 	and.w	r3, r3, #4
 800e904:	2b04      	cmp	r3, #4
 800e906:	d10c      	bne.n	800e922 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800e908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d109      	bne.n	800e922 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e90e:	4b68      	ldr	r3, [pc, #416]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	08db      	lsrs	r3, r3, #3
 800e914:	f003 0303 	and.w	r3, r3, #3
 800e918:	4a66      	ldr	r2, [pc, #408]	@ (800eab4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800e91a:	fa22 f303 	lsr.w	r3, r2, r3
 800e91e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e920:	e01e      	b.n	800e960 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e922:	4b63      	ldr	r3, [pc, #396]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e92a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e92e:	d106      	bne.n	800e93e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800e930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e932:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e936:	d102      	bne.n	800e93e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e938:	4b5f      	ldr	r3, [pc, #380]	@ (800eab8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800e93a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e93c:	e010      	b.n	800e960 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e93e:	4b5c      	ldr	r3, [pc, #368]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e946:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e94a:	d106      	bne.n	800e95a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800e94c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e94e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e952:	d102      	bne.n	800e95a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e954:	4b59      	ldr	r3, [pc, #356]	@ (800eabc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e956:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e958:	e002      	b.n	800e960 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e95a:	2300      	movs	r3, #0
 800e95c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e95e:	e2da      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800e960:	e2d9      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e962:	4b57      	ldr	r3, [pc, #348]	@ (800eac0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800e964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e966:	e2d6      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800e968:	2300      	movs	r3, #0
 800e96a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e96c:	e2d3      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800e96e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e972:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800e976:	430b      	orrs	r3, r1
 800e978:	f040 80a7 	bne.w	800eaca <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800e97c:	4b4c      	ldr	r3, [pc, #304]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e97e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e980:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800e984:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e988:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e98c:	d055      	beq.n	800ea3a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800e98e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e990:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e994:	f200 8096 	bhi.w	800eac4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800e998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e99a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e99e:	f000 8084 	beq.w	800eaaa <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800e9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e9a8:	f200 808c 	bhi.w	800eac4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800e9ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e9b2:	d030      	beq.n	800ea16 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800e9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e9ba:	f200 8083 	bhi.w	800eac4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800e9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d004      	beq.n	800e9ce <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800e9c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e9ca:	d012      	beq.n	800e9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800e9cc:	e07a      	b.n	800eac4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e9ce:	4b38      	ldr	r3, [pc, #224]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e9d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e9da:	d107      	bne.n	800e9ec <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e9dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f000 fd63 	bl	800f4ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e9ea:	e294      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e9f0:	e291      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e9f2:	4b2f      	ldr	r3, [pc, #188]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e9fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e9fe:	d107      	bne.n	800ea10 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ea00:	f107 0318 	add.w	r3, r7, #24
 800ea04:	4618      	mov	r0, r3
 800ea06:	f000 faa9 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ea0a:	69bb      	ldr	r3, [r7, #24]
 800ea0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ea0e:	e282      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ea10:	2300      	movs	r3, #0
 800ea12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ea14:	e27f      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ea16:	4b26      	ldr	r3, [pc, #152]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ea1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ea22:	d107      	bne.n	800ea34 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ea24:	f107 030c 	add.w	r3, r7, #12
 800ea28:	4618      	mov	r0, r3
 800ea2a:	f000 fbeb 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ea32:	e270      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ea34:	2300      	movs	r3, #0
 800ea36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ea38:	e26d      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ea3a:	4b1d      	ldr	r3, [pc, #116]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ea3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea3e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ea42:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ea44:	4b1a      	ldr	r3, [pc, #104]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	f003 0304 	and.w	r3, r3, #4
 800ea4c:	2b04      	cmp	r3, #4
 800ea4e:	d10c      	bne.n	800ea6a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800ea50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d109      	bne.n	800ea6a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ea56:	4b16      	ldr	r3, [pc, #88]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	08db      	lsrs	r3, r3, #3
 800ea5c:	f003 0303 	and.w	r3, r3, #3
 800ea60:	4a14      	ldr	r2, [pc, #80]	@ (800eab4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ea62:	fa22 f303 	lsr.w	r3, r2, r3
 800ea66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ea68:	e01e      	b.n	800eaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ea6a:	4b11      	ldr	r3, [pc, #68]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ea76:	d106      	bne.n	800ea86 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800ea78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ea7e:	d102      	bne.n	800ea86 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ea80:	4b0d      	ldr	r3, [pc, #52]	@ (800eab8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ea82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ea84:	e010      	b.n	800eaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ea86:	4b0a      	ldr	r3, [pc, #40]	@ (800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ea8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ea92:	d106      	bne.n	800eaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800ea94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ea9a:	d102      	bne.n	800eaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ea9c:	4b07      	ldr	r3, [pc, #28]	@ (800eabc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ea9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eaa0:	e002      	b.n	800eaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800eaa6:	e236      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800eaa8:	e235      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800eaaa:	4b05      	ldr	r3, [pc, #20]	@ (800eac0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800eaac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eaae:	e232      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800eab0:	58024400 	.word	0x58024400
 800eab4:	03d09000 	.word	0x03d09000
 800eab8:	003d0900 	.word	0x003d0900
 800eabc:	016e3600 	.word	0x016e3600
 800eac0:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800eac4:	2300      	movs	r3, #0
 800eac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eac8:	e225      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800eaca:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eace:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800ead2:	430b      	orrs	r3, r1
 800ead4:	f040 8085 	bne.w	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ead8:	4b9c      	ldr	r3, [pc, #624]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800eada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eadc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800eae0:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800eae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eae4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800eae8:	d06b      	beq.n	800ebc2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800eaea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eaec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800eaf0:	d874      	bhi.n	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800eaf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eaf4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800eaf8:	d056      	beq.n	800eba8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800eafa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eafc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800eb00:	d86c      	bhi.n	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800eb02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb04:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800eb08:	d03b      	beq.n	800eb82 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800eb0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb0c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800eb10:	d864      	bhi.n	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800eb12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eb18:	d021      	beq.n	800eb5e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800eb1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eb20:	d85c      	bhi.n	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800eb22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d004      	beq.n	800eb32 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800eb28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb2e:	d004      	beq.n	800eb3a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800eb30:	e054      	b.n	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800eb32:	f7fe f84d 	bl	800cbd0 <HAL_RCC_GetPCLK1Freq>
 800eb36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eb38:	e1ed      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800eb3a:	4b84      	ldr	r3, [pc, #528]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800eb42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800eb46:	d107      	bne.n	800eb58 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb48:	f107 0318 	add.w	r3, r7, #24
 800eb4c:	4618      	mov	r0, r3
 800eb4e:	f000 fa05 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800eb52:	69fb      	ldr	r3, [r7, #28]
 800eb54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eb56:	e1de      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800eb58:	2300      	movs	r3, #0
 800eb5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb5c:	e1db      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800eb5e:	4b7b      	ldr	r3, [pc, #492]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800eb66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eb6a:	d107      	bne.n	800eb7c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb6c:	f107 030c 	add.w	r3, r7, #12
 800eb70:	4618      	mov	r0, r3
 800eb72:	f000 fb47 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800eb76:	693b      	ldr	r3, [r7, #16]
 800eb78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eb7a:	e1cc      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb80:	e1c9      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800eb82:	4b72      	ldr	r3, [pc, #456]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	f003 0304 	and.w	r3, r3, #4
 800eb8a:	2b04      	cmp	r3, #4
 800eb8c:	d109      	bne.n	800eba2 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800eb8e:	4b6f      	ldr	r3, [pc, #444]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	08db      	lsrs	r3, r3, #3
 800eb94:	f003 0303 	and.w	r3, r3, #3
 800eb98:	4a6d      	ldr	r2, [pc, #436]	@ (800ed50 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800eb9a:	fa22 f303 	lsr.w	r3, r2, r3
 800eb9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eba0:	e1b9      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800eba2:	2300      	movs	r3, #0
 800eba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eba6:	e1b6      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800eba8:	4b68      	ldr	r3, [pc, #416]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ebb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ebb4:	d102      	bne.n	800ebbc <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800ebb6:	4b67      	ldr	r3, [pc, #412]	@ (800ed54 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800ebb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ebba:	e1ac      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ebc0:	e1a9      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ebc2:	4b62      	ldr	r3, [pc, #392]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ebca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ebce:	d102      	bne.n	800ebd6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800ebd0:	4b61      	ldr	r3, [pc, #388]	@ (800ed58 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800ebd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ebd4:	e19f      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ebda:	e19c      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800ebdc:	2300      	movs	r3, #0
 800ebde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ebe0:	e199      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800ebe2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ebe6:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800ebea:	430b      	orrs	r3, r1
 800ebec:	d173      	bne.n	800ecd6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ebee:	4b57      	ldr	r3, [pc, #348]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ebf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ebf2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ebf6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ebf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ebfe:	d02f      	beq.n	800ec60 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800ec00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ec06:	d863      	bhi.n	800ecd0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800ec08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d004      	beq.n	800ec18 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800ec0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ec14:	d012      	beq.n	800ec3c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800ec16:	e05b      	b.n	800ecd0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ec18:	4b4c      	ldr	r3, [pc, #304]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ec20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ec24:	d107      	bne.n	800ec36 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ec26:	f107 0318 	add.w	r3, r7, #24
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f000 f996 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ec30:	69bb      	ldr	r3, [r7, #24]
 800ec32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ec34:	e16f      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ec36:	2300      	movs	r3, #0
 800ec38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec3a:	e16c      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ec3c:	4b43      	ldr	r3, [pc, #268]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ec44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ec48:	d107      	bne.n	800ec5a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ec4a:	f107 030c 	add.w	r3, r7, #12
 800ec4e:	4618      	mov	r0, r3
 800ec50:	f000 fad8 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ec54:	697b      	ldr	r3, [r7, #20]
 800ec56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ec58:	e15d      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec5e:	e15a      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ec60:	4b3a      	ldr	r3, [pc, #232]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ec62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ec64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ec68:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ec6a:	4b38      	ldr	r3, [pc, #224]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	f003 0304 	and.w	r3, r3, #4
 800ec72:	2b04      	cmp	r3, #4
 800ec74:	d10c      	bne.n	800ec90 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800ec76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d109      	bne.n	800ec90 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ec7c:	4b33      	ldr	r3, [pc, #204]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	08db      	lsrs	r3, r3, #3
 800ec82:	f003 0303 	and.w	r3, r3, #3
 800ec86:	4a32      	ldr	r2, [pc, #200]	@ (800ed50 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800ec88:	fa22 f303 	lsr.w	r3, r2, r3
 800ec8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ec8e:	e01e      	b.n	800ecce <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ec90:	4b2e      	ldr	r3, [pc, #184]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ec98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ec9c:	d106      	bne.n	800ecac <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800ec9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eca0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eca4:	d102      	bne.n	800ecac <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800eca6:	4b2b      	ldr	r3, [pc, #172]	@ (800ed54 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800eca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ecaa:	e010      	b.n	800ecce <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ecac:	4b27      	ldr	r3, [pc, #156]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ecb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ecb8:	d106      	bne.n	800ecc8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800ecba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ecc0:	d102      	bne.n	800ecc8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ecc2:	4b25      	ldr	r3, [pc, #148]	@ (800ed58 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800ecc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ecc6:	e002      	b.n	800ecce <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ecc8:	2300      	movs	r3, #0
 800ecca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800eccc:	e123      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ecce:	e122      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecd4:	e11f      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800ecd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ecda:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800ecde:	430b      	orrs	r3, r1
 800ece0:	d13c      	bne.n	800ed5c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800ece2:	4b1a      	ldr	r3, [pc, #104]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ece4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ece6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ecea:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ecec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d004      	beq.n	800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800ecf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ecf8:	d012      	beq.n	800ed20 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800ecfa:	e023      	b.n	800ed44 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ecfc:	4b13      	ldr	r3, [pc, #76]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ed04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ed08:	d107      	bne.n	800ed1a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ed0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ed0e:	4618      	mov	r0, r3
 800ed10:	f000 fbcc 	bl	800f4ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ed14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ed18:	e0fd      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed1e:	e0fa      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ed20:	4b0a      	ldr	r3, [pc, #40]	@ (800ed4c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ed28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ed2c:	d107      	bne.n	800ed3e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ed2e:	f107 0318 	add.w	r3, r7, #24
 800ed32:	4618      	mov	r0, r3
 800ed34:	f000 f912 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ed38:	6a3b      	ldr	r3, [r7, #32]
 800ed3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ed3c:	e0eb      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ed3e:	2300      	movs	r3, #0
 800ed40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed42:	e0e8      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ed44:	2300      	movs	r3, #0
 800ed46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed48:	e0e5      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ed4a:	bf00      	nop
 800ed4c:	58024400 	.word	0x58024400
 800ed50:	03d09000 	.word	0x03d09000
 800ed54:	003d0900 	.word	0x003d0900
 800ed58:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ed5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed60:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800ed64:	430b      	orrs	r3, r1
 800ed66:	f040 8085 	bne.w	800ee74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ed6a:	4b6d      	ldr	r3, [pc, #436]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ed6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed6e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ed72:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ed74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ed7a:	d06b      	beq.n	800ee54 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800ed7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ed82:	d874      	bhi.n	800ee6e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800ed84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed8a:	d056      	beq.n	800ee3a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800ed8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed92:	d86c      	bhi.n	800ee6e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800ed94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ed9a:	d03b      	beq.n	800ee14 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800ed9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed9e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800eda2:	d864      	bhi.n	800ee6e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800eda4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eda6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800edaa:	d021      	beq.n	800edf0 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800edac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800edb2:	d85c      	bhi.n	800ee6e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800edb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d004      	beq.n	800edc4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800edba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800edc0:	d004      	beq.n	800edcc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800edc2:	e054      	b.n	800ee6e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800edc4:	f000 f8b4 	bl	800ef30 <HAL_RCCEx_GetD3PCLK1Freq>
 800edc8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800edca:	e0a4      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800edcc:	4b54      	ldr	r3, [pc, #336]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800edd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800edd8:	d107      	bne.n	800edea <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800edda:	f107 0318 	add.w	r3, r7, #24
 800edde:	4618      	mov	r0, r3
 800ede0:	f000 f8bc 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ede4:	69fb      	ldr	r3, [r7, #28]
 800ede6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ede8:	e095      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800edea:	2300      	movs	r3, #0
 800edec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800edee:	e092      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800edf0:	4b4b      	ldr	r3, [pc, #300]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800edf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800edfc:	d107      	bne.n	800ee0e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800edfe:	f107 030c 	add.w	r3, r7, #12
 800ee02:	4618      	mov	r0, r3
 800ee04:	f000 f9fe 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ee08:	693b      	ldr	r3, [r7, #16]
 800ee0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ee0c:	e083      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee12:	e080      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ee14:	4b42      	ldr	r3, [pc, #264]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	f003 0304 	and.w	r3, r3, #4
 800ee1c:	2b04      	cmp	r3, #4
 800ee1e:	d109      	bne.n	800ee34 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ee20:	4b3f      	ldr	r3, [pc, #252]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	08db      	lsrs	r3, r3, #3
 800ee26:	f003 0303 	and.w	r3, r3, #3
 800ee2a:	4a3e      	ldr	r2, [pc, #248]	@ (800ef24 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800ee2c:	fa22 f303 	lsr.w	r3, r2, r3
 800ee30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ee32:	e070      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ee34:	2300      	movs	r3, #0
 800ee36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee38:	e06d      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ee3a:	4b39      	ldr	r3, [pc, #228]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ee42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee46:	d102      	bne.n	800ee4e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800ee48:	4b37      	ldr	r3, [pc, #220]	@ (800ef28 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800ee4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ee4c:	e063      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee52:	e060      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ee54:	4b32      	ldr	r3, [pc, #200]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ee5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ee60:	d102      	bne.n	800ee68 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800ee62:	4b32      	ldr	r3, [pc, #200]	@ (800ef2c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800ee64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ee66:	e056      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ee68:	2300      	movs	r3, #0
 800ee6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee6c:	e053      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ee6e:	2300      	movs	r3, #0
 800ee70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee72:	e050      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ee74:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ee78:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ee7c:	430b      	orrs	r3, r1
 800ee7e:	d148      	bne.n	800ef12 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ee80:	4b27      	ldr	r3, [pc, #156]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ee82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee84:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ee88:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ee8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ee90:	d02a      	beq.n	800eee8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800ee92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ee98:	d838      	bhi.n	800ef0c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800ee9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d004      	beq.n	800eeaa <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800eea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eea2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eea6:	d00d      	beq.n	800eec4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800eea8:	e030      	b.n	800ef0c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800eeaa:	4b1d      	ldr	r3, [pc, #116]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eeb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eeb6:	d102      	bne.n	800eebe <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800eeb8:	4b1c      	ldr	r3, [pc, #112]	@ (800ef2c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800eeba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eebc:	e02b      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800eebe:	2300      	movs	r3, #0
 800eec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eec2:	e028      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800eec4:	4b16      	ldr	r3, [pc, #88]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eecc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eed0:	d107      	bne.n	800eee2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800eed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eed6:	4618      	mov	r0, r3
 800eed8:	f000 fae8 	bl	800f4ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800eedc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eee0:	e019      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800eee2:	2300      	movs	r3, #0
 800eee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eee6:	e016      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800eee8:	4b0d      	ldr	r3, [pc, #52]	@ (800ef20 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800eef0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800eef4:	d107      	bne.n	800ef06 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eef6:	f107 0318 	add.w	r3, r7, #24
 800eefa:	4618      	mov	r0, r3
 800eefc:	f000 f82e 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ef00:	69fb      	ldr	r3, [r7, #28]
 800ef02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ef04:	e007      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ef06:	2300      	movs	r3, #0
 800ef08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef0a:	e004      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef10:	e001      	b.n	800ef16 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800ef12:	2300      	movs	r3, #0
 800ef14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800ef16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ef18:	4618      	mov	r0, r3
 800ef1a:	3740      	adds	r7, #64	@ 0x40
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}
 800ef20:	58024400 	.word	0x58024400
 800ef24:	03d09000 	.word	0x03d09000
 800ef28:	003d0900 	.word	0x003d0900
 800ef2c:	016e3600 	.word	0x016e3600

0800ef30 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ef34:	f7fd fe1c 	bl	800cb70 <HAL_RCC_GetHCLKFreq>
 800ef38:	4602      	mov	r2, r0
 800ef3a:	4b06      	ldr	r3, [pc, #24]	@ (800ef54 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ef3c:	6a1b      	ldr	r3, [r3, #32]
 800ef3e:	091b      	lsrs	r3, r3, #4
 800ef40:	f003 0307 	and.w	r3, r3, #7
 800ef44:	4904      	ldr	r1, [pc, #16]	@ (800ef58 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ef46:	5ccb      	ldrb	r3, [r1, r3]
 800ef48:	f003 031f 	and.w	r3, r3, #31
 800ef4c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ef50:	4618      	mov	r0, r3
 800ef52:	bd80      	pop	{r7, pc}
 800ef54:	58024400 	.word	0x58024400
 800ef58:	0801776c 	.word	0x0801776c

0800ef5c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	b089      	sub	sp, #36	@ 0x24
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ef64:	4ba1      	ldr	r3, [pc, #644]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ef66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef68:	f003 0303 	and.w	r3, r3, #3
 800ef6c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ef6e:	4b9f      	ldr	r3, [pc, #636]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ef70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef72:	0b1b      	lsrs	r3, r3, #12
 800ef74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ef78:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ef7a:	4b9c      	ldr	r3, [pc, #624]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ef7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef7e:	091b      	lsrs	r3, r3, #4
 800ef80:	f003 0301 	and.w	r3, r3, #1
 800ef84:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ef86:	4b99      	ldr	r3, [pc, #612]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ef88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ef8a:	08db      	lsrs	r3, r3, #3
 800ef8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ef90:	693a      	ldr	r2, [r7, #16]
 800ef92:	fb02 f303 	mul.w	r3, r2, r3
 800ef96:	ee07 3a90 	vmov	s15, r3
 800ef9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ef9e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	f000 8111 	beq.w	800f1cc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800efaa:	69bb      	ldr	r3, [r7, #24]
 800efac:	2b02      	cmp	r3, #2
 800efae:	f000 8083 	beq.w	800f0b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800efb2:	69bb      	ldr	r3, [r7, #24]
 800efb4:	2b02      	cmp	r3, #2
 800efb6:	f200 80a1 	bhi.w	800f0fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800efba:	69bb      	ldr	r3, [r7, #24]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d003      	beq.n	800efc8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800efc0:	69bb      	ldr	r3, [r7, #24]
 800efc2:	2b01      	cmp	r3, #1
 800efc4:	d056      	beq.n	800f074 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800efc6:	e099      	b.n	800f0fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800efc8:	4b88      	ldr	r3, [pc, #544]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	f003 0320 	and.w	r3, r3, #32
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d02d      	beq.n	800f030 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800efd4:	4b85      	ldr	r3, [pc, #532]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	08db      	lsrs	r3, r3, #3
 800efda:	f003 0303 	and.w	r3, r3, #3
 800efde:	4a84      	ldr	r2, [pc, #528]	@ (800f1f0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800efe0:	fa22 f303 	lsr.w	r3, r2, r3
 800efe4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800efe6:	68bb      	ldr	r3, [r7, #8]
 800efe8:	ee07 3a90 	vmov	s15, r3
 800efec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eff0:	697b      	ldr	r3, [r7, #20]
 800eff2:	ee07 3a90 	vmov	s15, r3
 800eff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800effa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800effe:	4b7b      	ldr	r3, [pc, #492]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f006:	ee07 3a90 	vmov	s15, r3
 800f00a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f00e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f012:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f1f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f01a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f01e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f02a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f02e:	e087      	b.n	800f140 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f030:	697b      	ldr	r3, [r7, #20]
 800f032:	ee07 3a90 	vmov	s15, r3
 800f036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f03a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f1f8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800f03e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f042:	4b6a      	ldr	r3, [pc, #424]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f04a:	ee07 3a90 	vmov	s15, r3
 800f04e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f052:	ed97 6a03 	vldr	s12, [r7, #12]
 800f056:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f1f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f05a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f05e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f062:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f066:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f06a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f06e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f072:	e065      	b.n	800f140 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f074:	697b      	ldr	r3, [r7, #20]
 800f076:	ee07 3a90 	vmov	s15, r3
 800f07a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f07e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f1fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f086:	4b59      	ldr	r3, [pc, #356]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f08a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f08e:	ee07 3a90 	vmov	s15, r3
 800f092:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f096:	ed97 6a03 	vldr	s12, [r7, #12]
 800f09a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f1f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f09e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f0a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f0a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f0aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f0ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f0b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f0b6:	e043      	b.n	800f140 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f0b8:	697b      	ldr	r3, [r7, #20]
 800f0ba:	ee07 3a90 	vmov	s15, r3
 800f0be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f0c2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800f0c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f0ca:	4b48      	ldr	r3, [pc, #288]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f0cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f0d2:	ee07 3a90 	vmov	s15, r3
 800f0d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f0da:	ed97 6a03 	vldr	s12, [r7, #12]
 800f0de:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f1f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f0e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f0e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f0ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f0ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f0f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f0f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f0fa:	e021      	b.n	800f140 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f0fc:	697b      	ldr	r3, [r7, #20]
 800f0fe:	ee07 3a90 	vmov	s15, r3
 800f102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f106:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f1fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f10a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f10e:	4b37      	ldr	r3, [pc, #220]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f112:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f116:	ee07 3a90 	vmov	s15, r3
 800f11a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f11e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f122:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f1f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f126:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f12a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f12e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f132:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f13a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f13e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800f140:	4b2a      	ldr	r3, [pc, #168]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f144:	0a5b      	lsrs	r3, r3, #9
 800f146:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f14a:	ee07 3a90 	vmov	s15, r3
 800f14e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f152:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f156:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f15a:	edd7 6a07 	vldr	s13, [r7, #28]
 800f15e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f162:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f166:	ee17 2a90 	vmov	r2, s15
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800f16e:	4b1f      	ldr	r3, [pc, #124]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f172:	0c1b      	lsrs	r3, r3, #16
 800f174:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f178:	ee07 3a90 	vmov	s15, r3
 800f17c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f180:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f184:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f188:	edd7 6a07 	vldr	s13, [r7, #28]
 800f18c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f190:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f194:	ee17 2a90 	vmov	r2, s15
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800f19c:	4b13      	ldr	r3, [pc, #76]	@ (800f1ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f19e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1a0:	0e1b      	lsrs	r3, r3, #24
 800f1a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f1a6:	ee07 3a90 	vmov	s15, r3
 800f1aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f1b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f1b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800f1ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f1be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f1c2:	ee17 2a90 	vmov	r2, s15
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800f1ca:	e008      	b.n	800f1de <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	2200      	movs	r2, #0
 800f1d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	2200      	movs	r2, #0
 800f1dc:	609a      	str	r2, [r3, #8]
}
 800f1de:	bf00      	nop
 800f1e0:	3724      	adds	r7, #36	@ 0x24
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e8:	4770      	bx	lr
 800f1ea:	bf00      	nop
 800f1ec:	58024400 	.word	0x58024400
 800f1f0:	03d09000 	.word	0x03d09000
 800f1f4:	46000000 	.word	0x46000000
 800f1f8:	4c742400 	.word	0x4c742400
 800f1fc:	4a742400 	.word	0x4a742400
 800f200:	4bb71b00 	.word	0x4bb71b00

0800f204 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800f204:	b480      	push	{r7}
 800f206:	b089      	sub	sp, #36	@ 0x24
 800f208:	af00      	add	r7, sp, #0
 800f20a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f20c:	4ba1      	ldr	r3, [pc, #644]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f20e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f210:	f003 0303 	and.w	r3, r3, #3
 800f214:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800f216:	4b9f      	ldr	r3, [pc, #636]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f21a:	0d1b      	lsrs	r3, r3, #20
 800f21c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f220:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800f222:	4b9c      	ldr	r3, [pc, #624]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f226:	0a1b      	lsrs	r3, r3, #8
 800f228:	f003 0301 	and.w	r3, r3, #1
 800f22c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800f22e:	4b99      	ldr	r3, [pc, #612]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f232:	08db      	lsrs	r3, r3, #3
 800f234:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f238:	693a      	ldr	r2, [r7, #16]
 800f23a:	fb02 f303 	mul.w	r3, r2, r3
 800f23e:	ee07 3a90 	vmov	s15, r3
 800f242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f246:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800f24a:	697b      	ldr	r3, [r7, #20]
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	f000 8111 	beq.w	800f474 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800f252:	69bb      	ldr	r3, [r7, #24]
 800f254:	2b02      	cmp	r3, #2
 800f256:	f000 8083 	beq.w	800f360 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800f25a:	69bb      	ldr	r3, [r7, #24]
 800f25c:	2b02      	cmp	r3, #2
 800f25e:	f200 80a1 	bhi.w	800f3a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800f262:	69bb      	ldr	r3, [r7, #24]
 800f264:	2b00      	cmp	r3, #0
 800f266:	d003      	beq.n	800f270 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800f268:	69bb      	ldr	r3, [r7, #24]
 800f26a:	2b01      	cmp	r3, #1
 800f26c:	d056      	beq.n	800f31c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800f26e:	e099      	b.n	800f3a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f270:	4b88      	ldr	r3, [pc, #544]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	f003 0320 	and.w	r3, r3, #32
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d02d      	beq.n	800f2d8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f27c:	4b85      	ldr	r3, [pc, #532]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	08db      	lsrs	r3, r3, #3
 800f282:	f003 0303 	and.w	r3, r3, #3
 800f286:	4a84      	ldr	r2, [pc, #528]	@ (800f498 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800f288:	fa22 f303 	lsr.w	r3, r2, r3
 800f28c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f28e:	68bb      	ldr	r3, [r7, #8]
 800f290:	ee07 3a90 	vmov	s15, r3
 800f294:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f298:	697b      	ldr	r3, [r7, #20]
 800f29a:	ee07 3a90 	vmov	s15, r3
 800f29e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2a6:	4b7b      	ldr	r3, [pc, #492]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f2a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2ae:	ee07 3a90 	vmov	s15, r3
 800f2b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f2ba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f49c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f2be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f2d6:	e087      	b.n	800f3e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f2d8:	697b      	ldr	r3, [r7, #20]
 800f2da:	ee07 3a90 	vmov	s15, r3
 800f2de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2e2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f4a0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800f2e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2ea:	4b6a      	ldr	r3, [pc, #424]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f2ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2f2:	ee07 3a90 	vmov	s15, r3
 800f2f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800f2fe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f49c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f302:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f306:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f30a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f30e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f312:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f316:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f31a:	e065      	b.n	800f3e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f31c:	697b      	ldr	r3, [r7, #20]
 800f31e:	ee07 3a90 	vmov	s15, r3
 800f322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f326:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f4a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f32a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f32e:	4b59      	ldr	r3, [pc, #356]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f336:	ee07 3a90 	vmov	s15, r3
 800f33a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f33e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f342:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f49c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f346:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f34a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f34e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f352:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f35a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f35e:	e043      	b.n	800f3e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f360:	697b      	ldr	r3, [r7, #20]
 800f362:	ee07 3a90 	vmov	s15, r3
 800f366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f36a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f4a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800f36e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f372:	4b48      	ldr	r3, [pc, #288]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f37a:	ee07 3a90 	vmov	s15, r3
 800f37e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f382:	ed97 6a03 	vldr	s12, [r7, #12]
 800f386:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f49c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f38a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f38e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f392:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f396:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f39a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f39e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f3a2:	e021      	b.n	800f3e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f3a4:	697b      	ldr	r3, [r7, #20]
 800f3a6:	ee07 3a90 	vmov	s15, r3
 800f3aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3ae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f4a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f3b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f3b6:	4b37      	ldr	r3, [pc, #220]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f3b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f3ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3be:	ee07 3a90 	vmov	s15, r3
 800f3c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f3c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f3ca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f49c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f3ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f3d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f3d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f3da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f3de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f3e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f3e6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800f3e8:	4b2a      	ldr	r3, [pc, #168]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f3ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f3ec:	0a5b      	lsrs	r3, r3, #9
 800f3ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f3f2:	ee07 3a90 	vmov	s15, r3
 800f3f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f3fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f402:	edd7 6a07 	vldr	s13, [r7, #28]
 800f406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f40a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f40e:	ee17 2a90 	vmov	r2, s15
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800f416:	4b1f      	ldr	r3, [pc, #124]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f41a:	0c1b      	lsrs	r3, r3, #16
 800f41c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f420:	ee07 3a90 	vmov	s15, r3
 800f424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f428:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f42c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f430:	edd7 6a07 	vldr	s13, [r7, #28]
 800f434:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f438:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f43c:	ee17 2a90 	vmov	r2, s15
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800f444:	4b13      	ldr	r3, [pc, #76]	@ (800f494 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f448:	0e1b      	lsrs	r3, r3, #24
 800f44a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f44e:	ee07 3a90 	vmov	s15, r3
 800f452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f456:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f45a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f45e:	edd7 6a07 	vldr	s13, [r7, #28]
 800f462:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f466:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f46a:	ee17 2a90 	vmov	r2, s15
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800f472:	e008      	b.n	800f486 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2200      	movs	r2, #0
 800f478:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	2200      	movs	r2, #0
 800f47e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	2200      	movs	r2, #0
 800f484:	609a      	str	r2, [r3, #8]
}
 800f486:	bf00      	nop
 800f488:	3724      	adds	r7, #36	@ 0x24
 800f48a:	46bd      	mov	sp, r7
 800f48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f490:	4770      	bx	lr
 800f492:	bf00      	nop
 800f494:	58024400 	.word	0x58024400
 800f498:	03d09000 	.word	0x03d09000
 800f49c:	46000000 	.word	0x46000000
 800f4a0:	4c742400 	.word	0x4c742400
 800f4a4:	4a742400 	.word	0x4a742400
 800f4a8:	4bb71b00 	.word	0x4bb71b00

0800f4ac <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800f4ac:	b480      	push	{r7}
 800f4ae:	b089      	sub	sp, #36	@ 0x24
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f4b4:	4ba0      	ldr	r3, [pc, #640]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f4b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4b8:	f003 0303 	and.w	r3, r3, #3
 800f4bc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800f4be:	4b9e      	ldr	r3, [pc, #632]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f4c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4c2:	091b      	lsrs	r3, r3, #4
 800f4c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f4c8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800f4ca:	4b9b      	ldr	r3, [pc, #620]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f4cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4ce:	f003 0301 	and.w	r3, r3, #1
 800f4d2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f4d4:	4b98      	ldr	r3, [pc, #608]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f4d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f4d8:	08db      	lsrs	r3, r3, #3
 800f4da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f4de:	693a      	ldr	r2, [r7, #16]
 800f4e0:	fb02 f303 	mul.w	r3, r2, r3
 800f4e4:	ee07 3a90 	vmov	s15, r3
 800f4e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4ec:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800f4f0:	697b      	ldr	r3, [r7, #20]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	f000 8111 	beq.w	800f71a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800f4f8:	69bb      	ldr	r3, [r7, #24]
 800f4fa:	2b02      	cmp	r3, #2
 800f4fc:	f000 8083 	beq.w	800f606 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800f500:	69bb      	ldr	r3, [r7, #24]
 800f502:	2b02      	cmp	r3, #2
 800f504:	f200 80a1 	bhi.w	800f64a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800f508:	69bb      	ldr	r3, [r7, #24]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d003      	beq.n	800f516 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800f50e:	69bb      	ldr	r3, [r7, #24]
 800f510:	2b01      	cmp	r3, #1
 800f512:	d056      	beq.n	800f5c2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800f514:	e099      	b.n	800f64a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f516:	4b88      	ldr	r3, [pc, #544]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	f003 0320 	and.w	r3, r3, #32
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d02d      	beq.n	800f57e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f522:	4b85      	ldr	r3, [pc, #532]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	08db      	lsrs	r3, r3, #3
 800f528:	f003 0303 	and.w	r3, r3, #3
 800f52c:	4a83      	ldr	r2, [pc, #524]	@ (800f73c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800f52e:	fa22 f303 	lsr.w	r3, r2, r3
 800f532:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f534:	68bb      	ldr	r3, [r7, #8]
 800f536:	ee07 3a90 	vmov	s15, r3
 800f53a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f53e:	697b      	ldr	r3, [r7, #20]
 800f540:	ee07 3a90 	vmov	s15, r3
 800f544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f548:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f54c:	4b7a      	ldr	r3, [pc, #488]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f54e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f554:	ee07 3a90 	vmov	s15, r3
 800f558:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f55c:	ed97 6a03 	vldr	s12, [r7, #12]
 800f560:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800f740 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f564:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f568:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f56c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f570:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f574:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f578:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f57c:	e087      	b.n	800f68e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f57e:	697b      	ldr	r3, [r7, #20]
 800f580:	ee07 3a90 	vmov	s15, r3
 800f584:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f588:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800f744 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800f58c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f590:	4b69      	ldr	r3, [pc, #420]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f594:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f598:	ee07 3a90 	vmov	s15, r3
 800f59c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f5a0:	ed97 6a03 	vldr	s12, [r7, #12]
 800f5a4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800f740 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f5a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f5ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f5b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f5b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f5bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f5c0:	e065      	b.n	800f68e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f5c2:	697b      	ldr	r3, [r7, #20]
 800f5c4:	ee07 3a90 	vmov	s15, r3
 800f5c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f5cc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800f748 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800f5d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f5d4:	4b58      	ldr	r3, [pc, #352]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f5d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f5d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5dc:	ee07 3a90 	vmov	s15, r3
 800f5e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f5e4:	ed97 6a03 	vldr	s12, [r7, #12]
 800f5e8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800f740 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f5ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f5f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f5f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f5fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f600:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f604:	e043      	b.n	800f68e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f606:	697b      	ldr	r3, [r7, #20]
 800f608:	ee07 3a90 	vmov	s15, r3
 800f60c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f610:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800f74c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800f614:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f618:	4b47      	ldr	r3, [pc, #284]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f61a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f61c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f620:	ee07 3a90 	vmov	s15, r3
 800f624:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f628:	ed97 6a03 	vldr	s12, [r7, #12]
 800f62c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800f740 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f630:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f634:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f638:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f63c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f640:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f644:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f648:	e021      	b.n	800f68e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f64a:	697b      	ldr	r3, [r7, #20]
 800f64c:	ee07 3a90 	vmov	s15, r3
 800f650:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f654:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800f744 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800f658:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f65c:	4b36      	ldr	r3, [pc, #216]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f65e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f660:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f664:	ee07 3a90 	vmov	s15, r3
 800f668:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f66c:	ed97 6a03 	vldr	s12, [r7, #12]
 800f670:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800f740 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800f674:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f678:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f67c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f680:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f684:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f688:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f68c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800f68e:	4b2a      	ldr	r3, [pc, #168]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f692:	0a5b      	lsrs	r3, r3, #9
 800f694:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f698:	ee07 3a90 	vmov	s15, r3
 800f69c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f6a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f6a8:	edd7 6a07 	vldr	s13, [r7, #28]
 800f6ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f6b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f6b4:	ee17 2a90 	vmov	r2, s15
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800f6bc:	4b1e      	ldr	r3, [pc, #120]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f6be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6c0:	0c1b      	lsrs	r3, r3, #16
 800f6c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f6c6:	ee07 3a90 	vmov	s15, r3
 800f6ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f6d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f6d6:	edd7 6a07 	vldr	s13, [r7, #28]
 800f6da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f6de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f6e2:	ee17 2a90 	vmov	r2, s15
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800f6ea:	4b13      	ldr	r3, [pc, #76]	@ (800f738 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800f6ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6ee:	0e1b      	lsrs	r3, r3, #24
 800f6f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f6f4:	ee07 3a90 	vmov	s15, r3
 800f6f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f700:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f704:	edd7 6a07 	vldr	s13, [r7, #28]
 800f708:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f70c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f710:	ee17 2a90 	vmov	r2, s15
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800f718:	e008      	b.n	800f72c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	2200      	movs	r2, #0
 800f71e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	2200      	movs	r2, #0
 800f724:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	2200      	movs	r2, #0
 800f72a:	609a      	str	r2, [r3, #8]
}
 800f72c:	bf00      	nop
 800f72e:	3724      	adds	r7, #36	@ 0x24
 800f730:	46bd      	mov	sp, r7
 800f732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f736:	4770      	bx	lr
 800f738:	58024400 	.word	0x58024400
 800f73c:	03d09000 	.word	0x03d09000
 800f740:	46000000 	.word	0x46000000
 800f744:	4c742400 	.word	0x4c742400
 800f748:	4a742400 	.word	0x4a742400
 800f74c:	4bb71b00 	.word	0x4bb71b00

0800f750 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800f750:	b580      	push	{r7, lr}
 800f752:	b084      	sub	sp, #16
 800f754:	af00      	add	r7, sp, #0
 800f756:	6078      	str	r0, [r7, #4]
 800f758:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f75a:	2300      	movs	r3, #0
 800f75c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	2b00      	cmp	r3, #0
 800f764:	d003      	beq.n	800f76e <RCCEx_PLL2_Config+0x1e>
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	2b3f      	cmp	r3, #63	@ 0x3f
 800f76c:	d904      	bls.n	800f778 <RCCEx_PLL2_Config+0x28>
 800f76e:	f640 6172 	movw	r1, #3698	@ 0xe72
 800f772:	4885      	ldr	r0, [pc, #532]	@ (800f988 <RCCEx_PLL2_Config+0x238>)
 800f774:	f7f2 fac0 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	685b      	ldr	r3, [r3, #4]
 800f77c:	2b03      	cmp	r3, #3
 800f77e:	d904      	bls.n	800f78a <RCCEx_PLL2_Config+0x3a>
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	685b      	ldr	r3, [r3, #4]
 800f784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f788:	d904      	bls.n	800f794 <RCCEx_PLL2_Config+0x44>
 800f78a:	f640 6173 	movw	r1, #3699	@ 0xe73
 800f78e:	487e      	ldr	r0, [pc, #504]	@ (800f988 <RCCEx_PLL2_Config+0x238>)
 800f790:	f7f2 fab2 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	689b      	ldr	r3, [r3, #8]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d003      	beq.n	800f7a4 <RCCEx_PLL2_Config+0x54>
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	689b      	ldr	r3, [r3, #8]
 800f7a0:	2b80      	cmp	r3, #128	@ 0x80
 800f7a2:	d904      	bls.n	800f7ae <RCCEx_PLL2_Config+0x5e>
 800f7a4:	f640 6174 	movw	r1, #3700	@ 0xe74
 800f7a8:	4877      	ldr	r0, [pc, #476]	@ (800f988 <RCCEx_PLL2_Config+0x238>)
 800f7aa:	f7f2 faa5 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	691b      	ldr	r3, [r3, #16]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d003      	beq.n	800f7be <RCCEx_PLL2_Config+0x6e>
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	691b      	ldr	r3, [r3, #16]
 800f7ba:	2b80      	cmp	r3, #128	@ 0x80
 800f7bc:	d904      	bls.n	800f7c8 <RCCEx_PLL2_Config+0x78>
 800f7be:	f640 6175 	movw	r1, #3701	@ 0xe75
 800f7c2:	4871      	ldr	r0, [pc, #452]	@ (800f988 <RCCEx_PLL2_Config+0x238>)
 800f7c4:	f7f2 fa98 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	68db      	ldr	r3, [r3, #12]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d003      	beq.n	800f7d8 <RCCEx_PLL2_Config+0x88>
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	68db      	ldr	r3, [r3, #12]
 800f7d4:	2b80      	cmp	r3, #128	@ 0x80
 800f7d6:	d904      	bls.n	800f7e2 <RCCEx_PLL2_Config+0x92>
 800f7d8:	f640 6176 	movw	r1, #3702	@ 0xe76
 800f7dc:	486a      	ldr	r0, [pc, #424]	@ (800f988 <RCCEx_PLL2_Config+0x238>)
 800f7de:	f7f2 fa8b 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	695b      	ldr	r3, [r3, #20]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d010      	beq.n	800f80c <RCCEx_PLL2_Config+0xbc>
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	695b      	ldr	r3, [r3, #20]
 800f7ee:	2b40      	cmp	r3, #64	@ 0x40
 800f7f0:	d00c      	beq.n	800f80c <RCCEx_PLL2_Config+0xbc>
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	695b      	ldr	r3, [r3, #20]
 800f7f6:	2b80      	cmp	r3, #128	@ 0x80
 800f7f8:	d008      	beq.n	800f80c <RCCEx_PLL2_Config+0xbc>
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	695b      	ldr	r3, [r3, #20]
 800f7fe:	2bc0      	cmp	r3, #192	@ 0xc0
 800f800:	d004      	beq.n	800f80c <RCCEx_PLL2_Config+0xbc>
 800f802:	f640 6177 	movw	r1, #3703	@ 0xe77
 800f806:	4860      	ldr	r0, [pc, #384]	@ (800f988 <RCCEx_PLL2_Config+0x238>)
 800f808:	f7f2 fa76 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	699b      	ldr	r3, [r3, #24]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d008      	beq.n	800f826 <RCCEx_PLL2_Config+0xd6>
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	699b      	ldr	r3, [r3, #24]
 800f818:	2b20      	cmp	r3, #32
 800f81a:	d004      	beq.n	800f826 <RCCEx_PLL2_Config+0xd6>
 800f81c:	f640 6178 	movw	r1, #3704	@ 0xe78
 800f820:	4859      	ldr	r0, [pc, #356]	@ (800f988 <RCCEx_PLL2_Config+0x238>)
 800f822:	f7f2 fa69 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	69db      	ldr	r3, [r3, #28]
 800f82a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f82e:	d304      	bcc.n	800f83a <RCCEx_PLL2_Config+0xea>
 800f830:	f640 6179 	movw	r1, #3705	@ 0xe79
 800f834:	4854      	ldr	r0, [pc, #336]	@ (800f988 <RCCEx_PLL2_Config+0x238>)
 800f836:	f7f2 fa5f 	bl	8001cf8 <assert_failed>

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f83a:	4b54      	ldr	r3, [pc, #336]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f83c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f83e:	f003 0303 	and.w	r3, r3, #3
 800f842:	2b03      	cmp	r3, #3
 800f844:	d101      	bne.n	800f84a <RCCEx_PLL2_Config+0xfa>
  {
    return HAL_ERROR;
 800f846:	2301      	movs	r3, #1
 800f848:	e099      	b.n	800f97e <RCCEx_PLL2_Config+0x22e>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800f84a:	4b50      	ldr	r3, [pc, #320]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	4a4f      	ldr	r2, [pc, #316]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f850:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f854:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f856:	f7f3 fc57 	bl	8003108 <HAL_GetTick>
 800f85a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f85c:	e008      	b.n	800f870 <RCCEx_PLL2_Config+0x120>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f85e:	f7f3 fc53 	bl	8003108 <HAL_GetTick>
 800f862:	4602      	mov	r2, r0
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	1ad3      	subs	r3, r2, r3
 800f868:	2b02      	cmp	r3, #2
 800f86a:	d901      	bls.n	800f870 <RCCEx_PLL2_Config+0x120>
      {
        return HAL_TIMEOUT;
 800f86c:	2303      	movs	r3, #3
 800f86e:	e086      	b.n	800f97e <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f870:	4b46      	ldr	r3, [pc, #280]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d1f0      	bne.n	800f85e <RCCEx_PLL2_Config+0x10e>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800f87c:	4b43      	ldr	r3, [pc, #268]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f87e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f880:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	031b      	lsls	r3, r3, #12
 800f88a:	4940      	ldr	r1, [pc, #256]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f88c:	4313      	orrs	r3, r2
 800f88e:	628b      	str	r3, [r1, #40]	@ 0x28
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	685b      	ldr	r3, [r3, #4]
 800f894:	3b01      	subs	r3, #1
 800f896:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	689b      	ldr	r3, [r3, #8]
 800f89e:	3b01      	subs	r3, #1
 800f8a0:	025b      	lsls	r3, r3, #9
 800f8a2:	b29b      	uxth	r3, r3
 800f8a4:	431a      	orrs	r2, r3
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	68db      	ldr	r3, [r3, #12]
 800f8aa:	3b01      	subs	r3, #1
 800f8ac:	041b      	lsls	r3, r3, #16
 800f8ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f8b2:	431a      	orrs	r2, r3
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	691b      	ldr	r3, [r3, #16]
 800f8b8:	3b01      	subs	r3, #1
 800f8ba:	061b      	lsls	r3, r3, #24
 800f8bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f8c0:	4932      	ldr	r1, [pc, #200]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f8c2:	4313      	orrs	r3, r2
 800f8c4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800f8c6:	4b31      	ldr	r3, [pc, #196]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f8c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	695b      	ldr	r3, [r3, #20]
 800f8d2:	492e      	ldr	r1, [pc, #184]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f8d4:	4313      	orrs	r3, r2
 800f8d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800f8d8:	4b2c      	ldr	r3, [pc, #176]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f8da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8dc:	f023 0220 	bic.w	r2, r3, #32
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	699b      	ldr	r3, [r3, #24]
 800f8e4:	4929      	ldr	r1, [pc, #164]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f8e6:	4313      	orrs	r3, r2
 800f8e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800f8ea:	4b28      	ldr	r3, [pc, #160]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f8ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8ee:	4a27      	ldr	r2, [pc, #156]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f8f0:	f023 0310 	bic.w	r3, r3, #16
 800f8f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800f8f6:	4b25      	ldr	r3, [pc, #148]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f8f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f8fa:	4b25      	ldr	r3, [pc, #148]	@ (800f990 <RCCEx_PLL2_Config+0x240>)
 800f8fc:	4013      	ands	r3, r2
 800f8fe:	687a      	ldr	r2, [r7, #4]
 800f900:	69d2      	ldr	r2, [r2, #28]
 800f902:	00d2      	lsls	r2, r2, #3
 800f904:	4921      	ldr	r1, [pc, #132]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f906:	4313      	orrs	r3, r2
 800f908:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800f90a:	4b20      	ldr	r3, [pc, #128]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f90c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f90e:	4a1f      	ldr	r2, [pc, #124]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f910:	f043 0310 	orr.w	r3, r3, #16
 800f914:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f916:	683b      	ldr	r3, [r7, #0]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d106      	bne.n	800f92a <RCCEx_PLL2_Config+0x1da>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800f91c:	4b1b      	ldr	r3, [pc, #108]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f91e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f920:	4a1a      	ldr	r2, [pc, #104]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f922:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f926:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f928:	e00f      	b.n	800f94a <RCCEx_PLL2_Config+0x1fa>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f92a:	683b      	ldr	r3, [r7, #0]
 800f92c:	2b01      	cmp	r3, #1
 800f92e:	d106      	bne.n	800f93e <RCCEx_PLL2_Config+0x1ee>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800f930:	4b16      	ldr	r3, [pc, #88]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f934:	4a15      	ldr	r2, [pc, #84]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f936:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f93a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f93c:	e005      	b.n	800f94a <RCCEx_PLL2_Config+0x1fa>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800f93e:	4b13      	ldr	r3, [pc, #76]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f942:	4a12      	ldr	r2, [pc, #72]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f944:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f948:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800f94a:	4b10      	ldr	r3, [pc, #64]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	4a0f      	ldr	r2, [pc, #60]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f950:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f954:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f956:	f7f3 fbd7 	bl	8003108 <HAL_GetTick>
 800f95a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f95c:	e008      	b.n	800f970 <RCCEx_PLL2_Config+0x220>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f95e:	f7f3 fbd3 	bl	8003108 <HAL_GetTick>
 800f962:	4602      	mov	r2, r0
 800f964:	68bb      	ldr	r3, [r7, #8]
 800f966:	1ad3      	subs	r3, r2, r3
 800f968:	2b02      	cmp	r3, #2
 800f96a:	d901      	bls.n	800f970 <RCCEx_PLL2_Config+0x220>
      {
        return HAL_TIMEOUT;
 800f96c:	2303      	movs	r3, #3
 800f96e:	e006      	b.n	800f97e <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f970:	4b06      	ldr	r3, [pc, #24]	@ (800f98c <RCCEx_PLL2_Config+0x23c>)
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d0f0      	beq.n	800f95e <RCCEx_PLL2_Config+0x20e>
    }

  }


  return status;
 800f97c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f97e:	4618      	mov	r0, r3
 800f980:	3710      	adds	r7, #16
 800f982:	46bd      	mov	sp, r7
 800f984:	bd80      	pop	{r7, pc}
 800f986:	bf00      	nop
 800f988:	080174b0 	.word	0x080174b0
 800f98c:	58024400 	.word	0x58024400
 800f990:	ffff0007 	.word	0xffff0007

0800f994 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800f994:	b580      	push	{r7, lr}
 800f996:	b084      	sub	sp, #16
 800f998:	af00      	add	r7, sp, #0
 800f99a:	6078      	str	r0, [r7, #4]
 800f99c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f99e:	2300      	movs	r3, #0
 800f9a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d003      	beq.n	800f9b2 <RCCEx_PLL3_Config+0x1e>
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	2b3f      	cmp	r3, #63	@ 0x3f
 800f9b0:	d904      	bls.n	800f9bc <RCCEx_PLL3_Config+0x28>
 800f9b2:	f640 61da 	movw	r1, #3802	@ 0xeda
 800f9b6:	4887      	ldr	r0, [pc, #540]	@ (800fbd4 <RCCEx_PLL3_Config+0x240>)
 800f9b8:	f7f2 f99e 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	685b      	ldr	r3, [r3, #4]
 800f9c0:	2b03      	cmp	r3, #3
 800f9c2:	d904      	bls.n	800f9ce <RCCEx_PLL3_Config+0x3a>
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	685b      	ldr	r3, [r3, #4]
 800f9c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f9cc:	d904      	bls.n	800f9d8 <RCCEx_PLL3_Config+0x44>
 800f9ce:	f640 61db 	movw	r1, #3803	@ 0xedb
 800f9d2:	4880      	ldr	r0, [pc, #512]	@ (800fbd4 <RCCEx_PLL3_Config+0x240>)
 800f9d4:	f7f2 f990 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	689b      	ldr	r3, [r3, #8]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d003      	beq.n	800f9e8 <RCCEx_PLL3_Config+0x54>
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	689b      	ldr	r3, [r3, #8]
 800f9e4:	2b80      	cmp	r3, #128	@ 0x80
 800f9e6:	d904      	bls.n	800f9f2 <RCCEx_PLL3_Config+0x5e>
 800f9e8:	f640 61dc 	movw	r1, #3804	@ 0xedc
 800f9ec:	4879      	ldr	r0, [pc, #484]	@ (800fbd4 <RCCEx_PLL3_Config+0x240>)
 800f9ee:	f7f2 f983 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	691b      	ldr	r3, [r3, #16]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d003      	beq.n	800fa02 <RCCEx_PLL3_Config+0x6e>
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	691b      	ldr	r3, [r3, #16]
 800f9fe:	2b80      	cmp	r3, #128	@ 0x80
 800fa00:	d904      	bls.n	800fa0c <RCCEx_PLL3_Config+0x78>
 800fa02:	f640 61dd 	movw	r1, #3805	@ 0xedd
 800fa06:	4873      	ldr	r0, [pc, #460]	@ (800fbd4 <RCCEx_PLL3_Config+0x240>)
 800fa08:	f7f2 f976 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	68db      	ldr	r3, [r3, #12]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d003      	beq.n	800fa1c <RCCEx_PLL3_Config+0x88>
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	68db      	ldr	r3, [r3, #12]
 800fa18:	2b80      	cmp	r3, #128	@ 0x80
 800fa1a:	d904      	bls.n	800fa26 <RCCEx_PLL3_Config+0x92>
 800fa1c:	f640 61de 	movw	r1, #3806	@ 0xede
 800fa20:	486c      	ldr	r0, [pc, #432]	@ (800fbd4 <RCCEx_PLL3_Config+0x240>)
 800fa22:	f7f2 f969 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	695b      	ldr	r3, [r3, #20]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d013      	beq.n	800fa56 <RCCEx_PLL3_Config+0xc2>
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	695b      	ldr	r3, [r3, #20]
 800fa32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fa36:	d00e      	beq.n	800fa56 <RCCEx_PLL3_Config+0xc2>
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	695b      	ldr	r3, [r3, #20]
 800fa3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa40:	d009      	beq.n	800fa56 <RCCEx_PLL3_Config+0xc2>
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	695b      	ldr	r3, [r3, #20]
 800fa46:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fa4a:	d004      	beq.n	800fa56 <RCCEx_PLL3_Config+0xc2>
 800fa4c:	f640 61df 	movw	r1, #3807	@ 0xedf
 800fa50:	4860      	ldr	r0, [pc, #384]	@ (800fbd4 <RCCEx_PLL3_Config+0x240>)
 800fa52:	f7f2 f951 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	699b      	ldr	r3, [r3, #24]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d009      	beq.n	800fa72 <RCCEx_PLL3_Config+0xde>
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	699b      	ldr	r3, [r3, #24]
 800fa62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa66:	d004      	beq.n	800fa72 <RCCEx_PLL3_Config+0xde>
 800fa68:	f44f 616e 	mov.w	r1, #3808	@ 0xee0
 800fa6c:	4859      	ldr	r0, [pc, #356]	@ (800fbd4 <RCCEx_PLL3_Config+0x240>)
 800fa6e:	f7f2 f943 	bl	8001cf8 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	69db      	ldr	r3, [r3, #28]
 800fa76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fa7a:	d304      	bcc.n	800fa86 <RCCEx_PLL3_Config+0xf2>
 800fa7c:	f640 61e1 	movw	r1, #3809	@ 0xee1
 800fa80:	4854      	ldr	r0, [pc, #336]	@ (800fbd4 <RCCEx_PLL3_Config+0x240>)
 800fa82:	f7f2 f939 	bl	8001cf8 <assert_failed>

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800fa86:	4b54      	ldr	r3, [pc, #336]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fa88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa8a:	f003 0303 	and.w	r3, r3, #3
 800fa8e:	2b03      	cmp	r3, #3
 800fa90:	d101      	bne.n	800fa96 <RCCEx_PLL3_Config+0x102>
  {
    return HAL_ERROR;
 800fa92:	2301      	movs	r3, #1
 800fa94:	e099      	b.n	800fbca <RCCEx_PLL3_Config+0x236>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800fa96:	4b50      	ldr	r3, [pc, #320]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	4a4f      	ldr	r2, [pc, #316]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fa9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800faa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800faa2:	f7f3 fb31 	bl	8003108 <HAL_GetTick>
 800faa6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800faa8:	e008      	b.n	800fabc <RCCEx_PLL3_Config+0x128>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800faaa:	f7f3 fb2d 	bl	8003108 <HAL_GetTick>
 800faae:	4602      	mov	r2, r0
 800fab0:	68bb      	ldr	r3, [r7, #8]
 800fab2:	1ad3      	subs	r3, r2, r3
 800fab4:	2b02      	cmp	r3, #2
 800fab6:	d901      	bls.n	800fabc <RCCEx_PLL3_Config+0x128>
      {
        return HAL_TIMEOUT;
 800fab8:	2303      	movs	r3, #3
 800faba:	e086      	b.n	800fbca <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800fabc:	4b46      	ldr	r3, [pc, #280]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d1f0      	bne.n	800faaa <RCCEx_PLL3_Config+0x116>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800fac8:	4b43      	ldr	r3, [pc, #268]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800faca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800facc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	051b      	lsls	r3, r3, #20
 800fad6:	4940      	ldr	r1, [pc, #256]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fad8:	4313      	orrs	r3, r2
 800fada:	628b      	str	r3, [r1, #40]	@ 0x28
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	685b      	ldr	r3, [r3, #4]
 800fae0:	3b01      	subs	r3, #1
 800fae2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	689b      	ldr	r3, [r3, #8]
 800faea:	3b01      	subs	r3, #1
 800faec:	025b      	lsls	r3, r3, #9
 800faee:	b29b      	uxth	r3, r3
 800faf0:	431a      	orrs	r2, r3
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	68db      	ldr	r3, [r3, #12]
 800faf6:	3b01      	subs	r3, #1
 800faf8:	041b      	lsls	r3, r3, #16
 800fafa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800fafe:	431a      	orrs	r2, r3
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	691b      	ldr	r3, [r3, #16]
 800fb04:	3b01      	subs	r3, #1
 800fb06:	061b      	lsls	r3, r3, #24
 800fb08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800fb0c:	4932      	ldr	r1, [pc, #200]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb0e:	4313      	orrs	r3, r2
 800fb10:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800fb12:	4b31      	ldr	r3, [pc, #196]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb16:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	695b      	ldr	r3, [r3, #20]
 800fb1e:	492e      	ldr	r1, [pc, #184]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb20:	4313      	orrs	r3, r2
 800fb22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800fb24:	4b2c      	ldr	r3, [pc, #176]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb28:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	699b      	ldr	r3, [r3, #24]
 800fb30:	4929      	ldr	r1, [pc, #164]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb32:	4313      	orrs	r3, r2
 800fb34:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800fb36:	4b28      	ldr	r3, [pc, #160]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb3a:	4a27      	ldr	r2, [pc, #156]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fb40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800fb42:	4b25      	ldr	r3, [pc, #148]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fb46:	4b25      	ldr	r3, [pc, #148]	@ (800fbdc <RCCEx_PLL3_Config+0x248>)
 800fb48:	4013      	ands	r3, r2
 800fb4a:	687a      	ldr	r2, [r7, #4]
 800fb4c:	69d2      	ldr	r2, [r2, #28]
 800fb4e:	00d2      	lsls	r2, r2, #3
 800fb50:	4921      	ldr	r1, [pc, #132]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb52:	4313      	orrs	r3, r2
 800fb54:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800fb56:	4b20      	ldr	r3, [pc, #128]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb5a:	4a1f      	ldr	r2, [pc, #124]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fb60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d106      	bne.n	800fb76 <RCCEx_PLL3_Config+0x1e2>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800fb68:	4b1b      	ldr	r3, [pc, #108]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb6c:	4a1a      	ldr	r2, [pc, #104]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800fb72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fb74:	e00f      	b.n	800fb96 <RCCEx_PLL3_Config+0x202>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800fb76:	683b      	ldr	r3, [r7, #0]
 800fb78:	2b01      	cmp	r3, #1
 800fb7a:	d106      	bne.n	800fb8a <RCCEx_PLL3_Config+0x1f6>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800fb7c:	4b16      	ldr	r3, [pc, #88]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb80:	4a15      	ldr	r2, [pc, #84]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800fb86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fb88:	e005      	b.n	800fb96 <RCCEx_PLL3_Config+0x202>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800fb8a:	4b13      	ldr	r3, [pc, #76]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb8e:	4a12      	ldr	r2, [pc, #72]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fb94:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800fb96:	4b10      	ldr	r3, [pc, #64]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	4a0f      	ldr	r2, [pc, #60]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fb9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fba0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fba2:	f7f3 fab1 	bl	8003108 <HAL_GetTick>
 800fba6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800fba8:	e008      	b.n	800fbbc <RCCEx_PLL3_Config+0x228>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800fbaa:	f7f3 faad 	bl	8003108 <HAL_GetTick>
 800fbae:	4602      	mov	r2, r0
 800fbb0:	68bb      	ldr	r3, [r7, #8]
 800fbb2:	1ad3      	subs	r3, r2, r3
 800fbb4:	2b02      	cmp	r3, #2
 800fbb6:	d901      	bls.n	800fbbc <RCCEx_PLL3_Config+0x228>
      {
        return HAL_TIMEOUT;
 800fbb8:	2303      	movs	r3, #3
 800fbba:	e006      	b.n	800fbca <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800fbbc:	4b06      	ldr	r3, [pc, #24]	@ (800fbd8 <RCCEx_PLL3_Config+0x244>)
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d0f0      	beq.n	800fbaa <RCCEx_PLL3_Config+0x216>
    }

  }


  return status;
 800fbc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbca:	4618      	mov	r0, r3
 800fbcc:	3710      	adds	r7, #16
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	bd80      	pop	{r7, pc}
 800fbd2:	bf00      	nop
 800fbd4:	080174b0 	.word	0x080174b0
 800fbd8:	58024400 	.word	0x58024400
 800fbdc:	ffff0007 	.word	0xffff0007

0800fbe0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800fbe0:	b580      	push	{r7, lr}
 800fbe2:	b082      	sub	sp, #8
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d101      	bne.n	800fbf2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fbee:	2301      	movs	r3, #1
 800fbf0:	e109      	b.n	800fe06 <HAL_TIM_Base_Init+0x226>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	4a86      	ldr	r2, [pc, #536]	@ (800fe10 <HAL_TIM_Base_Init+0x230>)
 800fbf8:	4293      	cmp	r3, r2
 800fbfa:	d04f      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc04:	d04a      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	4a82      	ldr	r2, [pc, #520]	@ (800fe14 <HAL_TIM_Base_Init+0x234>)
 800fc0c:	4293      	cmp	r3, r2
 800fc0e:	d045      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	4a80      	ldr	r2, [pc, #512]	@ (800fe18 <HAL_TIM_Base_Init+0x238>)
 800fc16:	4293      	cmp	r3, r2
 800fc18:	d040      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	4a7f      	ldr	r2, [pc, #508]	@ (800fe1c <HAL_TIM_Base_Init+0x23c>)
 800fc20:	4293      	cmp	r3, r2
 800fc22:	d03b      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	4a7d      	ldr	r2, [pc, #500]	@ (800fe20 <HAL_TIM_Base_Init+0x240>)
 800fc2a:	4293      	cmp	r3, r2
 800fc2c:	d036      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	4a7c      	ldr	r2, [pc, #496]	@ (800fe24 <HAL_TIM_Base_Init+0x244>)
 800fc34:	4293      	cmp	r3, r2
 800fc36:	d031      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	4a7a      	ldr	r2, [pc, #488]	@ (800fe28 <HAL_TIM_Base_Init+0x248>)
 800fc3e:	4293      	cmp	r3, r2
 800fc40:	d02c      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	4a79      	ldr	r2, [pc, #484]	@ (800fe2c <HAL_TIM_Base_Init+0x24c>)
 800fc48:	4293      	cmp	r3, r2
 800fc4a:	d027      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	4a77      	ldr	r2, [pc, #476]	@ (800fe30 <HAL_TIM_Base_Init+0x250>)
 800fc52:	4293      	cmp	r3, r2
 800fc54:	d022      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	4a76      	ldr	r2, [pc, #472]	@ (800fe34 <HAL_TIM_Base_Init+0x254>)
 800fc5c:	4293      	cmp	r3, r2
 800fc5e:	d01d      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	4a74      	ldr	r2, [pc, #464]	@ (800fe38 <HAL_TIM_Base_Init+0x258>)
 800fc66:	4293      	cmp	r3, r2
 800fc68:	d018      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	4a73      	ldr	r2, [pc, #460]	@ (800fe3c <HAL_TIM_Base_Init+0x25c>)
 800fc70:	4293      	cmp	r3, r2
 800fc72:	d013      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	4a71      	ldr	r2, [pc, #452]	@ (800fe40 <HAL_TIM_Base_Init+0x260>)
 800fc7a:	4293      	cmp	r3, r2
 800fc7c:	d00e      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	4a70      	ldr	r2, [pc, #448]	@ (800fe44 <HAL_TIM_Base_Init+0x264>)
 800fc84:	4293      	cmp	r3, r2
 800fc86:	d009      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	4a6e      	ldr	r2, [pc, #440]	@ (800fe48 <HAL_TIM_Base_Init+0x268>)
 800fc8e:	4293      	cmp	r3, r2
 800fc90:	d004      	beq.n	800fc9c <HAL_TIM_Base_Init+0xbc>
 800fc92:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800fc96:	486d      	ldr	r0, [pc, #436]	@ (800fe4c <HAL_TIM_Base_Init+0x26c>)
 800fc98:	f7f2 f82e 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	689b      	ldr	r3, [r3, #8]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d014      	beq.n	800fcce <HAL_TIM_Base_Init+0xee>
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	689b      	ldr	r3, [r3, #8]
 800fca8:	2b10      	cmp	r3, #16
 800fcaa:	d010      	beq.n	800fcce <HAL_TIM_Base_Init+0xee>
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	689b      	ldr	r3, [r3, #8]
 800fcb0:	2b20      	cmp	r3, #32
 800fcb2:	d00c      	beq.n	800fcce <HAL_TIM_Base_Init+0xee>
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	689b      	ldr	r3, [r3, #8]
 800fcb8:	2b40      	cmp	r3, #64	@ 0x40
 800fcba:	d008      	beq.n	800fcce <HAL_TIM_Base_Init+0xee>
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	689b      	ldr	r3, [r3, #8]
 800fcc0:	2b60      	cmp	r3, #96	@ 0x60
 800fcc2:	d004      	beq.n	800fcce <HAL_TIM_Base_Init+0xee>
 800fcc4:	f240 1117 	movw	r1, #279	@ 0x117
 800fcc8:	4860      	ldr	r0, [pc, #384]	@ (800fe4c <HAL_TIM_Base_Init+0x26c>)
 800fcca:	f7f2 f815 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	691b      	ldr	r3, [r3, #16]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d00e      	beq.n	800fcf4 <HAL_TIM_Base_Init+0x114>
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	691b      	ldr	r3, [r3, #16]
 800fcda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fcde:	d009      	beq.n	800fcf4 <HAL_TIM_Base_Init+0x114>
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	691b      	ldr	r3, [r3, #16]
 800fce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fce8:	d004      	beq.n	800fcf4 <HAL_TIM_Base_Init+0x114>
 800fcea:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800fcee:	4857      	ldr	r0, [pc, #348]	@ (800fe4c <HAL_TIM_Base_Init+0x26c>)
 800fcf0:	f7f2 f802 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fcfc:	d00e      	beq.n	800fd1c <HAL_TIM_Base_Init+0x13c>
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	4a46      	ldr	r2, [pc, #280]	@ (800fe1c <HAL_TIM_Base_Init+0x23c>)
 800fd04:	4293      	cmp	r3, r2
 800fd06:	d009      	beq.n	800fd1c <HAL_TIM_Base_Init+0x13c>
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	4a4d      	ldr	r2, [pc, #308]	@ (800fe44 <HAL_TIM_Base_Init+0x264>)
 800fd0e:	4293      	cmp	r3, r2
 800fd10:	d004      	beq.n	800fd1c <HAL_TIM_Base_Init+0x13c>
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	4a4c      	ldr	r2, [pc, #304]	@ (800fe48 <HAL_TIM_Base_Init+0x268>)
 800fd18:	4293      	cmp	r3, r2
 800fd1a:	d107      	bne.n	800fd2c <HAL_TIM_Base_Init+0x14c>
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	68db      	ldr	r3, [r3, #12]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	bf14      	ite	ne
 800fd24:	2301      	movne	r3, #1
 800fd26:	2300      	moveq	r3, #0
 800fd28:	b2db      	uxtb	r3, r3
 800fd2a:	e00e      	b.n	800fd4a <HAL_TIM_Base_Init+0x16a>
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	68db      	ldr	r3, [r3, #12]
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d006      	beq.n	800fd42 <HAL_TIM_Base_Init+0x162>
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	68db      	ldr	r3, [r3, #12]
 800fd38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fd3c:	d201      	bcs.n	800fd42 <HAL_TIM_Base_Init+0x162>
 800fd3e:	2301      	movs	r3, #1
 800fd40:	e000      	b.n	800fd44 <HAL_TIM_Base_Init+0x164>
 800fd42:	2300      	movs	r3, #0
 800fd44:	f003 0301 	and.w	r3, r3, #1
 800fd48:	b2db      	uxtb	r3, r3
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d104      	bne.n	800fd58 <HAL_TIM_Base_Init+0x178>
 800fd4e:	f240 1119 	movw	r1, #281	@ 0x119
 800fd52:	483e      	ldr	r0, [pc, #248]	@ (800fe4c <HAL_TIM_Base_Init+0x26c>)
 800fd54:	f7f1 ffd0 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	699b      	ldr	r3, [r3, #24]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d008      	beq.n	800fd72 <HAL_TIM_Base_Init+0x192>
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	699b      	ldr	r3, [r3, #24]
 800fd64:	2b80      	cmp	r3, #128	@ 0x80
 800fd66:	d004      	beq.n	800fd72 <HAL_TIM_Base_Init+0x192>
 800fd68:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800fd6c:	4837      	ldr	r0, [pc, #220]	@ (800fe4c <HAL_TIM_Base_Init+0x26c>)
 800fd6e:	f7f1 ffc3 	bl	8001cf8 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fd78:	b2db      	uxtb	r3, r3
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d106      	bne.n	800fd8c <HAL_TIM_Base_Init+0x1ac>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	2200      	movs	r2, #0
 800fd82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fd86:	6878      	ldr	r0, [r7, #4]
 800fd88:	f7f2 feea 	bl	8002b60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	2202      	movs	r2, #2
 800fd90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	681a      	ldr	r2, [r3, #0]
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	3304      	adds	r3, #4
 800fd9c:	4619      	mov	r1, r3
 800fd9e:	4610      	mov	r0, r2
 800fda0:	f001 fa5c 	bl	801125c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	2201      	movs	r2, #1
 800fda8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	2201      	movs	r2, #1
 800fdb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2201      	movs	r2, #1
 800fdb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	2201      	movs	r2, #1
 800fdc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	2201      	movs	r2, #1
 800fdc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2201      	movs	r2, #1
 800fdd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	2201      	movs	r2, #1
 800fdd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	2201      	movs	r2, #1
 800fde0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	2201      	movs	r2, #1
 800fde8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2201      	movs	r2, #1
 800fdf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	2201      	movs	r2, #1
 800fdf8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	2201      	movs	r2, #1
 800fe00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800fe04:	2300      	movs	r3, #0
}
 800fe06:	4618      	mov	r0, r3
 800fe08:	3708      	adds	r7, #8
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	bd80      	pop	{r7, pc}
 800fe0e:	bf00      	nop
 800fe10:	40010000 	.word	0x40010000
 800fe14:	40000400 	.word	0x40000400
 800fe18:	40000800 	.word	0x40000800
 800fe1c:	40000c00 	.word	0x40000c00
 800fe20:	40001000 	.word	0x40001000
 800fe24:	40001400 	.word	0x40001400
 800fe28:	40010400 	.word	0x40010400
 800fe2c:	40001800 	.word	0x40001800
 800fe30:	40001c00 	.word	0x40001c00
 800fe34:	40002000 	.word	0x40002000
 800fe38:	40014000 	.word	0x40014000
 800fe3c:	40014400 	.word	0x40014400
 800fe40:	40014800 	.word	0x40014800
 800fe44:	4000e000 	.word	0x4000e000
 800fe48:	4000e400 	.word	0x4000e400
 800fe4c:	08017528 	.word	0x08017528

0800fe50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800fe50:	b580      	push	{r7, lr}
 800fe52:	b084      	sub	sp, #16
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	4a5e      	ldr	r2, [pc, #376]	@ (800ffd8 <HAL_TIM_Base_Start_IT+0x188>)
 800fe5e:	4293      	cmp	r3, r2
 800fe60:	d04f      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fe6a:	d04a      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	4a5a      	ldr	r2, [pc, #360]	@ (800ffdc <HAL_TIM_Base_Start_IT+0x18c>)
 800fe72:	4293      	cmp	r3, r2
 800fe74:	d045      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	4a59      	ldr	r2, [pc, #356]	@ (800ffe0 <HAL_TIM_Base_Start_IT+0x190>)
 800fe7c:	4293      	cmp	r3, r2
 800fe7e:	d040      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	4a57      	ldr	r2, [pc, #348]	@ (800ffe4 <HAL_TIM_Base_Start_IT+0x194>)
 800fe86:	4293      	cmp	r3, r2
 800fe88:	d03b      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	4a56      	ldr	r2, [pc, #344]	@ (800ffe8 <HAL_TIM_Base_Start_IT+0x198>)
 800fe90:	4293      	cmp	r3, r2
 800fe92:	d036      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	4a54      	ldr	r2, [pc, #336]	@ (800ffec <HAL_TIM_Base_Start_IT+0x19c>)
 800fe9a:	4293      	cmp	r3, r2
 800fe9c:	d031      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	4a53      	ldr	r2, [pc, #332]	@ (800fff0 <HAL_TIM_Base_Start_IT+0x1a0>)
 800fea4:	4293      	cmp	r3, r2
 800fea6:	d02c      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	4a51      	ldr	r2, [pc, #324]	@ (800fff4 <HAL_TIM_Base_Start_IT+0x1a4>)
 800feae:	4293      	cmp	r3, r2
 800feb0:	d027      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	4a50      	ldr	r2, [pc, #320]	@ (800fff8 <HAL_TIM_Base_Start_IT+0x1a8>)
 800feb8:	4293      	cmp	r3, r2
 800feba:	d022      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	4a4e      	ldr	r2, [pc, #312]	@ (800fffc <HAL_TIM_Base_Start_IT+0x1ac>)
 800fec2:	4293      	cmp	r3, r2
 800fec4:	d01d      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	4a4d      	ldr	r2, [pc, #308]	@ (8010000 <HAL_TIM_Base_Start_IT+0x1b0>)
 800fecc:	4293      	cmp	r3, r2
 800fece:	d018      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	4a4b      	ldr	r2, [pc, #300]	@ (8010004 <HAL_TIM_Base_Start_IT+0x1b4>)
 800fed6:	4293      	cmp	r3, r2
 800fed8:	d013      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	4a4a      	ldr	r2, [pc, #296]	@ (8010008 <HAL_TIM_Base_Start_IT+0x1b8>)
 800fee0:	4293      	cmp	r3, r2
 800fee2:	d00e      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	4a48      	ldr	r2, [pc, #288]	@ (801000c <HAL_TIM_Base_Start_IT+0x1bc>)
 800feea:	4293      	cmp	r3, r2
 800feec:	d009      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	4a47      	ldr	r2, [pc, #284]	@ (8010010 <HAL_TIM_Base_Start_IT+0x1c0>)
 800fef4:	4293      	cmp	r3, r2
 800fef6:	d004      	beq.n	800ff02 <HAL_TIM_Base_Start_IT+0xb2>
 800fef8:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800fefc:	4845      	ldr	r0, [pc, #276]	@ (8010014 <HAL_TIM_Base_Start_IT+0x1c4>)
 800fefe:	f7f1 fefb 	bl	8001cf8 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ff08:	b2db      	uxtb	r3, r3
 800ff0a:	2b01      	cmp	r3, #1
 800ff0c:	d001      	beq.n	800ff12 <HAL_TIM_Base_Start_IT+0xc2>
  {
    return HAL_ERROR;
 800ff0e:	2301      	movs	r3, #1
 800ff10:	e05e      	b.n	800ffd0 <HAL_TIM_Base_Start_IT+0x180>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	2202      	movs	r2, #2
 800ff16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	68da      	ldr	r2, [r3, #12]
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	f042 0201 	orr.w	r2, r2, #1
 800ff28:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	4a2a      	ldr	r2, [pc, #168]	@ (800ffd8 <HAL_TIM_Base_Start_IT+0x188>)
 800ff30:	4293      	cmp	r3, r2
 800ff32:	d02c      	beq.n	800ff8e <HAL_TIM_Base_Start_IT+0x13e>
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ff3c:	d027      	beq.n	800ff8e <HAL_TIM_Base_Start_IT+0x13e>
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	4a26      	ldr	r2, [pc, #152]	@ (800ffdc <HAL_TIM_Base_Start_IT+0x18c>)
 800ff44:	4293      	cmp	r3, r2
 800ff46:	d022      	beq.n	800ff8e <HAL_TIM_Base_Start_IT+0x13e>
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	4a24      	ldr	r2, [pc, #144]	@ (800ffe0 <HAL_TIM_Base_Start_IT+0x190>)
 800ff4e:	4293      	cmp	r3, r2
 800ff50:	d01d      	beq.n	800ff8e <HAL_TIM_Base_Start_IT+0x13e>
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	4a23      	ldr	r2, [pc, #140]	@ (800ffe4 <HAL_TIM_Base_Start_IT+0x194>)
 800ff58:	4293      	cmp	r3, r2
 800ff5a:	d018      	beq.n	800ff8e <HAL_TIM_Base_Start_IT+0x13e>
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	4a23      	ldr	r2, [pc, #140]	@ (800fff0 <HAL_TIM_Base_Start_IT+0x1a0>)
 800ff62:	4293      	cmp	r3, r2
 800ff64:	d013      	beq.n	800ff8e <HAL_TIM_Base_Start_IT+0x13e>
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	4a22      	ldr	r2, [pc, #136]	@ (800fff4 <HAL_TIM_Base_Start_IT+0x1a4>)
 800ff6c:	4293      	cmp	r3, r2
 800ff6e:	d00e      	beq.n	800ff8e <HAL_TIM_Base_Start_IT+0x13e>
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	4a22      	ldr	r2, [pc, #136]	@ (8010000 <HAL_TIM_Base_Start_IT+0x1b0>)
 800ff76:	4293      	cmp	r3, r2
 800ff78:	d009      	beq.n	800ff8e <HAL_TIM_Base_Start_IT+0x13e>
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	4a23      	ldr	r2, [pc, #140]	@ (801000c <HAL_TIM_Base_Start_IT+0x1bc>)
 800ff80:	4293      	cmp	r3, r2
 800ff82:	d004      	beq.n	800ff8e <HAL_TIM_Base_Start_IT+0x13e>
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	4a21      	ldr	r2, [pc, #132]	@ (8010010 <HAL_TIM_Base_Start_IT+0x1c0>)
 800ff8a:	4293      	cmp	r3, r2
 800ff8c:	d115      	bne.n	800ffba <HAL_TIM_Base_Start_IT+0x16a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	689a      	ldr	r2, [r3, #8]
 800ff94:	4b20      	ldr	r3, [pc, #128]	@ (8010018 <HAL_TIM_Base_Start_IT+0x1c8>)
 800ff96:	4013      	ands	r3, r2
 800ff98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	2b06      	cmp	r3, #6
 800ff9e:	d015      	beq.n	800ffcc <HAL_TIM_Base_Start_IT+0x17c>
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ffa6:	d011      	beq.n	800ffcc <HAL_TIM_Base_Start_IT+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	681a      	ldr	r2, [r3, #0]
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	f042 0201 	orr.w	r2, r2, #1
 800ffb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ffb8:	e008      	b.n	800ffcc <HAL_TIM_Base_Start_IT+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	681a      	ldr	r2, [r3, #0]
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	f042 0201 	orr.w	r2, r2, #1
 800ffc8:	601a      	str	r2, [r3, #0]
 800ffca:	e000      	b.n	800ffce <HAL_TIM_Base_Start_IT+0x17e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ffcc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ffce:	2300      	movs	r3, #0
}
 800ffd0:	4618      	mov	r0, r3
 800ffd2:	3710      	adds	r7, #16
 800ffd4:	46bd      	mov	sp, r7
 800ffd6:	bd80      	pop	{r7, pc}
 800ffd8:	40010000 	.word	0x40010000
 800ffdc:	40000400 	.word	0x40000400
 800ffe0:	40000800 	.word	0x40000800
 800ffe4:	40000c00 	.word	0x40000c00
 800ffe8:	40001000 	.word	0x40001000
 800ffec:	40001400 	.word	0x40001400
 800fff0:	40010400 	.word	0x40010400
 800fff4:	40001800 	.word	0x40001800
 800fff8:	40001c00 	.word	0x40001c00
 800fffc:	40002000 	.word	0x40002000
 8010000:	40014000 	.word	0x40014000
 8010004:	40014400 	.word	0x40014400
 8010008:	40014800 	.word	0x40014800
 801000c:	4000e000 	.word	0x4000e000
 8010010:	4000e400 	.word	0x4000e400
 8010014:	08017528 	.word	0x08017528
 8010018:	00010007 	.word	0x00010007

0801001c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b082      	sub	sp, #8
 8010020:	af00      	add	r7, sp, #0
 8010022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	2b00      	cmp	r3, #0
 8010028:	d101      	bne.n	801002e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801002a:	2301      	movs	r3, #1
 801002c:	e109      	b.n	8010242 <HAL_TIM_PWM_Init+0x226>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	4a86      	ldr	r2, [pc, #536]	@ (801024c <HAL_TIM_PWM_Init+0x230>)
 8010034:	4293      	cmp	r3, r2
 8010036:	d04f      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010040:	d04a      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	4a82      	ldr	r2, [pc, #520]	@ (8010250 <HAL_TIM_PWM_Init+0x234>)
 8010048:	4293      	cmp	r3, r2
 801004a:	d045      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	4a80      	ldr	r2, [pc, #512]	@ (8010254 <HAL_TIM_PWM_Init+0x238>)
 8010052:	4293      	cmp	r3, r2
 8010054:	d040      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	4a7f      	ldr	r2, [pc, #508]	@ (8010258 <HAL_TIM_PWM_Init+0x23c>)
 801005c:	4293      	cmp	r3, r2
 801005e:	d03b      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	4a7d      	ldr	r2, [pc, #500]	@ (801025c <HAL_TIM_PWM_Init+0x240>)
 8010066:	4293      	cmp	r3, r2
 8010068:	d036      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	4a7c      	ldr	r2, [pc, #496]	@ (8010260 <HAL_TIM_PWM_Init+0x244>)
 8010070:	4293      	cmp	r3, r2
 8010072:	d031      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	4a7a      	ldr	r2, [pc, #488]	@ (8010264 <HAL_TIM_PWM_Init+0x248>)
 801007a:	4293      	cmp	r3, r2
 801007c:	d02c      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	4a79      	ldr	r2, [pc, #484]	@ (8010268 <HAL_TIM_PWM_Init+0x24c>)
 8010084:	4293      	cmp	r3, r2
 8010086:	d027      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	4a77      	ldr	r2, [pc, #476]	@ (801026c <HAL_TIM_PWM_Init+0x250>)
 801008e:	4293      	cmp	r3, r2
 8010090:	d022      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	4a76      	ldr	r2, [pc, #472]	@ (8010270 <HAL_TIM_PWM_Init+0x254>)
 8010098:	4293      	cmp	r3, r2
 801009a:	d01d      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	4a74      	ldr	r2, [pc, #464]	@ (8010274 <HAL_TIM_PWM_Init+0x258>)
 80100a2:	4293      	cmp	r3, r2
 80100a4:	d018      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	4a73      	ldr	r2, [pc, #460]	@ (8010278 <HAL_TIM_PWM_Init+0x25c>)
 80100ac:	4293      	cmp	r3, r2
 80100ae:	d013      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	4a71      	ldr	r2, [pc, #452]	@ (801027c <HAL_TIM_PWM_Init+0x260>)
 80100b6:	4293      	cmp	r3, r2
 80100b8:	d00e      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	4a70      	ldr	r2, [pc, #448]	@ (8010280 <HAL_TIM_PWM_Init+0x264>)
 80100c0:	4293      	cmp	r3, r2
 80100c2:	d009      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	4a6e      	ldr	r2, [pc, #440]	@ (8010284 <HAL_TIM_PWM_Init+0x268>)
 80100ca:	4293      	cmp	r3, r2
 80100cc:	d004      	beq.n	80100d8 <HAL_TIM_PWM_Init+0xbc>
 80100ce:	f240 5133 	movw	r1, #1331	@ 0x533
 80100d2:	486d      	ldr	r0, [pc, #436]	@ (8010288 <HAL_TIM_PWM_Init+0x26c>)
 80100d4:	f7f1 fe10 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	689b      	ldr	r3, [r3, #8]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d014      	beq.n	801010a <HAL_TIM_PWM_Init+0xee>
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	689b      	ldr	r3, [r3, #8]
 80100e4:	2b10      	cmp	r3, #16
 80100e6:	d010      	beq.n	801010a <HAL_TIM_PWM_Init+0xee>
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	689b      	ldr	r3, [r3, #8]
 80100ec:	2b20      	cmp	r3, #32
 80100ee:	d00c      	beq.n	801010a <HAL_TIM_PWM_Init+0xee>
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	689b      	ldr	r3, [r3, #8]
 80100f4:	2b40      	cmp	r3, #64	@ 0x40
 80100f6:	d008      	beq.n	801010a <HAL_TIM_PWM_Init+0xee>
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	689b      	ldr	r3, [r3, #8]
 80100fc:	2b60      	cmp	r3, #96	@ 0x60
 80100fe:	d004      	beq.n	801010a <HAL_TIM_PWM_Init+0xee>
 8010100:	f240 5134 	movw	r1, #1332	@ 0x534
 8010104:	4860      	ldr	r0, [pc, #384]	@ (8010288 <HAL_TIM_PWM_Init+0x26c>)
 8010106:	f7f1 fdf7 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	691b      	ldr	r3, [r3, #16]
 801010e:	2b00      	cmp	r3, #0
 8010110:	d00e      	beq.n	8010130 <HAL_TIM_PWM_Init+0x114>
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	691b      	ldr	r3, [r3, #16]
 8010116:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801011a:	d009      	beq.n	8010130 <HAL_TIM_PWM_Init+0x114>
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	691b      	ldr	r3, [r3, #16]
 8010120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010124:	d004      	beq.n	8010130 <HAL_TIM_PWM_Init+0x114>
 8010126:	f240 5135 	movw	r1, #1333	@ 0x535
 801012a:	4857      	ldr	r0, [pc, #348]	@ (8010288 <HAL_TIM_PWM_Init+0x26c>)
 801012c:	f7f1 fde4 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010138:	d00e      	beq.n	8010158 <HAL_TIM_PWM_Init+0x13c>
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	4a46      	ldr	r2, [pc, #280]	@ (8010258 <HAL_TIM_PWM_Init+0x23c>)
 8010140:	4293      	cmp	r3, r2
 8010142:	d009      	beq.n	8010158 <HAL_TIM_PWM_Init+0x13c>
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	4a4d      	ldr	r2, [pc, #308]	@ (8010280 <HAL_TIM_PWM_Init+0x264>)
 801014a:	4293      	cmp	r3, r2
 801014c:	d004      	beq.n	8010158 <HAL_TIM_PWM_Init+0x13c>
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	4a4c      	ldr	r2, [pc, #304]	@ (8010284 <HAL_TIM_PWM_Init+0x268>)
 8010154:	4293      	cmp	r3, r2
 8010156:	d107      	bne.n	8010168 <HAL_TIM_PWM_Init+0x14c>
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	68db      	ldr	r3, [r3, #12]
 801015c:	2b00      	cmp	r3, #0
 801015e:	bf14      	ite	ne
 8010160:	2301      	movne	r3, #1
 8010162:	2300      	moveq	r3, #0
 8010164:	b2db      	uxtb	r3, r3
 8010166:	e00e      	b.n	8010186 <HAL_TIM_PWM_Init+0x16a>
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	68db      	ldr	r3, [r3, #12]
 801016c:	2b00      	cmp	r3, #0
 801016e:	d006      	beq.n	801017e <HAL_TIM_PWM_Init+0x162>
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	68db      	ldr	r3, [r3, #12]
 8010174:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010178:	d201      	bcs.n	801017e <HAL_TIM_PWM_Init+0x162>
 801017a:	2301      	movs	r3, #1
 801017c:	e000      	b.n	8010180 <HAL_TIM_PWM_Init+0x164>
 801017e:	2300      	movs	r3, #0
 8010180:	f003 0301 	and.w	r3, r3, #1
 8010184:	b2db      	uxtb	r3, r3
 8010186:	2b00      	cmp	r3, #0
 8010188:	d104      	bne.n	8010194 <HAL_TIM_PWM_Init+0x178>
 801018a:	f240 5136 	movw	r1, #1334	@ 0x536
 801018e:	483e      	ldr	r0, [pc, #248]	@ (8010288 <HAL_TIM_PWM_Init+0x26c>)
 8010190:	f7f1 fdb2 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	699b      	ldr	r3, [r3, #24]
 8010198:	2b00      	cmp	r3, #0
 801019a:	d008      	beq.n	80101ae <HAL_TIM_PWM_Init+0x192>
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	699b      	ldr	r3, [r3, #24]
 80101a0:	2b80      	cmp	r3, #128	@ 0x80
 80101a2:	d004      	beq.n	80101ae <HAL_TIM_PWM_Init+0x192>
 80101a4:	f240 5137 	movw	r1, #1335	@ 0x537
 80101a8:	4837      	ldr	r0, [pc, #220]	@ (8010288 <HAL_TIM_PWM_Init+0x26c>)
 80101aa:	f7f1 fda5 	bl	8001cf8 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80101b4:	b2db      	uxtb	r3, r3
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d106      	bne.n	80101c8 <HAL_TIM_PWM_Init+0x1ac>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	2200      	movs	r2, #0
 80101be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80101c2:	6878      	ldr	r0, [r7, #4]
 80101c4:	f000 f862 	bl	801028c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	2202      	movs	r2, #2
 80101cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681a      	ldr	r2, [r3, #0]
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	3304      	adds	r3, #4
 80101d8:	4619      	mov	r1, r3
 80101da:	4610      	mov	r0, r2
 80101dc:	f001 f83e 	bl	801125c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	2201      	movs	r2, #1
 80101e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	2201      	movs	r2, #1
 80101ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	2201      	movs	r2, #1
 80101f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	2201      	movs	r2, #1
 80101fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	2201      	movs	r2, #1
 8010204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	2201      	movs	r2, #1
 801020c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	2201      	movs	r2, #1
 8010214:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	2201      	movs	r2, #1
 801021c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	2201      	movs	r2, #1
 8010224:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	2201      	movs	r2, #1
 801022c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	2201      	movs	r2, #1
 8010234:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	2201      	movs	r2, #1
 801023c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8010240:	2300      	movs	r3, #0
}
 8010242:	4618      	mov	r0, r3
 8010244:	3708      	adds	r7, #8
 8010246:	46bd      	mov	sp, r7
 8010248:	bd80      	pop	{r7, pc}
 801024a:	bf00      	nop
 801024c:	40010000 	.word	0x40010000
 8010250:	40000400 	.word	0x40000400
 8010254:	40000800 	.word	0x40000800
 8010258:	40000c00 	.word	0x40000c00
 801025c:	40001000 	.word	0x40001000
 8010260:	40001400 	.word	0x40001400
 8010264:	40010400 	.word	0x40010400
 8010268:	40001800 	.word	0x40001800
 801026c:	40001c00 	.word	0x40001c00
 8010270:	40002000 	.word	0x40002000
 8010274:	40014000 	.word	0x40014000
 8010278:	40014400 	.word	0x40014400
 801027c:	40014800 	.word	0x40014800
 8010280:	4000e000 	.word	0x4000e000
 8010284:	4000e400 	.word	0x4000e400
 8010288:	08017528 	.word	0x08017528

0801028c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 801028c:	b480      	push	{r7}
 801028e:	b083      	sub	sp, #12
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8010294:	bf00      	nop
 8010296:	370c      	adds	r7, #12
 8010298:	46bd      	mov	sp, r7
 801029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801029e:	4770      	bx	lr

080102a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80102a0:	b580      	push	{r7, lr}
 80102a2:	b084      	sub	sp, #16
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	68db      	ldr	r3, [r3, #12]
 80102ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	691b      	ldr	r3, [r3, #16]
 80102b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80102b8:	68bb      	ldr	r3, [r7, #8]
 80102ba:	f003 0302 	and.w	r3, r3, #2
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d020      	beq.n	8010304 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	f003 0302 	and.w	r3, r3, #2
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d01b      	beq.n	8010304 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	f06f 0202 	mvn.w	r2, #2
 80102d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	2201      	movs	r2, #1
 80102da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	699b      	ldr	r3, [r3, #24]
 80102e2:	f003 0303 	and.w	r3, r3, #3
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d003      	beq.n	80102f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80102ea:	6878      	ldr	r0, [r7, #4]
 80102ec:	f000 ff98 	bl	8011220 <HAL_TIM_IC_CaptureCallback>
 80102f0:	e005      	b.n	80102fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80102f2:	6878      	ldr	r0, [r7, #4]
 80102f4:	f000 ff8a 	bl	801120c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80102f8:	6878      	ldr	r0, [r7, #4]
 80102fa:	f000 ff9b 	bl	8011234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2200      	movs	r2, #0
 8010302:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8010304:	68bb      	ldr	r3, [r7, #8]
 8010306:	f003 0304 	and.w	r3, r3, #4
 801030a:	2b00      	cmp	r3, #0
 801030c:	d020      	beq.n	8010350 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	f003 0304 	and.w	r3, r3, #4
 8010314:	2b00      	cmp	r3, #0
 8010316:	d01b      	beq.n	8010350 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	f06f 0204 	mvn.w	r2, #4
 8010320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	2202      	movs	r2, #2
 8010326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	699b      	ldr	r3, [r3, #24]
 801032e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010332:	2b00      	cmp	r3, #0
 8010334:	d003      	beq.n	801033e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010336:	6878      	ldr	r0, [r7, #4]
 8010338:	f000 ff72 	bl	8011220 <HAL_TIM_IC_CaptureCallback>
 801033c:	e005      	b.n	801034a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801033e:	6878      	ldr	r0, [r7, #4]
 8010340:	f000 ff64 	bl	801120c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010344:	6878      	ldr	r0, [r7, #4]
 8010346:	f000 ff75 	bl	8011234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	2200      	movs	r2, #0
 801034e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8010350:	68bb      	ldr	r3, [r7, #8]
 8010352:	f003 0308 	and.w	r3, r3, #8
 8010356:	2b00      	cmp	r3, #0
 8010358:	d020      	beq.n	801039c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	f003 0308 	and.w	r3, r3, #8
 8010360:	2b00      	cmp	r3, #0
 8010362:	d01b      	beq.n	801039c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	f06f 0208 	mvn.w	r2, #8
 801036c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	2204      	movs	r2, #4
 8010372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	69db      	ldr	r3, [r3, #28]
 801037a:	f003 0303 	and.w	r3, r3, #3
 801037e:	2b00      	cmp	r3, #0
 8010380:	d003      	beq.n	801038a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010382:	6878      	ldr	r0, [r7, #4]
 8010384:	f000 ff4c 	bl	8011220 <HAL_TIM_IC_CaptureCallback>
 8010388:	e005      	b.n	8010396 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801038a:	6878      	ldr	r0, [r7, #4]
 801038c:	f000 ff3e 	bl	801120c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010390:	6878      	ldr	r0, [r7, #4]
 8010392:	f000 ff4f 	bl	8011234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	2200      	movs	r2, #0
 801039a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801039c:	68bb      	ldr	r3, [r7, #8]
 801039e:	f003 0310 	and.w	r3, r3, #16
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d020      	beq.n	80103e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	f003 0310 	and.w	r3, r3, #16
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d01b      	beq.n	80103e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	f06f 0210 	mvn.w	r2, #16
 80103b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	2208      	movs	r2, #8
 80103be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	69db      	ldr	r3, [r3, #28]
 80103c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d003      	beq.n	80103d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80103ce:	6878      	ldr	r0, [r7, #4]
 80103d0:	f000 ff26 	bl	8011220 <HAL_TIM_IC_CaptureCallback>
 80103d4:	e005      	b.n	80103e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80103d6:	6878      	ldr	r0, [r7, #4]
 80103d8:	f000 ff18 	bl	801120c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80103dc:	6878      	ldr	r0, [r7, #4]
 80103de:	f000 ff29 	bl	8011234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	2200      	movs	r2, #0
 80103e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80103e8:	68bb      	ldr	r3, [r7, #8]
 80103ea:	f003 0301 	and.w	r3, r3, #1
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d00c      	beq.n	801040c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	f003 0301 	and.w	r3, r3, #1
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d007      	beq.n	801040c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	f06f 0201 	mvn.w	r2, #1
 8010404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010406:	6878      	ldr	r0, [r7, #4]
 8010408:	f7f1 fa98 	bl	800193c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801040c:	68bb      	ldr	r3, [r7, #8]
 801040e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010412:	2b00      	cmp	r3, #0
 8010414:	d104      	bne.n	8010420 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8010416:	68bb      	ldr	r3, [r7, #8]
 8010418:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801041c:	2b00      	cmp	r3, #0
 801041e:	d00c      	beq.n	801043a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010426:	2b00      	cmp	r3, #0
 8010428:	d007      	beq.n	801043a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8010432:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010434:	6878      	ldr	r0, [r7, #4]
 8010436:	f001 feaf 	bl	8012198 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010440:	2b00      	cmp	r3, #0
 8010442:	d00c      	beq.n	801045e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801044a:	2b00      	cmp	r3, #0
 801044c:	d007      	beq.n	801045e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8010456:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010458:	6878      	ldr	r0, [r7, #4]
 801045a:	f001 fea7 	bl	80121ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801045e:	68bb      	ldr	r3, [r7, #8]
 8010460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010464:	2b00      	cmp	r3, #0
 8010466:	d00c      	beq.n	8010482 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801046e:	2b00      	cmp	r3, #0
 8010470:	d007      	beq.n	8010482 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801047a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801047c:	6878      	ldr	r0, [r7, #4]
 801047e:	f000 fee3 	bl	8011248 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8010482:	68bb      	ldr	r3, [r7, #8]
 8010484:	f003 0320 	and.w	r3, r3, #32
 8010488:	2b00      	cmp	r3, #0
 801048a:	d00c      	beq.n	80104a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	f003 0320 	and.w	r3, r3, #32
 8010492:	2b00      	cmp	r3, #0
 8010494:	d007      	beq.n	80104a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	f06f 0220 	mvn.w	r2, #32
 801049e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80104a0:	6878      	ldr	r0, [r7, #4]
 80104a2:	f001 fe6f 	bl	8012184 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80104a6:	bf00      	nop
 80104a8:	3710      	adds	r7, #16
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bd80      	pop	{r7, pc}
	...

080104b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80104b0:	b580      	push	{r7, lr}
 80104b2:	b086      	sub	sp, #24
 80104b4:	af00      	add	r7, sp, #0
 80104b6:	60f8      	str	r0, [r7, #12]
 80104b8:	60b9      	str	r1, [r7, #8]
 80104ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80104bc:	2300      	movs	r3, #0
 80104be:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d016      	beq.n	80104f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	2b04      	cmp	r3, #4
 80104ca:	d013      	beq.n	80104f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2b08      	cmp	r3, #8
 80104d0:	d010      	beq.n	80104f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	2b0c      	cmp	r3, #12
 80104d6:	d00d      	beq.n	80104f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	2b10      	cmp	r3, #16
 80104dc:	d00a      	beq.n	80104f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	2b14      	cmp	r3, #20
 80104e2:	d007      	beq.n	80104f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	2b3c      	cmp	r3, #60	@ 0x3c
 80104e8:	d004      	beq.n	80104f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 80104ea:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 80104ee:	4873      	ldr	r0, [pc, #460]	@ (80106bc <HAL_TIM_PWM_ConfigChannel+0x20c>)
 80104f0:	f7f1 fc02 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	2b60      	cmp	r3, #96	@ 0x60
 80104fa:	d01c      	beq.n	8010536 <HAL_TIM_PWM_ConfigChannel+0x86>
 80104fc:	68bb      	ldr	r3, [r7, #8]
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	2b70      	cmp	r3, #112	@ 0x70
 8010502:	d018      	beq.n	8010536 <HAL_TIM_PWM_ConfigChannel+0x86>
 8010504:	68bb      	ldr	r3, [r7, #8]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	4a6d      	ldr	r2, [pc, #436]	@ (80106c0 <HAL_TIM_PWM_ConfigChannel+0x210>)
 801050a:	4293      	cmp	r3, r2
 801050c:	d013      	beq.n	8010536 <HAL_TIM_PWM_ConfigChannel+0x86>
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	4a6c      	ldr	r2, [pc, #432]	@ (80106c4 <HAL_TIM_PWM_ConfigChannel+0x214>)
 8010514:	4293      	cmp	r3, r2
 8010516:	d00e      	beq.n	8010536 <HAL_TIM_PWM_ConfigChannel+0x86>
 8010518:	68bb      	ldr	r3, [r7, #8]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	4a6a      	ldr	r2, [pc, #424]	@ (80106c8 <HAL_TIM_PWM_ConfigChannel+0x218>)
 801051e:	4293      	cmp	r3, r2
 8010520:	d009      	beq.n	8010536 <HAL_TIM_PWM_ConfigChannel+0x86>
 8010522:	68bb      	ldr	r3, [r7, #8]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	4a69      	ldr	r2, [pc, #420]	@ (80106cc <HAL_TIM_PWM_ConfigChannel+0x21c>)
 8010528:	4293      	cmp	r3, r2
 801052a:	d004      	beq.n	8010536 <HAL_TIM_PWM_ConfigChannel+0x86>
 801052c:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 8010530:	4862      	ldr	r0, [pc, #392]	@ (80106bc <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8010532:	f7f1 fbe1 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8010536:	68bb      	ldr	r3, [r7, #8]
 8010538:	689b      	ldr	r3, [r3, #8]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d008      	beq.n	8010550 <HAL_TIM_PWM_ConfigChannel+0xa0>
 801053e:	68bb      	ldr	r3, [r7, #8]
 8010540:	689b      	ldr	r3, [r3, #8]
 8010542:	2b02      	cmp	r3, #2
 8010544:	d004      	beq.n	8010550 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8010546:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 801054a:	485c      	ldr	r0, [pc, #368]	@ (80106bc <HAL_TIM_PWM_ConfigChannel+0x20c>)
 801054c:	f7f1 fbd4 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8010550:	68bb      	ldr	r3, [r7, #8]
 8010552:	691b      	ldr	r3, [r3, #16]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d008      	beq.n	801056a <HAL_TIM_PWM_ConfigChannel+0xba>
 8010558:	68bb      	ldr	r3, [r7, #8]
 801055a:	691b      	ldr	r3, [r3, #16]
 801055c:	2b04      	cmp	r3, #4
 801055e:	d004      	beq.n	801056a <HAL_TIM_PWM_ConfigChannel+0xba>
 8010560:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 8010564:	4855      	ldr	r0, [pc, #340]	@ (80106bc <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8010566:	f7f1 fbc7 	bl	8001cf8 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 801056a:	68fb      	ldr	r3, [r7, #12]
 801056c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010570:	2b01      	cmp	r3, #1
 8010572:	d101      	bne.n	8010578 <HAL_TIM_PWM_ConfigChannel+0xc8>
 8010574:	2302      	movs	r3, #2
 8010576:	e234      	b.n	80109e2 <HAL_TIM_PWM_ConfigChannel+0x532>
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	2201      	movs	r2, #1
 801057c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	2b14      	cmp	r3, #20
 8010584:	f200 8225 	bhi.w	80109d2 <HAL_TIM_PWM_ConfigChannel+0x522>
 8010588:	a201      	add	r2, pc, #4	@ (adr r2, 8010590 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 801058a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801058e:	bf00      	nop
 8010590:	080105e5 	.word	0x080105e5
 8010594:	080109d3 	.word	0x080109d3
 8010598:	080109d3 	.word	0x080109d3
 801059c:	080109d3 	.word	0x080109d3
 80105a0:	08010705 	.word	0x08010705
 80105a4:	080109d3 	.word	0x080109d3
 80105a8:	080109d3 	.word	0x080109d3
 80105ac:	080109d3 	.word	0x080109d3
 80105b0:	080107b5 	.word	0x080107b5
 80105b4:	080109d3 	.word	0x080109d3
 80105b8:	080109d3 	.word	0x080109d3
 80105bc:	080109d3 	.word	0x080109d3
 80105c0:	0801084f 	.word	0x0801084f
 80105c4:	080109d3 	.word	0x080109d3
 80105c8:	080109d3 	.word	0x080109d3
 80105cc:	080109d3 	.word	0x080109d3
 80105d0:	08010915 	.word	0x08010915
 80105d4:	080109d3 	.word	0x080109d3
 80105d8:	080109d3 	.word	0x080109d3
 80105dc:	080109d3 	.word	0x080109d3
 80105e0:	08010973 	.word	0x08010973
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	4a39      	ldr	r2, [pc, #228]	@ (80106d0 <HAL_TIM_PWM_ConfigChannel+0x220>)
 80105ea:	4293      	cmp	r3, r2
 80105ec:	d045      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80105f6:	d040      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 80105f8:	68fb      	ldr	r3, [r7, #12]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	4a35      	ldr	r2, [pc, #212]	@ (80106d4 <HAL_TIM_PWM_ConfigChannel+0x224>)
 80105fe:	4293      	cmp	r3, r2
 8010600:	d03b      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	4a34      	ldr	r2, [pc, #208]	@ (80106d8 <HAL_TIM_PWM_ConfigChannel+0x228>)
 8010608:	4293      	cmp	r3, r2
 801060a:	d036      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	4a32      	ldr	r2, [pc, #200]	@ (80106dc <HAL_TIM_PWM_ConfigChannel+0x22c>)
 8010612:	4293      	cmp	r3, r2
 8010614:	d031      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	4a31      	ldr	r2, [pc, #196]	@ (80106e0 <HAL_TIM_PWM_ConfigChannel+0x230>)
 801061c:	4293      	cmp	r3, r2
 801061e:	d02c      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	4a2f      	ldr	r2, [pc, #188]	@ (80106e4 <HAL_TIM_PWM_ConfigChannel+0x234>)
 8010626:	4293      	cmp	r3, r2
 8010628:	d027      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	4a2e      	ldr	r2, [pc, #184]	@ (80106e8 <HAL_TIM_PWM_ConfigChannel+0x238>)
 8010630:	4293      	cmp	r3, r2
 8010632:	d022      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	4a2c      	ldr	r2, [pc, #176]	@ (80106ec <HAL_TIM_PWM_ConfigChannel+0x23c>)
 801063a:	4293      	cmp	r3, r2
 801063c:	d01d      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	4a2b      	ldr	r2, [pc, #172]	@ (80106f0 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8010644:	4293      	cmp	r3, r2
 8010646:	d018      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	4a29      	ldr	r2, [pc, #164]	@ (80106f4 <HAL_TIM_PWM_ConfigChannel+0x244>)
 801064e:	4293      	cmp	r3, r2
 8010650:	d013      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	4a28      	ldr	r2, [pc, #160]	@ (80106f8 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8010658:	4293      	cmp	r3, r2
 801065a:	d00e      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	4a26      	ldr	r2, [pc, #152]	@ (80106fc <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8010662:	4293      	cmp	r3, r2
 8010664:	d009      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	4a25      	ldr	r2, [pc, #148]	@ (8010700 <HAL_TIM_PWM_ConfigChannel+0x250>)
 801066c:	4293      	cmp	r3, r2
 801066e:	d004      	beq.n	801067a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8010670:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 8010674:	4811      	ldr	r0, [pc, #68]	@ (80106bc <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8010676:	f7f1 fb3f 	bl	8001cf8 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	68b9      	ldr	r1, [r7, #8]
 8010680:	4618      	mov	r0, r3
 8010682:	f000 fe97 	bl	80113b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	699a      	ldr	r2, [r3, #24]
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	f042 0208 	orr.w	r2, r2, #8
 8010694:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	699a      	ldr	r2, [r3, #24]
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	f022 0204 	bic.w	r2, r2, #4
 80106a4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	6999      	ldr	r1, [r3, #24]
 80106ac:	68bb      	ldr	r3, [r7, #8]
 80106ae:	691a      	ldr	r2, [r3, #16]
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	430a      	orrs	r2, r1
 80106b6:	619a      	str	r2, [r3, #24]
      break;
 80106b8:	e18e      	b.n	80109d8 <HAL_TIM_PWM_ConfigChannel+0x528>
 80106ba:	bf00      	nop
 80106bc:	08017528 	.word	0x08017528
 80106c0:	00010040 	.word	0x00010040
 80106c4:	00010050 	.word	0x00010050
 80106c8:	00010060 	.word	0x00010060
 80106cc:	00010070 	.word	0x00010070
 80106d0:	40010000 	.word	0x40010000
 80106d4:	40000400 	.word	0x40000400
 80106d8:	40000800 	.word	0x40000800
 80106dc:	40000c00 	.word	0x40000c00
 80106e0:	40010400 	.word	0x40010400
 80106e4:	40001800 	.word	0x40001800
 80106e8:	40001c00 	.word	0x40001c00
 80106ec:	40002000 	.word	0x40002000
 80106f0:	40014000 	.word	0x40014000
 80106f4:	40014400 	.word	0x40014400
 80106f8:	40014800 	.word	0x40014800
 80106fc:	4000e000 	.word	0x4000e000
 8010700:	4000e400 	.word	0x4000e400
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	4a78      	ldr	r2, [pc, #480]	@ (80108ec <HAL_TIM_PWM_ConfigChannel+0x43c>)
 801070a:	4293      	cmp	r3, r2
 801070c:	d031      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010716:	d02c      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	4a74      	ldr	r2, [pc, #464]	@ (80108f0 <HAL_TIM_PWM_ConfigChannel+0x440>)
 801071e:	4293      	cmp	r3, r2
 8010720:	d027      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	4a73      	ldr	r2, [pc, #460]	@ (80108f4 <HAL_TIM_PWM_ConfigChannel+0x444>)
 8010728:	4293      	cmp	r3, r2
 801072a:	d022      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	4a71      	ldr	r2, [pc, #452]	@ (80108f8 <HAL_TIM_PWM_ConfigChannel+0x448>)
 8010732:	4293      	cmp	r3, r2
 8010734:	d01d      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	4a70      	ldr	r2, [pc, #448]	@ (80108fc <HAL_TIM_PWM_ConfigChannel+0x44c>)
 801073c:	4293      	cmp	r3, r2
 801073e:	d018      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	4a6e      	ldr	r2, [pc, #440]	@ (8010900 <HAL_TIM_PWM_ConfigChannel+0x450>)
 8010746:	4293      	cmp	r3, r2
 8010748:	d013      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	681b      	ldr	r3, [r3, #0]
 801074e:	4a6d      	ldr	r2, [pc, #436]	@ (8010904 <HAL_TIM_PWM_ConfigChannel+0x454>)
 8010750:	4293      	cmp	r3, r2
 8010752:	d00e      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	4a6b      	ldr	r2, [pc, #428]	@ (8010908 <HAL_TIM_PWM_ConfigChannel+0x458>)
 801075a:	4293      	cmp	r3, r2
 801075c:	d009      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 801075e:	68fb      	ldr	r3, [r7, #12]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	4a6a      	ldr	r2, [pc, #424]	@ (801090c <HAL_TIM_PWM_ConfigChannel+0x45c>)
 8010764:	4293      	cmp	r3, r2
 8010766:	d004      	beq.n	8010772 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8010768:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 801076c:	4868      	ldr	r0, [pc, #416]	@ (8010910 <HAL_TIM_PWM_ConfigChannel+0x460>)
 801076e:	f7f1 fac3 	bl	8001cf8 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	68b9      	ldr	r1, [r7, #8]
 8010778:	4618      	mov	r0, r3
 801077a:	f000 fed5 	bl	8011528 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	699a      	ldr	r2, [r3, #24]
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801078c:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	699a      	ldr	r2, [r3, #24]
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801079c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	6999      	ldr	r1, [r3, #24]
 80107a4:	68bb      	ldr	r3, [r7, #8]
 80107a6:	691b      	ldr	r3, [r3, #16]
 80107a8:	021a      	lsls	r2, r3, #8
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	430a      	orrs	r2, r1
 80107b0:	619a      	str	r2, [r3, #24]
      break;
 80107b2:	e111      	b.n	80109d8 <HAL_TIM_PWM_ConfigChannel+0x528>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	4a4c      	ldr	r2, [pc, #304]	@ (80108ec <HAL_TIM_PWM_ConfigChannel+0x43c>)
 80107ba:	4293      	cmp	r3, r2
 80107bc:	d027      	beq.n	801080e <HAL_TIM_PWM_ConfigChannel+0x35e>
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80107c6:	d022      	beq.n	801080e <HAL_TIM_PWM_ConfigChannel+0x35e>
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	4a48      	ldr	r2, [pc, #288]	@ (80108f0 <HAL_TIM_PWM_ConfigChannel+0x440>)
 80107ce:	4293      	cmp	r3, r2
 80107d0:	d01d      	beq.n	801080e <HAL_TIM_PWM_ConfigChannel+0x35e>
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	4a47      	ldr	r2, [pc, #284]	@ (80108f4 <HAL_TIM_PWM_ConfigChannel+0x444>)
 80107d8:	4293      	cmp	r3, r2
 80107da:	d018      	beq.n	801080e <HAL_TIM_PWM_ConfigChannel+0x35e>
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	4a45      	ldr	r2, [pc, #276]	@ (80108f8 <HAL_TIM_PWM_ConfigChannel+0x448>)
 80107e2:	4293      	cmp	r3, r2
 80107e4:	d013      	beq.n	801080e <HAL_TIM_PWM_ConfigChannel+0x35e>
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	4a44      	ldr	r2, [pc, #272]	@ (80108fc <HAL_TIM_PWM_ConfigChannel+0x44c>)
 80107ec:	4293      	cmp	r3, r2
 80107ee:	d00e      	beq.n	801080e <HAL_TIM_PWM_ConfigChannel+0x35e>
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	4a44      	ldr	r2, [pc, #272]	@ (8010908 <HAL_TIM_PWM_ConfigChannel+0x458>)
 80107f6:	4293      	cmp	r3, r2
 80107f8:	d009      	beq.n	801080e <HAL_TIM_PWM_ConfigChannel+0x35e>
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	4a43      	ldr	r2, [pc, #268]	@ (801090c <HAL_TIM_PWM_ConfigChannel+0x45c>)
 8010800:	4293      	cmp	r3, r2
 8010802:	d004      	beq.n	801080e <HAL_TIM_PWM_ConfigChannel+0x35e>
 8010804:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 8010808:	4841      	ldr	r0, [pc, #260]	@ (8010910 <HAL_TIM_PWM_ConfigChannel+0x460>)
 801080a:	f7f1 fa75 	bl	8001cf8 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	68b9      	ldr	r1, [r7, #8]
 8010814:	4618      	mov	r0, r3
 8010816:	f000 ff39 	bl	801168c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	69da      	ldr	r2, [r3, #28]
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	f042 0208 	orr.w	r2, r2, #8
 8010828:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	69da      	ldr	r2, [r3, #28]
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	f022 0204 	bic.w	r2, r2, #4
 8010838:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	69d9      	ldr	r1, [r3, #28]
 8010840:	68bb      	ldr	r3, [r7, #8]
 8010842:	691a      	ldr	r2, [r3, #16]
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	430a      	orrs	r2, r1
 801084a:	61da      	str	r2, [r3, #28]
      break;
 801084c:	e0c4      	b.n	80109d8 <HAL_TIM_PWM_ConfigChannel+0x528>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	4a26      	ldr	r2, [pc, #152]	@ (80108ec <HAL_TIM_PWM_ConfigChannel+0x43c>)
 8010854:	4293      	cmp	r3, r2
 8010856:	d027      	beq.n	80108a8 <HAL_TIM_PWM_ConfigChannel+0x3f8>
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010860:	d022      	beq.n	80108a8 <HAL_TIM_PWM_ConfigChannel+0x3f8>
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	4a22      	ldr	r2, [pc, #136]	@ (80108f0 <HAL_TIM_PWM_ConfigChannel+0x440>)
 8010868:	4293      	cmp	r3, r2
 801086a:	d01d      	beq.n	80108a8 <HAL_TIM_PWM_ConfigChannel+0x3f8>
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	4a20      	ldr	r2, [pc, #128]	@ (80108f4 <HAL_TIM_PWM_ConfigChannel+0x444>)
 8010872:	4293      	cmp	r3, r2
 8010874:	d018      	beq.n	80108a8 <HAL_TIM_PWM_ConfigChannel+0x3f8>
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	4a1f      	ldr	r2, [pc, #124]	@ (80108f8 <HAL_TIM_PWM_ConfigChannel+0x448>)
 801087c:	4293      	cmp	r3, r2
 801087e:	d013      	beq.n	80108a8 <HAL_TIM_PWM_ConfigChannel+0x3f8>
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	4a1d      	ldr	r2, [pc, #116]	@ (80108fc <HAL_TIM_PWM_ConfigChannel+0x44c>)
 8010886:	4293      	cmp	r3, r2
 8010888:	d00e      	beq.n	80108a8 <HAL_TIM_PWM_ConfigChannel+0x3f8>
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	4a1e      	ldr	r2, [pc, #120]	@ (8010908 <HAL_TIM_PWM_ConfigChannel+0x458>)
 8010890:	4293      	cmp	r3, r2
 8010892:	d009      	beq.n	80108a8 <HAL_TIM_PWM_ConfigChannel+0x3f8>
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	4a1c      	ldr	r2, [pc, #112]	@ (801090c <HAL_TIM_PWM_ConfigChannel+0x45c>)
 801089a:	4293      	cmp	r3, r2
 801089c:	d004      	beq.n	80108a8 <HAL_TIM_PWM_ConfigChannel+0x3f8>
 801089e:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 80108a2:	481b      	ldr	r0, [pc, #108]	@ (8010910 <HAL_TIM_PWM_ConfigChannel+0x460>)
 80108a4:	f7f1 fa28 	bl	8001cf8 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	68b9      	ldr	r1, [r7, #8]
 80108ae:	4618      	mov	r0, r3
 80108b0:	f000 ff9e 	bl	80117f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	69da      	ldr	r2, [r3, #28]
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80108c2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	69da      	ldr	r2, [r3, #28]
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80108d2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	69d9      	ldr	r1, [r3, #28]
 80108da:	68bb      	ldr	r3, [r7, #8]
 80108dc:	691b      	ldr	r3, [r3, #16]
 80108de:	021a      	lsls	r2, r3, #8
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	430a      	orrs	r2, r1
 80108e6:	61da      	str	r2, [r3, #28]
      break;
 80108e8:	e076      	b.n	80109d8 <HAL_TIM_PWM_ConfigChannel+0x528>
 80108ea:	bf00      	nop
 80108ec:	40010000 	.word	0x40010000
 80108f0:	40000400 	.word	0x40000400
 80108f4:	40000800 	.word	0x40000800
 80108f8:	40000c00 	.word	0x40000c00
 80108fc:	40010400 	.word	0x40010400
 8010900:	40001800 	.word	0x40001800
 8010904:	40014000 	.word	0x40014000
 8010908:	4000e000 	.word	0x4000e000
 801090c:	4000e400 	.word	0x4000e400
 8010910:	08017528 	.word	0x08017528
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	4a34      	ldr	r2, [pc, #208]	@ (80109ec <HAL_TIM_PWM_ConfigChannel+0x53c>)
 801091a:	4293      	cmp	r3, r2
 801091c:	d009      	beq.n	8010932 <HAL_TIM_PWM_ConfigChannel+0x482>
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	4a33      	ldr	r2, [pc, #204]	@ (80109f0 <HAL_TIM_PWM_ConfigChannel+0x540>)
 8010924:	4293      	cmp	r3, r2
 8010926:	d004      	beq.n	8010932 <HAL_TIM_PWM_ConfigChannel+0x482>
 8010928:	f241 1104 	movw	r1, #4356	@ 0x1104
 801092c:	4831      	ldr	r0, [pc, #196]	@ (80109f4 <HAL_TIM_PWM_ConfigChannel+0x544>)
 801092e:	f7f1 f9e3 	bl	8001cf8 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	68b9      	ldr	r1, [r7, #8]
 8010938:	4618      	mov	r0, r3
 801093a:	f000 ffd1 	bl	80118e0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	f042 0208 	orr.w	r2, r2, #8
 801094c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 801094e:	68fb      	ldr	r3, [r7, #12]
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	f022 0204 	bic.w	r2, r2, #4
 801095c:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8010964:	68bb      	ldr	r3, [r7, #8]
 8010966:	691a      	ldr	r2, [r3, #16]
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	430a      	orrs	r2, r1
 801096e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8010970:	e032      	b.n	80109d8 <HAL_TIM_PWM_ConfigChannel+0x528>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8010972:	68fb      	ldr	r3, [r7, #12]
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	4a1d      	ldr	r2, [pc, #116]	@ (80109ec <HAL_TIM_PWM_ConfigChannel+0x53c>)
 8010978:	4293      	cmp	r3, r2
 801097a:	d009      	beq.n	8010990 <HAL_TIM_PWM_ConfigChannel+0x4e0>
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	4a1b      	ldr	r2, [pc, #108]	@ (80109f0 <HAL_TIM_PWM_ConfigChannel+0x540>)
 8010982:	4293      	cmp	r3, r2
 8010984:	d004      	beq.n	8010990 <HAL_TIM_PWM_ConfigChannel+0x4e0>
 8010986:	f241 1115 	movw	r1, #4373	@ 0x1115
 801098a:	481a      	ldr	r0, [pc, #104]	@ (80109f4 <HAL_TIM_PWM_ConfigChannel+0x544>)
 801098c:	f7f1 f9b4 	bl	8001cf8 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	68b9      	ldr	r1, [r7, #8]
 8010996:	4618      	mov	r0, r3
 8010998:	f001 f806 	bl	80119a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80109aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	681b      	ldr	r3, [r3, #0]
 80109b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80109ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80109c2:	68bb      	ldr	r3, [r7, #8]
 80109c4:	691b      	ldr	r3, [r3, #16]
 80109c6:	021a      	lsls	r2, r3, #8
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	430a      	orrs	r2, r1
 80109ce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80109d0:	e002      	b.n	80109d8 <HAL_TIM_PWM_ConfigChannel+0x528>
    }

    default:
      status = HAL_ERROR;
 80109d2:	2301      	movs	r3, #1
 80109d4:	75fb      	strb	r3, [r7, #23]
      break;
 80109d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	2200      	movs	r2, #0
 80109dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80109e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80109e2:	4618      	mov	r0, r3
 80109e4:	3718      	adds	r7, #24
 80109e6:	46bd      	mov	sp, r7
 80109e8:	bd80      	pop	{r7, pc}
 80109ea:	bf00      	nop
 80109ec:	40010000 	.word	0x40010000
 80109f0:	40010400 	.word	0x40010400
 80109f4:	08017528 	.word	0x08017528

080109f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b084      	sub	sp, #16
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
 8010a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010a02:	2300      	movs	r3, #0
 8010a04:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010a0c:	2b01      	cmp	r3, #1
 8010a0e:	d101      	bne.n	8010a14 <HAL_TIM_ConfigClockSource+0x1c>
 8010a10:	2302      	movs	r3, #2
 8010a12:	e3e2      	b.n	80111da <HAL_TIM_ConfigClockSource+0x7e2>
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	2201      	movs	r2, #1
 8010a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	2202      	movs	r2, #2
 8010a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8010a24:	683b      	ldr	r3, [r7, #0]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010a2c:	d029      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a2e:	683b      	ldr	r3, [r7, #0]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	2b70      	cmp	r3, #112	@ 0x70
 8010a34:	d025      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a36:	683b      	ldr	r3, [r7, #0]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010a3e:	d020      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a40:	683b      	ldr	r3, [r7, #0]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	2b40      	cmp	r3, #64	@ 0x40
 8010a46:	d01c      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a48:	683b      	ldr	r3, [r7, #0]
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	2b50      	cmp	r3, #80	@ 0x50
 8010a4e:	d018      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a50:	683b      	ldr	r3, [r7, #0]
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	2b60      	cmp	r3, #96	@ 0x60
 8010a56:	d014      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a58:	683b      	ldr	r3, [r7, #0]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d010      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a60:	683b      	ldr	r3, [r7, #0]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	2b10      	cmp	r3, #16
 8010a66:	d00c      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a68:	683b      	ldr	r3, [r7, #0]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	2b20      	cmp	r3, #32
 8010a6e:	d008      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a70:	683b      	ldr	r3, [r7, #0]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	2b30      	cmp	r3, #48	@ 0x30
 8010a76:	d004      	beq.n	8010a82 <HAL_TIM_ConfigClockSource+0x8a>
 8010a78:	f241 5151 	movw	r1, #5457	@ 0x1551
 8010a7c:	486e      	ldr	r0, [pc, #440]	@ (8010c38 <HAL_TIM_ConfigClockSource+0x240>)
 8010a7e:	f7f1 f93b 	bl	8001cf8 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	689b      	ldr	r3, [r3, #8]
 8010a88:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010a8a:	68ba      	ldr	r2, [r7, #8]
 8010a8c:	4b6b      	ldr	r3, [pc, #428]	@ (8010c3c <HAL_TIM_ConfigClockSource+0x244>)
 8010a8e:	4013      	ands	r3, r2
 8010a90:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010a92:	68bb      	ldr	r3, [r7, #8]
 8010a94:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010a98:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	68ba      	ldr	r2, [r7, #8]
 8010aa0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010aa2:	683b      	ldr	r3, [r7, #0]
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	4a66      	ldr	r2, [pc, #408]	@ (8010c40 <HAL_TIM_ConfigClockSource+0x248>)
 8010aa8:	4293      	cmp	r3, r2
 8010aaa:	f000 8349 	beq.w	8011140 <HAL_TIM_ConfigClockSource+0x748>
 8010aae:	4a64      	ldr	r2, [pc, #400]	@ (8010c40 <HAL_TIM_ConfigClockSource+0x248>)
 8010ab0:	4293      	cmp	r3, r2
 8010ab2:	f200 8385 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010ab6:	4a63      	ldr	r2, [pc, #396]	@ (8010c44 <HAL_TIM_ConfigClockSource+0x24c>)
 8010ab8:	4293      	cmp	r3, r2
 8010aba:	f000 8341 	beq.w	8011140 <HAL_TIM_ConfigClockSource+0x748>
 8010abe:	4a61      	ldr	r2, [pc, #388]	@ (8010c44 <HAL_TIM_ConfigClockSource+0x24c>)
 8010ac0:	4293      	cmp	r3, r2
 8010ac2:	f200 837d 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010ac6:	4a60      	ldr	r2, [pc, #384]	@ (8010c48 <HAL_TIM_ConfigClockSource+0x250>)
 8010ac8:	4293      	cmp	r3, r2
 8010aca:	f000 8339 	beq.w	8011140 <HAL_TIM_ConfigClockSource+0x748>
 8010ace:	4a5e      	ldr	r2, [pc, #376]	@ (8010c48 <HAL_TIM_ConfigClockSource+0x250>)
 8010ad0:	4293      	cmp	r3, r2
 8010ad2:	f200 8375 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010ad6:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010ada:	f000 8331 	beq.w	8011140 <HAL_TIM_ConfigClockSource+0x748>
 8010ade:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010ae2:	f200 836d 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010ae6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010aea:	f000 8329 	beq.w	8011140 <HAL_TIM_ConfigClockSource+0x748>
 8010aee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010af2:	f200 8365 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010af6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010afa:	f000 8144 	beq.w	8010d86 <HAL_TIM_ConfigClockSource+0x38e>
 8010afe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010b02:	f200 835d 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010b06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010b0a:	d02e      	beq.n	8010b6a <HAL_TIM_ConfigClockSource+0x172>
 8010b0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010b10:	f200 8356 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010b14:	2b70      	cmp	r3, #112	@ 0x70
 8010b16:	f000 80b7 	beq.w	8010c88 <HAL_TIM_ConfigClockSource+0x290>
 8010b1a:	2b70      	cmp	r3, #112	@ 0x70
 8010b1c:	f200 8350 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010b20:	2b60      	cmp	r3, #96	@ 0x60
 8010b22:	f000 8225 	beq.w	8010f70 <HAL_TIM_ConfigClockSource+0x578>
 8010b26:	2b60      	cmp	r3, #96	@ 0x60
 8010b28:	f200 834a 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010b2c:	2b50      	cmp	r3, #80	@ 0x50
 8010b2e:	f000 81b5 	beq.w	8010e9c <HAL_TIM_ConfigClockSource+0x4a4>
 8010b32:	2b50      	cmp	r3, #80	@ 0x50
 8010b34:	f200 8344 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010b38:	2b40      	cmp	r3, #64	@ 0x40
 8010b3a:	f000 8297 	beq.w	801106c <HAL_TIM_ConfigClockSource+0x674>
 8010b3e:	2b40      	cmp	r3, #64	@ 0x40
 8010b40:	f200 833e 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010b44:	2b30      	cmp	r3, #48	@ 0x30
 8010b46:	f000 82fb 	beq.w	8011140 <HAL_TIM_ConfigClockSource+0x748>
 8010b4a:	2b30      	cmp	r3, #48	@ 0x30
 8010b4c:	f200 8338 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010b50:	2b20      	cmp	r3, #32
 8010b52:	f000 82f5 	beq.w	8011140 <HAL_TIM_ConfigClockSource+0x748>
 8010b56:	2b20      	cmp	r3, #32
 8010b58:	f200 8332 	bhi.w	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	f000 82ef 	beq.w	8011140 <HAL_TIM_ConfigClockSource+0x748>
 8010b62:	2b10      	cmp	r3, #16
 8010b64:	f000 82ec 	beq.w	8011140 <HAL_TIM_ConfigClockSource+0x748>
 8010b68:	e32a      	b.n	80111c0 <HAL_TIM_ConfigClockSource+0x7c8>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	681b      	ldr	r3, [r3, #0]
 8010b6e:	4a37      	ldr	r2, [pc, #220]	@ (8010c4c <HAL_TIM_ConfigClockSource+0x254>)
 8010b70:	4293      	cmp	r3, r2
 8010b72:	f000 8328 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010b7e:	f000 8322 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	4a32      	ldr	r2, [pc, #200]	@ (8010c50 <HAL_TIM_ConfigClockSource+0x258>)
 8010b88:	4293      	cmp	r3, r2
 8010b8a:	f000 831c 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	4a30      	ldr	r2, [pc, #192]	@ (8010c54 <HAL_TIM_ConfigClockSource+0x25c>)
 8010b94:	4293      	cmp	r3, r2
 8010b96:	f000 8316 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	4a2e      	ldr	r2, [pc, #184]	@ (8010c58 <HAL_TIM_ConfigClockSource+0x260>)
 8010ba0:	4293      	cmp	r3, r2
 8010ba2:	f000 8310 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	4a2c      	ldr	r2, [pc, #176]	@ (8010c5c <HAL_TIM_ConfigClockSource+0x264>)
 8010bac:	4293      	cmp	r3, r2
 8010bae:	f000 830a 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	4a2a      	ldr	r2, [pc, #168]	@ (8010c60 <HAL_TIM_ConfigClockSource+0x268>)
 8010bb8:	4293      	cmp	r3, r2
 8010bba:	f000 8304 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	4a28      	ldr	r2, [pc, #160]	@ (8010c64 <HAL_TIM_ConfigClockSource+0x26c>)
 8010bc4:	4293      	cmp	r3, r2
 8010bc6:	f000 82fe 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	4a26      	ldr	r2, [pc, #152]	@ (8010c68 <HAL_TIM_ConfigClockSource+0x270>)
 8010bd0:	4293      	cmp	r3, r2
 8010bd2:	f000 82f8 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	4a24      	ldr	r2, [pc, #144]	@ (8010c6c <HAL_TIM_ConfigClockSource+0x274>)
 8010bdc:	4293      	cmp	r3, r2
 8010bde:	f000 82f2 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	4a22      	ldr	r2, [pc, #136]	@ (8010c70 <HAL_TIM_ConfigClockSource+0x278>)
 8010be8:	4293      	cmp	r3, r2
 8010bea:	f000 82ec 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	4a20      	ldr	r2, [pc, #128]	@ (8010c74 <HAL_TIM_ConfigClockSource+0x27c>)
 8010bf4:	4293      	cmp	r3, r2
 8010bf6:	f000 82e6 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	4a1e      	ldr	r2, [pc, #120]	@ (8010c78 <HAL_TIM_ConfigClockSource+0x280>)
 8010c00:	4293      	cmp	r3, r2
 8010c02:	f000 82e0 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	681b      	ldr	r3, [r3, #0]
 8010c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8010c7c <HAL_TIM_ConfigClockSource+0x284>)
 8010c0c:	4293      	cmp	r3, r2
 8010c0e:	f000 82da 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	4a1a      	ldr	r2, [pc, #104]	@ (8010c80 <HAL_TIM_ConfigClockSource+0x288>)
 8010c18:	4293      	cmp	r3, r2
 8010c1a:	f000 82d4 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	4a18      	ldr	r2, [pc, #96]	@ (8010c84 <HAL_TIM_ConfigClockSource+0x28c>)
 8010c24:	4293      	cmp	r3, r2
 8010c26:	f000 82ce 	beq.w	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010c2a:	f241 515d 	movw	r1, #5469	@ 0x155d
 8010c2e:	4802      	ldr	r0, [pc, #8]	@ (8010c38 <HAL_TIM_ConfigClockSource+0x240>)
 8010c30:	f7f1 f862 	bl	8001cf8 <assert_failed>
      break;
 8010c34:	e2c7      	b.n	80111c6 <HAL_TIM_ConfigClockSource+0x7ce>
 8010c36:	bf00      	nop
 8010c38:	08017528 	.word	0x08017528
 8010c3c:	ffceff88 	.word	0xffceff88
 8010c40:	00100040 	.word	0x00100040
 8010c44:	00100030 	.word	0x00100030
 8010c48:	00100020 	.word	0x00100020
 8010c4c:	40010000 	.word	0x40010000
 8010c50:	40000400 	.word	0x40000400
 8010c54:	40000800 	.word	0x40000800
 8010c58:	40000c00 	.word	0x40000c00
 8010c5c:	40001000 	.word	0x40001000
 8010c60:	40001400 	.word	0x40001400
 8010c64:	40010400 	.word	0x40010400
 8010c68:	40001800 	.word	0x40001800
 8010c6c:	40001c00 	.word	0x40001c00
 8010c70:	40002000 	.word	0x40002000
 8010c74:	40014000 	.word	0x40014000
 8010c78:	40014400 	.word	0x40014400
 8010c7c:	40014800 	.word	0x40014800
 8010c80:	4000e000 	.word	0x4000e000
 8010c84:	4000e400 	.word	0x4000e400
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	4a7b      	ldr	r2, [pc, #492]	@ (8010e7c <HAL_TIM_ConfigClockSource+0x484>)
 8010c8e:	4293      	cmp	r3, r2
 8010c90:	d027      	beq.n	8010ce2 <HAL_TIM_ConfigClockSource+0x2ea>
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010c9a:	d022      	beq.n	8010ce2 <HAL_TIM_ConfigClockSource+0x2ea>
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	4a77      	ldr	r2, [pc, #476]	@ (8010e80 <HAL_TIM_ConfigClockSource+0x488>)
 8010ca2:	4293      	cmp	r3, r2
 8010ca4:	d01d      	beq.n	8010ce2 <HAL_TIM_ConfigClockSource+0x2ea>
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	4a76      	ldr	r2, [pc, #472]	@ (8010e84 <HAL_TIM_ConfigClockSource+0x48c>)
 8010cac:	4293      	cmp	r3, r2
 8010cae:	d018      	beq.n	8010ce2 <HAL_TIM_ConfigClockSource+0x2ea>
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	4a74      	ldr	r2, [pc, #464]	@ (8010e88 <HAL_TIM_ConfigClockSource+0x490>)
 8010cb6:	4293      	cmp	r3, r2
 8010cb8:	d013      	beq.n	8010ce2 <HAL_TIM_ConfigClockSource+0x2ea>
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	4a73      	ldr	r2, [pc, #460]	@ (8010e8c <HAL_TIM_ConfigClockSource+0x494>)
 8010cc0:	4293      	cmp	r3, r2
 8010cc2:	d00e      	beq.n	8010ce2 <HAL_TIM_ConfigClockSource+0x2ea>
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	4a71      	ldr	r2, [pc, #452]	@ (8010e90 <HAL_TIM_ConfigClockSource+0x498>)
 8010cca:	4293      	cmp	r3, r2
 8010ccc:	d009      	beq.n	8010ce2 <HAL_TIM_ConfigClockSource+0x2ea>
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	4a70      	ldr	r2, [pc, #448]	@ (8010e94 <HAL_TIM_ConfigClockSource+0x49c>)
 8010cd4:	4293      	cmp	r3, r2
 8010cd6:	d004      	beq.n	8010ce2 <HAL_TIM_ConfigClockSource+0x2ea>
 8010cd8:	f241 5164 	movw	r1, #5476	@ 0x1564
 8010cdc:	486e      	ldr	r0, [pc, #440]	@ (8010e98 <HAL_TIM_ConfigClockSource+0x4a0>)
 8010cde:	f7f1 f80b 	bl	8001cf8 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8010ce2:	683b      	ldr	r3, [r7, #0]
 8010ce4:	689b      	ldr	r3, [r3, #8]
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d013      	beq.n	8010d12 <HAL_TIM_ConfigClockSource+0x31a>
 8010cea:	683b      	ldr	r3, [r7, #0]
 8010cec:	689b      	ldr	r3, [r3, #8]
 8010cee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010cf2:	d00e      	beq.n	8010d12 <HAL_TIM_ConfigClockSource+0x31a>
 8010cf4:	683b      	ldr	r3, [r7, #0]
 8010cf6:	689b      	ldr	r3, [r3, #8]
 8010cf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010cfc:	d009      	beq.n	8010d12 <HAL_TIM_ConfigClockSource+0x31a>
 8010cfe:	683b      	ldr	r3, [r7, #0]
 8010d00:	689b      	ldr	r3, [r3, #8]
 8010d02:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010d06:	d004      	beq.n	8010d12 <HAL_TIM_ConfigClockSource+0x31a>
 8010d08:	f241 5167 	movw	r1, #5479	@ 0x1567
 8010d0c:	4862      	ldr	r0, [pc, #392]	@ (8010e98 <HAL_TIM_ConfigClockSource+0x4a0>)
 8010d0e:	f7f0 fff3 	bl	8001cf8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010d12:	683b      	ldr	r3, [r7, #0]
 8010d14:	685b      	ldr	r3, [r3, #4]
 8010d16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010d1a:	d014      	beq.n	8010d46 <HAL_TIM_ConfigClockSource+0x34e>
 8010d1c:	683b      	ldr	r3, [r7, #0]
 8010d1e:	685b      	ldr	r3, [r3, #4]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d010      	beq.n	8010d46 <HAL_TIM_ConfigClockSource+0x34e>
 8010d24:	683b      	ldr	r3, [r7, #0]
 8010d26:	685b      	ldr	r3, [r3, #4]
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d00c      	beq.n	8010d46 <HAL_TIM_ConfigClockSource+0x34e>
 8010d2c:	683b      	ldr	r3, [r7, #0]
 8010d2e:	685b      	ldr	r3, [r3, #4]
 8010d30:	2b02      	cmp	r3, #2
 8010d32:	d008      	beq.n	8010d46 <HAL_TIM_ConfigClockSource+0x34e>
 8010d34:	683b      	ldr	r3, [r7, #0]
 8010d36:	685b      	ldr	r3, [r3, #4]
 8010d38:	2b0a      	cmp	r3, #10
 8010d3a:	d004      	beq.n	8010d46 <HAL_TIM_ConfigClockSource+0x34e>
 8010d3c:	f241 5168 	movw	r1, #5480	@ 0x1568
 8010d40:	4855      	ldr	r0, [pc, #340]	@ (8010e98 <HAL_TIM_ConfigClockSource+0x4a0>)
 8010d42:	f7f0 ffd9 	bl	8001cf8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010d46:	683b      	ldr	r3, [r7, #0]
 8010d48:	68db      	ldr	r3, [r3, #12]
 8010d4a:	2b0f      	cmp	r3, #15
 8010d4c:	d904      	bls.n	8010d58 <HAL_TIM_ConfigClockSource+0x360>
 8010d4e:	f241 5169 	movw	r1, #5481	@ 0x1569
 8010d52:	4851      	ldr	r0, [pc, #324]	@ (8010e98 <HAL_TIM_ConfigClockSource+0x4a0>)
 8010d54:	f7f0 ffd0 	bl	8001cf8 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010d5c:	683b      	ldr	r3, [r7, #0]
 8010d5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010d60:	683b      	ldr	r3, [r7, #0]
 8010d62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010d64:	683b      	ldr	r3, [r7, #0]
 8010d66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010d68:	f000 ff02 	bl	8011b70 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	689b      	ldr	r3, [r3, #8]
 8010d72:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010d74:	68bb      	ldr	r3, [r7, #8]
 8010d76:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8010d7a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	68ba      	ldr	r2, [r7, #8]
 8010d82:	609a      	str	r2, [r3, #8]
      break;
 8010d84:	e220      	b.n	80111c8 <HAL_TIM_ConfigClockSource+0x7d0>
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	4a3c      	ldr	r2, [pc, #240]	@ (8010e7c <HAL_TIM_ConfigClockSource+0x484>)
 8010d8c:	4293      	cmp	r3, r2
 8010d8e:	d027      	beq.n	8010de0 <HAL_TIM_ConfigClockSource+0x3e8>
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010d98:	d022      	beq.n	8010de0 <HAL_TIM_ConfigClockSource+0x3e8>
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	4a38      	ldr	r2, [pc, #224]	@ (8010e80 <HAL_TIM_ConfigClockSource+0x488>)
 8010da0:	4293      	cmp	r3, r2
 8010da2:	d01d      	beq.n	8010de0 <HAL_TIM_ConfigClockSource+0x3e8>
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	4a36      	ldr	r2, [pc, #216]	@ (8010e84 <HAL_TIM_ConfigClockSource+0x48c>)
 8010daa:	4293      	cmp	r3, r2
 8010dac:	d018      	beq.n	8010de0 <HAL_TIM_ConfigClockSource+0x3e8>
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	4a35      	ldr	r2, [pc, #212]	@ (8010e88 <HAL_TIM_ConfigClockSource+0x490>)
 8010db4:	4293      	cmp	r3, r2
 8010db6:	d013      	beq.n	8010de0 <HAL_TIM_ConfigClockSource+0x3e8>
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	4a33      	ldr	r2, [pc, #204]	@ (8010e8c <HAL_TIM_ConfigClockSource+0x494>)
 8010dbe:	4293      	cmp	r3, r2
 8010dc0:	d00e      	beq.n	8010de0 <HAL_TIM_ConfigClockSource+0x3e8>
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	4a32      	ldr	r2, [pc, #200]	@ (8010e90 <HAL_TIM_ConfigClockSource+0x498>)
 8010dc8:	4293      	cmp	r3, r2
 8010dca:	d009      	beq.n	8010de0 <HAL_TIM_ConfigClockSource+0x3e8>
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	4a30      	ldr	r2, [pc, #192]	@ (8010e94 <HAL_TIM_ConfigClockSource+0x49c>)
 8010dd2:	4293      	cmp	r3, r2
 8010dd4:	d004      	beq.n	8010de0 <HAL_TIM_ConfigClockSource+0x3e8>
 8010dd6:	f241 517c 	movw	r1, #5500	@ 0x157c
 8010dda:	482f      	ldr	r0, [pc, #188]	@ (8010e98 <HAL_TIM_ConfigClockSource+0x4a0>)
 8010ddc:	f7f0 ff8c 	bl	8001cf8 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8010de0:	683b      	ldr	r3, [r7, #0]
 8010de2:	689b      	ldr	r3, [r3, #8]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d013      	beq.n	8010e10 <HAL_TIM_ConfigClockSource+0x418>
 8010de8:	683b      	ldr	r3, [r7, #0]
 8010dea:	689b      	ldr	r3, [r3, #8]
 8010dec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010df0:	d00e      	beq.n	8010e10 <HAL_TIM_ConfigClockSource+0x418>
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	689b      	ldr	r3, [r3, #8]
 8010df6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010dfa:	d009      	beq.n	8010e10 <HAL_TIM_ConfigClockSource+0x418>
 8010dfc:	683b      	ldr	r3, [r7, #0]
 8010dfe:	689b      	ldr	r3, [r3, #8]
 8010e00:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010e04:	d004      	beq.n	8010e10 <HAL_TIM_ConfigClockSource+0x418>
 8010e06:	f241 517f 	movw	r1, #5503	@ 0x157f
 8010e0a:	4823      	ldr	r0, [pc, #140]	@ (8010e98 <HAL_TIM_ConfigClockSource+0x4a0>)
 8010e0c:	f7f0 ff74 	bl	8001cf8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010e10:	683b      	ldr	r3, [r7, #0]
 8010e12:	685b      	ldr	r3, [r3, #4]
 8010e14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010e18:	d014      	beq.n	8010e44 <HAL_TIM_ConfigClockSource+0x44c>
 8010e1a:	683b      	ldr	r3, [r7, #0]
 8010e1c:	685b      	ldr	r3, [r3, #4]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d010      	beq.n	8010e44 <HAL_TIM_ConfigClockSource+0x44c>
 8010e22:	683b      	ldr	r3, [r7, #0]
 8010e24:	685b      	ldr	r3, [r3, #4]
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d00c      	beq.n	8010e44 <HAL_TIM_ConfigClockSource+0x44c>
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	685b      	ldr	r3, [r3, #4]
 8010e2e:	2b02      	cmp	r3, #2
 8010e30:	d008      	beq.n	8010e44 <HAL_TIM_ConfigClockSource+0x44c>
 8010e32:	683b      	ldr	r3, [r7, #0]
 8010e34:	685b      	ldr	r3, [r3, #4]
 8010e36:	2b0a      	cmp	r3, #10
 8010e38:	d004      	beq.n	8010e44 <HAL_TIM_ConfigClockSource+0x44c>
 8010e3a:	f44f 51ac 	mov.w	r1, #5504	@ 0x1580
 8010e3e:	4816      	ldr	r0, [pc, #88]	@ (8010e98 <HAL_TIM_ConfigClockSource+0x4a0>)
 8010e40:	f7f0 ff5a 	bl	8001cf8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010e44:	683b      	ldr	r3, [r7, #0]
 8010e46:	68db      	ldr	r3, [r3, #12]
 8010e48:	2b0f      	cmp	r3, #15
 8010e4a:	d904      	bls.n	8010e56 <HAL_TIM_ConfigClockSource+0x45e>
 8010e4c:	f241 5181 	movw	r1, #5505	@ 0x1581
 8010e50:	4811      	ldr	r0, [pc, #68]	@ (8010e98 <HAL_TIM_ConfigClockSource+0x4a0>)
 8010e52:	f7f0 ff51 	bl	8001cf8 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010e5a:	683b      	ldr	r3, [r7, #0]
 8010e5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010e5e:	683b      	ldr	r3, [r7, #0]
 8010e60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010e62:	683b      	ldr	r3, [r7, #0]
 8010e64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010e66:	f000 fe83 	bl	8011b70 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	689a      	ldr	r2, [r3, #8]
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8010e78:	609a      	str	r2, [r3, #8]
      break;
 8010e7a:	e1a5      	b.n	80111c8 <HAL_TIM_ConfigClockSource+0x7d0>
 8010e7c:	40010000 	.word	0x40010000
 8010e80:	40000400 	.word	0x40000400
 8010e84:	40000800 	.word	0x40000800
 8010e88:	40000c00 	.word	0x40000c00
 8010e8c:	40010400 	.word	0x40010400
 8010e90:	4000e000 	.word	0x4000e000
 8010e94:	4000e400 	.word	0x4000e400
 8010e98:	08017528 	.word	0x08017528
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	4a68      	ldr	r2, [pc, #416]	@ (8011044 <HAL_TIM_ConfigClockSource+0x64c>)
 8010ea2:	4293      	cmp	r3, r2
 8010ea4:	d031      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010eae:	d02c      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	4a64      	ldr	r2, [pc, #400]	@ (8011048 <HAL_TIM_ConfigClockSource+0x650>)
 8010eb6:	4293      	cmp	r3, r2
 8010eb8:	d027      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	4a63      	ldr	r2, [pc, #396]	@ (801104c <HAL_TIM_ConfigClockSource+0x654>)
 8010ec0:	4293      	cmp	r3, r2
 8010ec2:	d022      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	4a61      	ldr	r2, [pc, #388]	@ (8011050 <HAL_TIM_ConfigClockSource+0x658>)
 8010eca:	4293      	cmp	r3, r2
 8010ecc:	d01d      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	4a60      	ldr	r2, [pc, #384]	@ (8011054 <HAL_TIM_ConfigClockSource+0x65c>)
 8010ed4:	4293      	cmp	r3, r2
 8010ed6:	d018      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	4a5e      	ldr	r2, [pc, #376]	@ (8011058 <HAL_TIM_ConfigClockSource+0x660>)
 8010ede:	4293      	cmp	r3, r2
 8010ee0:	d013      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	4a5d      	ldr	r2, [pc, #372]	@ (801105c <HAL_TIM_ConfigClockSource+0x664>)
 8010ee8:	4293      	cmp	r3, r2
 8010eea:	d00e      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	4a5b      	ldr	r2, [pc, #364]	@ (8011060 <HAL_TIM_ConfigClockSource+0x668>)
 8010ef2:	4293      	cmp	r3, r2
 8010ef4:	d009      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	4a5a      	ldr	r2, [pc, #360]	@ (8011064 <HAL_TIM_ConfigClockSource+0x66c>)
 8010efc:	4293      	cmp	r3, r2
 8010efe:	d004      	beq.n	8010f0a <HAL_TIM_ConfigClockSource+0x512>
 8010f00:	f241 5190 	movw	r1, #5520	@ 0x1590
 8010f04:	4858      	ldr	r0, [pc, #352]	@ (8011068 <HAL_TIM_ConfigClockSource+0x670>)
 8010f06:	f7f0 fef7 	bl	8001cf8 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010f0a:	683b      	ldr	r3, [r7, #0]
 8010f0c:	685b      	ldr	r3, [r3, #4]
 8010f0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010f12:	d014      	beq.n	8010f3e <HAL_TIM_ConfigClockSource+0x546>
 8010f14:	683b      	ldr	r3, [r7, #0]
 8010f16:	685b      	ldr	r3, [r3, #4]
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d010      	beq.n	8010f3e <HAL_TIM_ConfigClockSource+0x546>
 8010f1c:	683b      	ldr	r3, [r7, #0]
 8010f1e:	685b      	ldr	r3, [r3, #4]
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d00c      	beq.n	8010f3e <HAL_TIM_ConfigClockSource+0x546>
 8010f24:	683b      	ldr	r3, [r7, #0]
 8010f26:	685b      	ldr	r3, [r3, #4]
 8010f28:	2b02      	cmp	r3, #2
 8010f2a:	d008      	beq.n	8010f3e <HAL_TIM_ConfigClockSource+0x546>
 8010f2c:	683b      	ldr	r3, [r7, #0]
 8010f2e:	685b      	ldr	r3, [r3, #4]
 8010f30:	2b0a      	cmp	r3, #10
 8010f32:	d004      	beq.n	8010f3e <HAL_TIM_ConfigClockSource+0x546>
 8010f34:	f241 5193 	movw	r1, #5523	@ 0x1593
 8010f38:	484b      	ldr	r0, [pc, #300]	@ (8011068 <HAL_TIM_ConfigClockSource+0x670>)
 8010f3a:	f7f0 fedd 	bl	8001cf8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010f3e:	683b      	ldr	r3, [r7, #0]
 8010f40:	68db      	ldr	r3, [r3, #12]
 8010f42:	2b0f      	cmp	r3, #15
 8010f44:	d904      	bls.n	8010f50 <HAL_TIM_ConfigClockSource+0x558>
 8010f46:	f241 5194 	movw	r1, #5524	@ 0x1594
 8010f4a:	4847      	ldr	r0, [pc, #284]	@ (8011068 <HAL_TIM_ConfigClockSource+0x670>)
 8010f4c:	f7f0 fed4 	bl	8001cf8 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010f54:	683b      	ldr	r3, [r7, #0]
 8010f56:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010f58:	683b      	ldr	r3, [r7, #0]
 8010f5a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010f5c:	461a      	mov	r2, r3
 8010f5e:	f000 fd89 	bl	8011a74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	2150      	movs	r1, #80	@ 0x50
 8010f68:	4618      	mov	r0, r3
 8010f6a:	f000 fde3 	bl	8011b34 <TIM_ITRx_SetConfig>
      break;
 8010f6e:	e12b      	b.n	80111c8 <HAL_TIM_ConfigClockSource+0x7d0>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	4a33      	ldr	r2, [pc, #204]	@ (8011044 <HAL_TIM_ConfigClockSource+0x64c>)
 8010f76:	4293      	cmp	r3, r2
 8010f78:	d031      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010f82:	d02c      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	4a2f      	ldr	r2, [pc, #188]	@ (8011048 <HAL_TIM_ConfigClockSource+0x650>)
 8010f8a:	4293      	cmp	r3, r2
 8010f8c:	d027      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	4a2e      	ldr	r2, [pc, #184]	@ (801104c <HAL_TIM_ConfigClockSource+0x654>)
 8010f94:	4293      	cmp	r3, r2
 8010f96:	d022      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	4a2c      	ldr	r2, [pc, #176]	@ (8011050 <HAL_TIM_ConfigClockSource+0x658>)
 8010f9e:	4293      	cmp	r3, r2
 8010fa0:	d01d      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8011054 <HAL_TIM_ConfigClockSource+0x65c>)
 8010fa8:	4293      	cmp	r3, r2
 8010faa:	d018      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	4a29      	ldr	r2, [pc, #164]	@ (8011058 <HAL_TIM_ConfigClockSource+0x660>)
 8010fb2:	4293      	cmp	r3, r2
 8010fb4:	d013      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	4a28      	ldr	r2, [pc, #160]	@ (801105c <HAL_TIM_ConfigClockSource+0x664>)
 8010fbc:	4293      	cmp	r3, r2
 8010fbe:	d00e      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	4a26      	ldr	r2, [pc, #152]	@ (8011060 <HAL_TIM_ConfigClockSource+0x668>)
 8010fc6:	4293      	cmp	r3, r2
 8010fc8:	d009      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	4a25      	ldr	r2, [pc, #148]	@ (8011064 <HAL_TIM_ConfigClockSource+0x66c>)
 8010fd0:	4293      	cmp	r3, r2
 8010fd2:	d004      	beq.n	8010fde <HAL_TIM_ConfigClockSource+0x5e6>
 8010fd4:	f44f 51ad 	mov.w	r1, #5536	@ 0x15a0
 8010fd8:	4823      	ldr	r0, [pc, #140]	@ (8011068 <HAL_TIM_ConfigClockSource+0x670>)
 8010fda:	f7f0 fe8d 	bl	8001cf8 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010fde:	683b      	ldr	r3, [r7, #0]
 8010fe0:	685b      	ldr	r3, [r3, #4]
 8010fe2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010fe6:	d014      	beq.n	8011012 <HAL_TIM_ConfigClockSource+0x61a>
 8010fe8:	683b      	ldr	r3, [r7, #0]
 8010fea:	685b      	ldr	r3, [r3, #4]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d010      	beq.n	8011012 <HAL_TIM_ConfigClockSource+0x61a>
 8010ff0:	683b      	ldr	r3, [r7, #0]
 8010ff2:	685b      	ldr	r3, [r3, #4]
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d00c      	beq.n	8011012 <HAL_TIM_ConfigClockSource+0x61a>
 8010ff8:	683b      	ldr	r3, [r7, #0]
 8010ffa:	685b      	ldr	r3, [r3, #4]
 8010ffc:	2b02      	cmp	r3, #2
 8010ffe:	d008      	beq.n	8011012 <HAL_TIM_ConfigClockSource+0x61a>
 8011000:	683b      	ldr	r3, [r7, #0]
 8011002:	685b      	ldr	r3, [r3, #4]
 8011004:	2b0a      	cmp	r3, #10
 8011006:	d004      	beq.n	8011012 <HAL_TIM_ConfigClockSource+0x61a>
 8011008:	f241 51a3 	movw	r1, #5539	@ 0x15a3
 801100c:	4816      	ldr	r0, [pc, #88]	@ (8011068 <HAL_TIM_ConfigClockSource+0x670>)
 801100e:	f7f0 fe73 	bl	8001cf8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8011012:	683b      	ldr	r3, [r7, #0]
 8011014:	68db      	ldr	r3, [r3, #12]
 8011016:	2b0f      	cmp	r3, #15
 8011018:	d904      	bls.n	8011024 <HAL_TIM_ConfigClockSource+0x62c>
 801101a:	f241 51a4 	movw	r1, #5540	@ 0x15a4
 801101e:	4812      	ldr	r0, [pc, #72]	@ (8011068 <HAL_TIM_ConfigClockSource+0x670>)
 8011020:	f7f0 fe6a 	bl	8001cf8 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011028:	683b      	ldr	r3, [r7, #0]
 801102a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801102c:	683b      	ldr	r3, [r7, #0]
 801102e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8011030:	461a      	mov	r2, r3
 8011032:	f000 fd4e 	bl	8011ad2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	2160      	movs	r1, #96	@ 0x60
 801103c:	4618      	mov	r0, r3
 801103e:	f000 fd79 	bl	8011b34 <TIM_ITRx_SetConfig>
      break;
 8011042:	e0c1      	b.n	80111c8 <HAL_TIM_ConfigClockSource+0x7d0>
 8011044:	40010000 	.word	0x40010000
 8011048:	40000400 	.word	0x40000400
 801104c:	40000800 	.word	0x40000800
 8011050:	40000c00 	.word	0x40000c00
 8011054:	40010400 	.word	0x40010400
 8011058:	40001800 	.word	0x40001800
 801105c:	40014000 	.word	0x40014000
 8011060:	4000e000 	.word	0x4000e000
 8011064:	4000e400 	.word	0x4000e400
 8011068:	08017528 	.word	0x08017528
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	4a5c      	ldr	r2, [pc, #368]	@ (80111e4 <HAL_TIM_ConfigClockSource+0x7ec>)
 8011072:	4293      	cmp	r3, r2
 8011074:	d031      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801107e:	d02c      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	4a58      	ldr	r2, [pc, #352]	@ (80111e8 <HAL_TIM_ConfigClockSource+0x7f0>)
 8011086:	4293      	cmp	r3, r2
 8011088:	d027      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	4a57      	ldr	r2, [pc, #348]	@ (80111ec <HAL_TIM_ConfigClockSource+0x7f4>)
 8011090:	4293      	cmp	r3, r2
 8011092:	d022      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	4a55      	ldr	r2, [pc, #340]	@ (80111f0 <HAL_TIM_ConfigClockSource+0x7f8>)
 801109a:	4293      	cmp	r3, r2
 801109c:	d01d      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	4a54      	ldr	r2, [pc, #336]	@ (80111f4 <HAL_TIM_ConfigClockSource+0x7fc>)
 80110a4:	4293      	cmp	r3, r2
 80110a6:	d018      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	4a52      	ldr	r2, [pc, #328]	@ (80111f8 <HAL_TIM_ConfigClockSource+0x800>)
 80110ae:	4293      	cmp	r3, r2
 80110b0:	d013      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	4a51      	ldr	r2, [pc, #324]	@ (80111fc <HAL_TIM_ConfigClockSource+0x804>)
 80110b8:	4293      	cmp	r3, r2
 80110ba:	d00e      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	4a4f      	ldr	r2, [pc, #316]	@ (8011200 <HAL_TIM_ConfigClockSource+0x808>)
 80110c2:	4293      	cmp	r3, r2
 80110c4:	d009      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	4a4e      	ldr	r2, [pc, #312]	@ (8011204 <HAL_TIM_ConfigClockSource+0x80c>)
 80110cc:	4293      	cmp	r3, r2
 80110ce:	d004      	beq.n	80110da <HAL_TIM_ConfigClockSource+0x6e2>
 80110d0:	f241 51b0 	movw	r1, #5552	@ 0x15b0
 80110d4:	484c      	ldr	r0, [pc, #304]	@ (8011208 <HAL_TIM_ConfigClockSource+0x810>)
 80110d6:	f7f0 fe0f 	bl	8001cf8 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80110da:	683b      	ldr	r3, [r7, #0]
 80110dc:	685b      	ldr	r3, [r3, #4]
 80110de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80110e2:	d014      	beq.n	801110e <HAL_TIM_ConfigClockSource+0x716>
 80110e4:	683b      	ldr	r3, [r7, #0]
 80110e6:	685b      	ldr	r3, [r3, #4]
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d010      	beq.n	801110e <HAL_TIM_ConfigClockSource+0x716>
 80110ec:	683b      	ldr	r3, [r7, #0]
 80110ee:	685b      	ldr	r3, [r3, #4]
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d00c      	beq.n	801110e <HAL_TIM_ConfigClockSource+0x716>
 80110f4:	683b      	ldr	r3, [r7, #0]
 80110f6:	685b      	ldr	r3, [r3, #4]
 80110f8:	2b02      	cmp	r3, #2
 80110fa:	d008      	beq.n	801110e <HAL_TIM_ConfigClockSource+0x716>
 80110fc:	683b      	ldr	r3, [r7, #0]
 80110fe:	685b      	ldr	r3, [r3, #4]
 8011100:	2b0a      	cmp	r3, #10
 8011102:	d004      	beq.n	801110e <HAL_TIM_ConfigClockSource+0x716>
 8011104:	f241 51b3 	movw	r1, #5555	@ 0x15b3
 8011108:	483f      	ldr	r0, [pc, #252]	@ (8011208 <HAL_TIM_ConfigClockSource+0x810>)
 801110a:	f7f0 fdf5 	bl	8001cf8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 801110e:	683b      	ldr	r3, [r7, #0]
 8011110:	68db      	ldr	r3, [r3, #12]
 8011112:	2b0f      	cmp	r3, #15
 8011114:	d904      	bls.n	8011120 <HAL_TIM_ConfigClockSource+0x728>
 8011116:	f241 51b4 	movw	r1, #5556	@ 0x15b4
 801111a:	483b      	ldr	r0, [pc, #236]	@ (8011208 <HAL_TIM_ConfigClockSource+0x810>)
 801111c:	f7f0 fdec 	bl	8001cf8 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011124:	683b      	ldr	r3, [r7, #0]
 8011126:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011128:	683b      	ldr	r3, [r7, #0]
 801112a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801112c:	461a      	mov	r2, r3
 801112e:	f000 fca1 	bl	8011a74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	681b      	ldr	r3, [r3, #0]
 8011136:	2140      	movs	r1, #64	@ 0x40
 8011138:	4618      	mov	r0, r3
 801113a:	f000 fcfb 	bl	8011b34 <TIM_ITRx_SetConfig>
      break;
 801113e:	e043      	b.n	80111c8 <HAL_TIM_ConfigClockSource+0x7d0>
    case TIM_CLOCKSOURCE_ITR6:
    case TIM_CLOCKSOURCE_ITR7:
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	4a27      	ldr	r2, [pc, #156]	@ (80111e4 <HAL_TIM_ConfigClockSource+0x7ec>)
 8011146:	4293      	cmp	r3, r2
 8011148:	d031      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011152:	d02c      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	4a23      	ldr	r2, [pc, #140]	@ (80111e8 <HAL_TIM_ConfigClockSource+0x7f0>)
 801115a:	4293      	cmp	r3, r2
 801115c:	d027      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	4a22      	ldr	r2, [pc, #136]	@ (80111ec <HAL_TIM_ConfigClockSource+0x7f4>)
 8011164:	4293      	cmp	r3, r2
 8011166:	d022      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	4a20      	ldr	r2, [pc, #128]	@ (80111f0 <HAL_TIM_ConfigClockSource+0x7f8>)
 801116e:	4293      	cmp	r3, r2
 8011170:	d01d      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	4a1f      	ldr	r2, [pc, #124]	@ (80111f4 <HAL_TIM_ConfigClockSource+0x7fc>)
 8011178:	4293      	cmp	r3, r2
 801117a:	d018      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	4a1d      	ldr	r2, [pc, #116]	@ (80111f8 <HAL_TIM_ConfigClockSource+0x800>)
 8011182:	4293      	cmp	r3, r2
 8011184:	d013      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	4a1c      	ldr	r2, [pc, #112]	@ (80111fc <HAL_TIM_ConfigClockSource+0x804>)
 801118c:	4293      	cmp	r3, r2
 801118e:	d00e      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	4a1a      	ldr	r2, [pc, #104]	@ (8011200 <HAL_TIM_ConfigClockSource+0x808>)
 8011196:	4293      	cmp	r3, r2
 8011198:	d009      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	4a19      	ldr	r2, [pc, #100]	@ (8011204 <HAL_TIM_ConfigClockSource+0x80c>)
 80111a0:	4293      	cmp	r3, r2
 80111a2:	d004      	beq.n	80111ae <HAL_TIM_ConfigClockSource+0x7b6>
 80111a4:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 80111a8:	4817      	ldr	r0, [pc, #92]	@ (8011208 <HAL_TIM_ConfigClockSource+0x810>)
 80111aa:	f7f0 fda5 	bl	8001cf8 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	681a      	ldr	r2, [r3, #0]
 80111b2:	683b      	ldr	r3, [r7, #0]
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	4619      	mov	r1, r3
 80111b8:	4610      	mov	r0, r2
 80111ba:	f000 fcbb 	bl	8011b34 <TIM_ITRx_SetConfig>
      break;
 80111be:	e003      	b.n	80111c8 <HAL_TIM_ConfigClockSource+0x7d0>
    }

    default:
      status = HAL_ERROR;
 80111c0:	2301      	movs	r3, #1
 80111c2:	73fb      	strb	r3, [r7, #15]
      break;
 80111c4:	e000      	b.n	80111c8 <HAL_TIM_ConfigClockSource+0x7d0>
      break;
 80111c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	2201      	movs	r2, #1
 80111cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	2200      	movs	r2, #0
 80111d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80111d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80111da:	4618      	mov	r0, r3
 80111dc:	3710      	adds	r7, #16
 80111de:	46bd      	mov	sp, r7
 80111e0:	bd80      	pop	{r7, pc}
 80111e2:	bf00      	nop
 80111e4:	40010000 	.word	0x40010000
 80111e8:	40000400 	.word	0x40000400
 80111ec:	40000800 	.word	0x40000800
 80111f0:	40000c00 	.word	0x40000c00
 80111f4:	40010400 	.word	0x40010400
 80111f8:	40001800 	.word	0x40001800
 80111fc:	40014000 	.word	0x40014000
 8011200:	4000e000 	.word	0x4000e000
 8011204:	4000e400 	.word	0x4000e400
 8011208:	08017528 	.word	0x08017528

0801120c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801120c:	b480      	push	{r7}
 801120e:	b083      	sub	sp, #12
 8011210:	af00      	add	r7, sp, #0
 8011212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8011214:	bf00      	nop
 8011216:	370c      	adds	r7, #12
 8011218:	46bd      	mov	sp, r7
 801121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801121e:	4770      	bx	lr

08011220 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8011220:	b480      	push	{r7}
 8011222:	b083      	sub	sp, #12
 8011224:	af00      	add	r7, sp, #0
 8011226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8011228:	bf00      	nop
 801122a:	370c      	adds	r7, #12
 801122c:	46bd      	mov	sp, r7
 801122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011232:	4770      	bx	lr

08011234 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8011234:	b480      	push	{r7}
 8011236:	b083      	sub	sp, #12
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801123c:	bf00      	nop
 801123e:	370c      	adds	r7, #12
 8011240:	46bd      	mov	sp, r7
 8011242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011246:	4770      	bx	lr

08011248 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8011248:	b480      	push	{r7}
 801124a:	b083      	sub	sp, #12
 801124c:	af00      	add	r7, sp, #0
 801124e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8011250:	bf00      	nop
 8011252:	370c      	adds	r7, #12
 8011254:	46bd      	mov	sp, r7
 8011256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125a:	4770      	bx	lr

0801125c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801125c:	b480      	push	{r7}
 801125e:	b085      	sub	sp, #20
 8011260:	af00      	add	r7, sp, #0
 8011262:	6078      	str	r0, [r7, #4]
 8011264:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	4a47      	ldr	r2, [pc, #284]	@ (801138c <TIM_Base_SetConfig+0x130>)
 8011270:	4293      	cmp	r3, r2
 8011272:	d013      	beq.n	801129c <TIM_Base_SetConfig+0x40>
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801127a:	d00f      	beq.n	801129c <TIM_Base_SetConfig+0x40>
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	4a44      	ldr	r2, [pc, #272]	@ (8011390 <TIM_Base_SetConfig+0x134>)
 8011280:	4293      	cmp	r3, r2
 8011282:	d00b      	beq.n	801129c <TIM_Base_SetConfig+0x40>
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	4a43      	ldr	r2, [pc, #268]	@ (8011394 <TIM_Base_SetConfig+0x138>)
 8011288:	4293      	cmp	r3, r2
 801128a:	d007      	beq.n	801129c <TIM_Base_SetConfig+0x40>
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	4a42      	ldr	r2, [pc, #264]	@ (8011398 <TIM_Base_SetConfig+0x13c>)
 8011290:	4293      	cmp	r3, r2
 8011292:	d003      	beq.n	801129c <TIM_Base_SetConfig+0x40>
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	4a41      	ldr	r2, [pc, #260]	@ (801139c <TIM_Base_SetConfig+0x140>)
 8011298:	4293      	cmp	r3, r2
 801129a:	d108      	bne.n	80112ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	685b      	ldr	r3, [r3, #4]
 80112a8:	68fa      	ldr	r2, [r7, #12]
 80112aa:	4313      	orrs	r3, r2
 80112ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	4a36      	ldr	r2, [pc, #216]	@ (801138c <TIM_Base_SetConfig+0x130>)
 80112b2:	4293      	cmp	r3, r2
 80112b4:	d027      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80112bc:	d023      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	4a33      	ldr	r2, [pc, #204]	@ (8011390 <TIM_Base_SetConfig+0x134>)
 80112c2:	4293      	cmp	r3, r2
 80112c4:	d01f      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	4a32      	ldr	r2, [pc, #200]	@ (8011394 <TIM_Base_SetConfig+0x138>)
 80112ca:	4293      	cmp	r3, r2
 80112cc:	d01b      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	4a31      	ldr	r2, [pc, #196]	@ (8011398 <TIM_Base_SetConfig+0x13c>)
 80112d2:	4293      	cmp	r3, r2
 80112d4:	d017      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	4a30      	ldr	r2, [pc, #192]	@ (801139c <TIM_Base_SetConfig+0x140>)
 80112da:	4293      	cmp	r3, r2
 80112dc:	d013      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	4a2f      	ldr	r2, [pc, #188]	@ (80113a0 <TIM_Base_SetConfig+0x144>)
 80112e2:	4293      	cmp	r3, r2
 80112e4:	d00f      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	4a2e      	ldr	r2, [pc, #184]	@ (80113a4 <TIM_Base_SetConfig+0x148>)
 80112ea:	4293      	cmp	r3, r2
 80112ec:	d00b      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	4a2d      	ldr	r2, [pc, #180]	@ (80113a8 <TIM_Base_SetConfig+0x14c>)
 80112f2:	4293      	cmp	r3, r2
 80112f4:	d007      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	4a2c      	ldr	r2, [pc, #176]	@ (80113ac <TIM_Base_SetConfig+0x150>)
 80112fa:	4293      	cmp	r3, r2
 80112fc:	d003      	beq.n	8011306 <TIM_Base_SetConfig+0xaa>
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	4a2b      	ldr	r2, [pc, #172]	@ (80113b0 <TIM_Base_SetConfig+0x154>)
 8011302:	4293      	cmp	r3, r2
 8011304:	d108      	bne.n	8011318 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8011306:	68fb      	ldr	r3, [r7, #12]
 8011308:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801130c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801130e:	683b      	ldr	r3, [r7, #0]
 8011310:	68db      	ldr	r3, [r3, #12]
 8011312:	68fa      	ldr	r2, [r7, #12]
 8011314:	4313      	orrs	r3, r2
 8011316:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801131e:	683b      	ldr	r3, [r7, #0]
 8011320:	695b      	ldr	r3, [r3, #20]
 8011322:	4313      	orrs	r3, r2
 8011324:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8011326:	683b      	ldr	r3, [r7, #0]
 8011328:	689a      	ldr	r2, [r3, #8]
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801132e:	683b      	ldr	r3, [r7, #0]
 8011330:	681a      	ldr	r2, [r3, #0]
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	4a14      	ldr	r2, [pc, #80]	@ (801138c <TIM_Base_SetConfig+0x130>)
 801133a:	4293      	cmp	r3, r2
 801133c:	d00f      	beq.n	801135e <TIM_Base_SetConfig+0x102>
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	4a16      	ldr	r2, [pc, #88]	@ (801139c <TIM_Base_SetConfig+0x140>)
 8011342:	4293      	cmp	r3, r2
 8011344:	d00b      	beq.n	801135e <TIM_Base_SetConfig+0x102>
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	4a15      	ldr	r2, [pc, #84]	@ (80113a0 <TIM_Base_SetConfig+0x144>)
 801134a:	4293      	cmp	r3, r2
 801134c:	d007      	beq.n	801135e <TIM_Base_SetConfig+0x102>
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	4a14      	ldr	r2, [pc, #80]	@ (80113a4 <TIM_Base_SetConfig+0x148>)
 8011352:	4293      	cmp	r3, r2
 8011354:	d003      	beq.n	801135e <TIM_Base_SetConfig+0x102>
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	4a13      	ldr	r2, [pc, #76]	@ (80113a8 <TIM_Base_SetConfig+0x14c>)
 801135a:	4293      	cmp	r3, r2
 801135c:	d103      	bne.n	8011366 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801135e:	683b      	ldr	r3, [r7, #0]
 8011360:	691a      	ldr	r2, [r3, #16]
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	f043 0204 	orr.w	r2, r3, #4
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	2201      	movs	r2, #1
 8011376:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	68fa      	ldr	r2, [r7, #12]
 801137c:	601a      	str	r2, [r3, #0]
}
 801137e:	bf00      	nop
 8011380:	3714      	adds	r7, #20
 8011382:	46bd      	mov	sp, r7
 8011384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011388:	4770      	bx	lr
 801138a:	bf00      	nop
 801138c:	40010000 	.word	0x40010000
 8011390:	40000400 	.word	0x40000400
 8011394:	40000800 	.word	0x40000800
 8011398:	40000c00 	.word	0x40000c00
 801139c:	40010400 	.word	0x40010400
 80113a0:	40014000 	.word	0x40014000
 80113a4:	40014400 	.word	0x40014400
 80113a8:	40014800 	.word	0x40014800
 80113ac:	4000e000 	.word	0x4000e000
 80113b0:	4000e400 	.word	0x4000e400

080113b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	b086      	sub	sp, #24
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	6078      	str	r0, [r7, #4]
 80113bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	6a1b      	ldr	r3, [r3, #32]
 80113c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	6a1b      	ldr	r3, [r3, #32]
 80113c8:	f023 0201 	bic.w	r2, r3, #1
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	685b      	ldr	r3, [r3, #4]
 80113d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	699b      	ldr	r3, [r3, #24]
 80113da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80113dc:	68fa      	ldr	r2, [r7, #12]
 80113de:	4b4b      	ldr	r3, [pc, #300]	@ (801150c <TIM_OC1_SetConfig+0x158>)
 80113e0:	4013      	ands	r3, r2
 80113e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	f023 0303 	bic.w	r3, r3, #3
 80113ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80113ec:	683b      	ldr	r3, [r7, #0]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	68fa      	ldr	r2, [r7, #12]
 80113f2:	4313      	orrs	r3, r2
 80113f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80113f6:	697b      	ldr	r3, [r7, #20]
 80113f8:	f023 0302 	bic.w	r3, r3, #2
 80113fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80113fe:	683b      	ldr	r3, [r7, #0]
 8011400:	689b      	ldr	r3, [r3, #8]
 8011402:	697a      	ldr	r2, [r7, #20]
 8011404:	4313      	orrs	r3, r2
 8011406:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	4a41      	ldr	r2, [pc, #260]	@ (8011510 <TIM_OC1_SetConfig+0x15c>)
 801140c:	4293      	cmp	r3, r2
 801140e:	d00f      	beq.n	8011430 <TIM_OC1_SetConfig+0x7c>
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	4a40      	ldr	r2, [pc, #256]	@ (8011514 <TIM_OC1_SetConfig+0x160>)
 8011414:	4293      	cmp	r3, r2
 8011416:	d00b      	beq.n	8011430 <TIM_OC1_SetConfig+0x7c>
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	4a3f      	ldr	r2, [pc, #252]	@ (8011518 <TIM_OC1_SetConfig+0x164>)
 801141c:	4293      	cmp	r3, r2
 801141e:	d007      	beq.n	8011430 <TIM_OC1_SetConfig+0x7c>
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	4a3e      	ldr	r2, [pc, #248]	@ (801151c <TIM_OC1_SetConfig+0x168>)
 8011424:	4293      	cmp	r3, r2
 8011426:	d003      	beq.n	8011430 <TIM_OC1_SetConfig+0x7c>
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	4a3d      	ldr	r2, [pc, #244]	@ (8011520 <TIM_OC1_SetConfig+0x16c>)
 801142c:	4293      	cmp	r3, r2
 801142e:	d119      	bne.n	8011464 <TIM_OC1_SetConfig+0xb0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8011430:	683b      	ldr	r3, [r7, #0]
 8011432:	68db      	ldr	r3, [r3, #12]
 8011434:	2b00      	cmp	r3, #0
 8011436:	d008      	beq.n	801144a <TIM_OC1_SetConfig+0x96>
 8011438:	683b      	ldr	r3, [r7, #0]
 801143a:	68db      	ldr	r3, [r3, #12]
 801143c:	2b08      	cmp	r3, #8
 801143e:	d004      	beq.n	801144a <TIM_OC1_SetConfig+0x96>
 8011440:	f641 316b 	movw	r1, #7019	@ 0x1b6b
 8011444:	4837      	ldr	r0, [pc, #220]	@ (8011524 <TIM_OC1_SetConfig+0x170>)
 8011446:	f7f0 fc57 	bl	8001cf8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801144a:	697b      	ldr	r3, [r7, #20]
 801144c:	f023 0308 	bic.w	r3, r3, #8
 8011450:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8011452:	683b      	ldr	r3, [r7, #0]
 8011454:	68db      	ldr	r3, [r3, #12]
 8011456:	697a      	ldr	r2, [r7, #20]
 8011458:	4313      	orrs	r3, r2
 801145a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801145c:	697b      	ldr	r3, [r7, #20]
 801145e:	f023 0304 	bic.w	r3, r3, #4
 8011462:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	4a2a      	ldr	r2, [pc, #168]	@ (8011510 <TIM_OC1_SetConfig+0x15c>)
 8011468:	4293      	cmp	r3, r2
 801146a:	d00f      	beq.n	801148c <TIM_OC1_SetConfig+0xd8>
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	4a29      	ldr	r2, [pc, #164]	@ (8011514 <TIM_OC1_SetConfig+0x160>)
 8011470:	4293      	cmp	r3, r2
 8011472:	d00b      	beq.n	801148c <TIM_OC1_SetConfig+0xd8>
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	4a28      	ldr	r2, [pc, #160]	@ (8011518 <TIM_OC1_SetConfig+0x164>)
 8011478:	4293      	cmp	r3, r2
 801147a:	d007      	beq.n	801148c <TIM_OC1_SetConfig+0xd8>
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	4a27      	ldr	r2, [pc, #156]	@ (801151c <TIM_OC1_SetConfig+0x168>)
 8011480:	4293      	cmp	r3, r2
 8011482:	d003      	beq.n	801148c <TIM_OC1_SetConfig+0xd8>
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	4a26      	ldr	r2, [pc, #152]	@ (8011520 <TIM_OC1_SetConfig+0x16c>)
 8011488:	4293      	cmp	r3, r2
 801148a:	d12d      	bne.n	80114e8 <TIM_OC1_SetConfig+0x134>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 801148c:	683b      	ldr	r3, [r7, #0]
 801148e:	699b      	ldr	r3, [r3, #24]
 8011490:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011494:	d008      	beq.n	80114a8 <TIM_OC1_SetConfig+0xf4>
 8011496:	683b      	ldr	r3, [r7, #0]
 8011498:	699b      	ldr	r3, [r3, #24]
 801149a:	2b00      	cmp	r3, #0
 801149c:	d004      	beq.n	80114a8 <TIM_OC1_SetConfig+0xf4>
 801149e:	f641 3178 	movw	r1, #7032	@ 0x1b78
 80114a2:	4820      	ldr	r0, [pc, #128]	@ (8011524 <TIM_OC1_SetConfig+0x170>)
 80114a4:	f7f0 fc28 	bl	8001cf8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80114a8:	683b      	ldr	r3, [r7, #0]
 80114aa:	695b      	ldr	r3, [r3, #20]
 80114ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80114b0:	d008      	beq.n	80114c4 <TIM_OC1_SetConfig+0x110>
 80114b2:	683b      	ldr	r3, [r7, #0]
 80114b4:	695b      	ldr	r3, [r3, #20]
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d004      	beq.n	80114c4 <TIM_OC1_SetConfig+0x110>
 80114ba:	f641 3179 	movw	r1, #7033	@ 0x1b79
 80114be:	4819      	ldr	r0, [pc, #100]	@ (8011524 <TIM_OC1_SetConfig+0x170>)
 80114c0:	f7f0 fc1a 	bl	8001cf8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80114c4:	693b      	ldr	r3, [r7, #16]
 80114c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80114ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80114cc:	693b      	ldr	r3, [r7, #16]
 80114ce:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80114d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80114d4:	683b      	ldr	r3, [r7, #0]
 80114d6:	695b      	ldr	r3, [r3, #20]
 80114d8:	693a      	ldr	r2, [r7, #16]
 80114da:	4313      	orrs	r3, r2
 80114dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80114de:	683b      	ldr	r3, [r7, #0]
 80114e0:	699b      	ldr	r3, [r3, #24]
 80114e2:	693a      	ldr	r2, [r7, #16]
 80114e4:	4313      	orrs	r3, r2
 80114e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	693a      	ldr	r2, [r7, #16]
 80114ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	68fa      	ldr	r2, [r7, #12]
 80114f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80114f4:	683b      	ldr	r3, [r7, #0]
 80114f6:	685a      	ldr	r2, [r3, #4]
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	697a      	ldr	r2, [r7, #20]
 8011500:	621a      	str	r2, [r3, #32]
}
 8011502:	bf00      	nop
 8011504:	3718      	adds	r7, #24
 8011506:	46bd      	mov	sp, r7
 8011508:	bd80      	pop	{r7, pc}
 801150a:	bf00      	nop
 801150c:	fffeff8f 	.word	0xfffeff8f
 8011510:	40010000 	.word	0x40010000
 8011514:	40010400 	.word	0x40010400
 8011518:	40014000 	.word	0x40014000
 801151c:	40014400 	.word	0x40014400
 8011520:	40014800 	.word	0x40014800
 8011524:	08017528 	.word	0x08017528

08011528 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011528:	b580      	push	{r7, lr}
 801152a:	b086      	sub	sp, #24
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]
 8011530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	6a1b      	ldr	r3, [r3, #32]
 8011536:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	6a1b      	ldr	r3, [r3, #32]
 801153c:	f023 0210 	bic.w	r2, r3, #16
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	685b      	ldr	r3, [r3, #4]
 8011548:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	699b      	ldr	r3, [r3, #24]
 801154e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8011550:	68fa      	ldr	r2, [r7, #12]
 8011552:	4b47      	ldr	r3, [pc, #284]	@ (8011670 <TIM_OC2_SetConfig+0x148>)
 8011554:	4013      	ands	r3, r2
 8011556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801155e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	021b      	lsls	r3, r3, #8
 8011566:	68fa      	ldr	r2, [r7, #12]
 8011568:	4313      	orrs	r3, r2
 801156a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801156c:	697b      	ldr	r3, [r7, #20]
 801156e:	f023 0320 	bic.w	r3, r3, #32
 8011572:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8011574:	683b      	ldr	r3, [r7, #0]
 8011576:	689b      	ldr	r3, [r3, #8]
 8011578:	011b      	lsls	r3, r3, #4
 801157a:	697a      	ldr	r2, [r7, #20]
 801157c:	4313      	orrs	r3, r2
 801157e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	4a3c      	ldr	r2, [pc, #240]	@ (8011674 <TIM_OC2_SetConfig+0x14c>)
 8011584:	4293      	cmp	r3, r2
 8011586:	d003      	beq.n	8011590 <TIM_OC2_SetConfig+0x68>
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	4a3b      	ldr	r2, [pc, #236]	@ (8011678 <TIM_OC2_SetConfig+0x150>)
 801158c:	4293      	cmp	r3, r2
 801158e:	d11a      	bne.n	80115c6 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8011590:	683b      	ldr	r3, [r7, #0]
 8011592:	68db      	ldr	r3, [r3, #12]
 8011594:	2b00      	cmp	r3, #0
 8011596:	d008      	beq.n	80115aa <TIM_OC2_SetConfig+0x82>
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	68db      	ldr	r3, [r3, #12]
 801159c:	2b08      	cmp	r3, #8
 801159e:	d004      	beq.n	80115aa <TIM_OC2_SetConfig+0x82>
 80115a0:	f641 31b7 	movw	r1, #7095	@ 0x1bb7
 80115a4:	4835      	ldr	r0, [pc, #212]	@ (801167c <TIM_OC2_SetConfig+0x154>)
 80115a6:	f7f0 fba7 	bl	8001cf8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80115aa:	697b      	ldr	r3, [r7, #20]
 80115ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80115b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80115b2:	683b      	ldr	r3, [r7, #0]
 80115b4:	68db      	ldr	r3, [r3, #12]
 80115b6:	011b      	lsls	r3, r3, #4
 80115b8:	697a      	ldr	r2, [r7, #20]
 80115ba:	4313      	orrs	r3, r2
 80115bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80115be:	697b      	ldr	r3, [r7, #20]
 80115c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	4a2a      	ldr	r2, [pc, #168]	@ (8011674 <TIM_OC2_SetConfig+0x14c>)
 80115ca:	4293      	cmp	r3, r2
 80115cc:	d00f      	beq.n	80115ee <TIM_OC2_SetConfig+0xc6>
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	4a29      	ldr	r2, [pc, #164]	@ (8011678 <TIM_OC2_SetConfig+0x150>)
 80115d2:	4293      	cmp	r3, r2
 80115d4:	d00b      	beq.n	80115ee <TIM_OC2_SetConfig+0xc6>
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	4a29      	ldr	r2, [pc, #164]	@ (8011680 <TIM_OC2_SetConfig+0x158>)
 80115da:	4293      	cmp	r3, r2
 80115dc:	d007      	beq.n	80115ee <TIM_OC2_SetConfig+0xc6>
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	4a28      	ldr	r2, [pc, #160]	@ (8011684 <TIM_OC2_SetConfig+0x15c>)
 80115e2:	4293      	cmp	r3, r2
 80115e4:	d003      	beq.n	80115ee <TIM_OC2_SetConfig+0xc6>
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	4a27      	ldr	r2, [pc, #156]	@ (8011688 <TIM_OC2_SetConfig+0x160>)
 80115ea:	4293      	cmp	r3, r2
 80115ec:	d12f      	bne.n	801164e <TIM_OC2_SetConfig+0x126>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80115ee:	683b      	ldr	r3, [r7, #0]
 80115f0:	699b      	ldr	r3, [r3, #24]
 80115f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80115f6:	d008      	beq.n	801160a <TIM_OC2_SetConfig+0xe2>
 80115f8:	683b      	ldr	r3, [r7, #0]
 80115fa:	699b      	ldr	r3, [r3, #24]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d004      	beq.n	801160a <TIM_OC2_SetConfig+0xe2>
 8011600:	f641 31c4 	movw	r1, #7108	@ 0x1bc4
 8011604:	481d      	ldr	r0, [pc, #116]	@ (801167c <TIM_OC2_SetConfig+0x154>)
 8011606:	f7f0 fb77 	bl	8001cf8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 801160a:	683b      	ldr	r3, [r7, #0]
 801160c:	695b      	ldr	r3, [r3, #20]
 801160e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011612:	d008      	beq.n	8011626 <TIM_OC2_SetConfig+0xfe>
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	695b      	ldr	r3, [r3, #20]
 8011618:	2b00      	cmp	r3, #0
 801161a:	d004      	beq.n	8011626 <TIM_OC2_SetConfig+0xfe>
 801161c:	f641 31c5 	movw	r1, #7109	@ 0x1bc5
 8011620:	4816      	ldr	r0, [pc, #88]	@ (801167c <TIM_OC2_SetConfig+0x154>)
 8011622:	f7f0 fb69 	bl	8001cf8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8011626:	693b      	ldr	r3, [r7, #16]
 8011628:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801162c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801162e:	693b      	ldr	r3, [r7, #16]
 8011630:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8011634:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8011636:	683b      	ldr	r3, [r7, #0]
 8011638:	695b      	ldr	r3, [r3, #20]
 801163a:	009b      	lsls	r3, r3, #2
 801163c:	693a      	ldr	r2, [r7, #16]
 801163e:	4313      	orrs	r3, r2
 8011640:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011642:	683b      	ldr	r3, [r7, #0]
 8011644:	699b      	ldr	r3, [r3, #24]
 8011646:	009b      	lsls	r3, r3, #2
 8011648:	693a      	ldr	r2, [r7, #16]
 801164a:	4313      	orrs	r3, r2
 801164c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	693a      	ldr	r2, [r7, #16]
 8011652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	68fa      	ldr	r2, [r7, #12]
 8011658:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801165a:	683b      	ldr	r3, [r7, #0]
 801165c:	685a      	ldr	r2, [r3, #4]
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	697a      	ldr	r2, [r7, #20]
 8011666:	621a      	str	r2, [r3, #32]
}
 8011668:	bf00      	nop
 801166a:	3718      	adds	r7, #24
 801166c:	46bd      	mov	sp, r7
 801166e:	bd80      	pop	{r7, pc}
 8011670:	feff8fff 	.word	0xfeff8fff
 8011674:	40010000 	.word	0x40010000
 8011678:	40010400 	.word	0x40010400
 801167c:	08017528 	.word	0x08017528
 8011680:	40014000 	.word	0x40014000
 8011684:	40014400 	.word	0x40014400
 8011688:	40014800 	.word	0x40014800

0801168c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801168c:	b580      	push	{r7, lr}
 801168e:	b086      	sub	sp, #24
 8011690:	af00      	add	r7, sp, #0
 8011692:	6078      	str	r0, [r7, #4]
 8011694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	6a1b      	ldr	r3, [r3, #32]
 801169a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	6a1b      	ldr	r3, [r3, #32]
 80116a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	685b      	ldr	r3, [r3, #4]
 80116ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	69db      	ldr	r3, [r3, #28]
 80116b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80116b4:	68fa      	ldr	r2, [r7, #12]
 80116b6:	4b47      	ldr	r3, [pc, #284]	@ (80117d4 <TIM_OC3_SetConfig+0x148>)
 80116b8:	4013      	ands	r3, r2
 80116ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	f023 0303 	bic.w	r3, r3, #3
 80116c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80116c4:	683b      	ldr	r3, [r7, #0]
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	68fa      	ldr	r2, [r7, #12]
 80116ca:	4313      	orrs	r3, r2
 80116cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80116ce:	697b      	ldr	r3, [r7, #20]
 80116d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80116d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80116d6:	683b      	ldr	r3, [r7, #0]
 80116d8:	689b      	ldr	r3, [r3, #8]
 80116da:	021b      	lsls	r3, r3, #8
 80116dc:	697a      	ldr	r2, [r7, #20]
 80116de:	4313      	orrs	r3, r2
 80116e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	4a3c      	ldr	r2, [pc, #240]	@ (80117d8 <TIM_OC3_SetConfig+0x14c>)
 80116e6:	4293      	cmp	r3, r2
 80116e8:	d003      	beq.n	80116f2 <TIM_OC3_SetConfig+0x66>
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	4a3b      	ldr	r2, [pc, #236]	@ (80117dc <TIM_OC3_SetConfig+0x150>)
 80116ee:	4293      	cmp	r3, r2
 80116f0:	d11a      	bne.n	8011728 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80116f2:	683b      	ldr	r3, [r7, #0]
 80116f4:	68db      	ldr	r3, [r3, #12]
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d008      	beq.n	801170c <TIM_OC3_SetConfig+0x80>
 80116fa:	683b      	ldr	r3, [r7, #0]
 80116fc:	68db      	ldr	r3, [r3, #12]
 80116fe:	2b08      	cmp	r3, #8
 8011700:	d004      	beq.n	801170c <TIM_OC3_SetConfig+0x80>
 8011702:	f641 4102 	movw	r1, #7170	@ 0x1c02
 8011706:	4836      	ldr	r0, [pc, #216]	@ (80117e0 <TIM_OC3_SetConfig+0x154>)
 8011708:	f7f0 faf6 	bl	8001cf8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801170c:	697b      	ldr	r3, [r7, #20]
 801170e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8011712:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8011714:	683b      	ldr	r3, [r7, #0]
 8011716:	68db      	ldr	r3, [r3, #12]
 8011718:	021b      	lsls	r3, r3, #8
 801171a:	697a      	ldr	r2, [r7, #20]
 801171c:	4313      	orrs	r3, r2
 801171e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8011720:	697b      	ldr	r3, [r7, #20]
 8011722:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8011726:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	4a2b      	ldr	r2, [pc, #172]	@ (80117d8 <TIM_OC3_SetConfig+0x14c>)
 801172c:	4293      	cmp	r3, r2
 801172e:	d00f      	beq.n	8011750 <TIM_OC3_SetConfig+0xc4>
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	4a2a      	ldr	r2, [pc, #168]	@ (80117dc <TIM_OC3_SetConfig+0x150>)
 8011734:	4293      	cmp	r3, r2
 8011736:	d00b      	beq.n	8011750 <TIM_OC3_SetConfig+0xc4>
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	4a2a      	ldr	r2, [pc, #168]	@ (80117e4 <TIM_OC3_SetConfig+0x158>)
 801173c:	4293      	cmp	r3, r2
 801173e:	d007      	beq.n	8011750 <TIM_OC3_SetConfig+0xc4>
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	4a29      	ldr	r2, [pc, #164]	@ (80117e8 <TIM_OC3_SetConfig+0x15c>)
 8011744:	4293      	cmp	r3, r2
 8011746:	d003      	beq.n	8011750 <TIM_OC3_SetConfig+0xc4>
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	4a28      	ldr	r2, [pc, #160]	@ (80117ec <TIM_OC3_SetConfig+0x160>)
 801174c:	4293      	cmp	r3, r2
 801174e:	d12f      	bne.n	80117b0 <TIM_OC3_SetConfig+0x124>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8011750:	683b      	ldr	r3, [r7, #0]
 8011752:	699b      	ldr	r3, [r3, #24]
 8011754:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011758:	d008      	beq.n	801176c <TIM_OC3_SetConfig+0xe0>
 801175a:	683b      	ldr	r3, [r7, #0]
 801175c:	699b      	ldr	r3, [r3, #24]
 801175e:	2b00      	cmp	r3, #0
 8011760:	d004      	beq.n	801176c <TIM_OC3_SetConfig+0xe0>
 8011762:	f641 410f 	movw	r1, #7183	@ 0x1c0f
 8011766:	481e      	ldr	r0, [pc, #120]	@ (80117e0 <TIM_OC3_SetConfig+0x154>)
 8011768:	f7f0 fac6 	bl	8001cf8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 801176c:	683b      	ldr	r3, [r7, #0]
 801176e:	695b      	ldr	r3, [r3, #20]
 8011770:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011774:	d008      	beq.n	8011788 <TIM_OC3_SetConfig+0xfc>
 8011776:	683b      	ldr	r3, [r7, #0]
 8011778:	695b      	ldr	r3, [r3, #20]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d004      	beq.n	8011788 <TIM_OC3_SetConfig+0xfc>
 801177e:	f641 4110 	movw	r1, #7184	@ 0x1c10
 8011782:	4817      	ldr	r0, [pc, #92]	@ (80117e0 <TIM_OC3_SetConfig+0x154>)
 8011784:	f7f0 fab8 	bl	8001cf8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8011788:	693b      	ldr	r3, [r7, #16]
 801178a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801178e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8011790:	693b      	ldr	r3, [r7, #16]
 8011792:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8011796:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8011798:	683b      	ldr	r3, [r7, #0]
 801179a:	695b      	ldr	r3, [r3, #20]
 801179c:	011b      	lsls	r3, r3, #4
 801179e:	693a      	ldr	r2, [r7, #16]
 80117a0:	4313      	orrs	r3, r2
 80117a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80117a4:	683b      	ldr	r3, [r7, #0]
 80117a6:	699b      	ldr	r3, [r3, #24]
 80117a8:	011b      	lsls	r3, r3, #4
 80117aa:	693a      	ldr	r2, [r7, #16]
 80117ac:	4313      	orrs	r3, r2
 80117ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	693a      	ldr	r2, [r7, #16]
 80117b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	68fa      	ldr	r2, [r7, #12]
 80117ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80117bc:	683b      	ldr	r3, [r7, #0]
 80117be:	685a      	ldr	r2, [r3, #4]
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	697a      	ldr	r2, [r7, #20]
 80117c8:	621a      	str	r2, [r3, #32]
}
 80117ca:	bf00      	nop
 80117cc:	3718      	adds	r7, #24
 80117ce:	46bd      	mov	sp, r7
 80117d0:	bd80      	pop	{r7, pc}
 80117d2:	bf00      	nop
 80117d4:	fffeff8f 	.word	0xfffeff8f
 80117d8:	40010000 	.word	0x40010000
 80117dc:	40010400 	.word	0x40010400
 80117e0:	08017528 	.word	0x08017528
 80117e4:	40014000 	.word	0x40014000
 80117e8:	40014400 	.word	0x40014400
 80117ec:	40014800 	.word	0x40014800

080117f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b086      	sub	sp, #24
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	6078      	str	r0, [r7, #4]
 80117f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	6a1b      	ldr	r3, [r3, #32]
 80117fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	6a1b      	ldr	r3, [r3, #32]
 8011804:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	685b      	ldr	r3, [r3, #4]
 8011810:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	69db      	ldr	r3, [r3, #28]
 8011816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8011818:	68fa      	ldr	r2, [r7, #12]
 801181a:	4b2a      	ldr	r3, [pc, #168]	@ (80118c4 <TIM_OC4_SetConfig+0xd4>)
 801181c:	4013      	ands	r3, r2
 801181e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011826:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	021b      	lsls	r3, r3, #8
 801182e:	68fa      	ldr	r2, [r7, #12]
 8011830:	4313      	orrs	r3, r2
 8011832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8011834:	693b      	ldr	r3, [r7, #16]
 8011836:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801183a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	689b      	ldr	r3, [r3, #8]
 8011840:	031b      	lsls	r3, r3, #12
 8011842:	693a      	ldr	r2, [r7, #16]
 8011844:	4313      	orrs	r3, r2
 8011846:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	4a1f      	ldr	r2, [pc, #124]	@ (80118c8 <TIM_OC4_SetConfig+0xd8>)
 801184c:	4293      	cmp	r3, r2
 801184e:	d00f      	beq.n	8011870 <TIM_OC4_SetConfig+0x80>
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	4a1e      	ldr	r2, [pc, #120]	@ (80118cc <TIM_OC4_SetConfig+0xdc>)
 8011854:	4293      	cmp	r3, r2
 8011856:	d00b      	beq.n	8011870 <TIM_OC4_SetConfig+0x80>
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	4a1d      	ldr	r2, [pc, #116]	@ (80118d0 <TIM_OC4_SetConfig+0xe0>)
 801185c:	4293      	cmp	r3, r2
 801185e:	d007      	beq.n	8011870 <TIM_OC4_SetConfig+0x80>
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	4a1c      	ldr	r2, [pc, #112]	@ (80118d4 <TIM_OC4_SetConfig+0xe4>)
 8011864:	4293      	cmp	r3, r2
 8011866:	d003      	beq.n	8011870 <TIM_OC4_SetConfig+0x80>
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	4a1b      	ldr	r2, [pc, #108]	@ (80118d8 <TIM_OC4_SetConfig+0xe8>)
 801186c:	4293      	cmp	r3, r2
 801186e:	d117      	bne.n	80118a0 <TIM_OC4_SetConfig+0xb0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8011870:	683b      	ldr	r3, [r7, #0]
 8011872:	695b      	ldr	r3, [r3, #20]
 8011874:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011878:	d008      	beq.n	801188c <TIM_OC4_SetConfig+0x9c>
 801187a:	683b      	ldr	r3, [r7, #0]
 801187c:	695b      	ldr	r3, [r3, #20]
 801187e:	2b00      	cmp	r3, #0
 8011880:	d004      	beq.n	801188c <TIM_OC4_SetConfig+0x9c>
 8011882:	f641 414f 	movw	r1, #7247	@ 0x1c4f
 8011886:	4815      	ldr	r0, [pc, #84]	@ (80118dc <TIM_OC4_SetConfig+0xec>)
 8011888:	f7f0 fa36 	bl	8001cf8 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801188c:	697b      	ldr	r3, [r7, #20]
 801188e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011892:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	695b      	ldr	r3, [r3, #20]
 8011898:	019b      	lsls	r3, r3, #6
 801189a:	697a      	ldr	r2, [r7, #20]
 801189c:	4313      	orrs	r3, r2
 801189e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	697a      	ldr	r2, [r7, #20]
 80118a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	68fa      	ldr	r2, [r7, #12]
 80118aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80118ac:	683b      	ldr	r3, [r7, #0]
 80118ae:	685a      	ldr	r2, [r3, #4]
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	693a      	ldr	r2, [r7, #16]
 80118b8:	621a      	str	r2, [r3, #32]
}
 80118ba:	bf00      	nop
 80118bc:	3718      	adds	r7, #24
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}
 80118c2:	bf00      	nop
 80118c4:	feff8fff 	.word	0xfeff8fff
 80118c8:	40010000 	.word	0x40010000
 80118cc:	40010400 	.word	0x40010400
 80118d0:	40014000 	.word	0x40014000
 80118d4:	40014400 	.word	0x40014400
 80118d8:	40014800 	.word	0x40014800
 80118dc:	08017528 	.word	0x08017528

080118e0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80118e0:	b480      	push	{r7}
 80118e2:	b087      	sub	sp, #28
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	6078      	str	r0, [r7, #4]
 80118e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	6a1b      	ldr	r3, [r3, #32]
 80118ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	6a1b      	ldr	r3, [r3, #32]
 80118f4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	685b      	ldr	r3, [r3, #4]
 8011900:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8011908:	68fa      	ldr	r2, [r7, #12]
 801190a:	4b21      	ldr	r3, [pc, #132]	@ (8011990 <TIM_OC5_SetConfig+0xb0>)
 801190c:	4013      	ands	r3, r2
 801190e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011910:	683b      	ldr	r3, [r7, #0]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	68fa      	ldr	r2, [r7, #12]
 8011916:	4313      	orrs	r3, r2
 8011918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801191a:	693b      	ldr	r3, [r7, #16]
 801191c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8011920:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8011922:	683b      	ldr	r3, [r7, #0]
 8011924:	689b      	ldr	r3, [r3, #8]
 8011926:	041b      	lsls	r3, r3, #16
 8011928:	693a      	ldr	r2, [r7, #16]
 801192a:	4313      	orrs	r3, r2
 801192c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	4a18      	ldr	r2, [pc, #96]	@ (8011994 <TIM_OC5_SetConfig+0xb4>)
 8011932:	4293      	cmp	r3, r2
 8011934:	d00f      	beq.n	8011956 <TIM_OC5_SetConfig+0x76>
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	4a17      	ldr	r2, [pc, #92]	@ (8011998 <TIM_OC5_SetConfig+0xb8>)
 801193a:	4293      	cmp	r3, r2
 801193c:	d00b      	beq.n	8011956 <TIM_OC5_SetConfig+0x76>
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	4a16      	ldr	r2, [pc, #88]	@ (801199c <TIM_OC5_SetConfig+0xbc>)
 8011942:	4293      	cmp	r3, r2
 8011944:	d007      	beq.n	8011956 <TIM_OC5_SetConfig+0x76>
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	4a15      	ldr	r2, [pc, #84]	@ (80119a0 <TIM_OC5_SetConfig+0xc0>)
 801194a:	4293      	cmp	r3, r2
 801194c:	d003      	beq.n	8011956 <TIM_OC5_SetConfig+0x76>
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	4a14      	ldr	r2, [pc, #80]	@ (80119a4 <TIM_OC5_SetConfig+0xc4>)
 8011952:	4293      	cmp	r3, r2
 8011954:	d109      	bne.n	801196a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8011956:	697b      	ldr	r3, [r7, #20]
 8011958:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801195c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801195e:	683b      	ldr	r3, [r7, #0]
 8011960:	695b      	ldr	r3, [r3, #20]
 8011962:	021b      	lsls	r3, r3, #8
 8011964:	697a      	ldr	r2, [r7, #20]
 8011966:	4313      	orrs	r3, r2
 8011968:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	697a      	ldr	r2, [r7, #20]
 801196e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	68fa      	ldr	r2, [r7, #12]
 8011974:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8011976:	683b      	ldr	r3, [r7, #0]
 8011978:	685a      	ldr	r2, [r3, #4]
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	693a      	ldr	r2, [r7, #16]
 8011982:	621a      	str	r2, [r3, #32]
}
 8011984:	bf00      	nop
 8011986:	371c      	adds	r7, #28
 8011988:	46bd      	mov	sp, r7
 801198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801198e:	4770      	bx	lr
 8011990:	fffeff8f 	.word	0xfffeff8f
 8011994:	40010000 	.word	0x40010000
 8011998:	40010400 	.word	0x40010400
 801199c:	40014000 	.word	0x40014000
 80119a0:	40014400 	.word	0x40014400
 80119a4:	40014800 	.word	0x40014800

080119a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80119a8:	b480      	push	{r7}
 80119aa:	b087      	sub	sp, #28
 80119ac:	af00      	add	r7, sp, #0
 80119ae:	6078      	str	r0, [r7, #4]
 80119b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	6a1b      	ldr	r3, [r3, #32]
 80119b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	6a1b      	ldr	r3, [r3, #32]
 80119bc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	685b      	ldr	r3, [r3, #4]
 80119c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80119ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80119d0:	68fa      	ldr	r2, [r7, #12]
 80119d2:	4b22      	ldr	r3, [pc, #136]	@ (8011a5c <TIM_OC6_SetConfig+0xb4>)
 80119d4:	4013      	ands	r3, r2
 80119d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80119d8:	683b      	ldr	r3, [r7, #0]
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	021b      	lsls	r3, r3, #8
 80119de:	68fa      	ldr	r2, [r7, #12]
 80119e0:	4313      	orrs	r3, r2
 80119e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80119e4:	693b      	ldr	r3, [r7, #16]
 80119e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80119ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80119ec:	683b      	ldr	r3, [r7, #0]
 80119ee:	689b      	ldr	r3, [r3, #8]
 80119f0:	051b      	lsls	r3, r3, #20
 80119f2:	693a      	ldr	r2, [r7, #16]
 80119f4:	4313      	orrs	r3, r2
 80119f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	4a19      	ldr	r2, [pc, #100]	@ (8011a60 <TIM_OC6_SetConfig+0xb8>)
 80119fc:	4293      	cmp	r3, r2
 80119fe:	d00f      	beq.n	8011a20 <TIM_OC6_SetConfig+0x78>
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	4a18      	ldr	r2, [pc, #96]	@ (8011a64 <TIM_OC6_SetConfig+0xbc>)
 8011a04:	4293      	cmp	r3, r2
 8011a06:	d00b      	beq.n	8011a20 <TIM_OC6_SetConfig+0x78>
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	4a17      	ldr	r2, [pc, #92]	@ (8011a68 <TIM_OC6_SetConfig+0xc0>)
 8011a0c:	4293      	cmp	r3, r2
 8011a0e:	d007      	beq.n	8011a20 <TIM_OC6_SetConfig+0x78>
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	4a16      	ldr	r2, [pc, #88]	@ (8011a6c <TIM_OC6_SetConfig+0xc4>)
 8011a14:	4293      	cmp	r3, r2
 8011a16:	d003      	beq.n	8011a20 <TIM_OC6_SetConfig+0x78>
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	4a15      	ldr	r2, [pc, #84]	@ (8011a70 <TIM_OC6_SetConfig+0xc8>)
 8011a1c:	4293      	cmp	r3, r2
 8011a1e:	d109      	bne.n	8011a34 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8011a20:	697b      	ldr	r3, [r7, #20]
 8011a22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8011a26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8011a28:	683b      	ldr	r3, [r7, #0]
 8011a2a:	695b      	ldr	r3, [r3, #20]
 8011a2c:	029b      	lsls	r3, r3, #10
 8011a2e:	697a      	ldr	r2, [r7, #20]
 8011a30:	4313      	orrs	r3, r2
 8011a32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	697a      	ldr	r2, [r7, #20]
 8011a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	68fa      	ldr	r2, [r7, #12]
 8011a3e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8011a40:	683b      	ldr	r3, [r7, #0]
 8011a42:	685a      	ldr	r2, [r3, #4]
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	693a      	ldr	r2, [r7, #16]
 8011a4c:	621a      	str	r2, [r3, #32]
}
 8011a4e:	bf00      	nop
 8011a50:	371c      	adds	r7, #28
 8011a52:	46bd      	mov	sp, r7
 8011a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a58:	4770      	bx	lr
 8011a5a:	bf00      	nop
 8011a5c:	feff8fff 	.word	0xfeff8fff
 8011a60:	40010000 	.word	0x40010000
 8011a64:	40010400 	.word	0x40010400
 8011a68:	40014000 	.word	0x40014000
 8011a6c:	40014400 	.word	0x40014400
 8011a70:	40014800 	.word	0x40014800

08011a74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011a74:	b480      	push	{r7}
 8011a76:	b087      	sub	sp, #28
 8011a78:	af00      	add	r7, sp, #0
 8011a7a:	60f8      	str	r0, [r7, #12]
 8011a7c:	60b9      	str	r1, [r7, #8]
 8011a7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	6a1b      	ldr	r3, [r3, #32]
 8011a84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	6a1b      	ldr	r3, [r3, #32]
 8011a8a:	f023 0201 	bic.w	r2, r3, #1
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011a92:	68fb      	ldr	r3, [r7, #12]
 8011a94:	699b      	ldr	r3, [r3, #24]
 8011a96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011a98:	693b      	ldr	r3, [r7, #16]
 8011a9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8011a9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	011b      	lsls	r3, r3, #4
 8011aa4:	693a      	ldr	r2, [r7, #16]
 8011aa6:	4313      	orrs	r3, r2
 8011aa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8011aaa:	697b      	ldr	r3, [r7, #20]
 8011aac:	f023 030a 	bic.w	r3, r3, #10
 8011ab0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8011ab2:	697a      	ldr	r2, [r7, #20]
 8011ab4:	68bb      	ldr	r3, [r7, #8]
 8011ab6:	4313      	orrs	r3, r2
 8011ab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	693a      	ldr	r2, [r7, #16]
 8011abe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	697a      	ldr	r2, [r7, #20]
 8011ac4:	621a      	str	r2, [r3, #32]
}
 8011ac6:	bf00      	nop
 8011ac8:	371c      	adds	r7, #28
 8011aca:	46bd      	mov	sp, r7
 8011acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ad0:	4770      	bx	lr

08011ad2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011ad2:	b480      	push	{r7}
 8011ad4:	b087      	sub	sp, #28
 8011ad6:	af00      	add	r7, sp, #0
 8011ad8:	60f8      	str	r0, [r7, #12]
 8011ada:	60b9      	str	r1, [r7, #8]
 8011adc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	6a1b      	ldr	r3, [r3, #32]
 8011ae2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	6a1b      	ldr	r3, [r3, #32]
 8011ae8:	f023 0210 	bic.w	r2, r3, #16
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	699b      	ldr	r3, [r3, #24]
 8011af4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8011af6:	693b      	ldr	r3, [r7, #16]
 8011af8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8011afc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	031b      	lsls	r3, r3, #12
 8011b02:	693a      	ldr	r2, [r7, #16]
 8011b04:	4313      	orrs	r3, r2
 8011b06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011b08:	697b      	ldr	r3, [r7, #20]
 8011b0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8011b0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011b10:	68bb      	ldr	r3, [r7, #8]
 8011b12:	011b      	lsls	r3, r3, #4
 8011b14:	697a      	ldr	r2, [r7, #20]
 8011b16:	4313      	orrs	r3, r2
 8011b18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8011b1a:	68fb      	ldr	r3, [r7, #12]
 8011b1c:	693a      	ldr	r2, [r7, #16]
 8011b1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	697a      	ldr	r2, [r7, #20]
 8011b24:	621a      	str	r2, [r3, #32]
}
 8011b26:	bf00      	nop
 8011b28:	371c      	adds	r7, #28
 8011b2a:	46bd      	mov	sp, r7
 8011b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b30:	4770      	bx	lr
	...

08011b34 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8011b34:	b480      	push	{r7}
 8011b36:	b085      	sub	sp, #20
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	6078      	str	r0, [r7, #4]
 8011b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	689b      	ldr	r3, [r3, #8]
 8011b42:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011b44:	68fa      	ldr	r2, [r7, #12]
 8011b46:	4b09      	ldr	r3, [pc, #36]	@ (8011b6c <TIM_ITRx_SetConfig+0x38>)
 8011b48:	4013      	ands	r3, r2
 8011b4a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8011b4c:	683a      	ldr	r2, [r7, #0]
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	4313      	orrs	r3, r2
 8011b52:	f043 0307 	orr.w	r3, r3, #7
 8011b56:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	68fa      	ldr	r2, [r7, #12]
 8011b5c:	609a      	str	r2, [r3, #8]
}
 8011b5e:	bf00      	nop
 8011b60:	3714      	adds	r7, #20
 8011b62:	46bd      	mov	sp, r7
 8011b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b68:	4770      	bx	lr
 8011b6a:	bf00      	nop
 8011b6c:	ffcfff8f 	.word	0xffcfff8f

08011b70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011b70:	b480      	push	{r7}
 8011b72:	b087      	sub	sp, #28
 8011b74:	af00      	add	r7, sp, #0
 8011b76:	60f8      	str	r0, [r7, #12]
 8011b78:	60b9      	str	r1, [r7, #8]
 8011b7a:	607a      	str	r2, [r7, #4]
 8011b7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	689b      	ldr	r3, [r3, #8]
 8011b82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011b84:	697b      	ldr	r3, [r7, #20]
 8011b86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8011b8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011b8c:	683b      	ldr	r3, [r7, #0]
 8011b8e:	021a      	lsls	r2, r3, #8
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	431a      	orrs	r2, r3
 8011b94:	68bb      	ldr	r3, [r7, #8]
 8011b96:	4313      	orrs	r3, r2
 8011b98:	697a      	ldr	r2, [r7, #20]
 8011b9a:	4313      	orrs	r3, r2
 8011b9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	697a      	ldr	r2, [r7, #20]
 8011ba2:	609a      	str	r2, [r3, #8]
}
 8011ba4:	bf00      	nop
 8011ba6:	371c      	adds	r7, #28
 8011ba8:	46bd      	mov	sp, r7
 8011baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bae:	4770      	bx	lr

08011bb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8011bb0:	b580      	push	{r7, lr}
 8011bb2:	b084      	sub	sp, #16
 8011bb4:	af00      	add	r7, sp, #0
 8011bb6:	6078      	str	r0, [r7, #4]
 8011bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	4a3c      	ldr	r2, [pc, #240]	@ (8011cb0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011bc0:	4293      	cmp	r3, r2
 8011bc2:	d03b      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011bcc:	d036      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	4a38      	ldr	r2, [pc, #224]	@ (8011cb4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011bd4:	4293      	cmp	r3, r2
 8011bd6:	d031      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	4a36      	ldr	r2, [pc, #216]	@ (8011cb8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8011bde:	4293      	cmp	r3, r2
 8011be0:	d02c      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	4a35      	ldr	r2, [pc, #212]	@ (8011cbc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8011be8:	4293      	cmp	r3, r2
 8011bea:	d027      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	4a33      	ldr	r2, [pc, #204]	@ (8011cc0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8011bf2:	4293      	cmp	r3, r2
 8011bf4:	d022      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	4a32      	ldr	r2, [pc, #200]	@ (8011cc4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011bfc:	4293      	cmp	r3, r2
 8011bfe:	d01d      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	4a30      	ldr	r2, [pc, #192]	@ (8011cc8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011c06:	4293      	cmp	r3, r2
 8011c08:	d018      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	4a2f      	ldr	r2, [pc, #188]	@ (8011ccc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8011c10:	4293      	cmp	r3, r2
 8011c12:	d013      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	4a2d      	ldr	r2, [pc, #180]	@ (8011cd0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8011c1a:	4293      	cmp	r3, r2
 8011c1c:	d00e      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	4a2c      	ldr	r2, [pc, #176]	@ (8011cd4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8011c24:	4293      	cmp	r3, r2
 8011c26:	d009      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	4a2a      	ldr	r2, [pc, #168]	@ (8011cd8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8011c2e:	4293      	cmp	r3, r2
 8011c30:	d004      	beq.n	8011c3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8011c32:	f240 71cb 	movw	r1, #1995	@ 0x7cb
 8011c36:	4829      	ldr	r0, [pc, #164]	@ (8011cdc <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8011c38:	f7f0 f85e 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8011c3c:	683b      	ldr	r3, [r7, #0]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d020      	beq.n	8011c86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011c44:	683b      	ldr	r3, [r7, #0]
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	2b10      	cmp	r3, #16
 8011c4a:	d01c      	beq.n	8011c86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011c4c:	683b      	ldr	r3, [r7, #0]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	2b20      	cmp	r3, #32
 8011c52:	d018      	beq.n	8011c86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011c54:	683b      	ldr	r3, [r7, #0]
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	2b30      	cmp	r3, #48	@ 0x30
 8011c5a:	d014      	beq.n	8011c86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011c5c:	683b      	ldr	r3, [r7, #0]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	2b40      	cmp	r3, #64	@ 0x40
 8011c62:	d010      	beq.n	8011c86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011c64:	683b      	ldr	r3, [r7, #0]
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	2b50      	cmp	r3, #80	@ 0x50
 8011c6a:	d00c      	beq.n	8011c86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011c6c:	683b      	ldr	r3, [r7, #0]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	2b60      	cmp	r3, #96	@ 0x60
 8011c72:	d008      	beq.n	8011c86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011c74:	683b      	ldr	r3, [r7, #0]
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	2b70      	cmp	r3, #112	@ 0x70
 8011c7a:	d004      	beq.n	8011c86 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011c7c:	f240 71cc 	movw	r1, #1996	@ 0x7cc
 8011c80:	4816      	ldr	r0, [pc, #88]	@ (8011cdc <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8011c82:	f7f0 f839 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8011c86:	683b      	ldr	r3, [r7, #0]
 8011c88:	689b      	ldr	r3, [r3, #8]
 8011c8a:	2b80      	cmp	r3, #128	@ 0x80
 8011c8c:	d008      	beq.n	8011ca0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
 8011c8e:	683b      	ldr	r3, [r7, #0]
 8011c90:	689b      	ldr	r3, [r3, #8]
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d004      	beq.n	8011ca0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
 8011c96:	f240 71cd 	movw	r1, #1997	@ 0x7cd
 8011c9a:	4810      	ldr	r0, [pc, #64]	@ (8011cdc <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8011c9c:	f7f0 f82c 	bl	8001cf8 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011ca6:	2b01      	cmp	r3, #1
 8011ca8:	d11a      	bne.n	8011ce0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8011caa:	2302      	movs	r3, #2
 8011cac:	e0e9      	b.n	8011e82 <HAL_TIMEx_MasterConfigSynchronization+0x2d2>
 8011cae:	bf00      	nop
 8011cb0:	40010000 	.word	0x40010000
 8011cb4:	40000400 	.word	0x40000400
 8011cb8:	40000800 	.word	0x40000800
 8011cbc:	40000c00 	.word	0x40000c00
 8011cc0:	40001000 	.word	0x40001000
 8011cc4:	40001400 	.word	0x40001400
 8011cc8:	40010400 	.word	0x40010400
 8011ccc:	40001800 	.word	0x40001800
 8011cd0:	40014000 	.word	0x40014000
 8011cd4:	4000e000 	.word	0x4000e000
 8011cd8:	4000e400 	.word	0x4000e400
 8011cdc:	0801759c 	.word	0x0801759c
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	2201      	movs	r2, #1
 8011ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	2202      	movs	r2, #2
 8011cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	681b      	ldr	r3, [r3, #0]
 8011cf4:	685b      	ldr	r3, [r3, #4]
 8011cf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	689b      	ldr	r3, [r3, #8]
 8011cfe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	4a61      	ldr	r2, [pc, #388]	@ (8011e8c <HAL_TIMEx_MasterConfigSynchronization+0x2dc>)
 8011d06:	4293      	cmp	r3, r2
 8011d08:	d004      	beq.n	8011d14 <HAL_TIMEx_MasterConfigSynchronization+0x164>
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	4a60      	ldr	r2, [pc, #384]	@ (8011e90 <HAL_TIMEx_MasterConfigSynchronization+0x2e0>)
 8011d10:	4293      	cmp	r3, r2
 8011d12:	d161      	bne.n	8011dd8 <HAL_TIMEx_MasterConfigSynchronization+0x228>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	685b      	ldr	r3, [r3, #4]
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d054      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d1c:	683b      	ldr	r3, [r7, #0]
 8011d1e:	685b      	ldr	r3, [r3, #4]
 8011d20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011d24:	d04f      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	685b      	ldr	r3, [r3, #4]
 8011d2a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8011d2e:	d04a      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d30:	683b      	ldr	r3, [r7, #0]
 8011d32:	685b      	ldr	r3, [r3, #4]
 8011d34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8011d38:	d045      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	685b      	ldr	r3, [r3, #4]
 8011d3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8011d42:	d040      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d44:	683b      	ldr	r3, [r7, #0]
 8011d46:	685b      	ldr	r3, [r3, #4]
 8011d48:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8011d4c:	d03b      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d4e:	683b      	ldr	r3, [r7, #0]
 8011d50:	685b      	ldr	r3, [r3, #4]
 8011d52:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8011d56:	d036      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d58:	683b      	ldr	r3, [r7, #0]
 8011d5a:	685b      	ldr	r3, [r3, #4]
 8011d5c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8011d60:	d031      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d62:	683b      	ldr	r3, [r7, #0]
 8011d64:	685b      	ldr	r3, [r3, #4]
 8011d66:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 8011d6a:	d02c      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d6c:	683b      	ldr	r3, [r7, #0]
 8011d6e:	685b      	ldr	r3, [r3, #4]
 8011d70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8011d74:	d027      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d76:	683b      	ldr	r3, [r7, #0]
 8011d78:	685b      	ldr	r3, [r3, #4]
 8011d7a:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 8011d7e:	d022      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d80:	683b      	ldr	r3, [r7, #0]
 8011d82:	685b      	ldr	r3, [r3, #4]
 8011d84:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8011d88:	d01d      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d8a:	683b      	ldr	r3, [r7, #0]
 8011d8c:	685b      	ldr	r3, [r3, #4]
 8011d8e:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 8011d92:	d018      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d94:	683b      	ldr	r3, [r7, #0]
 8011d96:	685b      	ldr	r3, [r3, #4]
 8011d98:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8011d9c:	d013      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011d9e:	683b      	ldr	r3, [r7, #0]
 8011da0:	685b      	ldr	r3, [r3, #4]
 8011da2:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 8011da6:	d00e      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011da8:	683b      	ldr	r3, [r7, #0]
 8011daa:	685b      	ldr	r3, [r3, #4]
 8011dac:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 8011db0:	d009      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011db2:	683b      	ldr	r3, [r7, #0]
 8011db4:	685b      	ldr	r3, [r3, #4]
 8011db6:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 8011dba:	d004      	beq.n	8011dc6 <HAL_TIMEx_MasterConfigSynchronization+0x216>
 8011dbc:	f240 71df 	movw	r1, #2015	@ 0x7df
 8011dc0:	4834      	ldr	r0, [pc, #208]	@ (8011e94 <HAL_TIMEx_MasterConfigSynchronization+0x2e4>)
 8011dc2:	f7ef ff99 	bl	8001cf8 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8011dcc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011dce:	683b      	ldr	r3, [r7, #0]
 8011dd0:	685b      	ldr	r3, [r3, #4]
 8011dd2:	68fa      	ldr	r2, [r7, #12]
 8011dd4:	4313      	orrs	r3, r2
 8011dd6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011dde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	68fa      	ldr	r2, [r7, #12]
 8011de6:	4313      	orrs	r3, r2
 8011de8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	68fa      	ldr	r2, [r7, #12]
 8011df0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	4a25      	ldr	r2, [pc, #148]	@ (8011e8c <HAL_TIMEx_MasterConfigSynchronization+0x2dc>)
 8011df8:	4293      	cmp	r3, r2
 8011dfa:	d02c      	beq.n	8011e56 <HAL_TIMEx_MasterConfigSynchronization+0x2a6>
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011e04:	d027      	beq.n	8011e56 <HAL_TIMEx_MasterConfigSynchronization+0x2a6>
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	4a23      	ldr	r2, [pc, #140]	@ (8011e98 <HAL_TIMEx_MasterConfigSynchronization+0x2e8>)
 8011e0c:	4293      	cmp	r3, r2
 8011e0e:	d022      	beq.n	8011e56 <HAL_TIMEx_MasterConfigSynchronization+0x2a6>
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	4a21      	ldr	r2, [pc, #132]	@ (8011e9c <HAL_TIMEx_MasterConfigSynchronization+0x2ec>)
 8011e16:	4293      	cmp	r3, r2
 8011e18:	d01d      	beq.n	8011e56 <HAL_TIMEx_MasterConfigSynchronization+0x2a6>
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	4a20      	ldr	r2, [pc, #128]	@ (8011ea0 <HAL_TIMEx_MasterConfigSynchronization+0x2f0>)
 8011e20:	4293      	cmp	r3, r2
 8011e22:	d018      	beq.n	8011e56 <HAL_TIMEx_MasterConfigSynchronization+0x2a6>
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	4a19      	ldr	r2, [pc, #100]	@ (8011e90 <HAL_TIMEx_MasterConfigSynchronization+0x2e0>)
 8011e2a:	4293      	cmp	r3, r2
 8011e2c:	d013      	beq.n	8011e56 <HAL_TIMEx_MasterConfigSynchronization+0x2a6>
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	4a1c      	ldr	r2, [pc, #112]	@ (8011ea4 <HAL_TIMEx_MasterConfigSynchronization+0x2f4>)
 8011e34:	4293      	cmp	r3, r2
 8011e36:	d00e      	beq.n	8011e56 <HAL_TIMEx_MasterConfigSynchronization+0x2a6>
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	4a1a      	ldr	r2, [pc, #104]	@ (8011ea8 <HAL_TIMEx_MasterConfigSynchronization+0x2f8>)
 8011e3e:	4293      	cmp	r3, r2
 8011e40:	d009      	beq.n	8011e56 <HAL_TIMEx_MasterConfigSynchronization+0x2a6>
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	4a19      	ldr	r2, [pc, #100]	@ (8011eac <HAL_TIMEx_MasterConfigSynchronization+0x2fc>)
 8011e48:	4293      	cmp	r3, r2
 8011e4a:	d004      	beq.n	8011e56 <HAL_TIMEx_MasterConfigSynchronization+0x2a6>
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	4a17      	ldr	r2, [pc, #92]	@ (8011eb0 <HAL_TIMEx_MasterConfigSynchronization+0x300>)
 8011e52:	4293      	cmp	r3, r2
 8011e54:	d10c      	bne.n	8011e70 <HAL_TIMEx_MasterConfigSynchronization+0x2c0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011e56:	68bb      	ldr	r3, [r7, #8]
 8011e58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011e5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011e5e:	683b      	ldr	r3, [r7, #0]
 8011e60:	689b      	ldr	r3, [r3, #8]
 8011e62:	68ba      	ldr	r2, [r7, #8]
 8011e64:	4313      	orrs	r3, r2
 8011e66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	681b      	ldr	r3, [r3, #0]
 8011e6c:	68ba      	ldr	r2, [r7, #8]
 8011e6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	2201      	movs	r2, #1
 8011e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	2200      	movs	r2, #0
 8011e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8011e80:	2300      	movs	r3, #0
}
 8011e82:	4618      	mov	r0, r3
 8011e84:	3710      	adds	r7, #16
 8011e86:	46bd      	mov	sp, r7
 8011e88:	bd80      	pop	{r7, pc}
 8011e8a:	bf00      	nop
 8011e8c:	40010000 	.word	0x40010000
 8011e90:	40010400 	.word	0x40010400
 8011e94:	0801759c 	.word	0x0801759c
 8011e98:	40000400 	.word	0x40000400
 8011e9c:	40000800 	.word	0x40000800
 8011ea0:	40000c00 	.word	0x40000c00
 8011ea4:	40001800 	.word	0x40001800
 8011ea8:	40014000 	.word	0x40014000
 8011eac:	4000e000 	.word	0x4000e000
 8011eb0:	4000e400 	.word	0x4000e400

08011eb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8011eb4:	b580      	push	{r7, lr}
 8011eb6:	b084      	sub	sp, #16
 8011eb8:	af00      	add	r7, sp, #0
 8011eba:	6078      	str	r0, [r7, #4]
 8011ebc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8011ebe:	2300      	movs	r3, #0
 8011ec0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	4a50      	ldr	r2, [pc, #320]	@ (8012008 <HAL_TIMEx_ConfigBreakDeadTime+0x154>)
 8011ec8:	4293      	cmp	r3, r2
 8011eca:	d018      	beq.n	8011efe <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	4a4e      	ldr	r2, [pc, #312]	@ (801200c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8011ed2:	4293      	cmp	r3, r2
 8011ed4:	d013      	beq.n	8011efe <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	4a4d      	ldr	r2, [pc, #308]	@ (8012010 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8011edc:	4293      	cmp	r3, r2
 8011ede:	d00e      	beq.n	8011efe <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	4a4b      	ldr	r2, [pc, #300]	@ (8012014 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8011ee6:	4293      	cmp	r3, r2
 8011ee8:	d009      	beq.n	8011efe <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	4a4a      	ldr	r2, [pc, #296]	@ (8012018 <HAL_TIMEx_ConfigBreakDeadTime+0x164>)
 8011ef0:	4293      	cmp	r3, r2
 8011ef2:	d004      	beq.n	8011efe <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8011ef4:	f640 0114 	movw	r1, #2068	@ 0x814
 8011ef8:	4848      	ldr	r0, [pc, #288]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011efa:	f7ef fefd 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8011efe:	683b      	ldr	r3, [r7, #0]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011f06:	d008      	beq.n	8011f1a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8011f08:	683b      	ldr	r3, [r7, #0]
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d004      	beq.n	8011f1a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8011f10:	f640 0115 	movw	r1, #2069	@ 0x815
 8011f14:	4841      	ldr	r0, [pc, #260]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011f16:	f7ef feef 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8011f1a:	683b      	ldr	r3, [r7, #0]
 8011f1c:	685b      	ldr	r3, [r3, #4]
 8011f1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011f22:	d008      	beq.n	8011f36 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8011f24:	683b      	ldr	r3, [r7, #0]
 8011f26:	685b      	ldr	r3, [r3, #4]
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d004      	beq.n	8011f36 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8011f2c:	f640 0116 	movw	r1, #2070	@ 0x816
 8011f30:	483a      	ldr	r0, [pc, #232]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011f32:	f7ef fee1 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8011f36:	683b      	ldr	r3, [r7, #0]
 8011f38:	689b      	ldr	r3, [r3, #8]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d013      	beq.n	8011f66 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8011f3e:	683b      	ldr	r3, [r7, #0]
 8011f40:	689b      	ldr	r3, [r3, #8]
 8011f42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011f46:	d00e      	beq.n	8011f66 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8011f48:	683b      	ldr	r3, [r7, #0]
 8011f4a:	689b      	ldr	r3, [r3, #8]
 8011f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011f50:	d009      	beq.n	8011f66 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8011f52:	683b      	ldr	r3, [r7, #0]
 8011f54:	689b      	ldr	r3, [r3, #8]
 8011f56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011f5a:	d004      	beq.n	8011f66 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8011f5c:	f640 0117 	movw	r1, #2071	@ 0x817
 8011f60:	482e      	ldr	r0, [pc, #184]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011f62:	f7ef fec9 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8011f66:	683b      	ldr	r3, [r7, #0]
 8011f68:	68db      	ldr	r3, [r3, #12]
 8011f6a:	2bff      	cmp	r3, #255	@ 0xff
 8011f6c:	d904      	bls.n	8011f78 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 8011f6e:	f640 0118 	movw	r1, #2072	@ 0x818
 8011f72:	482a      	ldr	r0, [pc, #168]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011f74:	f7ef fec0 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8011f78:	683b      	ldr	r3, [r7, #0]
 8011f7a:	691b      	ldr	r3, [r3, #16]
 8011f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011f80:	d008      	beq.n	8011f94 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8011f82:	683b      	ldr	r3, [r7, #0]
 8011f84:	691b      	ldr	r3, [r3, #16]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d004      	beq.n	8011f94 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8011f8a:	f640 0119 	movw	r1, #2073	@ 0x819
 8011f8e:	4823      	ldr	r0, [pc, #140]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011f90:	f7ef feb2 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8011f94:	683b      	ldr	r3, [r7, #0]
 8011f96:	695b      	ldr	r3, [r3, #20]
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d009      	beq.n	8011fb0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8011f9c:	683b      	ldr	r3, [r7, #0]
 8011f9e:	695b      	ldr	r3, [r3, #20]
 8011fa0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011fa4:	d004      	beq.n	8011fb0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8011fa6:	f640 011a 	movw	r1, #2074	@ 0x81a
 8011faa:	481c      	ldr	r0, [pc, #112]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011fac:	f7ef fea4 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 8011fb0:	683b      	ldr	r3, [r7, #0]
 8011fb2:	699b      	ldr	r3, [r3, #24]
 8011fb4:	2b0f      	cmp	r3, #15
 8011fb6:	d904      	bls.n	8011fc2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8011fb8:	f640 011b 	movw	r1, #2075	@ 0x81b
 8011fbc:	4817      	ldr	r0, [pc, #92]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011fbe:	f7ef fe9b 	bl	8001cf8 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8011fc2:	683b      	ldr	r3, [r7, #0]
 8011fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011fca:	d008      	beq.n	8011fde <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8011fcc:	683b      	ldr	r3, [r7, #0]
 8011fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d004      	beq.n	8011fde <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8011fd4:	f640 011c 	movw	r1, #2076	@ 0x81c
 8011fd8:	4810      	ldr	r0, [pc, #64]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011fda:	f7ef fe8d 	bl	8001cf8 <assert_failed>
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
 8011fde:	683b      	ldr	r3, [r7, #0]
 8011fe0:	69db      	ldr	r3, [r3, #28]
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d009      	beq.n	8011ffa <HAL_TIMEx_ConfigBreakDeadTime+0x146>
 8011fe6:	683b      	ldr	r3, [r7, #0]
 8011fe8:	69db      	ldr	r3, [r3, #28]
 8011fea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011fee:	d004      	beq.n	8011ffa <HAL_TIMEx_ConfigBreakDeadTime+0x146>
 8011ff0:	f640 011e 	movw	r1, #2078	@ 0x81e
 8011ff4:	4809      	ldr	r0, [pc, #36]	@ (801201c <HAL_TIMEx_ConfigBreakDeadTime+0x168>)
 8011ff6:	f7ef fe7f 	bl	8001cf8 <assert_failed>
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012000:	2b01      	cmp	r3, #1
 8012002:	d10d      	bne.n	8012020 <HAL_TIMEx_ConfigBreakDeadTime+0x16c>
 8012004:	2302      	movs	r3, #2
 8012006:	e0b2      	b.n	801216e <HAL_TIMEx_ConfigBreakDeadTime+0x2ba>
 8012008:	40010000 	.word	0x40010000
 801200c:	40010400 	.word	0x40010400
 8012010:	40014000 	.word	0x40014000
 8012014:	40014400 	.word	0x40014400
 8012018:	40014800 	.word	0x40014800
 801201c:	0801759c 	.word	0x0801759c
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	2201      	movs	r2, #1
 8012024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8012028:	68fb      	ldr	r3, [r7, #12]
 801202a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801202e:	683b      	ldr	r3, [r7, #0]
 8012030:	68db      	ldr	r3, [r3, #12]
 8012032:	4313      	orrs	r3, r2
 8012034:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801203c:	683b      	ldr	r3, [r7, #0]
 801203e:	689b      	ldr	r3, [r3, #8]
 8012040:	4313      	orrs	r3, r2
 8012042:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801204a:	683b      	ldr	r3, [r7, #0]
 801204c:	685b      	ldr	r3, [r3, #4]
 801204e:	4313      	orrs	r3, r2
 8012050:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8012058:	683b      	ldr	r3, [r7, #0]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	4313      	orrs	r3, r2
 801205e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012066:	683b      	ldr	r3, [r7, #0]
 8012068:	691b      	ldr	r3, [r3, #16]
 801206a:	4313      	orrs	r3, r2
 801206c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8012074:	683b      	ldr	r3, [r7, #0]
 8012076:	695b      	ldr	r3, [r3, #20]
 8012078:	4313      	orrs	r3, r2
 801207a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8012082:	683b      	ldr	r3, [r7, #0]
 8012084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012086:	4313      	orrs	r3, r2
 8012088:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8012090:	683b      	ldr	r3, [r7, #0]
 8012092:	699b      	ldr	r3, [r3, #24]
 8012094:	041b      	lsls	r3, r3, #16
 8012096:	4313      	orrs	r3, r2
 8012098:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 801209a:	68fb      	ldr	r3, [r7, #12]
 801209c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80120a0:	683b      	ldr	r3, [r7, #0]
 80120a2:	69db      	ldr	r3, [r3, #28]
 80120a4:	4313      	orrs	r3, r2
 80120a6:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	4a32      	ldr	r2, [pc, #200]	@ (8012178 <HAL_TIMEx_ConfigBreakDeadTime+0x2c4>)
 80120ae:	4293      	cmp	r3, r2
 80120b0:	d004      	beq.n	80120bc <HAL_TIMEx_ConfigBreakDeadTime+0x208>
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	4a31      	ldr	r2, [pc, #196]	@ (801217c <HAL_TIMEx_ConfigBreakDeadTime+0x2c8>)
 80120b8:	4293      	cmp	r3, r2
 80120ba:	d14f      	bne.n	801215c <HAL_TIMEx_ConfigBreakDeadTime+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	6a1b      	ldr	r3, [r3, #32]
 80120c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80120c4:	d008      	beq.n	80120d8 <HAL_TIMEx_ConfigBreakDeadTime+0x224>
 80120c6:	683b      	ldr	r3, [r7, #0]
 80120c8:	6a1b      	ldr	r3, [r3, #32]
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d004      	beq.n	80120d8 <HAL_TIMEx_ConfigBreakDeadTime+0x224>
 80120ce:	f640 0137 	movw	r1, #2103	@ 0x837
 80120d2:	482b      	ldr	r0, [pc, #172]	@ (8012180 <HAL_TIMEx_ConfigBreakDeadTime+0x2cc>)
 80120d4:	f7ef fe10 	bl	8001cf8 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 80120d8:	683b      	ldr	r3, [r7, #0]
 80120da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d009      	beq.n	80120f4 <HAL_TIMEx_ConfigBreakDeadTime+0x240>
 80120e0:	683b      	ldr	r3, [r7, #0]
 80120e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80120e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80120e8:	d004      	beq.n	80120f4 <HAL_TIMEx_ConfigBreakDeadTime+0x240>
 80120ea:	f640 0138 	movw	r1, #2104	@ 0x838
 80120ee:	4824      	ldr	r0, [pc, #144]	@ (8012180 <HAL_TIMEx_ConfigBreakDeadTime+0x2cc>)
 80120f0:	f7ef fe02 	bl	8001cf8 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 80120f4:	683b      	ldr	r3, [r7, #0]
 80120f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80120f8:	2b0f      	cmp	r3, #15
 80120fa:	d904      	bls.n	8012106 <HAL_TIMEx_ConfigBreakDeadTime+0x252>
 80120fc:	f640 0139 	movw	r1, #2105	@ 0x839
 8012100:	481f      	ldr	r0, [pc, #124]	@ (8012180 <HAL_TIMEx_ConfigBreakDeadTime+0x2cc>)
 8012102:	f7ef fdf9 	bl	8001cf8 <assert_failed>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801210a:	2b00      	cmp	r3, #0
 801210c:	d009      	beq.n	8012122 <HAL_TIMEx_ConfigBreakDeadTime+0x26e>
 801210e:	683b      	ldr	r3, [r7, #0]
 8012110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012112:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012116:	d004      	beq.n	8012122 <HAL_TIMEx_ConfigBreakDeadTime+0x26e>
 8012118:	f640 013b 	movw	r1, #2107	@ 0x83b
 801211c:	4818      	ldr	r0, [pc, #96]	@ (8012180 <HAL_TIMEx_ConfigBreakDeadTime+0x2cc>)
 801211e:	f7ef fdeb 	bl	8001cf8 <assert_failed>
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8012128:	683b      	ldr	r3, [r7, #0]
 801212a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801212c:	051b      	lsls	r3, r3, #20
 801212e:	4313      	orrs	r3, r2
 8012130:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8012138:	683b      	ldr	r3, [r7, #0]
 801213a:	6a1b      	ldr	r3, [r3, #32]
 801213c:	4313      	orrs	r3, r2
 801213e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8012146:	683b      	ldr	r3, [r7, #0]
 8012148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801214a:	4313      	orrs	r3, r2
 801214c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8012154:	683b      	ldr	r3, [r7, #0]
 8012156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012158:	4313      	orrs	r3, r2
 801215a:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	68fa      	ldr	r2, [r7, #12]
 8012162:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	2200      	movs	r2, #0
 8012168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801216c:	2300      	movs	r3, #0
}
 801216e:	4618      	mov	r0, r3
 8012170:	3710      	adds	r7, #16
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}
 8012176:	bf00      	nop
 8012178:	40010000 	.word	0x40010000
 801217c:	40010400 	.word	0x40010400
 8012180:	0801759c 	.word	0x0801759c

08012184 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8012184:	b480      	push	{r7}
 8012186:	b083      	sub	sp, #12
 8012188:	af00      	add	r7, sp, #0
 801218a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801218c:	bf00      	nop
 801218e:	370c      	adds	r7, #12
 8012190:	46bd      	mov	sp, r7
 8012192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012196:	4770      	bx	lr

08012198 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8012198:	b480      	push	{r7}
 801219a:	b083      	sub	sp, #12
 801219c:	af00      	add	r7, sp, #0
 801219e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80121a0:	bf00      	nop
 80121a2:	370c      	adds	r7, #12
 80121a4:	46bd      	mov	sp, r7
 80121a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121aa:	4770      	bx	lr

080121ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80121ac:	b480      	push	{r7}
 80121ae:	b083      	sub	sp, #12
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80121b4:	bf00      	nop
 80121b6:	370c      	adds	r7, #12
 80121b8:	46bd      	mov	sp, r7
 80121ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121be:	4770      	bx	lr

080121c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b082      	sub	sp, #8
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d101      	bne.n	80121d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80121ce:	2301      	movs	r3, #1
 80121d0:	e0bf      	b.n	8012352 <HAL_UART_Init+0x192>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	699b      	ldr	r3, [r3, #24]
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d03c      	beq.n	8012254 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	4a5f      	ldr	r2, [pc, #380]	@ (801235c <HAL_UART_Init+0x19c>)
 80121e0:	4293      	cmp	r3, r2
 80121e2:	d073      	beq.n	80122cc <HAL_UART_Init+0x10c>
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	4a5d      	ldr	r2, [pc, #372]	@ (8012360 <HAL_UART_Init+0x1a0>)
 80121ea:	4293      	cmp	r3, r2
 80121ec:	d06e      	beq.n	80122cc <HAL_UART_Init+0x10c>
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	4a5c      	ldr	r2, [pc, #368]	@ (8012364 <HAL_UART_Init+0x1a4>)
 80121f4:	4293      	cmp	r3, r2
 80121f6:	d069      	beq.n	80122cc <HAL_UART_Init+0x10c>
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	4a5a      	ldr	r2, [pc, #360]	@ (8012368 <HAL_UART_Init+0x1a8>)
 80121fe:	4293      	cmp	r3, r2
 8012200:	d064      	beq.n	80122cc <HAL_UART_Init+0x10c>
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	4a59      	ldr	r2, [pc, #356]	@ (801236c <HAL_UART_Init+0x1ac>)
 8012208:	4293      	cmp	r3, r2
 801220a:	d05f      	beq.n	80122cc <HAL_UART_Init+0x10c>
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	4a57      	ldr	r2, [pc, #348]	@ (8012370 <HAL_UART_Init+0x1b0>)
 8012212:	4293      	cmp	r3, r2
 8012214:	d05a      	beq.n	80122cc <HAL_UART_Init+0x10c>
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	4a56      	ldr	r2, [pc, #344]	@ (8012374 <HAL_UART_Init+0x1b4>)
 801221c:	4293      	cmp	r3, r2
 801221e:	d055      	beq.n	80122cc <HAL_UART_Init+0x10c>
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	681b      	ldr	r3, [r3, #0]
 8012224:	4a54      	ldr	r2, [pc, #336]	@ (8012378 <HAL_UART_Init+0x1b8>)
 8012226:	4293      	cmp	r3, r2
 8012228:	d050      	beq.n	80122cc <HAL_UART_Init+0x10c>
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	4a53      	ldr	r2, [pc, #332]	@ (801237c <HAL_UART_Init+0x1bc>)
 8012230:	4293      	cmp	r3, r2
 8012232:	d04b      	beq.n	80122cc <HAL_UART_Init+0x10c>
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	681b      	ldr	r3, [r3, #0]
 8012238:	4a51      	ldr	r2, [pc, #324]	@ (8012380 <HAL_UART_Init+0x1c0>)
 801223a:	4293      	cmp	r3, r2
 801223c:	d046      	beq.n	80122cc <HAL_UART_Init+0x10c>
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	4a50      	ldr	r2, [pc, #320]	@ (8012384 <HAL_UART_Init+0x1c4>)
 8012244:	4293      	cmp	r3, r2
 8012246:	d041      	beq.n	80122cc <HAL_UART_Init+0x10c>
 8012248:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 801224c:	484e      	ldr	r0, [pc, #312]	@ (8012388 <HAL_UART_Init+0x1c8>)
 801224e:	f7ef fd53 	bl	8001cf8 <assert_failed>
 8012252:	e03b      	b.n	80122cc <HAL_UART_Init+0x10c>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	4a40      	ldr	r2, [pc, #256]	@ (801235c <HAL_UART_Init+0x19c>)
 801225a:	4293      	cmp	r3, r2
 801225c:	d036      	beq.n	80122cc <HAL_UART_Init+0x10c>
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	4a3f      	ldr	r2, [pc, #252]	@ (8012360 <HAL_UART_Init+0x1a0>)
 8012264:	4293      	cmp	r3, r2
 8012266:	d031      	beq.n	80122cc <HAL_UART_Init+0x10c>
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	4a3d      	ldr	r2, [pc, #244]	@ (8012364 <HAL_UART_Init+0x1a4>)
 801226e:	4293      	cmp	r3, r2
 8012270:	d02c      	beq.n	80122cc <HAL_UART_Init+0x10c>
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	4a3c      	ldr	r2, [pc, #240]	@ (8012368 <HAL_UART_Init+0x1a8>)
 8012278:	4293      	cmp	r3, r2
 801227a:	d027      	beq.n	80122cc <HAL_UART_Init+0x10c>
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	4a3a      	ldr	r2, [pc, #232]	@ (801236c <HAL_UART_Init+0x1ac>)
 8012282:	4293      	cmp	r3, r2
 8012284:	d022      	beq.n	80122cc <HAL_UART_Init+0x10c>
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	4a39      	ldr	r2, [pc, #228]	@ (8012370 <HAL_UART_Init+0x1b0>)
 801228c:	4293      	cmp	r3, r2
 801228e:	d01d      	beq.n	80122cc <HAL_UART_Init+0x10c>
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	4a37      	ldr	r2, [pc, #220]	@ (8012374 <HAL_UART_Init+0x1b4>)
 8012296:	4293      	cmp	r3, r2
 8012298:	d018      	beq.n	80122cc <HAL_UART_Init+0x10c>
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	4a36      	ldr	r2, [pc, #216]	@ (8012378 <HAL_UART_Init+0x1b8>)
 80122a0:	4293      	cmp	r3, r2
 80122a2:	d013      	beq.n	80122cc <HAL_UART_Init+0x10c>
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	4a34      	ldr	r2, [pc, #208]	@ (801237c <HAL_UART_Init+0x1bc>)
 80122aa:	4293      	cmp	r3, r2
 80122ac:	d00e      	beq.n	80122cc <HAL_UART_Init+0x10c>
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	4a33      	ldr	r2, [pc, #204]	@ (8012380 <HAL_UART_Init+0x1c0>)
 80122b4:	4293      	cmp	r3, r2
 80122b6:	d009      	beq.n	80122cc <HAL_UART_Init+0x10c>
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	4a31      	ldr	r2, [pc, #196]	@ (8012384 <HAL_UART_Init+0x1c4>)
 80122be:	4293      	cmp	r3, r2
 80122c0:	d004      	beq.n	80122cc <HAL_UART_Init+0x10c>
 80122c2:	f240 1143 	movw	r1, #323	@ 0x143
 80122c6:	4830      	ldr	r0, [pc, #192]	@ (8012388 <HAL_UART_Init+0x1c8>)
 80122c8:	f7ef fd16 	bl	8001cf8 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d106      	bne.n	80122e4 <HAL_UART_Init+0x124>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	2200      	movs	r2, #0
 80122da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80122de:	6878      	ldr	r0, [r7, #4]
 80122e0:	f7f0 fdf6 	bl	8002ed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	2224      	movs	r2, #36	@ 0x24
 80122e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	681a      	ldr	r2, [r3, #0]
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	f022 0201 	bic.w	r2, r2, #1
 80122fa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012300:	2b00      	cmp	r3, #0
 8012302:	d002      	beq.n	801230a <HAL_UART_Init+0x14a>
  {
    UART_AdvFeatureConfig(huart);
 8012304:	6878      	ldr	r0, [r7, #4]
 8012306:	f001 f8dd 	bl	80134c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801230a:	6878      	ldr	r0, [r7, #4]
 801230c:	f000 f994 	bl	8012638 <UART_SetConfig>
 8012310:	4603      	mov	r3, r0
 8012312:	2b01      	cmp	r3, #1
 8012314:	d101      	bne.n	801231a <HAL_UART_Init+0x15a>
  {
    return HAL_ERROR;
 8012316:	2301      	movs	r3, #1
 8012318:	e01b      	b.n	8012352 <HAL_UART_Init+0x192>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	685a      	ldr	r2, [r3, #4]
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	681b      	ldr	r3, [r3, #0]
 8012324:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8012328:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	689a      	ldr	r2, [r3, #8]
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8012338:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	681a      	ldr	r2, [r3, #0]
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	f042 0201 	orr.w	r2, r2, #1
 8012348:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801234a:	6878      	ldr	r0, [r7, #4]
 801234c:	f001 fa3c 	bl	80137c8 <UART_CheckIdleState>
 8012350:	4603      	mov	r3, r0
}
 8012352:	4618      	mov	r0, r3
 8012354:	3708      	adds	r7, #8
 8012356:	46bd      	mov	sp, r7
 8012358:	bd80      	pop	{r7, pc}
 801235a:	bf00      	nop
 801235c:	40011000 	.word	0x40011000
 8012360:	40004400 	.word	0x40004400
 8012364:	40004800 	.word	0x40004800
 8012368:	40004c00 	.word	0x40004c00
 801236c:	40005000 	.word	0x40005000
 8012370:	40011400 	.word	0x40011400
 8012374:	40007800 	.word	0x40007800
 8012378:	40007c00 	.word	0x40007c00
 801237c:	40011800 	.word	0x40011800
 8012380:	40011c00 	.word	0x40011c00
 8012384:	58000c00 	.word	0x58000c00
 8012388:	08017614 	.word	0x08017614

0801238c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801238c:	b580      	push	{r7, lr}
 801238e:	b08a      	sub	sp, #40	@ 0x28
 8012390:	af02      	add	r7, sp, #8
 8012392:	60f8      	str	r0, [r7, #12]
 8012394:	60b9      	str	r1, [r7, #8]
 8012396:	603b      	str	r3, [r7, #0]
 8012398:	4613      	mov	r3, r2
 801239a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80123a2:	2b20      	cmp	r3, #32
 80123a4:	d17b      	bne.n	801249e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80123a6:	68bb      	ldr	r3, [r7, #8]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d002      	beq.n	80123b2 <HAL_UART_Transmit+0x26>
 80123ac:	88fb      	ldrh	r3, [r7, #6]
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d101      	bne.n	80123b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80123b2:	2301      	movs	r3, #1
 80123b4:	e074      	b.n	80124a0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	2200      	movs	r2, #0
 80123ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	2221      	movs	r2, #33	@ 0x21
 80123c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80123c6:	f7f0 fe9f 	bl	8003108 <HAL_GetTick>
 80123ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	88fa      	ldrh	r2, [r7, #6]
 80123d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	88fa      	ldrh	r2, [r7, #6]
 80123d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	689b      	ldr	r3, [r3, #8]
 80123e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80123e4:	d108      	bne.n	80123f8 <HAL_UART_Transmit+0x6c>
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	691b      	ldr	r3, [r3, #16]
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d104      	bne.n	80123f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80123ee:	2300      	movs	r3, #0
 80123f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80123f2:	68bb      	ldr	r3, [r7, #8]
 80123f4:	61bb      	str	r3, [r7, #24]
 80123f6:	e003      	b.n	8012400 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80123f8:	68bb      	ldr	r3, [r7, #8]
 80123fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80123fc:	2300      	movs	r3, #0
 80123fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8012400:	e030      	b.n	8012464 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8012402:	683b      	ldr	r3, [r7, #0]
 8012404:	9300      	str	r3, [sp, #0]
 8012406:	697b      	ldr	r3, [r7, #20]
 8012408:	2200      	movs	r2, #0
 801240a:	2180      	movs	r1, #128	@ 0x80
 801240c:	68f8      	ldr	r0, [r7, #12]
 801240e:	f001 fa85 	bl	801391c <UART_WaitOnFlagUntilTimeout>
 8012412:	4603      	mov	r3, r0
 8012414:	2b00      	cmp	r3, #0
 8012416:	d005      	beq.n	8012424 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	2220      	movs	r2, #32
 801241c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8012420:	2303      	movs	r3, #3
 8012422:	e03d      	b.n	80124a0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8012424:	69fb      	ldr	r3, [r7, #28]
 8012426:	2b00      	cmp	r3, #0
 8012428:	d10b      	bne.n	8012442 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801242a:	69bb      	ldr	r3, [r7, #24]
 801242c:	881b      	ldrh	r3, [r3, #0]
 801242e:	461a      	mov	r2, r3
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8012438:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 801243a:	69bb      	ldr	r3, [r7, #24]
 801243c:	3302      	adds	r3, #2
 801243e:	61bb      	str	r3, [r7, #24]
 8012440:	e007      	b.n	8012452 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8012442:	69fb      	ldr	r3, [r7, #28]
 8012444:	781a      	ldrb	r2, [r3, #0]
 8012446:	68fb      	ldr	r3, [r7, #12]
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 801244c:	69fb      	ldr	r3, [r7, #28]
 801244e:	3301      	adds	r3, #1
 8012450:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8012452:	68fb      	ldr	r3, [r7, #12]
 8012454:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8012458:	b29b      	uxth	r3, r3
 801245a:	3b01      	subs	r3, #1
 801245c:	b29a      	uxth	r2, r3
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801246a:	b29b      	uxth	r3, r3
 801246c:	2b00      	cmp	r3, #0
 801246e:	d1c8      	bne.n	8012402 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8012470:	683b      	ldr	r3, [r7, #0]
 8012472:	9300      	str	r3, [sp, #0]
 8012474:	697b      	ldr	r3, [r7, #20]
 8012476:	2200      	movs	r2, #0
 8012478:	2140      	movs	r1, #64	@ 0x40
 801247a:	68f8      	ldr	r0, [r7, #12]
 801247c:	f001 fa4e 	bl	801391c <UART_WaitOnFlagUntilTimeout>
 8012480:	4603      	mov	r3, r0
 8012482:	2b00      	cmp	r3, #0
 8012484:	d005      	beq.n	8012492 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8012486:	68fb      	ldr	r3, [r7, #12]
 8012488:	2220      	movs	r2, #32
 801248a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 801248e:	2303      	movs	r3, #3
 8012490:	e006      	b.n	80124a0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8012492:	68fb      	ldr	r3, [r7, #12]
 8012494:	2220      	movs	r2, #32
 8012496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 801249a:	2300      	movs	r3, #0
 801249c:	e000      	b.n	80124a0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 801249e:	2302      	movs	r3, #2
  }
}
 80124a0:	4618      	mov	r0, r3
 80124a2:	3720      	adds	r7, #32
 80124a4:	46bd      	mov	sp, r7
 80124a6:	bd80      	pop	{r7, pc}

080124a8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80124a8:	b580      	push	{r7, lr}
 80124aa:	b08a      	sub	sp, #40	@ 0x28
 80124ac:	af02      	add	r7, sp, #8
 80124ae:	60f8      	str	r0, [r7, #12]
 80124b0:	60b9      	str	r1, [r7, #8]
 80124b2:	603b      	str	r3, [r7, #0]
 80124b4:	4613      	mov	r3, r2
 80124b6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80124b8:	68fb      	ldr	r3, [r7, #12]
 80124ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80124be:	2b20      	cmp	r3, #32
 80124c0:	f040 80b5 	bne.w	801262e <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80124c4:	68bb      	ldr	r3, [r7, #8]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d002      	beq.n	80124d0 <HAL_UART_Receive+0x28>
 80124ca:	88fb      	ldrh	r3, [r7, #6]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d101      	bne.n	80124d4 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80124d0:	2301      	movs	r3, #1
 80124d2:	e0ad      	b.n	8012630 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80124d4:	68fb      	ldr	r3, [r7, #12]
 80124d6:	2200      	movs	r2, #0
 80124d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	2222      	movs	r2, #34	@ 0x22
 80124e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	2200      	movs	r2, #0
 80124e8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80124ea:	f7f0 fe0d 	bl	8003108 <HAL_GetTick>
 80124ee:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	88fa      	ldrh	r2, [r7, #6]
 80124f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	88fa      	ldrh	r2, [r7, #6]
 80124fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	689b      	ldr	r3, [r3, #8]
 8012504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012508:	d10e      	bne.n	8012528 <HAL_UART_Receive+0x80>
 801250a:	68fb      	ldr	r3, [r7, #12]
 801250c:	691b      	ldr	r3, [r3, #16]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d105      	bne.n	801251e <HAL_UART_Receive+0x76>
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8012518:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801251c:	e02d      	b.n	801257a <HAL_UART_Receive+0xd2>
 801251e:	68fb      	ldr	r3, [r7, #12]
 8012520:	22ff      	movs	r2, #255	@ 0xff
 8012522:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012526:	e028      	b.n	801257a <HAL_UART_Receive+0xd2>
 8012528:	68fb      	ldr	r3, [r7, #12]
 801252a:	689b      	ldr	r3, [r3, #8]
 801252c:	2b00      	cmp	r3, #0
 801252e:	d10d      	bne.n	801254c <HAL_UART_Receive+0xa4>
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	691b      	ldr	r3, [r3, #16]
 8012534:	2b00      	cmp	r3, #0
 8012536:	d104      	bne.n	8012542 <HAL_UART_Receive+0x9a>
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	22ff      	movs	r2, #255	@ 0xff
 801253c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012540:	e01b      	b.n	801257a <HAL_UART_Receive+0xd2>
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	227f      	movs	r2, #127	@ 0x7f
 8012546:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801254a:	e016      	b.n	801257a <HAL_UART_Receive+0xd2>
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	689b      	ldr	r3, [r3, #8]
 8012550:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012554:	d10d      	bne.n	8012572 <HAL_UART_Receive+0xca>
 8012556:	68fb      	ldr	r3, [r7, #12]
 8012558:	691b      	ldr	r3, [r3, #16]
 801255a:	2b00      	cmp	r3, #0
 801255c:	d104      	bne.n	8012568 <HAL_UART_Receive+0xc0>
 801255e:	68fb      	ldr	r3, [r7, #12]
 8012560:	227f      	movs	r2, #127	@ 0x7f
 8012562:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012566:	e008      	b.n	801257a <HAL_UART_Receive+0xd2>
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	223f      	movs	r2, #63	@ 0x3f
 801256c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012570:	e003      	b.n	801257a <HAL_UART_Receive+0xd2>
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	2200      	movs	r2, #0
 8012576:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 801257a:	68fb      	ldr	r3, [r7, #12]
 801257c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012580:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	689b      	ldr	r3, [r3, #8]
 8012586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801258a:	d108      	bne.n	801259e <HAL_UART_Receive+0xf6>
 801258c:	68fb      	ldr	r3, [r7, #12]
 801258e:	691b      	ldr	r3, [r3, #16]
 8012590:	2b00      	cmp	r3, #0
 8012592:	d104      	bne.n	801259e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8012594:	2300      	movs	r3, #0
 8012596:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8012598:	68bb      	ldr	r3, [r7, #8]
 801259a:	61bb      	str	r3, [r7, #24]
 801259c:	e003      	b.n	80125a6 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 801259e:	68bb      	ldr	r3, [r7, #8]
 80125a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80125a2:	2300      	movs	r3, #0
 80125a4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80125a6:	e036      	b.n	8012616 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80125a8:	683b      	ldr	r3, [r7, #0]
 80125aa:	9300      	str	r3, [sp, #0]
 80125ac:	697b      	ldr	r3, [r7, #20]
 80125ae:	2200      	movs	r2, #0
 80125b0:	2120      	movs	r1, #32
 80125b2:	68f8      	ldr	r0, [r7, #12]
 80125b4:	f001 f9b2 	bl	801391c <UART_WaitOnFlagUntilTimeout>
 80125b8:	4603      	mov	r3, r0
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d005      	beq.n	80125ca <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	2220      	movs	r2, #32
 80125c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80125c6:	2303      	movs	r3, #3
 80125c8:	e032      	b.n	8012630 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80125ca:	69fb      	ldr	r3, [r7, #28]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d10c      	bne.n	80125ea <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80125d0:	68fb      	ldr	r3, [r7, #12]
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125d6:	b29a      	uxth	r2, r3
 80125d8:	8a7b      	ldrh	r3, [r7, #18]
 80125da:	4013      	ands	r3, r2
 80125dc:	b29a      	uxth	r2, r3
 80125de:	69bb      	ldr	r3, [r7, #24]
 80125e0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80125e2:	69bb      	ldr	r3, [r7, #24]
 80125e4:	3302      	adds	r3, #2
 80125e6:	61bb      	str	r3, [r7, #24]
 80125e8:	e00c      	b.n	8012604 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125f0:	b2da      	uxtb	r2, r3
 80125f2:	8a7b      	ldrh	r3, [r7, #18]
 80125f4:	b2db      	uxtb	r3, r3
 80125f6:	4013      	ands	r3, r2
 80125f8:	b2da      	uxtb	r2, r3
 80125fa:	69fb      	ldr	r3, [r7, #28]
 80125fc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80125fe:	69fb      	ldr	r3, [r7, #28]
 8012600:	3301      	adds	r3, #1
 8012602:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801260a:	b29b      	uxth	r3, r3
 801260c:	3b01      	subs	r3, #1
 801260e:	b29a      	uxth	r2, r3
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801261c:	b29b      	uxth	r3, r3
 801261e:	2b00      	cmp	r3, #0
 8012620:	d1c2      	bne.n	80125a8 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	2220      	movs	r2, #32
 8012626:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 801262a:	2300      	movs	r3, #0
 801262c:	e000      	b.n	8012630 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 801262e:	2302      	movs	r3, #2
  }
}
 8012630:	4618      	mov	r0, r3
 8012632:	3720      	adds	r7, #32
 8012634:	46bd      	mov	sp, r7
 8012636:	bd80      	pop	{r7, pc}

08012638 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801263c:	b092      	sub	sp, #72	@ 0x48
 801263e:	af00      	add	r7, sp, #0
 8012640:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8012642:	2300      	movs	r3, #0
 8012644:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  PLL2_ClocksTypeDef pll2_clocks;
  PLL3_ClocksTypeDef pll3_clocks;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8012648:	697b      	ldr	r3, [r7, #20]
 801264a:	685b      	ldr	r3, [r3, #4]
 801264c:	4a17      	ldr	r2, [pc, #92]	@ (80126ac <UART_SetConfig+0x74>)
 801264e:	4293      	cmp	r3, r2
 8012650:	d904      	bls.n	801265c <UART_SetConfig+0x24>
 8012652:	f640 31e2 	movw	r1, #3042	@ 0xbe2
 8012656:	4816      	ldr	r0, [pc, #88]	@ (80126b0 <UART_SetConfig+0x78>)
 8012658:	f7ef fb4e 	bl	8001cf8 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 801265c:	697b      	ldr	r3, [r7, #20]
 801265e:	689b      	ldr	r3, [r3, #8]
 8012660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012664:	d00d      	beq.n	8012682 <UART_SetConfig+0x4a>
 8012666:	697b      	ldr	r3, [r7, #20]
 8012668:	689b      	ldr	r3, [r3, #8]
 801266a:	2b00      	cmp	r3, #0
 801266c:	d009      	beq.n	8012682 <UART_SetConfig+0x4a>
 801266e:	697b      	ldr	r3, [r7, #20]
 8012670:	689b      	ldr	r3, [r3, #8]
 8012672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012676:	d004      	beq.n	8012682 <UART_SetConfig+0x4a>
 8012678:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 801267c:	480c      	ldr	r0, [pc, #48]	@ (80126b0 <UART_SetConfig+0x78>)
 801267e:	f7ef fb3b 	bl	8001cf8 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 8012682:	697b      	ldr	r3, [r7, #20]
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	4a0b      	ldr	r2, [pc, #44]	@ (80126b4 <UART_SetConfig+0x7c>)
 8012688:	4293      	cmp	r3, r2
 801268a:	d115      	bne.n	80126b8 <UART_SetConfig+0x80>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 801268c:	697b      	ldr	r3, [r7, #20]
 801268e:	68db      	ldr	r3, [r3, #12]
 8012690:	2b00      	cmp	r3, #0
 8012692:	d037      	beq.n	8012704 <UART_SetConfig+0xcc>
 8012694:	697b      	ldr	r3, [r7, #20]
 8012696:	68db      	ldr	r3, [r3, #12]
 8012698:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801269c:	d032      	beq.n	8012704 <UART_SetConfig+0xcc>
 801269e:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 80126a2:	4803      	ldr	r0, [pc, #12]	@ (80126b0 <UART_SetConfig+0x78>)
 80126a4:	f7ef fb28 	bl	8001cf8 <assert_failed>
 80126a8:	e02c      	b.n	8012704 <UART_SetConfig+0xcc>
 80126aa:	bf00      	nop
 80126ac:	00bebc20 	.word	0x00bebc20
 80126b0:	08017614 	.word	0x08017614
 80126b4:	58000c00 	.word	0x58000c00
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80126b8:	697b      	ldr	r3, [r7, #20]
 80126ba:	68db      	ldr	r3, [r3, #12]
 80126bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80126c0:	d012      	beq.n	80126e8 <UART_SetConfig+0xb0>
 80126c2:	697b      	ldr	r3, [r7, #20]
 80126c4:	68db      	ldr	r3, [r3, #12]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d00e      	beq.n	80126e8 <UART_SetConfig+0xb0>
 80126ca:	697b      	ldr	r3, [r7, #20]
 80126cc:	68db      	ldr	r3, [r3, #12]
 80126ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80126d2:	d009      	beq.n	80126e8 <UART_SetConfig+0xb0>
 80126d4:	697b      	ldr	r3, [r7, #20]
 80126d6:	68db      	ldr	r3, [r3, #12]
 80126d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80126dc:	d004      	beq.n	80126e8 <UART_SetConfig+0xb0>
 80126de:	f640 31ea 	movw	r1, #3050	@ 0xbea
 80126e2:	48a5      	ldr	r0, [pc, #660]	@ (8012978 <UART_SetConfig+0x340>)
 80126e4:	f7ef fb08 	bl	8001cf8 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80126e8:	697b      	ldr	r3, [r7, #20]
 80126ea:	6a1b      	ldr	r3, [r3, #32]
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d009      	beq.n	8012704 <UART_SetConfig+0xcc>
 80126f0:	697b      	ldr	r3, [r7, #20]
 80126f2:	6a1b      	ldr	r3, [r3, #32]
 80126f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80126f8:	d004      	beq.n	8012704 <UART_SetConfig+0xcc>
 80126fa:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 80126fe:	489e      	ldr	r0, [pc, #632]	@ (8012978 <UART_SetConfig+0x340>)
 8012700:	f7ef fafa 	bl	8001cf8 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8012704:	697b      	ldr	r3, [r7, #20]
 8012706:	691b      	ldr	r3, [r3, #16]
 8012708:	2b00      	cmp	r3, #0
 801270a:	d00e      	beq.n	801272a <UART_SetConfig+0xf2>
 801270c:	697b      	ldr	r3, [r7, #20]
 801270e:	691b      	ldr	r3, [r3, #16]
 8012710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012714:	d009      	beq.n	801272a <UART_SetConfig+0xf2>
 8012716:	697b      	ldr	r3, [r7, #20]
 8012718:	691b      	ldr	r3, [r3, #16]
 801271a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801271e:	d004      	beq.n	801272a <UART_SetConfig+0xf2>
 8012720:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8012724:	4894      	ldr	r0, [pc, #592]	@ (8012978 <UART_SetConfig+0x340>)
 8012726:	f7ef fae7 	bl	8001cf8 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 801272a:	697b      	ldr	r3, [r7, #20]
 801272c:	695b      	ldr	r3, [r3, #20]
 801272e:	f023 030c 	bic.w	r3, r3, #12
 8012732:	2b00      	cmp	r3, #0
 8012734:	d103      	bne.n	801273e <UART_SetConfig+0x106>
 8012736:	697b      	ldr	r3, [r7, #20]
 8012738:	695b      	ldr	r3, [r3, #20]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d104      	bne.n	8012748 <UART_SetConfig+0x110>
 801273e:	f640 31ef 	movw	r1, #3055	@ 0xbef
 8012742:	488d      	ldr	r0, [pc, #564]	@ (8012978 <UART_SetConfig+0x340>)
 8012744:	f7ef fad8 	bl	8001cf8 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8012748:	697b      	ldr	r3, [r7, #20]
 801274a:	699b      	ldr	r3, [r3, #24]
 801274c:	2b00      	cmp	r3, #0
 801274e:	d013      	beq.n	8012778 <UART_SetConfig+0x140>
 8012750:	697b      	ldr	r3, [r7, #20]
 8012752:	699b      	ldr	r3, [r3, #24]
 8012754:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012758:	d00e      	beq.n	8012778 <UART_SetConfig+0x140>
 801275a:	697b      	ldr	r3, [r7, #20]
 801275c:	699b      	ldr	r3, [r3, #24]
 801275e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012762:	d009      	beq.n	8012778 <UART_SetConfig+0x140>
 8012764:	697b      	ldr	r3, [r7, #20]
 8012766:	699b      	ldr	r3, [r3, #24]
 8012768:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801276c:	d004      	beq.n	8012778 <UART_SetConfig+0x140>
 801276e:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 8012772:	4881      	ldr	r0, [pc, #516]	@ (8012978 <UART_SetConfig+0x340>)
 8012774:	f7ef fac0 	bl	8001cf8 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8012778:	697b      	ldr	r3, [r7, #20]
 801277a:	69db      	ldr	r3, [r3, #28]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d009      	beq.n	8012794 <UART_SetConfig+0x15c>
 8012780:	697b      	ldr	r3, [r7, #20]
 8012782:	69db      	ldr	r3, [r3, #28]
 8012784:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012788:	d004      	beq.n	8012794 <UART_SetConfig+0x15c>
 801278a:	f640 31f1 	movw	r1, #3057	@ 0xbf1
 801278e:	487a      	ldr	r0, [pc, #488]	@ (8012978 <UART_SetConfig+0x340>)
 8012790:	f7ef fab2 	bl	8001cf8 <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 8012794:	697b      	ldr	r3, [r7, #20]
 8012796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012798:	2b00      	cmp	r3, #0
 801279a:	d030      	beq.n	80127fe <UART_SetConfig+0x1c6>
 801279c:	697b      	ldr	r3, [r7, #20]
 801279e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127a0:	2b01      	cmp	r3, #1
 80127a2:	d02c      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127a4:	697b      	ldr	r3, [r7, #20]
 80127a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127a8:	2b02      	cmp	r3, #2
 80127aa:	d028      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127ac:	697b      	ldr	r3, [r7, #20]
 80127ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127b0:	2b03      	cmp	r3, #3
 80127b2:	d024      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127b4:	697b      	ldr	r3, [r7, #20]
 80127b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127b8:	2b04      	cmp	r3, #4
 80127ba:	d020      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127bc:	697b      	ldr	r3, [r7, #20]
 80127be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127c0:	2b05      	cmp	r3, #5
 80127c2:	d01c      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127c4:	697b      	ldr	r3, [r7, #20]
 80127c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127c8:	2b06      	cmp	r3, #6
 80127ca:	d018      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127cc:	697b      	ldr	r3, [r7, #20]
 80127ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127d0:	2b07      	cmp	r3, #7
 80127d2:	d014      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127d4:	697b      	ldr	r3, [r7, #20]
 80127d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127d8:	2b08      	cmp	r3, #8
 80127da:	d010      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127dc:	697b      	ldr	r3, [r7, #20]
 80127de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127e0:	2b09      	cmp	r3, #9
 80127e2:	d00c      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127e4:	697b      	ldr	r3, [r7, #20]
 80127e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127e8:	2b0a      	cmp	r3, #10
 80127ea:	d008      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127ec:	697b      	ldr	r3, [r7, #20]
 80127ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127f0:	2b0b      	cmp	r3, #11
 80127f2:	d004      	beq.n	80127fe <UART_SetConfig+0x1c6>
 80127f4:	f640 31f2 	movw	r1, #3058	@ 0xbf2
 80127f8:	485f      	ldr	r0, [pc, #380]	@ (8012978 <UART_SetConfig+0x340>)
 80127fa:	f7ef fa7d 	bl	8001cf8 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80127fe:	697b      	ldr	r3, [r7, #20]
 8012800:	689a      	ldr	r2, [r3, #8]
 8012802:	697b      	ldr	r3, [r7, #20]
 8012804:	691b      	ldr	r3, [r3, #16]
 8012806:	431a      	orrs	r2, r3
 8012808:	697b      	ldr	r3, [r7, #20]
 801280a:	695b      	ldr	r3, [r3, #20]
 801280c:	431a      	orrs	r2, r3
 801280e:	697b      	ldr	r3, [r7, #20]
 8012810:	69db      	ldr	r3, [r3, #28]
 8012812:	4313      	orrs	r3, r2
 8012814:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012816:	697b      	ldr	r3, [r7, #20]
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	681a      	ldr	r2, [r3, #0]
 801281c:	4b57      	ldr	r3, [pc, #348]	@ (801297c <UART_SetConfig+0x344>)
 801281e:	4013      	ands	r3, r2
 8012820:	697a      	ldr	r2, [r7, #20]
 8012822:	6812      	ldr	r2, [r2, #0]
 8012824:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012826:	430b      	orrs	r3, r1
 8012828:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801282a:	697b      	ldr	r3, [r7, #20]
 801282c:	681b      	ldr	r3, [r3, #0]
 801282e:	685b      	ldr	r3, [r3, #4]
 8012830:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8012834:	697b      	ldr	r3, [r7, #20]
 8012836:	68da      	ldr	r2, [r3, #12]
 8012838:	697b      	ldr	r3, [r7, #20]
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	430a      	orrs	r2, r1
 801283e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8012840:	697b      	ldr	r3, [r7, #20]
 8012842:	699b      	ldr	r3, [r3, #24]
 8012844:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8012846:	697b      	ldr	r3, [r7, #20]
 8012848:	681b      	ldr	r3, [r3, #0]
 801284a:	4a4d      	ldr	r2, [pc, #308]	@ (8012980 <UART_SetConfig+0x348>)
 801284c:	4293      	cmp	r3, r2
 801284e:	d004      	beq.n	801285a <UART_SetConfig+0x222>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8012850:	697b      	ldr	r3, [r7, #20]
 8012852:	6a1b      	ldr	r3, [r3, #32]
 8012854:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012856:	4313      	orrs	r3, r2
 8012858:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801285a:	697b      	ldr	r3, [r7, #20]
 801285c:	681b      	ldr	r3, [r3, #0]
 801285e:	689a      	ldr	r2, [r3, #8]
 8012860:	4b48      	ldr	r3, [pc, #288]	@ (8012984 <UART_SetConfig+0x34c>)
 8012862:	4013      	ands	r3, r2
 8012864:	697a      	ldr	r2, [r7, #20]
 8012866:	6812      	ldr	r2, [r2, #0]
 8012868:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801286a:	430b      	orrs	r3, r1
 801286c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801286e:	697b      	ldr	r3, [r7, #20]
 8012870:	681b      	ldr	r3, [r3, #0]
 8012872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012874:	f023 010f 	bic.w	r1, r3, #15
 8012878:	697b      	ldr	r3, [r7, #20]
 801287a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801287c:	697b      	ldr	r3, [r7, #20]
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	430a      	orrs	r2, r1
 8012882:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012884:	697b      	ldr	r3, [r7, #20]
 8012886:	681b      	ldr	r3, [r3, #0]
 8012888:	4a3f      	ldr	r2, [pc, #252]	@ (8012988 <UART_SetConfig+0x350>)
 801288a:	4293      	cmp	r3, r2
 801288c:	f040 8084 	bne.w	8012998 <UART_SetConfig+0x360>
 8012890:	4b3e      	ldr	r3, [pc, #248]	@ (801298c <UART_SetConfig+0x354>)
 8012892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012894:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012898:	2b28      	cmp	r3, #40	@ 0x28
 801289a:	d879      	bhi.n	8012990 <UART_SetConfig+0x358>
 801289c:	a201      	add	r2, pc, #4	@ (adr r2, 80128a4 <UART_SetConfig+0x26c>)
 801289e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80128a2:	bf00      	nop
 80128a4:	08012949 	.word	0x08012949
 80128a8:	08012991 	.word	0x08012991
 80128ac:	08012991 	.word	0x08012991
 80128b0:	08012991 	.word	0x08012991
 80128b4:	08012991 	.word	0x08012991
 80128b8:	08012991 	.word	0x08012991
 80128bc:	08012991 	.word	0x08012991
 80128c0:	08012991 	.word	0x08012991
 80128c4:	08012951 	.word	0x08012951
 80128c8:	08012991 	.word	0x08012991
 80128cc:	08012991 	.word	0x08012991
 80128d0:	08012991 	.word	0x08012991
 80128d4:	08012991 	.word	0x08012991
 80128d8:	08012991 	.word	0x08012991
 80128dc:	08012991 	.word	0x08012991
 80128e0:	08012991 	.word	0x08012991
 80128e4:	08012959 	.word	0x08012959
 80128e8:	08012991 	.word	0x08012991
 80128ec:	08012991 	.word	0x08012991
 80128f0:	08012991 	.word	0x08012991
 80128f4:	08012991 	.word	0x08012991
 80128f8:	08012991 	.word	0x08012991
 80128fc:	08012991 	.word	0x08012991
 8012900:	08012991 	.word	0x08012991
 8012904:	08012961 	.word	0x08012961
 8012908:	08012991 	.word	0x08012991
 801290c:	08012991 	.word	0x08012991
 8012910:	08012991 	.word	0x08012991
 8012914:	08012991 	.word	0x08012991
 8012918:	08012991 	.word	0x08012991
 801291c:	08012991 	.word	0x08012991
 8012920:	08012991 	.word	0x08012991
 8012924:	08012969 	.word	0x08012969
 8012928:	08012991 	.word	0x08012991
 801292c:	08012991 	.word	0x08012991
 8012930:	08012991 	.word	0x08012991
 8012934:	08012991 	.word	0x08012991
 8012938:	08012991 	.word	0x08012991
 801293c:	08012991 	.word	0x08012991
 8012940:	08012991 	.word	0x08012991
 8012944:	08012971 	.word	0x08012971
 8012948:	2301      	movs	r3, #1
 801294a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801294e:	e32c      	b.n	8012faa <UART_SetConfig+0x972>
 8012950:	2304      	movs	r3, #4
 8012952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012956:	e328      	b.n	8012faa <UART_SetConfig+0x972>
 8012958:	2308      	movs	r3, #8
 801295a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801295e:	e324      	b.n	8012faa <UART_SetConfig+0x972>
 8012960:	2310      	movs	r3, #16
 8012962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012966:	e320      	b.n	8012faa <UART_SetConfig+0x972>
 8012968:	2320      	movs	r3, #32
 801296a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801296e:	e31c      	b.n	8012faa <UART_SetConfig+0x972>
 8012970:	2340      	movs	r3, #64	@ 0x40
 8012972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012976:	e318      	b.n	8012faa <UART_SetConfig+0x972>
 8012978:	08017614 	.word	0x08017614
 801297c:	cfff69f3 	.word	0xcfff69f3
 8012980:	58000c00 	.word	0x58000c00
 8012984:	11fff4ff 	.word	0x11fff4ff
 8012988:	40011000 	.word	0x40011000
 801298c:	58024400 	.word	0x58024400
 8012990:	2380      	movs	r3, #128	@ 0x80
 8012992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012996:	e308      	b.n	8012faa <UART_SetConfig+0x972>
 8012998:	697b      	ldr	r3, [r7, #20]
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	4ac3      	ldr	r2, [pc, #780]	@ (8012cac <UART_SetConfig+0x674>)
 801299e:	4293      	cmp	r3, r2
 80129a0:	d130      	bne.n	8012a04 <UART_SetConfig+0x3cc>
 80129a2:	4bc3      	ldr	r3, [pc, #780]	@ (8012cb0 <UART_SetConfig+0x678>)
 80129a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80129a6:	f003 0307 	and.w	r3, r3, #7
 80129aa:	2b05      	cmp	r3, #5
 80129ac:	d826      	bhi.n	80129fc <UART_SetConfig+0x3c4>
 80129ae:	a201      	add	r2, pc, #4	@ (adr r2, 80129b4 <UART_SetConfig+0x37c>)
 80129b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129b4:	080129cd 	.word	0x080129cd
 80129b8:	080129d5 	.word	0x080129d5
 80129bc:	080129dd 	.word	0x080129dd
 80129c0:	080129e5 	.word	0x080129e5
 80129c4:	080129ed 	.word	0x080129ed
 80129c8:	080129f5 	.word	0x080129f5
 80129cc:	2300      	movs	r3, #0
 80129ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80129d2:	e2ea      	b.n	8012faa <UART_SetConfig+0x972>
 80129d4:	2304      	movs	r3, #4
 80129d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80129da:	e2e6      	b.n	8012faa <UART_SetConfig+0x972>
 80129dc:	2308      	movs	r3, #8
 80129de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80129e2:	e2e2      	b.n	8012faa <UART_SetConfig+0x972>
 80129e4:	2310      	movs	r3, #16
 80129e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80129ea:	e2de      	b.n	8012faa <UART_SetConfig+0x972>
 80129ec:	2320      	movs	r3, #32
 80129ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80129f2:	e2da      	b.n	8012faa <UART_SetConfig+0x972>
 80129f4:	2340      	movs	r3, #64	@ 0x40
 80129f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80129fa:	e2d6      	b.n	8012faa <UART_SetConfig+0x972>
 80129fc:	2380      	movs	r3, #128	@ 0x80
 80129fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a02:	e2d2      	b.n	8012faa <UART_SetConfig+0x972>
 8012a04:	697b      	ldr	r3, [r7, #20]
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	4aaa      	ldr	r2, [pc, #680]	@ (8012cb4 <UART_SetConfig+0x67c>)
 8012a0a:	4293      	cmp	r3, r2
 8012a0c:	d130      	bne.n	8012a70 <UART_SetConfig+0x438>
 8012a0e:	4ba8      	ldr	r3, [pc, #672]	@ (8012cb0 <UART_SetConfig+0x678>)
 8012a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a12:	f003 0307 	and.w	r3, r3, #7
 8012a16:	2b05      	cmp	r3, #5
 8012a18:	d826      	bhi.n	8012a68 <UART_SetConfig+0x430>
 8012a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8012a20 <UART_SetConfig+0x3e8>)
 8012a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a20:	08012a39 	.word	0x08012a39
 8012a24:	08012a41 	.word	0x08012a41
 8012a28:	08012a49 	.word	0x08012a49
 8012a2c:	08012a51 	.word	0x08012a51
 8012a30:	08012a59 	.word	0x08012a59
 8012a34:	08012a61 	.word	0x08012a61
 8012a38:	2300      	movs	r3, #0
 8012a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a3e:	e2b4      	b.n	8012faa <UART_SetConfig+0x972>
 8012a40:	2304      	movs	r3, #4
 8012a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a46:	e2b0      	b.n	8012faa <UART_SetConfig+0x972>
 8012a48:	2308      	movs	r3, #8
 8012a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a4e:	e2ac      	b.n	8012faa <UART_SetConfig+0x972>
 8012a50:	2310      	movs	r3, #16
 8012a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a56:	e2a8      	b.n	8012faa <UART_SetConfig+0x972>
 8012a58:	2320      	movs	r3, #32
 8012a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a5e:	e2a4      	b.n	8012faa <UART_SetConfig+0x972>
 8012a60:	2340      	movs	r3, #64	@ 0x40
 8012a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a66:	e2a0      	b.n	8012faa <UART_SetConfig+0x972>
 8012a68:	2380      	movs	r3, #128	@ 0x80
 8012a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a6e:	e29c      	b.n	8012faa <UART_SetConfig+0x972>
 8012a70:	697b      	ldr	r3, [r7, #20]
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	4a90      	ldr	r2, [pc, #576]	@ (8012cb8 <UART_SetConfig+0x680>)
 8012a76:	4293      	cmp	r3, r2
 8012a78:	d130      	bne.n	8012adc <UART_SetConfig+0x4a4>
 8012a7a:	4b8d      	ldr	r3, [pc, #564]	@ (8012cb0 <UART_SetConfig+0x678>)
 8012a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a7e:	f003 0307 	and.w	r3, r3, #7
 8012a82:	2b05      	cmp	r3, #5
 8012a84:	d826      	bhi.n	8012ad4 <UART_SetConfig+0x49c>
 8012a86:	a201      	add	r2, pc, #4	@ (adr r2, 8012a8c <UART_SetConfig+0x454>)
 8012a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a8c:	08012aa5 	.word	0x08012aa5
 8012a90:	08012aad 	.word	0x08012aad
 8012a94:	08012ab5 	.word	0x08012ab5
 8012a98:	08012abd 	.word	0x08012abd
 8012a9c:	08012ac5 	.word	0x08012ac5
 8012aa0:	08012acd 	.word	0x08012acd
 8012aa4:	2300      	movs	r3, #0
 8012aa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012aaa:	e27e      	b.n	8012faa <UART_SetConfig+0x972>
 8012aac:	2304      	movs	r3, #4
 8012aae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ab2:	e27a      	b.n	8012faa <UART_SetConfig+0x972>
 8012ab4:	2308      	movs	r3, #8
 8012ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012aba:	e276      	b.n	8012faa <UART_SetConfig+0x972>
 8012abc:	2310      	movs	r3, #16
 8012abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ac2:	e272      	b.n	8012faa <UART_SetConfig+0x972>
 8012ac4:	2320      	movs	r3, #32
 8012ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012aca:	e26e      	b.n	8012faa <UART_SetConfig+0x972>
 8012acc:	2340      	movs	r3, #64	@ 0x40
 8012ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ad2:	e26a      	b.n	8012faa <UART_SetConfig+0x972>
 8012ad4:	2380      	movs	r3, #128	@ 0x80
 8012ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ada:	e266      	b.n	8012faa <UART_SetConfig+0x972>
 8012adc:	697b      	ldr	r3, [r7, #20]
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	4a76      	ldr	r2, [pc, #472]	@ (8012cbc <UART_SetConfig+0x684>)
 8012ae2:	4293      	cmp	r3, r2
 8012ae4:	d130      	bne.n	8012b48 <UART_SetConfig+0x510>
 8012ae6:	4b72      	ldr	r3, [pc, #456]	@ (8012cb0 <UART_SetConfig+0x678>)
 8012ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012aea:	f003 0307 	and.w	r3, r3, #7
 8012aee:	2b05      	cmp	r3, #5
 8012af0:	d826      	bhi.n	8012b40 <UART_SetConfig+0x508>
 8012af2:	a201      	add	r2, pc, #4	@ (adr r2, 8012af8 <UART_SetConfig+0x4c0>)
 8012af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012af8:	08012b11 	.word	0x08012b11
 8012afc:	08012b19 	.word	0x08012b19
 8012b00:	08012b21 	.word	0x08012b21
 8012b04:	08012b29 	.word	0x08012b29
 8012b08:	08012b31 	.word	0x08012b31
 8012b0c:	08012b39 	.word	0x08012b39
 8012b10:	2300      	movs	r3, #0
 8012b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b16:	e248      	b.n	8012faa <UART_SetConfig+0x972>
 8012b18:	2304      	movs	r3, #4
 8012b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b1e:	e244      	b.n	8012faa <UART_SetConfig+0x972>
 8012b20:	2308      	movs	r3, #8
 8012b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b26:	e240      	b.n	8012faa <UART_SetConfig+0x972>
 8012b28:	2310      	movs	r3, #16
 8012b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b2e:	e23c      	b.n	8012faa <UART_SetConfig+0x972>
 8012b30:	2320      	movs	r3, #32
 8012b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b36:	e238      	b.n	8012faa <UART_SetConfig+0x972>
 8012b38:	2340      	movs	r3, #64	@ 0x40
 8012b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b3e:	e234      	b.n	8012faa <UART_SetConfig+0x972>
 8012b40:	2380      	movs	r3, #128	@ 0x80
 8012b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b46:	e230      	b.n	8012faa <UART_SetConfig+0x972>
 8012b48:	697b      	ldr	r3, [r7, #20]
 8012b4a:	681b      	ldr	r3, [r3, #0]
 8012b4c:	4a5c      	ldr	r2, [pc, #368]	@ (8012cc0 <UART_SetConfig+0x688>)
 8012b4e:	4293      	cmp	r3, r2
 8012b50:	d176      	bne.n	8012c40 <UART_SetConfig+0x608>
 8012b52:	4b57      	ldr	r3, [pc, #348]	@ (8012cb0 <UART_SetConfig+0x678>)
 8012b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012b5a:	2b28      	cmp	r3, #40	@ 0x28
 8012b5c:	d86c      	bhi.n	8012c38 <UART_SetConfig+0x600>
 8012b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8012b64 <UART_SetConfig+0x52c>)
 8012b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b64:	08012c09 	.word	0x08012c09
 8012b68:	08012c39 	.word	0x08012c39
 8012b6c:	08012c39 	.word	0x08012c39
 8012b70:	08012c39 	.word	0x08012c39
 8012b74:	08012c39 	.word	0x08012c39
 8012b78:	08012c39 	.word	0x08012c39
 8012b7c:	08012c39 	.word	0x08012c39
 8012b80:	08012c39 	.word	0x08012c39
 8012b84:	08012c11 	.word	0x08012c11
 8012b88:	08012c39 	.word	0x08012c39
 8012b8c:	08012c39 	.word	0x08012c39
 8012b90:	08012c39 	.word	0x08012c39
 8012b94:	08012c39 	.word	0x08012c39
 8012b98:	08012c39 	.word	0x08012c39
 8012b9c:	08012c39 	.word	0x08012c39
 8012ba0:	08012c39 	.word	0x08012c39
 8012ba4:	08012c19 	.word	0x08012c19
 8012ba8:	08012c39 	.word	0x08012c39
 8012bac:	08012c39 	.word	0x08012c39
 8012bb0:	08012c39 	.word	0x08012c39
 8012bb4:	08012c39 	.word	0x08012c39
 8012bb8:	08012c39 	.word	0x08012c39
 8012bbc:	08012c39 	.word	0x08012c39
 8012bc0:	08012c39 	.word	0x08012c39
 8012bc4:	08012c21 	.word	0x08012c21
 8012bc8:	08012c39 	.word	0x08012c39
 8012bcc:	08012c39 	.word	0x08012c39
 8012bd0:	08012c39 	.word	0x08012c39
 8012bd4:	08012c39 	.word	0x08012c39
 8012bd8:	08012c39 	.word	0x08012c39
 8012bdc:	08012c39 	.word	0x08012c39
 8012be0:	08012c39 	.word	0x08012c39
 8012be4:	08012c29 	.word	0x08012c29
 8012be8:	08012c39 	.word	0x08012c39
 8012bec:	08012c39 	.word	0x08012c39
 8012bf0:	08012c39 	.word	0x08012c39
 8012bf4:	08012c39 	.word	0x08012c39
 8012bf8:	08012c39 	.word	0x08012c39
 8012bfc:	08012c39 	.word	0x08012c39
 8012c00:	08012c39 	.word	0x08012c39
 8012c04:	08012c31 	.word	0x08012c31
 8012c08:	2301      	movs	r3, #1
 8012c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c0e:	e1cc      	b.n	8012faa <UART_SetConfig+0x972>
 8012c10:	2304      	movs	r3, #4
 8012c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c16:	e1c8      	b.n	8012faa <UART_SetConfig+0x972>
 8012c18:	2308      	movs	r3, #8
 8012c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c1e:	e1c4      	b.n	8012faa <UART_SetConfig+0x972>
 8012c20:	2310      	movs	r3, #16
 8012c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c26:	e1c0      	b.n	8012faa <UART_SetConfig+0x972>
 8012c28:	2320      	movs	r3, #32
 8012c2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c2e:	e1bc      	b.n	8012faa <UART_SetConfig+0x972>
 8012c30:	2340      	movs	r3, #64	@ 0x40
 8012c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c36:	e1b8      	b.n	8012faa <UART_SetConfig+0x972>
 8012c38:	2380      	movs	r3, #128	@ 0x80
 8012c3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c3e:	e1b4      	b.n	8012faa <UART_SetConfig+0x972>
 8012c40:	697b      	ldr	r3, [r7, #20]
 8012c42:	681b      	ldr	r3, [r3, #0]
 8012c44:	4a1f      	ldr	r2, [pc, #124]	@ (8012cc4 <UART_SetConfig+0x68c>)
 8012c46:	4293      	cmp	r3, r2
 8012c48:	d13e      	bne.n	8012cc8 <UART_SetConfig+0x690>
 8012c4a:	4b19      	ldr	r3, [pc, #100]	@ (8012cb0 <UART_SetConfig+0x678>)
 8012c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012c4e:	f003 0307 	and.w	r3, r3, #7
 8012c52:	2b05      	cmp	r3, #5
 8012c54:	d826      	bhi.n	8012ca4 <UART_SetConfig+0x66c>
 8012c56:	a201      	add	r2, pc, #4	@ (adr r2, 8012c5c <UART_SetConfig+0x624>)
 8012c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c5c:	08012c75 	.word	0x08012c75
 8012c60:	08012c7d 	.word	0x08012c7d
 8012c64:	08012c85 	.word	0x08012c85
 8012c68:	08012c8d 	.word	0x08012c8d
 8012c6c:	08012c95 	.word	0x08012c95
 8012c70:	08012c9d 	.word	0x08012c9d
 8012c74:	2300      	movs	r3, #0
 8012c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c7a:	e196      	b.n	8012faa <UART_SetConfig+0x972>
 8012c7c:	2304      	movs	r3, #4
 8012c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c82:	e192      	b.n	8012faa <UART_SetConfig+0x972>
 8012c84:	2308      	movs	r3, #8
 8012c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c8a:	e18e      	b.n	8012faa <UART_SetConfig+0x972>
 8012c8c:	2310      	movs	r3, #16
 8012c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c92:	e18a      	b.n	8012faa <UART_SetConfig+0x972>
 8012c94:	2320      	movs	r3, #32
 8012c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c9a:	e186      	b.n	8012faa <UART_SetConfig+0x972>
 8012c9c:	2340      	movs	r3, #64	@ 0x40
 8012c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ca2:	e182      	b.n	8012faa <UART_SetConfig+0x972>
 8012ca4:	2380      	movs	r3, #128	@ 0x80
 8012ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012caa:	e17e      	b.n	8012faa <UART_SetConfig+0x972>
 8012cac:	40004400 	.word	0x40004400
 8012cb0:	58024400 	.word	0x58024400
 8012cb4:	40004800 	.word	0x40004800
 8012cb8:	40004c00 	.word	0x40004c00
 8012cbc:	40005000 	.word	0x40005000
 8012cc0:	40011400 	.word	0x40011400
 8012cc4:	40007800 	.word	0x40007800
 8012cc8:	697b      	ldr	r3, [r7, #20]
 8012cca:	681b      	ldr	r3, [r3, #0]
 8012ccc:	4ab0      	ldr	r2, [pc, #704]	@ (8012f90 <UART_SetConfig+0x958>)
 8012cce:	4293      	cmp	r3, r2
 8012cd0:	d130      	bne.n	8012d34 <UART_SetConfig+0x6fc>
 8012cd2:	4bb0      	ldr	r3, [pc, #704]	@ (8012f94 <UART_SetConfig+0x95c>)
 8012cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012cd6:	f003 0307 	and.w	r3, r3, #7
 8012cda:	2b05      	cmp	r3, #5
 8012cdc:	d826      	bhi.n	8012d2c <UART_SetConfig+0x6f4>
 8012cde:	a201      	add	r2, pc, #4	@ (adr r2, 8012ce4 <UART_SetConfig+0x6ac>)
 8012ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ce4:	08012cfd 	.word	0x08012cfd
 8012ce8:	08012d05 	.word	0x08012d05
 8012cec:	08012d0d 	.word	0x08012d0d
 8012cf0:	08012d15 	.word	0x08012d15
 8012cf4:	08012d1d 	.word	0x08012d1d
 8012cf8:	08012d25 	.word	0x08012d25
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d02:	e152      	b.n	8012faa <UART_SetConfig+0x972>
 8012d04:	2304      	movs	r3, #4
 8012d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d0a:	e14e      	b.n	8012faa <UART_SetConfig+0x972>
 8012d0c:	2308      	movs	r3, #8
 8012d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d12:	e14a      	b.n	8012faa <UART_SetConfig+0x972>
 8012d14:	2310      	movs	r3, #16
 8012d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d1a:	e146      	b.n	8012faa <UART_SetConfig+0x972>
 8012d1c:	2320      	movs	r3, #32
 8012d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d22:	e142      	b.n	8012faa <UART_SetConfig+0x972>
 8012d24:	2340      	movs	r3, #64	@ 0x40
 8012d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d2a:	e13e      	b.n	8012faa <UART_SetConfig+0x972>
 8012d2c:	2380      	movs	r3, #128	@ 0x80
 8012d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d32:	e13a      	b.n	8012faa <UART_SetConfig+0x972>
 8012d34:	697b      	ldr	r3, [r7, #20]
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	4a97      	ldr	r2, [pc, #604]	@ (8012f98 <UART_SetConfig+0x960>)
 8012d3a:	4293      	cmp	r3, r2
 8012d3c:	d176      	bne.n	8012e2c <UART_SetConfig+0x7f4>
 8012d3e:	4b95      	ldr	r3, [pc, #596]	@ (8012f94 <UART_SetConfig+0x95c>)
 8012d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012d42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012d46:	2b28      	cmp	r3, #40	@ 0x28
 8012d48:	d86c      	bhi.n	8012e24 <UART_SetConfig+0x7ec>
 8012d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8012d50 <UART_SetConfig+0x718>)
 8012d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d50:	08012df5 	.word	0x08012df5
 8012d54:	08012e25 	.word	0x08012e25
 8012d58:	08012e25 	.word	0x08012e25
 8012d5c:	08012e25 	.word	0x08012e25
 8012d60:	08012e25 	.word	0x08012e25
 8012d64:	08012e25 	.word	0x08012e25
 8012d68:	08012e25 	.word	0x08012e25
 8012d6c:	08012e25 	.word	0x08012e25
 8012d70:	08012dfd 	.word	0x08012dfd
 8012d74:	08012e25 	.word	0x08012e25
 8012d78:	08012e25 	.word	0x08012e25
 8012d7c:	08012e25 	.word	0x08012e25
 8012d80:	08012e25 	.word	0x08012e25
 8012d84:	08012e25 	.word	0x08012e25
 8012d88:	08012e25 	.word	0x08012e25
 8012d8c:	08012e25 	.word	0x08012e25
 8012d90:	08012e05 	.word	0x08012e05
 8012d94:	08012e25 	.word	0x08012e25
 8012d98:	08012e25 	.word	0x08012e25
 8012d9c:	08012e25 	.word	0x08012e25
 8012da0:	08012e25 	.word	0x08012e25
 8012da4:	08012e25 	.word	0x08012e25
 8012da8:	08012e25 	.word	0x08012e25
 8012dac:	08012e25 	.word	0x08012e25
 8012db0:	08012e0d 	.word	0x08012e0d
 8012db4:	08012e25 	.word	0x08012e25
 8012db8:	08012e25 	.word	0x08012e25
 8012dbc:	08012e25 	.word	0x08012e25
 8012dc0:	08012e25 	.word	0x08012e25
 8012dc4:	08012e25 	.word	0x08012e25
 8012dc8:	08012e25 	.word	0x08012e25
 8012dcc:	08012e25 	.word	0x08012e25
 8012dd0:	08012e15 	.word	0x08012e15
 8012dd4:	08012e25 	.word	0x08012e25
 8012dd8:	08012e25 	.word	0x08012e25
 8012ddc:	08012e25 	.word	0x08012e25
 8012de0:	08012e25 	.word	0x08012e25
 8012de4:	08012e25 	.word	0x08012e25
 8012de8:	08012e25 	.word	0x08012e25
 8012dec:	08012e25 	.word	0x08012e25
 8012df0:	08012e1d 	.word	0x08012e1d
 8012df4:	2301      	movs	r3, #1
 8012df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dfa:	e0d6      	b.n	8012faa <UART_SetConfig+0x972>
 8012dfc:	2304      	movs	r3, #4
 8012dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e02:	e0d2      	b.n	8012faa <UART_SetConfig+0x972>
 8012e04:	2308      	movs	r3, #8
 8012e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e0a:	e0ce      	b.n	8012faa <UART_SetConfig+0x972>
 8012e0c:	2310      	movs	r3, #16
 8012e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e12:	e0ca      	b.n	8012faa <UART_SetConfig+0x972>
 8012e14:	2320      	movs	r3, #32
 8012e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e1a:	e0c6      	b.n	8012faa <UART_SetConfig+0x972>
 8012e1c:	2340      	movs	r3, #64	@ 0x40
 8012e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e22:	e0c2      	b.n	8012faa <UART_SetConfig+0x972>
 8012e24:	2380      	movs	r3, #128	@ 0x80
 8012e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e2a:	e0be      	b.n	8012faa <UART_SetConfig+0x972>
 8012e2c:	697b      	ldr	r3, [r7, #20]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	4a5a      	ldr	r2, [pc, #360]	@ (8012f9c <UART_SetConfig+0x964>)
 8012e32:	4293      	cmp	r3, r2
 8012e34:	d176      	bne.n	8012f24 <UART_SetConfig+0x8ec>
 8012e36:	4b57      	ldr	r3, [pc, #348]	@ (8012f94 <UART_SetConfig+0x95c>)
 8012e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012e3e:	2b28      	cmp	r3, #40	@ 0x28
 8012e40:	d86c      	bhi.n	8012f1c <UART_SetConfig+0x8e4>
 8012e42:	a201      	add	r2, pc, #4	@ (adr r2, 8012e48 <UART_SetConfig+0x810>)
 8012e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e48:	08012eed 	.word	0x08012eed
 8012e4c:	08012f1d 	.word	0x08012f1d
 8012e50:	08012f1d 	.word	0x08012f1d
 8012e54:	08012f1d 	.word	0x08012f1d
 8012e58:	08012f1d 	.word	0x08012f1d
 8012e5c:	08012f1d 	.word	0x08012f1d
 8012e60:	08012f1d 	.word	0x08012f1d
 8012e64:	08012f1d 	.word	0x08012f1d
 8012e68:	08012ef5 	.word	0x08012ef5
 8012e6c:	08012f1d 	.word	0x08012f1d
 8012e70:	08012f1d 	.word	0x08012f1d
 8012e74:	08012f1d 	.word	0x08012f1d
 8012e78:	08012f1d 	.word	0x08012f1d
 8012e7c:	08012f1d 	.word	0x08012f1d
 8012e80:	08012f1d 	.word	0x08012f1d
 8012e84:	08012f1d 	.word	0x08012f1d
 8012e88:	08012efd 	.word	0x08012efd
 8012e8c:	08012f1d 	.word	0x08012f1d
 8012e90:	08012f1d 	.word	0x08012f1d
 8012e94:	08012f1d 	.word	0x08012f1d
 8012e98:	08012f1d 	.word	0x08012f1d
 8012e9c:	08012f1d 	.word	0x08012f1d
 8012ea0:	08012f1d 	.word	0x08012f1d
 8012ea4:	08012f1d 	.word	0x08012f1d
 8012ea8:	08012f05 	.word	0x08012f05
 8012eac:	08012f1d 	.word	0x08012f1d
 8012eb0:	08012f1d 	.word	0x08012f1d
 8012eb4:	08012f1d 	.word	0x08012f1d
 8012eb8:	08012f1d 	.word	0x08012f1d
 8012ebc:	08012f1d 	.word	0x08012f1d
 8012ec0:	08012f1d 	.word	0x08012f1d
 8012ec4:	08012f1d 	.word	0x08012f1d
 8012ec8:	08012f0d 	.word	0x08012f0d
 8012ecc:	08012f1d 	.word	0x08012f1d
 8012ed0:	08012f1d 	.word	0x08012f1d
 8012ed4:	08012f1d 	.word	0x08012f1d
 8012ed8:	08012f1d 	.word	0x08012f1d
 8012edc:	08012f1d 	.word	0x08012f1d
 8012ee0:	08012f1d 	.word	0x08012f1d
 8012ee4:	08012f1d 	.word	0x08012f1d
 8012ee8:	08012f15 	.word	0x08012f15
 8012eec:	2301      	movs	r3, #1
 8012eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ef2:	e05a      	b.n	8012faa <UART_SetConfig+0x972>
 8012ef4:	2304      	movs	r3, #4
 8012ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012efa:	e056      	b.n	8012faa <UART_SetConfig+0x972>
 8012efc:	2308      	movs	r3, #8
 8012efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f02:	e052      	b.n	8012faa <UART_SetConfig+0x972>
 8012f04:	2310      	movs	r3, #16
 8012f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f0a:	e04e      	b.n	8012faa <UART_SetConfig+0x972>
 8012f0c:	2320      	movs	r3, #32
 8012f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f12:	e04a      	b.n	8012faa <UART_SetConfig+0x972>
 8012f14:	2340      	movs	r3, #64	@ 0x40
 8012f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f1a:	e046      	b.n	8012faa <UART_SetConfig+0x972>
 8012f1c:	2380      	movs	r3, #128	@ 0x80
 8012f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f22:	e042      	b.n	8012faa <UART_SetConfig+0x972>
 8012f24:	697b      	ldr	r3, [r7, #20]
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	4a1d      	ldr	r2, [pc, #116]	@ (8012fa0 <UART_SetConfig+0x968>)
 8012f2a:	4293      	cmp	r3, r2
 8012f2c:	d13a      	bne.n	8012fa4 <UART_SetConfig+0x96c>
 8012f2e:	4b19      	ldr	r3, [pc, #100]	@ (8012f94 <UART_SetConfig+0x95c>)
 8012f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012f32:	f003 0307 	and.w	r3, r3, #7
 8012f36:	2b05      	cmp	r3, #5
 8012f38:	d826      	bhi.n	8012f88 <UART_SetConfig+0x950>
 8012f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8012f40 <UART_SetConfig+0x908>)
 8012f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f40:	08012f59 	.word	0x08012f59
 8012f44:	08012f61 	.word	0x08012f61
 8012f48:	08012f69 	.word	0x08012f69
 8012f4c:	08012f71 	.word	0x08012f71
 8012f50:	08012f79 	.word	0x08012f79
 8012f54:	08012f81 	.word	0x08012f81
 8012f58:	2302      	movs	r3, #2
 8012f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f5e:	e024      	b.n	8012faa <UART_SetConfig+0x972>
 8012f60:	2304      	movs	r3, #4
 8012f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f66:	e020      	b.n	8012faa <UART_SetConfig+0x972>
 8012f68:	2308      	movs	r3, #8
 8012f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f6e:	e01c      	b.n	8012faa <UART_SetConfig+0x972>
 8012f70:	2310      	movs	r3, #16
 8012f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f76:	e018      	b.n	8012faa <UART_SetConfig+0x972>
 8012f78:	2320      	movs	r3, #32
 8012f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f7e:	e014      	b.n	8012faa <UART_SetConfig+0x972>
 8012f80:	2340      	movs	r3, #64	@ 0x40
 8012f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f86:	e010      	b.n	8012faa <UART_SetConfig+0x972>
 8012f88:	2380      	movs	r3, #128	@ 0x80
 8012f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012f8e:	e00c      	b.n	8012faa <UART_SetConfig+0x972>
 8012f90:	40007c00 	.word	0x40007c00
 8012f94:	58024400 	.word	0x58024400
 8012f98:	40011800 	.word	0x40011800
 8012f9c:	40011c00 	.word	0x40011c00
 8012fa0:	58000c00 	.word	0x58000c00
 8012fa4:	2380      	movs	r3, #128	@ 0x80
 8012fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012faa:	697b      	ldr	r3, [r7, #20]
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	4abd      	ldr	r2, [pc, #756]	@ (80132a4 <UART_SetConfig+0xc6c>)
 8012fb0:	4293      	cmp	r3, r2
 8012fb2:	f040 80eb 	bne.w	801318c <UART_SetConfig+0xb54>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012fb6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012fba:	2b20      	cmp	r3, #32
 8012fbc:	dc46      	bgt.n	801304c <UART_SetConfig+0xa14>
 8012fbe:	2b02      	cmp	r3, #2
 8012fc0:	db75      	blt.n	80130ae <UART_SetConfig+0xa76>
 8012fc2:	3b02      	subs	r3, #2
 8012fc4:	2b1e      	cmp	r3, #30
 8012fc6:	d872      	bhi.n	80130ae <UART_SetConfig+0xa76>
 8012fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8012fd0 <UART_SetConfig+0x998>)
 8012fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012fce:	bf00      	nop
 8012fd0:	08013053 	.word	0x08013053
 8012fd4:	080130af 	.word	0x080130af
 8012fd8:	0801305b 	.word	0x0801305b
 8012fdc:	080130af 	.word	0x080130af
 8012fe0:	080130af 	.word	0x080130af
 8012fe4:	080130af 	.word	0x080130af
 8012fe8:	0801306b 	.word	0x0801306b
 8012fec:	080130af 	.word	0x080130af
 8012ff0:	080130af 	.word	0x080130af
 8012ff4:	080130af 	.word	0x080130af
 8012ff8:	080130af 	.word	0x080130af
 8012ffc:	080130af 	.word	0x080130af
 8013000:	080130af 	.word	0x080130af
 8013004:	080130af 	.word	0x080130af
 8013008:	0801307b 	.word	0x0801307b
 801300c:	080130af 	.word	0x080130af
 8013010:	080130af 	.word	0x080130af
 8013014:	080130af 	.word	0x080130af
 8013018:	080130af 	.word	0x080130af
 801301c:	080130af 	.word	0x080130af
 8013020:	080130af 	.word	0x080130af
 8013024:	080130af 	.word	0x080130af
 8013028:	080130af 	.word	0x080130af
 801302c:	080130af 	.word	0x080130af
 8013030:	080130af 	.word	0x080130af
 8013034:	080130af 	.word	0x080130af
 8013038:	080130af 	.word	0x080130af
 801303c:	080130af 	.word	0x080130af
 8013040:	080130af 	.word	0x080130af
 8013044:	080130af 	.word	0x080130af
 8013048:	080130a1 	.word	0x080130a1
 801304c:	2b40      	cmp	r3, #64	@ 0x40
 801304e:	d02a      	beq.n	80130a6 <UART_SetConfig+0xa6e>
 8013050:	e02d      	b.n	80130ae <UART_SetConfig+0xa76>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8013052:	f7fb ff6d 	bl	800ef30 <HAL_RCCEx_GetD3PCLK1Freq>
 8013056:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013058:	e02f      	b.n	80130ba <UART_SetConfig+0xa82>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801305a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801305e:	4618      	mov	r0, r3
 8013060:	f7fb ff7c 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013068:	e027      	b.n	80130ba <UART_SetConfig+0xa82>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801306a:	f107 0318 	add.w	r3, r7, #24
 801306e:	4618      	mov	r0, r3
 8013070:	f7fc f8c8 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013074:	69fb      	ldr	r3, [r7, #28]
 8013076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013078:	e01f      	b.n	80130ba <UART_SetConfig+0xa82>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801307a:	4b8b      	ldr	r3, [pc, #556]	@ (80132a8 <UART_SetConfig+0xc70>)
 801307c:	681b      	ldr	r3, [r3, #0]
 801307e:	f003 0320 	and.w	r3, r3, #32
 8013082:	2b00      	cmp	r3, #0
 8013084:	d009      	beq.n	801309a <UART_SetConfig+0xa62>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013086:	4b88      	ldr	r3, [pc, #544]	@ (80132a8 <UART_SetConfig+0xc70>)
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	08db      	lsrs	r3, r3, #3
 801308c:	f003 0303 	and.w	r3, r3, #3
 8013090:	4a86      	ldr	r2, [pc, #536]	@ (80132ac <UART_SetConfig+0xc74>)
 8013092:	fa22 f303 	lsr.w	r3, r2, r3
 8013096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013098:	e00f      	b.n	80130ba <UART_SetConfig+0xa82>
          pclk = (uint32_t) HSI_VALUE;
 801309a:	4b84      	ldr	r3, [pc, #528]	@ (80132ac <UART_SetConfig+0xc74>)
 801309c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801309e:	e00c      	b.n	80130ba <UART_SetConfig+0xa82>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80130a0:	4b83      	ldr	r3, [pc, #524]	@ (80132b0 <UART_SetConfig+0xc78>)
 80130a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80130a4:	e009      	b.n	80130ba <UART_SetConfig+0xa82>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80130a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80130aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80130ac:	e005      	b.n	80130ba <UART_SetConfig+0xa82>
      default:
        pclk = 0U;
 80130ae:	2300      	movs	r3, #0
 80130b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80130b2:	2301      	movs	r3, #1
 80130b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80130b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80130ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130bc:	2b00      	cmp	r3, #0
 80130be:	f000 81e3 	beq.w	8013488 <UART_SetConfig+0xe50>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80130c2:	697b      	ldr	r3, [r7, #20]
 80130c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130c6:	4a7b      	ldr	r2, [pc, #492]	@ (80132b4 <UART_SetConfig+0xc7c>)
 80130c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80130cc:	461a      	mov	r2, r3
 80130ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80130d4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80130d6:	697b      	ldr	r3, [r7, #20]
 80130d8:	685a      	ldr	r2, [r3, #4]
 80130da:	4613      	mov	r3, r2
 80130dc:	005b      	lsls	r3, r3, #1
 80130de:	4413      	add	r3, r2
 80130e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80130e2:	429a      	cmp	r2, r3
 80130e4:	d305      	bcc.n	80130f2 <UART_SetConfig+0xaba>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80130e6:	697b      	ldr	r3, [r7, #20]
 80130e8:	685b      	ldr	r3, [r3, #4]
 80130ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80130ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80130ee:	429a      	cmp	r2, r3
 80130f0:	d903      	bls.n	80130fa <UART_SetConfig+0xac2>
      {
        ret = HAL_ERROR;
 80130f2:	2301      	movs	r3, #1
 80130f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80130f8:	e1c6      	b.n	8013488 <UART_SetConfig+0xe50>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80130fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130fc:	2200      	movs	r2, #0
 80130fe:	60bb      	str	r3, [r7, #8]
 8013100:	60fa      	str	r2, [r7, #12]
 8013102:	697b      	ldr	r3, [r7, #20]
 8013104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013106:	4a6b      	ldr	r2, [pc, #428]	@ (80132b4 <UART_SetConfig+0xc7c>)
 8013108:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801310c:	b29b      	uxth	r3, r3
 801310e:	2200      	movs	r2, #0
 8013110:	603b      	str	r3, [r7, #0]
 8013112:	607a      	str	r2, [r7, #4]
 8013114:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013118:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801311c:	f7ed f950 	bl	80003c0 <__aeabi_uldivmod>
 8013120:	4602      	mov	r2, r0
 8013122:	460b      	mov	r3, r1
 8013124:	4610      	mov	r0, r2
 8013126:	4619      	mov	r1, r3
 8013128:	f04f 0200 	mov.w	r2, #0
 801312c:	f04f 0300 	mov.w	r3, #0
 8013130:	020b      	lsls	r3, r1, #8
 8013132:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8013136:	0202      	lsls	r2, r0, #8
 8013138:	6979      	ldr	r1, [r7, #20]
 801313a:	6849      	ldr	r1, [r1, #4]
 801313c:	0849      	lsrs	r1, r1, #1
 801313e:	2000      	movs	r0, #0
 8013140:	460c      	mov	r4, r1
 8013142:	4605      	mov	r5, r0
 8013144:	eb12 0804 	adds.w	r8, r2, r4
 8013148:	eb43 0905 	adc.w	r9, r3, r5
 801314c:	697b      	ldr	r3, [r7, #20]
 801314e:	685b      	ldr	r3, [r3, #4]
 8013150:	2200      	movs	r2, #0
 8013152:	469a      	mov	sl, r3
 8013154:	4693      	mov	fp, r2
 8013156:	4652      	mov	r2, sl
 8013158:	465b      	mov	r3, fp
 801315a:	4640      	mov	r0, r8
 801315c:	4649      	mov	r1, r9
 801315e:	f7ed f92f 	bl	80003c0 <__aeabi_uldivmod>
 8013162:	4602      	mov	r2, r0
 8013164:	460b      	mov	r3, r1
 8013166:	4613      	mov	r3, r2
 8013168:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801316a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801316c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013170:	d308      	bcc.n	8013184 <UART_SetConfig+0xb4c>
 8013172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013174:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013178:	d204      	bcs.n	8013184 <UART_SetConfig+0xb4c>
        {
          huart->Instance->BRR = usartdiv;
 801317a:	697b      	ldr	r3, [r7, #20]
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013180:	60da      	str	r2, [r3, #12]
 8013182:	e181      	b.n	8013488 <UART_SetConfig+0xe50>
        }
        else
        {
          ret = HAL_ERROR;
 8013184:	2301      	movs	r3, #1
 8013186:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801318a:	e17d      	b.n	8013488 <UART_SetConfig+0xe50>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801318c:	697b      	ldr	r3, [r7, #20]
 801318e:	69db      	ldr	r3, [r3, #28]
 8013190:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013194:	f040 80cb 	bne.w	801332e <UART_SetConfig+0xcf6>
  {
    switch (clocksource)
 8013198:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801319c:	2b20      	cmp	r3, #32
 801319e:	dc4b      	bgt.n	8013238 <UART_SetConfig+0xc00>
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	f2c0 8089 	blt.w	80132b8 <UART_SetConfig+0xc80>
 80131a6:	2b20      	cmp	r3, #32
 80131a8:	f200 8086 	bhi.w	80132b8 <UART_SetConfig+0xc80>
 80131ac:	a201      	add	r2, pc, #4	@ (adr r2, 80131b4 <UART_SetConfig+0xb7c>)
 80131ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131b2:	bf00      	nop
 80131b4:	0801323f 	.word	0x0801323f
 80131b8:	08013247 	.word	0x08013247
 80131bc:	080132b9 	.word	0x080132b9
 80131c0:	080132b9 	.word	0x080132b9
 80131c4:	0801324f 	.word	0x0801324f
 80131c8:	080132b9 	.word	0x080132b9
 80131cc:	080132b9 	.word	0x080132b9
 80131d0:	080132b9 	.word	0x080132b9
 80131d4:	0801325f 	.word	0x0801325f
 80131d8:	080132b9 	.word	0x080132b9
 80131dc:	080132b9 	.word	0x080132b9
 80131e0:	080132b9 	.word	0x080132b9
 80131e4:	080132b9 	.word	0x080132b9
 80131e8:	080132b9 	.word	0x080132b9
 80131ec:	080132b9 	.word	0x080132b9
 80131f0:	080132b9 	.word	0x080132b9
 80131f4:	0801326f 	.word	0x0801326f
 80131f8:	080132b9 	.word	0x080132b9
 80131fc:	080132b9 	.word	0x080132b9
 8013200:	080132b9 	.word	0x080132b9
 8013204:	080132b9 	.word	0x080132b9
 8013208:	080132b9 	.word	0x080132b9
 801320c:	080132b9 	.word	0x080132b9
 8013210:	080132b9 	.word	0x080132b9
 8013214:	080132b9 	.word	0x080132b9
 8013218:	080132b9 	.word	0x080132b9
 801321c:	080132b9 	.word	0x080132b9
 8013220:	080132b9 	.word	0x080132b9
 8013224:	080132b9 	.word	0x080132b9
 8013228:	080132b9 	.word	0x080132b9
 801322c:	080132b9 	.word	0x080132b9
 8013230:	080132b9 	.word	0x080132b9
 8013234:	08013295 	.word	0x08013295
 8013238:	2b40      	cmp	r3, #64	@ 0x40
 801323a:	d02e      	beq.n	801329a <UART_SetConfig+0xc62>
 801323c:	e03c      	b.n	80132b8 <UART_SetConfig+0xc80>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801323e:	f7f9 fcc7 	bl	800cbd0 <HAL_RCC_GetPCLK1Freq>
 8013242:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013244:	e03e      	b.n	80132c4 <UART_SetConfig+0xc8c>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013246:	f7f9 fcd9 	bl	800cbfc <HAL_RCC_GetPCLK2Freq>
 801324a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801324c:	e03a      	b.n	80132c4 <UART_SetConfig+0xc8c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801324e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013252:	4618      	mov	r0, r3
 8013254:	f7fb fe82 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801325a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801325c:	e032      	b.n	80132c4 <UART_SetConfig+0xc8c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801325e:	f107 0318 	add.w	r3, r7, #24
 8013262:	4618      	mov	r0, r3
 8013264:	f7fb ffce 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013268:	69fb      	ldr	r3, [r7, #28]
 801326a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801326c:	e02a      	b.n	80132c4 <UART_SetConfig+0xc8c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801326e:	4b0e      	ldr	r3, [pc, #56]	@ (80132a8 <UART_SetConfig+0xc70>)
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	f003 0320 	and.w	r3, r3, #32
 8013276:	2b00      	cmp	r3, #0
 8013278:	d009      	beq.n	801328e <UART_SetConfig+0xc56>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801327a:	4b0b      	ldr	r3, [pc, #44]	@ (80132a8 <UART_SetConfig+0xc70>)
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	08db      	lsrs	r3, r3, #3
 8013280:	f003 0303 	and.w	r3, r3, #3
 8013284:	4a09      	ldr	r2, [pc, #36]	@ (80132ac <UART_SetConfig+0xc74>)
 8013286:	fa22 f303 	lsr.w	r3, r2, r3
 801328a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801328c:	e01a      	b.n	80132c4 <UART_SetConfig+0xc8c>
          pclk = (uint32_t) HSI_VALUE;
 801328e:	4b07      	ldr	r3, [pc, #28]	@ (80132ac <UART_SetConfig+0xc74>)
 8013290:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013292:	e017      	b.n	80132c4 <UART_SetConfig+0xc8c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013294:	4b06      	ldr	r3, [pc, #24]	@ (80132b0 <UART_SetConfig+0xc78>)
 8013296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013298:	e014      	b.n	80132c4 <UART_SetConfig+0xc8c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801329a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801329e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80132a0:	e010      	b.n	80132c4 <UART_SetConfig+0xc8c>
 80132a2:	bf00      	nop
 80132a4:	58000c00 	.word	0x58000c00
 80132a8:	58024400 	.word	0x58024400
 80132ac:	03d09000 	.word	0x03d09000
 80132b0:	003d0900 	.word	0x003d0900
 80132b4:	08017794 	.word	0x08017794
      default:
        pclk = 0U;
 80132b8:	2300      	movs	r3, #0
 80132ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80132bc:	2301      	movs	r3, #1
 80132be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80132c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80132c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	f000 80de 	beq.w	8013488 <UART_SetConfig+0xe50>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80132cc:	697b      	ldr	r3, [r7, #20]
 80132ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80132d0:	4a78      	ldr	r2, [pc, #480]	@ (80134b4 <UART_SetConfig+0xe7c>)
 80132d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80132d6:	461a      	mov	r2, r3
 80132d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132da:	fbb3 f3f2 	udiv	r3, r3, r2
 80132de:	005a      	lsls	r2, r3, #1
 80132e0:	697b      	ldr	r3, [r7, #20]
 80132e2:	685b      	ldr	r3, [r3, #4]
 80132e4:	085b      	lsrs	r3, r3, #1
 80132e6:	441a      	add	r2, r3
 80132e8:	697b      	ldr	r3, [r7, #20]
 80132ea:	685b      	ldr	r3, [r3, #4]
 80132ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80132f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80132f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132f4:	2b0f      	cmp	r3, #15
 80132f6:	d916      	bls.n	8013326 <UART_SetConfig+0xcee>
 80132f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80132fe:	d212      	bcs.n	8013326 <UART_SetConfig+0xcee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013302:	b29b      	uxth	r3, r3
 8013304:	f023 030f 	bic.w	r3, r3, #15
 8013308:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801330a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801330c:	085b      	lsrs	r3, r3, #1
 801330e:	b29b      	uxth	r3, r3
 8013310:	f003 0307 	and.w	r3, r3, #7
 8013314:	b29a      	uxth	r2, r3
 8013316:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8013318:	4313      	orrs	r3, r2
 801331a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801331c:	697b      	ldr	r3, [r7, #20]
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8013322:	60da      	str	r2, [r3, #12]
 8013324:	e0b0      	b.n	8013488 <UART_SetConfig+0xe50>
      }
      else
      {
        ret = HAL_ERROR;
 8013326:	2301      	movs	r3, #1
 8013328:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801332c:	e0ac      	b.n	8013488 <UART_SetConfig+0xe50>
      }
    }
  }
  else
  {
    switch (clocksource)
 801332e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013332:	2b20      	cmp	r3, #32
 8013334:	dc48      	bgt.n	80133c8 <UART_SetConfig+0xd90>
 8013336:	2b00      	cmp	r3, #0
 8013338:	db7b      	blt.n	8013432 <UART_SetConfig+0xdfa>
 801333a:	2b20      	cmp	r3, #32
 801333c:	d879      	bhi.n	8013432 <UART_SetConfig+0xdfa>
 801333e:	a201      	add	r2, pc, #4	@ (adr r2, 8013344 <UART_SetConfig+0xd0c>)
 8013340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013344:	080133cf 	.word	0x080133cf
 8013348:	080133d7 	.word	0x080133d7
 801334c:	08013433 	.word	0x08013433
 8013350:	08013433 	.word	0x08013433
 8013354:	080133df 	.word	0x080133df
 8013358:	08013433 	.word	0x08013433
 801335c:	08013433 	.word	0x08013433
 8013360:	08013433 	.word	0x08013433
 8013364:	080133ef 	.word	0x080133ef
 8013368:	08013433 	.word	0x08013433
 801336c:	08013433 	.word	0x08013433
 8013370:	08013433 	.word	0x08013433
 8013374:	08013433 	.word	0x08013433
 8013378:	08013433 	.word	0x08013433
 801337c:	08013433 	.word	0x08013433
 8013380:	08013433 	.word	0x08013433
 8013384:	080133ff 	.word	0x080133ff
 8013388:	08013433 	.word	0x08013433
 801338c:	08013433 	.word	0x08013433
 8013390:	08013433 	.word	0x08013433
 8013394:	08013433 	.word	0x08013433
 8013398:	08013433 	.word	0x08013433
 801339c:	08013433 	.word	0x08013433
 80133a0:	08013433 	.word	0x08013433
 80133a4:	08013433 	.word	0x08013433
 80133a8:	08013433 	.word	0x08013433
 80133ac:	08013433 	.word	0x08013433
 80133b0:	08013433 	.word	0x08013433
 80133b4:	08013433 	.word	0x08013433
 80133b8:	08013433 	.word	0x08013433
 80133bc:	08013433 	.word	0x08013433
 80133c0:	08013433 	.word	0x08013433
 80133c4:	08013425 	.word	0x08013425
 80133c8:	2b40      	cmp	r3, #64	@ 0x40
 80133ca:	d02e      	beq.n	801342a <UART_SetConfig+0xdf2>
 80133cc:	e031      	b.n	8013432 <UART_SetConfig+0xdfa>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80133ce:	f7f9 fbff 	bl	800cbd0 <HAL_RCC_GetPCLK1Freq>
 80133d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80133d4:	e033      	b.n	801343e <UART_SetConfig+0xe06>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80133d6:	f7f9 fc11 	bl	800cbfc <HAL_RCC_GetPCLK2Freq>
 80133da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80133dc:	e02f      	b.n	801343e <UART_SetConfig+0xe06>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80133de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80133e2:	4618      	mov	r0, r3
 80133e4:	f7fb fdba 	bl	800ef5c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80133e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80133ec:	e027      	b.n	801343e <UART_SetConfig+0xe06>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80133ee:	f107 0318 	add.w	r3, r7, #24
 80133f2:	4618      	mov	r0, r3
 80133f4:	f7fb ff06 	bl	800f204 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80133f8:	69fb      	ldr	r3, [r7, #28]
 80133fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80133fc:	e01f      	b.n	801343e <UART_SetConfig+0xe06>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80133fe:	4b2e      	ldr	r3, [pc, #184]	@ (80134b8 <UART_SetConfig+0xe80>)
 8013400:	681b      	ldr	r3, [r3, #0]
 8013402:	f003 0320 	and.w	r3, r3, #32
 8013406:	2b00      	cmp	r3, #0
 8013408:	d009      	beq.n	801341e <UART_SetConfig+0xde6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801340a:	4b2b      	ldr	r3, [pc, #172]	@ (80134b8 <UART_SetConfig+0xe80>)
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	08db      	lsrs	r3, r3, #3
 8013410:	f003 0303 	and.w	r3, r3, #3
 8013414:	4a29      	ldr	r2, [pc, #164]	@ (80134bc <UART_SetConfig+0xe84>)
 8013416:	fa22 f303 	lsr.w	r3, r2, r3
 801341a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801341c:	e00f      	b.n	801343e <UART_SetConfig+0xe06>
          pclk = (uint32_t) HSI_VALUE;
 801341e:	4b27      	ldr	r3, [pc, #156]	@ (80134bc <UART_SetConfig+0xe84>)
 8013420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013422:	e00c      	b.n	801343e <UART_SetConfig+0xe06>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013424:	4b26      	ldr	r3, [pc, #152]	@ (80134c0 <UART_SetConfig+0xe88>)
 8013426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013428:	e009      	b.n	801343e <UART_SetConfig+0xe06>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801342a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801342e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013430:	e005      	b.n	801343e <UART_SetConfig+0xe06>
      default:
        pclk = 0U;
 8013432:	2300      	movs	r3, #0
 8013434:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013436:	2301      	movs	r3, #1
 8013438:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801343c:	bf00      	nop
    }

    if (pclk != 0U)
 801343e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013440:	2b00      	cmp	r3, #0
 8013442:	d021      	beq.n	8013488 <UART_SetConfig+0xe50>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013444:	697b      	ldr	r3, [r7, #20]
 8013446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013448:	4a1a      	ldr	r2, [pc, #104]	@ (80134b4 <UART_SetConfig+0xe7c>)
 801344a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801344e:	461a      	mov	r2, r3
 8013450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013452:	fbb3 f2f2 	udiv	r2, r3, r2
 8013456:	697b      	ldr	r3, [r7, #20]
 8013458:	685b      	ldr	r3, [r3, #4]
 801345a:	085b      	lsrs	r3, r3, #1
 801345c:	441a      	add	r2, r3
 801345e:	697b      	ldr	r3, [r7, #20]
 8013460:	685b      	ldr	r3, [r3, #4]
 8013462:	fbb2 f3f3 	udiv	r3, r2, r3
 8013466:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801346a:	2b0f      	cmp	r3, #15
 801346c:	d909      	bls.n	8013482 <UART_SetConfig+0xe4a>
 801346e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013474:	d205      	bcs.n	8013482 <UART_SetConfig+0xe4a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8013476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013478:	b29a      	uxth	r2, r3
 801347a:	697b      	ldr	r3, [r7, #20]
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	60da      	str	r2, [r3, #12]
 8013480:	e002      	b.n	8013488 <UART_SetConfig+0xe50>
      }
      else
      {
        ret = HAL_ERROR;
 8013482:	2301      	movs	r3, #1
 8013484:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8013488:	697b      	ldr	r3, [r7, #20]
 801348a:	2201      	movs	r2, #1
 801348c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8013490:	697b      	ldr	r3, [r7, #20]
 8013492:	2201      	movs	r2, #1
 8013494:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8013498:	697b      	ldr	r3, [r7, #20]
 801349a:	2200      	movs	r2, #0
 801349c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801349e:	697b      	ldr	r3, [r7, #20]
 80134a0:	2200      	movs	r2, #0
 80134a2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80134a4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80134a8:	4618      	mov	r0, r3
 80134aa:	3748      	adds	r7, #72	@ 0x48
 80134ac:	46bd      	mov	sp, r7
 80134ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80134b2:	bf00      	nop
 80134b4:	08017794 	.word	0x08017794
 80134b8:	58024400 	.word	0x58024400
 80134bc:	03d09000 	.word	0x03d09000
 80134c0:	003d0900 	.word	0x003d0900

080134c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80134c4:	b580      	push	{r7, lr}
 80134c6:	b082      	sub	sp, #8
 80134c8:	af00      	add	r7, sp, #0
 80134ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134d0:	2bff      	cmp	r3, #255	@ 0xff
 80134d2:	d904      	bls.n	80134de <UART_AdvFeatureConfig+0x1a>
 80134d4:	f44f 614e 	mov.w	r1, #3296	@ 0xce0
 80134d8:	4884      	ldr	r0, [pc, #528]	@ (80136ec <UART_AdvFeatureConfig+0x228>)
 80134da:	f7ee fc0d 	bl	8001cf8 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134e2:	f003 0308 	and.w	r3, r3, #8
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d018      	beq.n	801351c <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d009      	beq.n	8013506 <UART_AdvFeatureConfig+0x42>
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80134f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80134fa:	d004      	beq.n	8013506 <UART_AdvFeatureConfig+0x42>
 80134fc:	f640 41e5 	movw	r1, #3301	@ 0xce5
 8013500:	487a      	ldr	r0, [pc, #488]	@ (80136ec <UART_AdvFeatureConfig+0x228>)
 8013502:	f7ee fbf9 	bl	8001cf8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	685b      	ldr	r3, [r3, #4]
 801350c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	430a      	orrs	r2, r1
 801351a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013520:	f003 0301 	and.w	r3, r3, #1
 8013524:	2b00      	cmp	r3, #0
 8013526:	d018      	beq.n	801355a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801352c:	2b00      	cmp	r3, #0
 801352e:	d009      	beq.n	8013544 <UART_AdvFeatureConfig+0x80>
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013534:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8013538:	d004      	beq.n	8013544 <UART_AdvFeatureConfig+0x80>
 801353a:	f640 41ec 	movw	r1, #3308	@ 0xcec
 801353e:	486b      	ldr	r0, [pc, #428]	@ (80136ec <UART_AdvFeatureConfig+0x228>)
 8013540:	f7ee fbda 	bl	8001cf8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	685b      	ldr	r3, [r3, #4]
 801354a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	681b      	ldr	r3, [r3, #0]
 8013556:	430a      	orrs	r2, r1
 8013558:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801355e:	f003 0302 	and.w	r3, r3, #2
 8013562:	2b00      	cmp	r3, #0
 8013564:	d018      	beq.n	8013598 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801356a:	2b00      	cmp	r3, #0
 801356c:	d009      	beq.n	8013582 <UART_AdvFeatureConfig+0xbe>
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013572:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013576:	d004      	beq.n	8013582 <UART_AdvFeatureConfig+0xbe>
 8013578:	f640 41f3 	movw	r1, #3315	@ 0xcf3
 801357c:	485b      	ldr	r0, [pc, #364]	@ (80136ec <UART_AdvFeatureConfig+0x228>)
 801357e:	f7ee fbbb 	bl	8001cf8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	685b      	ldr	r3, [r3, #4]
 8013588:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	430a      	orrs	r2, r1
 8013596:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801359c:	f003 0304 	and.w	r3, r3, #4
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	d018      	beq.n	80135d6 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d009      	beq.n	80135c0 <UART_AdvFeatureConfig+0xfc>
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80135b4:	d004      	beq.n	80135c0 <UART_AdvFeatureConfig+0xfc>
 80135b6:	f640 41fa 	movw	r1, #3322	@ 0xcfa
 80135ba:	484c      	ldr	r0, [pc, #304]	@ (80136ec <UART_AdvFeatureConfig+0x228>)
 80135bc:	f7ee fb9c 	bl	8001cf8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	685b      	ldr	r3, [r3, #4]
 80135c6:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	430a      	orrs	r2, r1
 80135d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80135da:	f003 0310 	and.w	r3, r3, #16
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d018      	beq.n	8013614 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d009      	beq.n	80135fe <UART_AdvFeatureConfig+0x13a>
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80135ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80135f2:	d004      	beq.n	80135fe <UART_AdvFeatureConfig+0x13a>
 80135f4:	f640 5101 	movw	r1, #3329	@ 0xd01
 80135f8:	483c      	ldr	r0, [pc, #240]	@ (80136ec <UART_AdvFeatureConfig+0x228>)
 80135fa:	f7ee fb7d 	bl	8001cf8 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	689b      	ldr	r3, [r3, #8]
 8013604:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	681b      	ldr	r3, [r3, #0]
 8013610:	430a      	orrs	r2, r1
 8013612:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013618:	f003 0320 	and.w	r3, r3, #32
 801361c:	2b00      	cmp	r3, #0
 801361e:	d018      	beq.n	8013652 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013624:	2b00      	cmp	r3, #0
 8013626:	d009      	beq.n	801363c <UART_AdvFeatureConfig+0x178>
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801362c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013630:	d004      	beq.n	801363c <UART_AdvFeatureConfig+0x178>
 8013632:	f640 5108 	movw	r1, #3336	@ 0xd08
 8013636:	482d      	ldr	r0, [pc, #180]	@ (80136ec <UART_AdvFeatureConfig+0x228>)
 8013638:	f7ee fb5e 	bl	8001cf8 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	681b      	ldr	r3, [r3, #0]
 8013640:	689b      	ldr	r3, [r3, #8]
 8013642:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8013646:	687b      	ldr	r3, [r7, #4]
 8013648:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	681b      	ldr	r3, [r3, #0]
 801364e:	430a      	orrs	r2, r1
 8013650:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801365a:	2b00      	cmp	r3, #0
 801365c:	f000 808f 	beq.w	801377e <UART_AdvFeatureConfig+0x2ba>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	4a22      	ldr	r2, [pc, #136]	@ (80136f0 <UART_AdvFeatureConfig+0x22c>)
 8013666:	4293      	cmp	r3, r2
 8013668:	d031      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	4a21      	ldr	r2, [pc, #132]	@ (80136f4 <UART_AdvFeatureConfig+0x230>)
 8013670:	4293      	cmp	r3, r2
 8013672:	d02c      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	4a1f      	ldr	r2, [pc, #124]	@ (80136f8 <UART_AdvFeatureConfig+0x234>)
 801367a:	4293      	cmp	r3, r2
 801367c:	d027      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	681b      	ldr	r3, [r3, #0]
 8013682:	4a1e      	ldr	r2, [pc, #120]	@ (80136fc <UART_AdvFeatureConfig+0x238>)
 8013684:	4293      	cmp	r3, r2
 8013686:	d022      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	4a1c      	ldr	r2, [pc, #112]	@ (8013700 <UART_AdvFeatureConfig+0x23c>)
 801368e:	4293      	cmp	r3, r2
 8013690:	d01d      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	4a1b      	ldr	r2, [pc, #108]	@ (8013704 <UART_AdvFeatureConfig+0x240>)
 8013698:	4293      	cmp	r3, r2
 801369a:	d018      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	4a19      	ldr	r2, [pc, #100]	@ (8013708 <UART_AdvFeatureConfig+0x244>)
 80136a2:	4293      	cmp	r3, r2
 80136a4:	d013      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	4a18      	ldr	r2, [pc, #96]	@ (801370c <UART_AdvFeatureConfig+0x248>)
 80136ac:	4293      	cmp	r3, r2
 80136ae:	d00e      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	681b      	ldr	r3, [r3, #0]
 80136b4:	4a16      	ldr	r2, [pc, #88]	@ (8013710 <UART_AdvFeatureConfig+0x24c>)
 80136b6:	4293      	cmp	r3, r2
 80136b8:	d009      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	681b      	ldr	r3, [r3, #0]
 80136be:	4a15      	ldr	r2, [pc, #84]	@ (8013714 <UART_AdvFeatureConfig+0x250>)
 80136c0:	4293      	cmp	r3, r2
 80136c2:	d004      	beq.n	80136ce <UART_AdvFeatureConfig+0x20a>
 80136c4:	f640 510f 	movw	r1, #3343	@ 0xd0f
 80136c8:	4808      	ldr	r0, [pc, #32]	@ (80136ec <UART_AdvFeatureConfig+0x228>)
 80136ca:	f7ee fb15 	bl	8001cf8 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d020      	beq.n	8013718 <UART_AdvFeatureConfig+0x254>
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80136da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80136de:	d01b      	beq.n	8013718 <UART_AdvFeatureConfig+0x254>
 80136e0:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 80136e4:	4801      	ldr	r0, [pc, #4]	@ (80136ec <UART_AdvFeatureConfig+0x228>)
 80136e6:	f7ee fb07 	bl	8001cf8 <assert_failed>
 80136ea:	e015      	b.n	8013718 <UART_AdvFeatureConfig+0x254>
 80136ec:	08017614 	.word	0x08017614
 80136f0:	40011000 	.word	0x40011000
 80136f4:	40004400 	.word	0x40004400
 80136f8:	40004800 	.word	0x40004800
 80136fc:	40004c00 	.word	0x40004c00
 8013700:	40005000 	.word	0x40005000
 8013704:	40011400 	.word	0x40011400
 8013708:	40007800 	.word	0x40007800
 801370c:	40007c00 	.word	0x40007c00
 8013710:	40011800 	.word	0x40011800
 8013714:	40011c00 	.word	0x40011c00
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	681b      	ldr	r3, [r3, #0]
 801371c:	685b      	ldr	r3, [r3, #4]
 801371e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	430a      	orrs	r2, r1
 801372c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013732:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013736:	d122      	bne.n	801377e <UART_AdvFeatureConfig+0x2ba>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801373c:	2b00      	cmp	r3, #0
 801373e:	d013      	beq.n	8013768 <UART_AdvFeatureConfig+0x2a4>
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013744:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013748:	d00e      	beq.n	8013768 <UART_AdvFeatureConfig+0x2a4>
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801374e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013752:	d009      	beq.n	8013768 <UART_AdvFeatureConfig+0x2a4>
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013758:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801375c:	d004      	beq.n	8013768 <UART_AdvFeatureConfig+0x2a4>
 801375e:	f640 5115 	movw	r1, #3349	@ 0xd15
 8013762:	4818      	ldr	r0, [pc, #96]	@ (80137c4 <UART_AdvFeatureConfig+0x300>)
 8013764:	f7ee fac8 	bl	8001cf8 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	685b      	ldr	r3, [r3, #4]
 801376e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	430a      	orrs	r2, r1
 801377c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013786:	2b00      	cmp	r3, #0
 8013788:	d018      	beq.n	80137bc <UART_AdvFeatureConfig+0x2f8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801378e:	2b00      	cmp	r3, #0
 8013790:	d009      	beq.n	80137a6 <UART_AdvFeatureConfig+0x2e2>
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013796:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801379a:	d004      	beq.n	80137a6 <UART_AdvFeatureConfig+0x2e2>
 801379c:	f640 511d 	movw	r1, #3357	@ 0xd1d
 80137a0:	4808      	ldr	r0, [pc, #32]	@ (80137c4 <UART_AdvFeatureConfig+0x300>)
 80137a2:	f7ee faa9 	bl	8001cf8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	685b      	ldr	r3, [r3, #4]
 80137ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	430a      	orrs	r2, r1
 80137ba:	605a      	str	r2, [r3, #4]
  }
}
 80137bc:	bf00      	nop
 80137be:	3708      	adds	r7, #8
 80137c0:	46bd      	mov	sp, r7
 80137c2:	bd80      	pop	{r7, pc}
 80137c4:	08017614 	.word	0x08017614

080137c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80137c8:	b580      	push	{r7, lr}
 80137ca:	b098      	sub	sp, #96	@ 0x60
 80137cc:	af02      	add	r7, sp, #8
 80137ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	2200      	movs	r2, #0
 80137d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80137d8:	f7ef fc96 	bl	8003108 <HAL_GetTick>
 80137dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	681b      	ldr	r3, [r3, #0]
 80137e4:	f003 0308 	and.w	r3, r3, #8
 80137e8:	2b08      	cmp	r3, #8
 80137ea:	d12f      	bne.n	801384c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80137ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80137f0:	9300      	str	r3, [sp, #0]
 80137f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80137f4:	2200      	movs	r2, #0
 80137f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80137fa:	6878      	ldr	r0, [r7, #4]
 80137fc:	f000 f88e 	bl	801391c <UART_WaitOnFlagUntilTimeout>
 8013800:	4603      	mov	r3, r0
 8013802:	2b00      	cmp	r3, #0
 8013804:	d022      	beq.n	801384c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	681b      	ldr	r3, [r3, #0]
 801380a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801380c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801380e:	e853 3f00 	ldrex	r3, [r3]
 8013812:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013816:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801381a:	653b      	str	r3, [r7, #80]	@ 0x50
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	461a      	mov	r2, r3
 8013822:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013824:	647b      	str	r3, [r7, #68]	@ 0x44
 8013826:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013828:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801382a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801382c:	e841 2300 	strex	r3, r2, [r1]
 8013830:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013834:	2b00      	cmp	r3, #0
 8013836:	d1e6      	bne.n	8013806 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	2220      	movs	r2, #32
 801383c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	2200      	movs	r2, #0
 8013844:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8013848:	2303      	movs	r3, #3
 801384a:	e063      	b.n	8013914 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	681b      	ldr	r3, [r3, #0]
 8013850:	681b      	ldr	r3, [r3, #0]
 8013852:	f003 0304 	and.w	r3, r3, #4
 8013856:	2b04      	cmp	r3, #4
 8013858:	d149      	bne.n	80138ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801385a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801385e:	9300      	str	r3, [sp, #0]
 8013860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013862:	2200      	movs	r2, #0
 8013864:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8013868:	6878      	ldr	r0, [r7, #4]
 801386a:	f000 f857 	bl	801391c <UART_WaitOnFlagUntilTimeout>
 801386e:	4603      	mov	r3, r0
 8013870:	2b00      	cmp	r3, #0
 8013872:	d03c      	beq.n	80138ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801387a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801387c:	e853 3f00 	ldrex	r3, [r3]
 8013880:	623b      	str	r3, [r7, #32]
   return(result);
 8013882:	6a3b      	ldr	r3, [r7, #32]
 8013884:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013888:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	461a      	mov	r2, r3
 8013890:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013892:	633b      	str	r3, [r7, #48]	@ 0x30
 8013894:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801389a:	e841 2300 	strex	r3, r2, [r1]
 801389e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80138a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d1e6      	bne.n	8013874 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	681b      	ldr	r3, [r3, #0]
 80138aa:	3308      	adds	r3, #8
 80138ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138ae:	693b      	ldr	r3, [r7, #16]
 80138b0:	e853 3f00 	ldrex	r3, [r3]
 80138b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	f023 0301 	bic.w	r3, r3, #1
 80138bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	3308      	adds	r3, #8
 80138c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80138c6:	61fa      	str	r2, [r7, #28]
 80138c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138ca:	69b9      	ldr	r1, [r7, #24]
 80138cc:	69fa      	ldr	r2, [r7, #28]
 80138ce:	e841 2300 	strex	r3, r2, [r1]
 80138d2:	617b      	str	r3, [r7, #20]
   return(result);
 80138d4:	697b      	ldr	r3, [r7, #20]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d1e5      	bne.n	80138a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	2220      	movs	r2, #32
 80138de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	2200      	movs	r2, #0
 80138e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80138ea:	2303      	movs	r3, #3
 80138ec:	e012      	b.n	8013914 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	2220      	movs	r2, #32
 80138f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	2220      	movs	r2, #32
 80138fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	2200      	movs	r2, #0
 8013902:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	2200      	movs	r2, #0
 8013908:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	2200      	movs	r2, #0
 801390e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8013912:	2300      	movs	r3, #0
}
 8013914:	4618      	mov	r0, r3
 8013916:	3758      	adds	r7, #88	@ 0x58
 8013918:	46bd      	mov	sp, r7
 801391a:	bd80      	pop	{r7, pc}

0801391c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801391c:	b580      	push	{r7, lr}
 801391e:	b084      	sub	sp, #16
 8013920:	af00      	add	r7, sp, #0
 8013922:	60f8      	str	r0, [r7, #12]
 8013924:	60b9      	str	r1, [r7, #8]
 8013926:	603b      	str	r3, [r7, #0]
 8013928:	4613      	mov	r3, r2
 801392a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801392c:	e04f      	b.n	80139ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801392e:	69bb      	ldr	r3, [r7, #24]
 8013930:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013934:	d04b      	beq.n	80139ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8013936:	f7ef fbe7 	bl	8003108 <HAL_GetTick>
 801393a:	4602      	mov	r2, r0
 801393c:	683b      	ldr	r3, [r7, #0]
 801393e:	1ad3      	subs	r3, r2, r3
 8013940:	69ba      	ldr	r2, [r7, #24]
 8013942:	429a      	cmp	r2, r3
 8013944:	d302      	bcc.n	801394c <UART_WaitOnFlagUntilTimeout+0x30>
 8013946:	69bb      	ldr	r3, [r7, #24]
 8013948:	2b00      	cmp	r3, #0
 801394a:	d101      	bne.n	8013950 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801394c:	2303      	movs	r3, #3
 801394e:	e04e      	b.n	80139ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	681b      	ldr	r3, [r3, #0]
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	f003 0304 	and.w	r3, r3, #4
 801395a:	2b00      	cmp	r3, #0
 801395c:	d037      	beq.n	80139ce <UART_WaitOnFlagUntilTimeout+0xb2>
 801395e:	68bb      	ldr	r3, [r7, #8]
 8013960:	2b80      	cmp	r3, #128	@ 0x80
 8013962:	d034      	beq.n	80139ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8013964:	68bb      	ldr	r3, [r7, #8]
 8013966:	2b40      	cmp	r3, #64	@ 0x40
 8013968:	d031      	beq.n	80139ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	69db      	ldr	r3, [r3, #28]
 8013970:	f003 0308 	and.w	r3, r3, #8
 8013974:	2b08      	cmp	r3, #8
 8013976:	d110      	bne.n	801399a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013978:	68fb      	ldr	r3, [r7, #12]
 801397a:	681b      	ldr	r3, [r3, #0]
 801397c:	2208      	movs	r2, #8
 801397e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013980:	68f8      	ldr	r0, [r7, #12]
 8013982:	f000 f839 	bl	80139f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	2208      	movs	r2, #8
 801398a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	2200      	movs	r2, #0
 8013992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8013996:	2301      	movs	r3, #1
 8013998:	e029      	b.n	80139ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	681b      	ldr	r3, [r3, #0]
 801399e:	69db      	ldr	r3, [r3, #28]
 80139a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80139a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80139a8:	d111      	bne.n	80139ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80139aa:	68fb      	ldr	r3, [r7, #12]
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80139b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80139b4:	68f8      	ldr	r0, [r7, #12]
 80139b6:	f000 f81f 	bl	80139f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	2220      	movs	r2, #32
 80139be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	2200      	movs	r2, #0
 80139c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80139ca:	2303      	movs	r3, #3
 80139cc:	e00f      	b.n	80139ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80139ce:	68fb      	ldr	r3, [r7, #12]
 80139d0:	681b      	ldr	r3, [r3, #0]
 80139d2:	69da      	ldr	r2, [r3, #28]
 80139d4:	68bb      	ldr	r3, [r7, #8]
 80139d6:	4013      	ands	r3, r2
 80139d8:	68ba      	ldr	r2, [r7, #8]
 80139da:	429a      	cmp	r2, r3
 80139dc:	bf0c      	ite	eq
 80139de:	2301      	moveq	r3, #1
 80139e0:	2300      	movne	r3, #0
 80139e2:	b2db      	uxtb	r3, r3
 80139e4:	461a      	mov	r2, r3
 80139e6:	79fb      	ldrb	r3, [r7, #7]
 80139e8:	429a      	cmp	r2, r3
 80139ea:	d0a0      	beq.n	801392e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80139ec:	2300      	movs	r3, #0
}
 80139ee:	4618      	mov	r0, r3
 80139f0:	3710      	adds	r7, #16
 80139f2:	46bd      	mov	sp, r7
 80139f4:	bd80      	pop	{r7, pc}
	...

080139f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80139f8:	b480      	push	{r7}
 80139fa:	b095      	sub	sp, #84	@ 0x54
 80139fc:	af00      	add	r7, sp, #0
 80139fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a08:	e853 3f00 	ldrex	r3, [r3]
 8013a0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013a14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	681b      	ldr	r3, [r3, #0]
 8013a1a:	461a      	mov	r2, r3
 8013a1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013a1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8013a20:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013a24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013a26:	e841 2300 	strex	r3, r2, [r1]
 8013a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d1e6      	bne.n	8013a00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	3308      	adds	r3, #8
 8013a38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a3a:	6a3b      	ldr	r3, [r7, #32]
 8013a3c:	e853 3f00 	ldrex	r3, [r3]
 8013a40:	61fb      	str	r3, [r7, #28]
   return(result);
 8013a42:	69fa      	ldr	r2, [r7, #28]
 8013a44:	4b1e      	ldr	r3, [pc, #120]	@ (8013ac0 <UART_EndRxTransfer+0xc8>)
 8013a46:	4013      	ands	r3, r2
 8013a48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	3308      	adds	r3, #8
 8013a50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013a52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013a54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013a58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013a5a:	e841 2300 	strex	r3, r2, [r1]
 8013a5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d1e5      	bne.n	8013a32 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013a6a:	2b01      	cmp	r3, #1
 8013a6c:	d118      	bne.n	8013aa0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	e853 3f00 	ldrex	r3, [r3]
 8013a7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8013a7c:	68bb      	ldr	r3, [r7, #8]
 8013a7e:	f023 0310 	bic.w	r3, r3, #16
 8013a82:	647b      	str	r3, [r7, #68]	@ 0x44
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	461a      	mov	r2, r3
 8013a8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013a8c:	61bb      	str	r3, [r7, #24]
 8013a8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a90:	6979      	ldr	r1, [r7, #20]
 8013a92:	69ba      	ldr	r2, [r7, #24]
 8013a94:	e841 2300 	strex	r3, r2, [r1]
 8013a98:	613b      	str	r3, [r7, #16]
   return(result);
 8013a9a:	693b      	ldr	r3, [r7, #16]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d1e6      	bne.n	8013a6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	2220      	movs	r2, #32
 8013aa4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	2200      	movs	r2, #0
 8013aac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	2200      	movs	r2, #0
 8013ab2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8013ab4:	bf00      	nop
 8013ab6:	3754      	adds	r7, #84	@ 0x54
 8013ab8:	46bd      	mov	sp, r7
 8013aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013abe:	4770      	bx	lr
 8013ac0:	effffffe 	.word	0xeffffffe

08013ac4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8013ac4:	b580      	push	{r7, lr}
 8013ac6:	b084      	sub	sp, #16
 8013ac8:	af00      	add	r7, sp, #0
 8013aca:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	4a36      	ldr	r2, [pc, #216]	@ (8013bac <HAL_UARTEx_DisableFifoMode+0xe8>)
 8013ad2:	4293      	cmp	r3, r2
 8013ad4:	d036      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	681b      	ldr	r3, [r3, #0]
 8013ada:	4a35      	ldr	r2, [pc, #212]	@ (8013bb0 <HAL_UARTEx_DisableFifoMode+0xec>)
 8013adc:	4293      	cmp	r3, r2
 8013ade:	d031      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	4a33      	ldr	r2, [pc, #204]	@ (8013bb4 <HAL_UARTEx_DisableFifoMode+0xf0>)
 8013ae6:	4293      	cmp	r3, r2
 8013ae8:	d02c      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	4a32      	ldr	r2, [pc, #200]	@ (8013bb8 <HAL_UARTEx_DisableFifoMode+0xf4>)
 8013af0:	4293      	cmp	r3, r2
 8013af2:	d027      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	681b      	ldr	r3, [r3, #0]
 8013af8:	4a30      	ldr	r2, [pc, #192]	@ (8013bbc <HAL_UARTEx_DisableFifoMode+0xf8>)
 8013afa:	4293      	cmp	r3, r2
 8013afc:	d022      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	4a2f      	ldr	r2, [pc, #188]	@ (8013bc0 <HAL_UARTEx_DisableFifoMode+0xfc>)
 8013b04:	4293      	cmp	r3, r2
 8013b06:	d01d      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	4a2d      	ldr	r2, [pc, #180]	@ (8013bc4 <HAL_UARTEx_DisableFifoMode+0x100>)
 8013b0e:	4293      	cmp	r3, r2
 8013b10:	d018      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	681b      	ldr	r3, [r3, #0]
 8013b16:	4a2c      	ldr	r2, [pc, #176]	@ (8013bc8 <HAL_UARTEx_DisableFifoMode+0x104>)
 8013b18:	4293      	cmp	r3, r2
 8013b1a:	d013      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	681b      	ldr	r3, [r3, #0]
 8013b20:	4a2a      	ldr	r2, [pc, #168]	@ (8013bcc <HAL_UARTEx_DisableFifoMode+0x108>)
 8013b22:	4293      	cmp	r3, r2
 8013b24:	d00e      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	681b      	ldr	r3, [r3, #0]
 8013b2a:	4a29      	ldr	r2, [pc, #164]	@ (8013bd0 <HAL_UARTEx_DisableFifoMode+0x10c>)
 8013b2c:	4293      	cmp	r3, r2
 8013b2e:	d009      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	681b      	ldr	r3, [r3, #0]
 8013b34:	4a27      	ldr	r2, [pc, #156]	@ (8013bd4 <HAL_UARTEx_DisableFifoMode+0x110>)
 8013b36:	4293      	cmp	r3, r2
 8013b38:	d004      	beq.n	8013b44 <HAL_UARTEx_DisableFifoMode+0x80>
 8013b3a:	f240 2136 	movw	r1, #566	@ 0x236
 8013b3e:	4826      	ldr	r0, [pc, #152]	@ (8013bd8 <HAL_UARTEx_DisableFifoMode+0x114>)
 8013b40:	f7ee f8da 	bl	8001cf8 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8013b4a:	2b01      	cmp	r3, #1
 8013b4c:	d101      	bne.n	8013b52 <HAL_UARTEx_DisableFifoMode+0x8e>
 8013b4e:	2302      	movs	r3, #2
 8013b50:	e027      	b.n	8013ba2 <HAL_UARTEx_DisableFifoMode+0xde>
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	2201      	movs	r2, #1
 8013b56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	2224      	movs	r2, #36	@ 0x24
 8013b5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	681b      	ldr	r3, [r3, #0]
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	681a      	ldr	r2, [r3, #0]
 8013b70:	687b      	ldr	r3, [r7, #4]
 8013b72:	681b      	ldr	r3, [r3, #0]
 8013b74:	f022 0201 	bic.w	r2, r2, #1
 8013b78:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8013b7a:	68fb      	ldr	r3, [r7, #12]
 8013b7c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8013b80:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	2200      	movs	r2, #0
 8013b86:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	681b      	ldr	r3, [r3, #0]
 8013b8c:	68fa      	ldr	r2, [r7, #12]
 8013b8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	2220      	movs	r2, #32
 8013b94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	2200      	movs	r2, #0
 8013b9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8013ba0:	2300      	movs	r3, #0
}
 8013ba2:	4618      	mov	r0, r3
 8013ba4:	3710      	adds	r7, #16
 8013ba6:	46bd      	mov	sp, r7
 8013ba8:	bd80      	pop	{r7, pc}
 8013baa:	bf00      	nop
 8013bac:	40011000 	.word	0x40011000
 8013bb0:	40004400 	.word	0x40004400
 8013bb4:	40004800 	.word	0x40004800
 8013bb8:	40004c00 	.word	0x40004c00
 8013bbc:	40005000 	.word	0x40005000
 8013bc0:	40011400 	.word	0x40011400
 8013bc4:	40007800 	.word	0x40007800
 8013bc8:	40007c00 	.word	0x40007c00
 8013bcc:	40011800 	.word	0x40011800
 8013bd0:	40011c00 	.word	0x40011c00
 8013bd4:	58000c00 	.word	0x58000c00
 8013bd8:	08017688 	.word	0x08017688

08013bdc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8013bdc:	b580      	push	{r7, lr}
 8013bde:	b084      	sub	sp, #16
 8013be0:	af00      	add	r7, sp, #0
 8013be2:	6078      	str	r0, [r7, #4]
 8013be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	4a47      	ldr	r2, [pc, #284]	@ (8013d08 <HAL_UARTEx_SetTxFifoThreshold+0x12c>)
 8013bec:	4293      	cmp	r3, r2
 8013bee:	d036      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	681b      	ldr	r3, [r3, #0]
 8013bf4:	4a45      	ldr	r2, [pc, #276]	@ (8013d0c <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 8013bf6:	4293      	cmp	r3, r2
 8013bf8:	d031      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	681b      	ldr	r3, [r3, #0]
 8013bfe:	4a44      	ldr	r2, [pc, #272]	@ (8013d10 <HAL_UARTEx_SetTxFifoThreshold+0x134>)
 8013c00:	4293      	cmp	r3, r2
 8013c02:	d02c      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	681b      	ldr	r3, [r3, #0]
 8013c08:	4a42      	ldr	r2, [pc, #264]	@ (8013d14 <HAL_UARTEx_SetTxFifoThreshold+0x138>)
 8013c0a:	4293      	cmp	r3, r2
 8013c0c:	d027      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	4a41      	ldr	r2, [pc, #260]	@ (8013d18 <HAL_UARTEx_SetTxFifoThreshold+0x13c>)
 8013c14:	4293      	cmp	r3, r2
 8013c16:	d022      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	4a3f      	ldr	r2, [pc, #252]	@ (8013d1c <HAL_UARTEx_SetTxFifoThreshold+0x140>)
 8013c1e:	4293      	cmp	r3, r2
 8013c20:	d01d      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	4a3e      	ldr	r2, [pc, #248]	@ (8013d20 <HAL_UARTEx_SetTxFifoThreshold+0x144>)
 8013c28:	4293      	cmp	r3, r2
 8013c2a:	d018      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	681b      	ldr	r3, [r3, #0]
 8013c30:	4a3c      	ldr	r2, [pc, #240]	@ (8013d24 <HAL_UARTEx_SetTxFifoThreshold+0x148>)
 8013c32:	4293      	cmp	r3, r2
 8013c34:	d013      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	4a3b      	ldr	r2, [pc, #236]	@ (8013d28 <HAL_UARTEx_SetTxFifoThreshold+0x14c>)
 8013c3c:	4293      	cmp	r3, r2
 8013c3e:	d00e      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	4a39      	ldr	r2, [pc, #228]	@ (8013d2c <HAL_UARTEx_SetTxFifoThreshold+0x150>)
 8013c46:	4293      	cmp	r3, r2
 8013c48:	d009      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	4a38      	ldr	r2, [pc, #224]	@ (8013d30 <HAL_UARTEx_SetTxFifoThreshold+0x154>)
 8013c50:	4293      	cmp	r3, r2
 8013c52:	d004      	beq.n	8013c5e <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8013c54:	f44f 7119 	mov.w	r1, #612	@ 0x264
 8013c58:	4836      	ldr	r0, [pc, #216]	@ (8013d34 <HAL_UARTEx_SetTxFifoThreshold+0x158>)
 8013c5a:	f7ee f84d 	bl	8001cf8 <assert_failed>
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 8013c5e:	683b      	ldr	r3, [r7, #0]
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d018      	beq.n	8013c96 <HAL_UARTEx_SetTxFifoThreshold+0xba>
 8013c64:	683b      	ldr	r3, [r7, #0]
 8013c66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013c6a:	d014      	beq.n	8013c96 <HAL_UARTEx_SetTxFifoThreshold+0xba>
 8013c6c:	683b      	ldr	r3, [r7, #0]
 8013c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013c72:	d010      	beq.n	8013c96 <HAL_UARTEx_SetTxFifoThreshold+0xba>
 8013c74:	683b      	ldr	r3, [r7, #0]
 8013c76:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8013c7a:	d00c      	beq.n	8013c96 <HAL_UARTEx_SetTxFifoThreshold+0xba>
 8013c7c:	683b      	ldr	r3, [r7, #0]
 8013c7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013c82:	d008      	beq.n	8013c96 <HAL_UARTEx_SetTxFifoThreshold+0xba>
 8013c84:	683b      	ldr	r3, [r7, #0]
 8013c86:	f1b3 4f20 	cmp.w	r3, #2684354560	@ 0xa0000000
 8013c8a:	d004      	beq.n	8013c96 <HAL_UARTEx_SetTxFifoThreshold+0xba>
 8013c8c:	f240 2165 	movw	r1, #613	@ 0x265
 8013c90:	4828      	ldr	r0, [pc, #160]	@ (8013d34 <HAL_UARTEx_SetTxFifoThreshold+0x158>)
 8013c92:	f7ee f831 	bl	8001cf8 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8013c9c:	2b01      	cmp	r3, #1
 8013c9e:	d101      	bne.n	8013ca4 <HAL_UARTEx_SetTxFifoThreshold+0xc8>
 8013ca0:	2302      	movs	r3, #2
 8013ca2:	e02d      	b.n	8013d00 <HAL_UARTEx_SetTxFifoThreshold+0x124>
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	2201      	movs	r2, #1
 8013ca8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	2224      	movs	r2, #36	@ 0x24
 8013cb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	681b      	ldr	r3, [r3, #0]
 8013cba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	681b      	ldr	r3, [r3, #0]
 8013cc0:	681a      	ldr	r2, [r3, #0]
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	f022 0201 	bic.w	r2, r2, #1
 8013cca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	689b      	ldr	r3, [r3, #8]
 8013cd2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	681b      	ldr	r3, [r3, #0]
 8013cda:	683a      	ldr	r2, [r7, #0]
 8013cdc:	430a      	orrs	r2, r1
 8013cde:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8013ce0:	6878      	ldr	r0, [r7, #4]
 8013ce2:	f000 f8d7 	bl	8013e94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	68fa      	ldr	r2, [r7, #12]
 8013cec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	2220      	movs	r2, #32
 8013cf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	2200      	movs	r2, #0
 8013cfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8013cfe:	2300      	movs	r3, #0
}
 8013d00:	4618      	mov	r0, r3
 8013d02:	3710      	adds	r7, #16
 8013d04:	46bd      	mov	sp, r7
 8013d06:	bd80      	pop	{r7, pc}
 8013d08:	40011000 	.word	0x40011000
 8013d0c:	40004400 	.word	0x40004400
 8013d10:	40004800 	.word	0x40004800
 8013d14:	40004c00 	.word	0x40004c00
 8013d18:	40005000 	.word	0x40005000
 8013d1c:	40011400 	.word	0x40011400
 8013d20:	40007800 	.word	0x40007800
 8013d24:	40007c00 	.word	0x40007c00
 8013d28:	40011800 	.word	0x40011800
 8013d2c:	40011c00 	.word	0x40011c00
 8013d30:	58000c00 	.word	0x58000c00
 8013d34:	08017688 	.word	0x08017688

08013d38 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8013d38:	b580      	push	{r7, lr}
 8013d3a:	b084      	sub	sp, #16
 8013d3c:	af00      	add	r7, sp, #0
 8013d3e:	6078      	str	r0, [r7, #4]
 8013d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	4a47      	ldr	r2, [pc, #284]	@ (8013e64 <HAL_UARTEx_SetRxFifoThreshold+0x12c>)
 8013d48:	4293      	cmp	r3, r2
 8013d4a:	d036      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	4a45      	ldr	r2, [pc, #276]	@ (8013e68 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 8013d52:	4293      	cmp	r3, r2
 8013d54:	d031      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	4a44      	ldr	r2, [pc, #272]	@ (8013e6c <HAL_UARTEx_SetRxFifoThreshold+0x134>)
 8013d5c:	4293      	cmp	r3, r2
 8013d5e:	d02c      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	4a42      	ldr	r2, [pc, #264]	@ (8013e70 <HAL_UARTEx_SetRxFifoThreshold+0x138>)
 8013d66:	4293      	cmp	r3, r2
 8013d68:	d027      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	4a41      	ldr	r2, [pc, #260]	@ (8013e74 <HAL_UARTEx_SetRxFifoThreshold+0x13c>)
 8013d70:	4293      	cmp	r3, r2
 8013d72:	d022      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	4a3f      	ldr	r2, [pc, #252]	@ (8013e78 <HAL_UARTEx_SetRxFifoThreshold+0x140>)
 8013d7a:	4293      	cmp	r3, r2
 8013d7c:	d01d      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	681b      	ldr	r3, [r3, #0]
 8013d82:	4a3e      	ldr	r2, [pc, #248]	@ (8013e7c <HAL_UARTEx_SetRxFifoThreshold+0x144>)
 8013d84:	4293      	cmp	r3, r2
 8013d86:	d018      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	4a3c      	ldr	r2, [pc, #240]	@ (8013e80 <HAL_UARTEx_SetRxFifoThreshold+0x148>)
 8013d8e:	4293      	cmp	r3, r2
 8013d90:	d013      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	4a3b      	ldr	r2, [pc, #236]	@ (8013e84 <HAL_UARTEx_SetRxFifoThreshold+0x14c>)
 8013d98:	4293      	cmp	r3, r2
 8013d9a:	d00e      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	681b      	ldr	r3, [r3, #0]
 8013da0:	4a39      	ldr	r2, [pc, #228]	@ (8013e88 <HAL_UARTEx_SetRxFifoThreshold+0x150>)
 8013da2:	4293      	cmp	r3, r2
 8013da4:	d009      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	681b      	ldr	r3, [r3, #0]
 8013daa:	4a38      	ldr	r2, [pc, #224]	@ (8013e8c <HAL_UARTEx_SetRxFifoThreshold+0x154>)
 8013dac:	4293      	cmp	r3, r2
 8013dae:	d004      	beq.n	8013dba <HAL_UARTEx_SetRxFifoThreshold+0x82>
 8013db0:	f240 2195 	movw	r1, #661	@ 0x295
 8013db4:	4836      	ldr	r0, [pc, #216]	@ (8013e90 <HAL_UARTEx_SetRxFifoThreshold+0x158>)
 8013db6:	f7ed ff9f 	bl	8001cf8 <assert_failed>
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 8013dba:	683b      	ldr	r3, [r7, #0]
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	d018      	beq.n	8013df2 <HAL_UARTEx_SetRxFifoThreshold+0xba>
 8013dc0:	683b      	ldr	r3, [r7, #0]
 8013dc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8013dc6:	d014      	beq.n	8013df2 <HAL_UARTEx_SetRxFifoThreshold+0xba>
 8013dc8:	683b      	ldr	r3, [r7, #0]
 8013dca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8013dce:	d010      	beq.n	8013df2 <HAL_UARTEx_SetRxFifoThreshold+0xba>
 8013dd0:	683b      	ldr	r3, [r7, #0]
 8013dd2:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8013dd6:	d00c      	beq.n	8013df2 <HAL_UARTEx_SetRxFifoThreshold+0xba>
 8013dd8:	683b      	ldr	r3, [r7, #0]
 8013dda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8013dde:	d008      	beq.n	8013df2 <HAL_UARTEx_SetRxFifoThreshold+0xba>
 8013de0:	683b      	ldr	r3, [r7, #0]
 8013de2:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 8013de6:	d004      	beq.n	8013df2 <HAL_UARTEx_SetRxFifoThreshold+0xba>
 8013de8:	f240 2196 	movw	r1, #662	@ 0x296
 8013dec:	4828      	ldr	r0, [pc, #160]	@ (8013e90 <HAL_UARTEx_SetRxFifoThreshold+0x158>)
 8013dee:	f7ed ff83 	bl	8001cf8 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8013df8:	2b01      	cmp	r3, #1
 8013dfa:	d101      	bne.n	8013e00 <HAL_UARTEx_SetRxFifoThreshold+0xc8>
 8013dfc:	2302      	movs	r3, #2
 8013dfe:	e02d      	b.n	8013e5c <HAL_UARTEx_SetRxFifoThreshold+0x124>
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	2201      	movs	r2, #1
 8013e04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	2224      	movs	r2, #36	@ 0x24
 8013e0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	681b      	ldr	r3, [r3, #0]
 8013e16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	681b      	ldr	r3, [r3, #0]
 8013e1c:	681a      	ldr	r2, [r3, #0]
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	f022 0201 	bic.w	r2, r2, #1
 8013e26:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	689b      	ldr	r3, [r3, #8]
 8013e2e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	683a      	ldr	r2, [r7, #0]
 8013e38:	430a      	orrs	r2, r1
 8013e3a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8013e3c:	6878      	ldr	r0, [r7, #4]
 8013e3e:	f000 f829 	bl	8013e94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	68fa      	ldr	r2, [r7, #12]
 8013e48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	2220      	movs	r2, #32
 8013e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	2200      	movs	r2, #0
 8013e56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8013e5a:	2300      	movs	r3, #0
}
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	3710      	adds	r7, #16
 8013e60:	46bd      	mov	sp, r7
 8013e62:	bd80      	pop	{r7, pc}
 8013e64:	40011000 	.word	0x40011000
 8013e68:	40004400 	.word	0x40004400
 8013e6c:	40004800 	.word	0x40004800
 8013e70:	40004c00 	.word	0x40004c00
 8013e74:	40005000 	.word	0x40005000
 8013e78:	40011400 	.word	0x40011400
 8013e7c:	40007800 	.word	0x40007800
 8013e80:	40007c00 	.word	0x40007c00
 8013e84:	40011800 	.word	0x40011800
 8013e88:	40011c00 	.word	0x40011c00
 8013e8c:	58000c00 	.word	0x58000c00
 8013e90:	08017688 	.word	0x08017688

08013e94 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8013e94:	b480      	push	{r7}
 8013e96:	b085      	sub	sp, #20
 8013e98:	af00      	add	r7, sp, #0
 8013e9a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d108      	bne.n	8013eb6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	2201      	movs	r2, #1
 8013ea8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	2201      	movs	r2, #1
 8013eb0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8013eb4:	e031      	b.n	8013f1a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8013eb6:	2310      	movs	r3, #16
 8013eb8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8013eba:	2310      	movs	r3, #16
 8013ebc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	681b      	ldr	r3, [r3, #0]
 8013ec2:	689b      	ldr	r3, [r3, #8]
 8013ec4:	0e5b      	lsrs	r3, r3, #25
 8013ec6:	b2db      	uxtb	r3, r3
 8013ec8:	f003 0307 	and.w	r3, r3, #7
 8013ecc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	689b      	ldr	r3, [r3, #8]
 8013ed4:	0f5b      	lsrs	r3, r3, #29
 8013ed6:	b2db      	uxtb	r3, r3
 8013ed8:	f003 0307 	and.w	r3, r3, #7
 8013edc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013ede:	7bbb      	ldrb	r3, [r7, #14]
 8013ee0:	7b3a      	ldrb	r2, [r7, #12]
 8013ee2:	4911      	ldr	r1, [pc, #68]	@ (8013f28 <UARTEx_SetNbDataToProcess+0x94>)
 8013ee4:	5c8a      	ldrb	r2, [r1, r2]
 8013ee6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8013eea:	7b3a      	ldrb	r2, [r7, #12]
 8013eec:	490f      	ldr	r1, [pc, #60]	@ (8013f2c <UARTEx_SetNbDataToProcess+0x98>)
 8013eee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013ef0:	fb93 f3f2 	sdiv	r3, r3, r2
 8013ef4:	b29a      	uxth	r2, r3
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8013efc:	7bfb      	ldrb	r3, [r7, #15]
 8013efe:	7b7a      	ldrb	r2, [r7, #13]
 8013f00:	4909      	ldr	r1, [pc, #36]	@ (8013f28 <UARTEx_SetNbDataToProcess+0x94>)
 8013f02:	5c8a      	ldrb	r2, [r1, r2]
 8013f04:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8013f08:	7b7a      	ldrb	r2, [r7, #13]
 8013f0a:	4908      	ldr	r1, [pc, #32]	@ (8013f2c <UARTEx_SetNbDataToProcess+0x98>)
 8013f0c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8013f0e:	fb93 f3f2 	sdiv	r3, r3, r2
 8013f12:	b29a      	uxth	r2, r3
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8013f1a:	bf00      	nop
 8013f1c:	3714      	adds	r7, #20
 8013f1e:	46bd      	mov	sp, r7
 8013f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f24:	4770      	bx	lr
 8013f26:	bf00      	nop
 8013f28:	080177ac 	.word	0x080177ac
 8013f2c:	080177b4 	.word	0x080177b4

08013f30 <__cvt>:
 8013f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013f32:	ed2d 8b02 	vpush	{d8}
 8013f36:	eeb0 8b40 	vmov.f64	d8, d0
 8013f3a:	b085      	sub	sp, #20
 8013f3c:	4617      	mov	r7, r2
 8013f3e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8013f40:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013f42:	ee18 2a90 	vmov	r2, s17
 8013f46:	f025 0520 	bic.w	r5, r5, #32
 8013f4a:	2a00      	cmp	r2, #0
 8013f4c:	bfb6      	itet	lt
 8013f4e:	222d      	movlt	r2, #45	@ 0x2d
 8013f50:	2200      	movge	r2, #0
 8013f52:	eeb1 8b40 	vneglt.f64	d8, d0
 8013f56:	2d46      	cmp	r5, #70	@ 0x46
 8013f58:	460c      	mov	r4, r1
 8013f5a:	701a      	strb	r2, [r3, #0]
 8013f5c:	d004      	beq.n	8013f68 <__cvt+0x38>
 8013f5e:	2d45      	cmp	r5, #69	@ 0x45
 8013f60:	d100      	bne.n	8013f64 <__cvt+0x34>
 8013f62:	3401      	adds	r4, #1
 8013f64:	2102      	movs	r1, #2
 8013f66:	e000      	b.n	8013f6a <__cvt+0x3a>
 8013f68:	2103      	movs	r1, #3
 8013f6a:	ab03      	add	r3, sp, #12
 8013f6c:	9301      	str	r3, [sp, #4]
 8013f6e:	ab02      	add	r3, sp, #8
 8013f70:	9300      	str	r3, [sp, #0]
 8013f72:	4622      	mov	r2, r4
 8013f74:	4633      	mov	r3, r6
 8013f76:	eeb0 0b48 	vmov.f64	d0, d8
 8013f7a:	f001 f851 	bl	8015020 <_dtoa_r>
 8013f7e:	2d47      	cmp	r5, #71	@ 0x47
 8013f80:	d114      	bne.n	8013fac <__cvt+0x7c>
 8013f82:	07fb      	lsls	r3, r7, #31
 8013f84:	d50a      	bpl.n	8013f9c <__cvt+0x6c>
 8013f86:	1902      	adds	r2, r0, r4
 8013f88:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f90:	bf08      	it	eq
 8013f92:	9203      	streq	r2, [sp, #12]
 8013f94:	2130      	movs	r1, #48	@ 0x30
 8013f96:	9b03      	ldr	r3, [sp, #12]
 8013f98:	4293      	cmp	r3, r2
 8013f9a:	d319      	bcc.n	8013fd0 <__cvt+0xa0>
 8013f9c:	9b03      	ldr	r3, [sp, #12]
 8013f9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013fa0:	1a1b      	subs	r3, r3, r0
 8013fa2:	6013      	str	r3, [r2, #0]
 8013fa4:	b005      	add	sp, #20
 8013fa6:	ecbd 8b02 	vpop	{d8}
 8013faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013fac:	2d46      	cmp	r5, #70	@ 0x46
 8013fae:	eb00 0204 	add.w	r2, r0, r4
 8013fb2:	d1e9      	bne.n	8013f88 <__cvt+0x58>
 8013fb4:	7803      	ldrb	r3, [r0, #0]
 8013fb6:	2b30      	cmp	r3, #48	@ 0x30
 8013fb8:	d107      	bne.n	8013fca <__cvt+0x9a>
 8013fba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013fc2:	bf1c      	itt	ne
 8013fc4:	f1c4 0401 	rsbne	r4, r4, #1
 8013fc8:	6034      	strne	r4, [r6, #0]
 8013fca:	6833      	ldr	r3, [r6, #0]
 8013fcc:	441a      	add	r2, r3
 8013fce:	e7db      	b.n	8013f88 <__cvt+0x58>
 8013fd0:	1c5c      	adds	r4, r3, #1
 8013fd2:	9403      	str	r4, [sp, #12]
 8013fd4:	7019      	strb	r1, [r3, #0]
 8013fd6:	e7de      	b.n	8013f96 <__cvt+0x66>

08013fd8 <__exponent>:
 8013fd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013fda:	2900      	cmp	r1, #0
 8013fdc:	bfba      	itte	lt
 8013fde:	4249      	neglt	r1, r1
 8013fe0:	232d      	movlt	r3, #45	@ 0x2d
 8013fe2:	232b      	movge	r3, #43	@ 0x2b
 8013fe4:	2909      	cmp	r1, #9
 8013fe6:	7002      	strb	r2, [r0, #0]
 8013fe8:	7043      	strb	r3, [r0, #1]
 8013fea:	dd29      	ble.n	8014040 <__exponent+0x68>
 8013fec:	f10d 0307 	add.w	r3, sp, #7
 8013ff0:	461d      	mov	r5, r3
 8013ff2:	270a      	movs	r7, #10
 8013ff4:	461a      	mov	r2, r3
 8013ff6:	fbb1 f6f7 	udiv	r6, r1, r7
 8013ffa:	fb07 1416 	mls	r4, r7, r6, r1
 8013ffe:	3430      	adds	r4, #48	@ 0x30
 8014000:	f802 4c01 	strb.w	r4, [r2, #-1]
 8014004:	460c      	mov	r4, r1
 8014006:	2c63      	cmp	r4, #99	@ 0x63
 8014008:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801400c:	4631      	mov	r1, r6
 801400e:	dcf1      	bgt.n	8013ff4 <__exponent+0x1c>
 8014010:	3130      	adds	r1, #48	@ 0x30
 8014012:	1e94      	subs	r4, r2, #2
 8014014:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014018:	1c41      	adds	r1, r0, #1
 801401a:	4623      	mov	r3, r4
 801401c:	42ab      	cmp	r3, r5
 801401e:	d30a      	bcc.n	8014036 <__exponent+0x5e>
 8014020:	f10d 0309 	add.w	r3, sp, #9
 8014024:	1a9b      	subs	r3, r3, r2
 8014026:	42ac      	cmp	r4, r5
 8014028:	bf88      	it	hi
 801402a:	2300      	movhi	r3, #0
 801402c:	3302      	adds	r3, #2
 801402e:	4403      	add	r3, r0
 8014030:	1a18      	subs	r0, r3, r0
 8014032:	b003      	add	sp, #12
 8014034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014036:	f813 6b01 	ldrb.w	r6, [r3], #1
 801403a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801403e:	e7ed      	b.n	801401c <__exponent+0x44>
 8014040:	2330      	movs	r3, #48	@ 0x30
 8014042:	3130      	adds	r1, #48	@ 0x30
 8014044:	7083      	strb	r3, [r0, #2]
 8014046:	70c1      	strb	r1, [r0, #3]
 8014048:	1d03      	adds	r3, r0, #4
 801404a:	e7f1      	b.n	8014030 <__exponent+0x58>
 801404c:	0000      	movs	r0, r0
	...

08014050 <_printf_float>:
 8014050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014054:	b08d      	sub	sp, #52	@ 0x34
 8014056:	460c      	mov	r4, r1
 8014058:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801405c:	4616      	mov	r6, r2
 801405e:	461f      	mov	r7, r3
 8014060:	4605      	mov	r5, r0
 8014062:	f000 fecd 	bl	8014e00 <_localeconv_r>
 8014066:	f8d0 b000 	ldr.w	fp, [r0]
 801406a:	4658      	mov	r0, fp
 801406c:	f7ec f9a0 	bl	80003b0 <strlen>
 8014070:	2300      	movs	r3, #0
 8014072:	930a      	str	r3, [sp, #40]	@ 0x28
 8014074:	f8d8 3000 	ldr.w	r3, [r8]
 8014078:	f894 9018 	ldrb.w	r9, [r4, #24]
 801407c:	6822      	ldr	r2, [r4, #0]
 801407e:	9005      	str	r0, [sp, #20]
 8014080:	3307      	adds	r3, #7
 8014082:	f023 0307 	bic.w	r3, r3, #7
 8014086:	f103 0108 	add.w	r1, r3, #8
 801408a:	f8c8 1000 	str.w	r1, [r8]
 801408e:	ed93 0b00 	vldr	d0, [r3]
 8014092:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80142f0 <_printf_float+0x2a0>
 8014096:	eeb0 7bc0 	vabs.f64	d7, d0
 801409a:	eeb4 7b46 	vcmp.f64	d7, d6
 801409e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140a2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80140a6:	dd24      	ble.n	80140f2 <_printf_float+0xa2>
 80140a8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80140ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140b0:	d502      	bpl.n	80140b8 <_printf_float+0x68>
 80140b2:	232d      	movs	r3, #45	@ 0x2d
 80140b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80140b8:	498f      	ldr	r1, [pc, #572]	@ (80142f8 <_printf_float+0x2a8>)
 80140ba:	4b90      	ldr	r3, [pc, #576]	@ (80142fc <_printf_float+0x2ac>)
 80140bc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80140c0:	bf8c      	ite	hi
 80140c2:	4688      	movhi	r8, r1
 80140c4:	4698      	movls	r8, r3
 80140c6:	f022 0204 	bic.w	r2, r2, #4
 80140ca:	2303      	movs	r3, #3
 80140cc:	6123      	str	r3, [r4, #16]
 80140ce:	6022      	str	r2, [r4, #0]
 80140d0:	f04f 0a00 	mov.w	sl, #0
 80140d4:	9700      	str	r7, [sp, #0]
 80140d6:	4633      	mov	r3, r6
 80140d8:	aa0b      	add	r2, sp, #44	@ 0x2c
 80140da:	4621      	mov	r1, r4
 80140dc:	4628      	mov	r0, r5
 80140de:	f000 f9d1 	bl	8014484 <_printf_common>
 80140e2:	3001      	adds	r0, #1
 80140e4:	f040 8089 	bne.w	80141fa <_printf_float+0x1aa>
 80140e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80140ec:	b00d      	add	sp, #52	@ 0x34
 80140ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140f2:	eeb4 0b40 	vcmp.f64	d0, d0
 80140f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140fa:	d709      	bvc.n	8014110 <_printf_float+0xc0>
 80140fc:	ee10 3a90 	vmov	r3, s1
 8014100:	2b00      	cmp	r3, #0
 8014102:	bfbc      	itt	lt
 8014104:	232d      	movlt	r3, #45	@ 0x2d
 8014106:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801410a:	497d      	ldr	r1, [pc, #500]	@ (8014300 <_printf_float+0x2b0>)
 801410c:	4b7d      	ldr	r3, [pc, #500]	@ (8014304 <_printf_float+0x2b4>)
 801410e:	e7d5      	b.n	80140bc <_printf_float+0x6c>
 8014110:	6863      	ldr	r3, [r4, #4]
 8014112:	1c59      	adds	r1, r3, #1
 8014114:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8014118:	d139      	bne.n	801418e <_printf_float+0x13e>
 801411a:	2306      	movs	r3, #6
 801411c:	6063      	str	r3, [r4, #4]
 801411e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8014122:	2300      	movs	r3, #0
 8014124:	6022      	str	r2, [r4, #0]
 8014126:	9303      	str	r3, [sp, #12]
 8014128:	ab0a      	add	r3, sp, #40	@ 0x28
 801412a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801412e:	ab09      	add	r3, sp, #36	@ 0x24
 8014130:	9300      	str	r3, [sp, #0]
 8014132:	6861      	ldr	r1, [r4, #4]
 8014134:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014138:	4628      	mov	r0, r5
 801413a:	f7ff fef9 	bl	8013f30 <__cvt>
 801413e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014142:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014144:	4680      	mov	r8, r0
 8014146:	d129      	bne.n	801419c <_printf_float+0x14c>
 8014148:	1cc8      	adds	r0, r1, #3
 801414a:	db02      	blt.n	8014152 <_printf_float+0x102>
 801414c:	6863      	ldr	r3, [r4, #4]
 801414e:	4299      	cmp	r1, r3
 8014150:	dd41      	ble.n	80141d6 <_printf_float+0x186>
 8014152:	f1a9 0902 	sub.w	r9, r9, #2
 8014156:	fa5f f989 	uxtb.w	r9, r9
 801415a:	3901      	subs	r1, #1
 801415c:	464a      	mov	r2, r9
 801415e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014162:	9109      	str	r1, [sp, #36]	@ 0x24
 8014164:	f7ff ff38 	bl	8013fd8 <__exponent>
 8014168:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801416a:	1813      	adds	r3, r2, r0
 801416c:	2a01      	cmp	r2, #1
 801416e:	4682      	mov	sl, r0
 8014170:	6123      	str	r3, [r4, #16]
 8014172:	dc02      	bgt.n	801417a <_printf_float+0x12a>
 8014174:	6822      	ldr	r2, [r4, #0]
 8014176:	07d2      	lsls	r2, r2, #31
 8014178:	d501      	bpl.n	801417e <_printf_float+0x12e>
 801417a:	3301      	adds	r3, #1
 801417c:	6123      	str	r3, [r4, #16]
 801417e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014182:	2b00      	cmp	r3, #0
 8014184:	d0a6      	beq.n	80140d4 <_printf_float+0x84>
 8014186:	232d      	movs	r3, #45	@ 0x2d
 8014188:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801418c:	e7a2      	b.n	80140d4 <_printf_float+0x84>
 801418e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014192:	d1c4      	bne.n	801411e <_printf_float+0xce>
 8014194:	2b00      	cmp	r3, #0
 8014196:	d1c2      	bne.n	801411e <_printf_float+0xce>
 8014198:	2301      	movs	r3, #1
 801419a:	e7bf      	b.n	801411c <_printf_float+0xcc>
 801419c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80141a0:	d9db      	bls.n	801415a <_printf_float+0x10a>
 80141a2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80141a6:	d118      	bne.n	80141da <_printf_float+0x18a>
 80141a8:	2900      	cmp	r1, #0
 80141aa:	6863      	ldr	r3, [r4, #4]
 80141ac:	dd0b      	ble.n	80141c6 <_printf_float+0x176>
 80141ae:	6121      	str	r1, [r4, #16]
 80141b0:	b913      	cbnz	r3, 80141b8 <_printf_float+0x168>
 80141b2:	6822      	ldr	r2, [r4, #0]
 80141b4:	07d0      	lsls	r0, r2, #31
 80141b6:	d502      	bpl.n	80141be <_printf_float+0x16e>
 80141b8:	3301      	adds	r3, #1
 80141ba:	440b      	add	r3, r1
 80141bc:	6123      	str	r3, [r4, #16]
 80141be:	65a1      	str	r1, [r4, #88]	@ 0x58
 80141c0:	f04f 0a00 	mov.w	sl, #0
 80141c4:	e7db      	b.n	801417e <_printf_float+0x12e>
 80141c6:	b913      	cbnz	r3, 80141ce <_printf_float+0x17e>
 80141c8:	6822      	ldr	r2, [r4, #0]
 80141ca:	07d2      	lsls	r2, r2, #31
 80141cc:	d501      	bpl.n	80141d2 <_printf_float+0x182>
 80141ce:	3302      	adds	r3, #2
 80141d0:	e7f4      	b.n	80141bc <_printf_float+0x16c>
 80141d2:	2301      	movs	r3, #1
 80141d4:	e7f2      	b.n	80141bc <_printf_float+0x16c>
 80141d6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80141da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80141dc:	4299      	cmp	r1, r3
 80141de:	db05      	blt.n	80141ec <_printf_float+0x19c>
 80141e0:	6823      	ldr	r3, [r4, #0]
 80141e2:	6121      	str	r1, [r4, #16]
 80141e4:	07d8      	lsls	r0, r3, #31
 80141e6:	d5ea      	bpl.n	80141be <_printf_float+0x16e>
 80141e8:	1c4b      	adds	r3, r1, #1
 80141ea:	e7e7      	b.n	80141bc <_printf_float+0x16c>
 80141ec:	2900      	cmp	r1, #0
 80141ee:	bfd4      	ite	le
 80141f0:	f1c1 0202 	rsble	r2, r1, #2
 80141f4:	2201      	movgt	r2, #1
 80141f6:	4413      	add	r3, r2
 80141f8:	e7e0      	b.n	80141bc <_printf_float+0x16c>
 80141fa:	6823      	ldr	r3, [r4, #0]
 80141fc:	055a      	lsls	r2, r3, #21
 80141fe:	d407      	bmi.n	8014210 <_printf_float+0x1c0>
 8014200:	6923      	ldr	r3, [r4, #16]
 8014202:	4642      	mov	r2, r8
 8014204:	4631      	mov	r1, r6
 8014206:	4628      	mov	r0, r5
 8014208:	47b8      	blx	r7
 801420a:	3001      	adds	r0, #1
 801420c:	d12a      	bne.n	8014264 <_printf_float+0x214>
 801420e:	e76b      	b.n	80140e8 <_printf_float+0x98>
 8014210:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8014214:	f240 80e0 	bls.w	80143d8 <_printf_float+0x388>
 8014218:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801421c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014224:	d133      	bne.n	801428e <_printf_float+0x23e>
 8014226:	4a38      	ldr	r2, [pc, #224]	@ (8014308 <_printf_float+0x2b8>)
 8014228:	2301      	movs	r3, #1
 801422a:	4631      	mov	r1, r6
 801422c:	4628      	mov	r0, r5
 801422e:	47b8      	blx	r7
 8014230:	3001      	adds	r0, #1
 8014232:	f43f af59 	beq.w	80140e8 <_printf_float+0x98>
 8014236:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801423a:	4543      	cmp	r3, r8
 801423c:	db02      	blt.n	8014244 <_printf_float+0x1f4>
 801423e:	6823      	ldr	r3, [r4, #0]
 8014240:	07d8      	lsls	r0, r3, #31
 8014242:	d50f      	bpl.n	8014264 <_printf_float+0x214>
 8014244:	9b05      	ldr	r3, [sp, #20]
 8014246:	465a      	mov	r2, fp
 8014248:	4631      	mov	r1, r6
 801424a:	4628      	mov	r0, r5
 801424c:	47b8      	blx	r7
 801424e:	3001      	adds	r0, #1
 8014250:	f43f af4a 	beq.w	80140e8 <_printf_float+0x98>
 8014254:	f04f 0900 	mov.w	r9, #0
 8014258:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801425c:	f104 0a1a 	add.w	sl, r4, #26
 8014260:	45c8      	cmp	r8, r9
 8014262:	dc09      	bgt.n	8014278 <_printf_float+0x228>
 8014264:	6823      	ldr	r3, [r4, #0]
 8014266:	079b      	lsls	r3, r3, #30
 8014268:	f100 8107 	bmi.w	801447a <_printf_float+0x42a>
 801426c:	68e0      	ldr	r0, [r4, #12]
 801426e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014270:	4298      	cmp	r0, r3
 8014272:	bfb8      	it	lt
 8014274:	4618      	movlt	r0, r3
 8014276:	e739      	b.n	80140ec <_printf_float+0x9c>
 8014278:	2301      	movs	r3, #1
 801427a:	4652      	mov	r2, sl
 801427c:	4631      	mov	r1, r6
 801427e:	4628      	mov	r0, r5
 8014280:	47b8      	blx	r7
 8014282:	3001      	adds	r0, #1
 8014284:	f43f af30 	beq.w	80140e8 <_printf_float+0x98>
 8014288:	f109 0901 	add.w	r9, r9, #1
 801428c:	e7e8      	b.n	8014260 <_printf_float+0x210>
 801428e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014290:	2b00      	cmp	r3, #0
 8014292:	dc3b      	bgt.n	801430c <_printf_float+0x2bc>
 8014294:	4a1c      	ldr	r2, [pc, #112]	@ (8014308 <_printf_float+0x2b8>)
 8014296:	2301      	movs	r3, #1
 8014298:	4631      	mov	r1, r6
 801429a:	4628      	mov	r0, r5
 801429c:	47b8      	blx	r7
 801429e:	3001      	adds	r0, #1
 80142a0:	f43f af22 	beq.w	80140e8 <_printf_float+0x98>
 80142a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80142a8:	ea59 0303 	orrs.w	r3, r9, r3
 80142ac:	d102      	bne.n	80142b4 <_printf_float+0x264>
 80142ae:	6823      	ldr	r3, [r4, #0]
 80142b0:	07d9      	lsls	r1, r3, #31
 80142b2:	d5d7      	bpl.n	8014264 <_printf_float+0x214>
 80142b4:	9b05      	ldr	r3, [sp, #20]
 80142b6:	465a      	mov	r2, fp
 80142b8:	4631      	mov	r1, r6
 80142ba:	4628      	mov	r0, r5
 80142bc:	47b8      	blx	r7
 80142be:	3001      	adds	r0, #1
 80142c0:	f43f af12 	beq.w	80140e8 <_printf_float+0x98>
 80142c4:	f04f 0a00 	mov.w	sl, #0
 80142c8:	f104 0b1a 	add.w	fp, r4, #26
 80142cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142ce:	425b      	negs	r3, r3
 80142d0:	4553      	cmp	r3, sl
 80142d2:	dc01      	bgt.n	80142d8 <_printf_float+0x288>
 80142d4:	464b      	mov	r3, r9
 80142d6:	e794      	b.n	8014202 <_printf_float+0x1b2>
 80142d8:	2301      	movs	r3, #1
 80142da:	465a      	mov	r2, fp
 80142dc:	4631      	mov	r1, r6
 80142de:	4628      	mov	r0, r5
 80142e0:	47b8      	blx	r7
 80142e2:	3001      	adds	r0, #1
 80142e4:	f43f af00 	beq.w	80140e8 <_printf_float+0x98>
 80142e8:	f10a 0a01 	add.w	sl, sl, #1
 80142ec:	e7ee      	b.n	80142cc <_printf_float+0x27c>
 80142ee:	bf00      	nop
 80142f0:	ffffffff 	.word	0xffffffff
 80142f4:	7fefffff 	.word	0x7fefffff
 80142f8:	080177c0 	.word	0x080177c0
 80142fc:	080177bc 	.word	0x080177bc
 8014300:	080177c8 	.word	0x080177c8
 8014304:	080177c4 	.word	0x080177c4
 8014308:	080177cc 	.word	0x080177cc
 801430c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801430e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8014312:	4553      	cmp	r3, sl
 8014314:	bfa8      	it	ge
 8014316:	4653      	movge	r3, sl
 8014318:	2b00      	cmp	r3, #0
 801431a:	4699      	mov	r9, r3
 801431c:	dc37      	bgt.n	801438e <_printf_float+0x33e>
 801431e:	2300      	movs	r3, #0
 8014320:	9307      	str	r3, [sp, #28]
 8014322:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014326:	f104 021a 	add.w	r2, r4, #26
 801432a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801432c:	9907      	ldr	r1, [sp, #28]
 801432e:	9306      	str	r3, [sp, #24]
 8014330:	eba3 0309 	sub.w	r3, r3, r9
 8014334:	428b      	cmp	r3, r1
 8014336:	dc31      	bgt.n	801439c <_printf_float+0x34c>
 8014338:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801433a:	459a      	cmp	sl, r3
 801433c:	dc3b      	bgt.n	80143b6 <_printf_float+0x366>
 801433e:	6823      	ldr	r3, [r4, #0]
 8014340:	07da      	lsls	r2, r3, #31
 8014342:	d438      	bmi.n	80143b6 <_printf_float+0x366>
 8014344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014346:	ebaa 0903 	sub.w	r9, sl, r3
 801434a:	9b06      	ldr	r3, [sp, #24]
 801434c:	ebaa 0303 	sub.w	r3, sl, r3
 8014350:	4599      	cmp	r9, r3
 8014352:	bfa8      	it	ge
 8014354:	4699      	movge	r9, r3
 8014356:	f1b9 0f00 	cmp.w	r9, #0
 801435a:	dc34      	bgt.n	80143c6 <_printf_float+0x376>
 801435c:	f04f 0800 	mov.w	r8, #0
 8014360:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014364:	f104 0b1a 	add.w	fp, r4, #26
 8014368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801436a:	ebaa 0303 	sub.w	r3, sl, r3
 801436e:	eba3 0309 	sub.w	r3, r3, r9
 8014372:	4543      	cmp	r3, r8
 8014374:	f77f af76 	ble.w	8014264 <_printf_float+0x214>
 8014378:	2301      	movs	r3, #1
 801437a:	465a      	mov	r2, fp
 801437c:	4631      	mov	r1, r6
 801437e:	4628      	mov	r0, r5
 8014380:	47b8      	blx	r7
 8014382:	3001      	adds	r0, #1
 8014384:	f43f aeb0 	beq.w	80140e8 <_printf_float+0x98>
 8014388:	f108 0801 	add.w	r8, r8, #1
 801438c:	e7ec      	b.n	8014368 <_printf_float+0x318>
 801438e:	4642      	mov	r2, r8
 8014390:	4631      	mov	r1, r6
 8014392:	4628      	mov	r0, r5
 8014394:	47b8      	blx	r7
 8014396:	3001      	adds	r0, #1
 8014398:	d1c1      	bne.n	801431e <_printf_float+0x2ce>
 801439a:	e6a5      	b.n	80140e8 <_printf_float+0x98>
 801439c:	2301      	movs	r3, #1
 801439e:	4631      	mov	r1, r6
 80143a0:	4628      	mov	r0, r5
 80143a2:	9206      	str	r2, [sp, #24]
 80143a4:	47b8      	blx	r7
 80143a6:	3001      	adds	r0, #1
 80143a8:	f43f ae9e 	beq.w	80140e8 <_printf_float+0x98>
 80143ac:	9b07      	ldr	r3, [sp, #28]
 80143ae:	9a06      	ldr	r2, [sp, #24]
 80143b0:	3301      	adds	r3, #1
 80143b2:	9307      	str	r3, [sp, #28]
 80143b4:	e7b9      	b.n	801432a <_printf_float+0x2da>
 80143b6:	9b05      	ldr	r3, [sp, #20]
 80143b8:	465a      	mov	r2, fp
 80143ba:	4631      	mov	r1, r6
 80143bc:	4628      	mov	r0, r5
 80143be:	47b8      	blx	r7
 80143c0:	3001      	adds	r0, #1
 80143c2:	d1bf      	bne.n	8014344 <_printf_float+0x2f4>
 80143c4:	e690      	b.n	80140e8 <_printf_float+0x98>
 80143c6:	9a06      	ldr	r2, [sp, #24]
 80143c8:	464b      	mov	r3, r9
 80143ca:	4442      	add	r2, r8
 80143cc:	4631      	mov	r1, r6
 80143ce:	4628      	mov	r0, r5
 80143d0:	47b8      	blx	r7
 80143d2:	3001      	adds	r0, #1
 80143d4:	d1c2      	bne.n	801435c <_printf_float+0x30c>
 80143d6:	e687      	b.n	80140e8 <_printf_float+0x98>
 80143d8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80143dc:	f1b9 0f01 	cmp.w	r9, #1
 80143e0:	dc01      	bgt.n	80143e6 <_printf_float+0x396>
 80143e2:	07db      	lsls	r3, r3, #31
 80143e4:	d536      	bpl.n	8014454 <_printf_float+0x404>
 80143e6:	2301      	movs	r3, #1
 80143e8:	4642      	mov	r2, r8
 80143ea:	4631      	mov	r1, r6
 80143ec:	4628      	mov	r0, r5
 80143ee:	47b8      	blx	r7
 80143f0:	3001      	adds	r0, #1
 80143f2:	f43f ae79 	beq.w	80140e8 <_printf_float+0x98>
 80143f6:	9b05      	ldr	r3, [sp, #20]
 80143f8:	465a      	mov	r2, fp
 80143fa:	4631      	mov	r1, r6
 80143fc:	4628      	mov	r0, r5
 80143fe:	47b8      	blx	r7
 8014400:	3001      	adds	r0, #1
 8014402:	f43f ae71 	beq.w	80140e8 <_printf_float+0x98>
 8014406:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801440a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801440e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014412:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8014416:	d018      	beq.n	801444a <_printf_float+0x3fa>
 8014418:	464b      	mov	r3, r9
 801441a:	f108 0201 	add.w	r2, r8, #1
 801441e:	4631      	mov	r1, r6
 8014420:	4628      	mov	r0, r5
 8014422:	47b8      	blx	r7
 8014424:	3001      	adds	r0, #1
 8014426:	d10c      	bne.n	8014442 <_printf_float+0x3f2>
 8014428:	e65e      	b.n	80140e8 <_printf_float+0x98>
 801442a:	2301      	movs	r3, #1
 801442c:	465a      	mov	r2, fp
 801442e:	4631      	mov	r1, r6
 8014430:	4628      	mov	r0, r5
 8014432:	47b8      	blx	r7
 8014434:	3001      	adds	r0, #1
 8014436:	f43f ae57 	beq.w	80140e8 <_printf_float+0x98>
 801443a:	f108 0801 	add.w	r8, r8, #1
 801443e:	45c8      	cmp	r8, r9
 8014440:	dbf3      	blt.n	801442a <_printf_float+0x3da>
 8014442:	4653      	mov	r3, sl
 8014444:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014448:	e6dc      	b.n	8014204 <_printf_float+0x1b4>
 801444a:	f04f 0800 	mov.w	r8, #0
 801444e:	f104 0b1a 	add.w	fp, r4, #26
 8014452:	e7f4      	b.n	801443e <_printf_float+0x3ee>
 8014454:	2301      	movs	r3, #1
 8014456:	4642      	mov	r2, r8
 8014458:	e7e1      	b.n	801441e <_printf_float+0x3ce>
 801445a:	2301      	movs	r3, #1
 801445c:	464a      	mov	r2, r9
 801445e:	4631      	mov	r1, r6
 8014460:	4628      	mov	r0, r5
 8014462:	47b8      	blx	r7
 8014464:	3001      	adds	r0, #1
 8014466:	f43f ae3f 	beq.w	80140e8 <_printf_float+0x98>
 801446a:	f108 0801 	add.w	r8, r8, #1
 801446e:	68e3      	ldr	r3, [r4, #12]
 8014470:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014472:	1a5b      	subs	r3, r3, r1
 8014474:	4543      	cmp	r3, r8
 8014476:	dcf0      	bgt.n	801445a <_printf_float+0x40a>
 8014478:	e6f8      	b.n	801426c <_printf_float+0x21c>
 801447a:	f04f 0800 	mov.w	r8, #0
 801447e:	f104 0919 	add.w	r9, r4, #25
 8014482:	e7f4      	b.n	801446e <_printf_float+0x41e>

08014484 <_printf_common>:
 8014484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014488:	4616      	mov	r6, r2
 801448a:	4698      	mov	r8, r3
 801448c:	688a      	ldr	r2, [r1, #8]
 801448e:	690b      	ldr	r3, [r1, #16]
 8014490:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014494:	4293      	cmp	r3, r2
 8014496:	bfb8      	it	lt
 8014498:	4613      	movlt	r3, r2
 801449a:	6033      	str	r3, [r6, #0]
 801449c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80144a0:	4607      	mov	r7, r0
 80144a2:	460c      	mov	r4, r1
 80144a4:	b10a      	cbz	r2, 80144aa <_printf_common+0x26>
 80144a6:	3301      	adds	r3, #1
 80144a8:	6033      	str	r3, [r6, #0]
 80144aa:	6823      	ldr	r3, [r4, #0]
 80144ac:	0699      	lsls	r1, r3, #26
 80144ae:	bf42      	ittt	mi
 80144b0:	6833      	ldrmi	r3, [r6, #0]
 80144b2:	3302      	addmi	r3, #2
 80144b4:	6033      	strmi	r3, [r6, #0]
 80144b6:	6825      	ldr	r5, [r4, #0]
 80144b8:	f015 0506 	ands.w	r5, r5, #6
 80144bc:	d106      	bne.n	80144cc <_printf_common+0x48>
 80144be:	f104 0a19 	add.w	sl, r4, #25
 80144c2:	68e3      	ldr	r3, [r4, #12]
 80144c4:	6832      	ldr	r2, [r6, #0]
 80144c6:	1a9b      	subs	r3, r3, r2
 80144c8:	42ab      	cmp	r3, r5
 80144ca:	dc26      	bgt.n	801451a <_printf_common+0x96>
 80144cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80144d0:	6822      	ldr	r2, [r4, #0]
 80144d2:	3b00      	subs	r3, #0
 80144d4:	bf18      	it	ne
 80144d6:	2301      	movne	r3, #1
 80144d8:	0692      	lsls	r2, r2, #26
 80144da:	d42b      	bmi.n	8014534 <_printf_common+0xb0>
 80144dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80144e0:	4641      	mov	r1, r8
 80144e2:	4638      	mov	r0, r7
 80144e4:	47c8      	blx	r9
 80144e6:	3001      	adds	r0, #1
 80144e8:	d01e      	beq.n	8014528 <_printf_common+0xa4>
 80144ea:	6823      	ldr	r3, [r4, #0]
 80144ec:	6922      	ldr	r2, [r4, #16]
 80144ee:	f003 0306 	and.w	r3, r3, #6
 80144f2:	2b04      	cmp	r3, #4
 80144f4:	bf02      	ittt	eq
 80144f6:	68e5      	ldreq	r5, [r4, #12]
 80144f8:	6833      	ldreq	r3, [r6, #0]
 80144fa:	1aed      	subeq	r5, r5, r3
 80144fc:	68a3      	ldr	r3, [r4, #8]
 80144fe:	bf0c      	ite	eq
 8014500:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014504:	2500      	movne	r5, #0
 8014506:	4293      	cmp	r3, r2
 8014508:	bfc4      	itt	gt
 801450a:	1a9b      	subgt	r3, r3, r2
 801450c:	18ed      	addgt	r5, r5, r3
 801450e:	2600      	movs	r6, #0
 8014510:	341a      	adds	r4, #26
 8014512:	42b5      	cmp	r5, r6
 8014514:	d11a      	bne.n	801454c <_printf_common+0xc8>
 8014516:	2000      	movs	r0, #0
 8014518:	e008      	b.n	801452c <_printf_common+0xa8>
 801451a:	2301      	movs	r3, #1
 801451c:	4652      	mov	r2, sl
 801451e:	4641      	mov	r1, r8
 8014520:	4638      	mov	r0, r7
 8014522:	47c8      	blx	r9
 8014524:	3001      	adds	r0, #1
 8014526:	d103      	bne.n	8014530 <_printf_common+0xac>
 8014528:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801452c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014530:	3501      	adds	r5, #1
 8014532:	e7c6      	b.n	80144c2 <_printf_common+0x3e>
 8014534:	18e1      	adds	r1, r4, r3
 8014536:	1c5a      	adds	r2, r3, #1
 8014538:	2030      	movs	r0, #48	@ 0x30
 801453a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801453e:	4422      	add	r2, r4
 8014540:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014544:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014548:	3302      	adds	r3, #2
 801454a:	e7c7      	b.n	80144dc <_printf_common+0x58>
 801454c:	2301      	movs	r3, #1
 801454e:	4622      	mov	r2, r4
 8014550:	4641      	mov	r1, r8
 8014552:	4638      	mov	r0, r7
 8014554:	47c8      	blx	r9
 8014556:	3001      	adds	r0, #1
 8014558:	d0e6      	beq.n	8014528 <_printf_common+0xa4>
 801455a:	3601      	adds	r6, #1
 801455c:	e7d9      	b.n	8014512 <_printf_common+0x8e>
	...

08014560 <_printf_i>:
 8014560:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014564:	7e0f      	ldrb	r7, [r1, #24]
 8014566:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014568:	2f78      	cmp	r7, #120	@ 0x78
 801456a:	4691      	mov	r9, r2
 801456c:	4680      	mov	r8, r0
 801456e:	460c      	mov	r4, r1
 8014570:	469a      	mov	sl, r3
 8014572:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8014576:	d807      	bhi.n	8014588 <_printf_i+0x28>
 8014578:	2f62      	cmp	r7, #98	@ 0x62
 801457a:	d80a      	bhi.n	8014592 <_printf_i+0x32>
 801457c:	2f00      	cmp	r7, #0
 801457e:	f000 80d1 	beq.w	8014724 <_printf_i+0x1c4>
 8014582:	2f58      	cmp	r7, #88	@ 0x58
 8014584:	f000 80b8 	beq.w	80146f8 <_printf_i+0x198>
 8014588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801458c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014590:	e03a      	b.n	8014608 <_printf_i+0xa8>
 8014592:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8014596:	2b15      	cmp	r3, #21
 8014598:	d8f6      	bhi.n	8014588 <_printf_i+0x28>
 801459a:	a101      	add	r1, pc, #4	@ (adr r1, 80145a0 <_printf_i+0x40>)
 801459c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80145a0:	080145f9 	.word	0x080145f9
 80145a4:	0801460d 	.word	0x0801460d
 80145a8:	08014589 	.word	0x08014589
 80145ac:	08014589 	.word	0x08014589
 80145b0:	08014589 	.word	0x08014589
 80145b4:	08014589 	.word	0x08014589
 80145b8:	0801460d 	.word	0x0801460d
 80145bc:	08014589 	.word	0x08014589
 80145c0:	08014589 	.word	0x08014589
 80145c4:	08014589 	.word	0x08014589
 80145c8:	08014589 	.word	0x08014589
 80145cc:	0801470b 	.word	0x0801470b
 80145d0:	08014637 	.word	0x08014637
 80145d4:	080146c5 	.word	0x080146c5
 80145d8:	08014589 	.word	0x08014589
 80145dc:	08014589 	.word	0x08014589
 80145e0:	0801472d 	.word	0x0801472d
 80145e4:	08014589 	.word	0x08014589
 80145e8:	08014637 	.word	0x08014637
 80145ec:	08014589 	.word	0x08014589
 80145f0:	08014589 	.word	0x08014589
 80145f4:	080146cd 	.word	0x080146cd
 80145f8:	6833      	ldr	r3, [r6, #0]
 80145fa:	1d1a      	adds	r2, r3, #4
 80145fc:	681b      	ldr	r3, [r3, #0]
 80145fe:	6032      	str	r2, [r6, #0]
 8014600:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014604:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014608:	2301      	movs	r3, #1
 801460a:	e09c      	b.n	8014746 <_printf_i+0x1e6>
 801460c:	6833      	ldr	r3, [r6, #0]
 801460e:	6820      	ldr	r0, [r4, #0]
 8014610:	1d19      	adds	r1, r3, #4
 8014612:	6031      	str	r1, [r6, #0]
 8014614:	0606      	lsls	r6, r0, #24
 8014616:	d501      	bpl.n	801461c <_printf_i+0xbc>
 8014618:	681d      	ldr	r5, [r3, #0]
 801461a:	e003      	b.n	8014624 <_printf_i+0xc4>
 801461c:	0645      	lsls	r5, r0, #25
 801461e:	d5fb      	bpl.n	8014618 <_printf_i+0xb8>
 8014620:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014624:	2d00      	cmp	r5, #0
 8014626:	da03      	bge.n	8014630 <_printf_i+0xd0>
 8014628:	232d      	movs	r3, #45	@ 0x2d
 801462a:	426d      	negs	r5, r5
 801462c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014630:	4858      	ldr	r0, [pc, #352]	@ (8014794 <_printf_i+0x234>)
 8014632:	230a      	movs	r3, #10
 8014634:	e011      	b.n	801465a <_printf_i+0xfa>
 8014636:	6821      	ldr	r1, [r4, #0]
 8014638:	6833      	ldr	r3, [r6, #0]
 801463a:	0608      	lsls	r0, r1, #24
 801463c:	f853 5b04 	ldr.w	r5, [r3], #4
 8014640:	d402      	bmi.n	8014648 <_printf_i+0xe8>
 8014642:	0649      	lsls	r1, r1, #25
 8014644:	bf48      	it	mi
 8014646:	b2ad      	uxthmi	r5, r5
 8014648:	2f6f      	cmp	r7, #111	@ 0x6f
 801464a:	4852      	ldr	r0, [pc, #328]	@ (8014794 <_printf_i+0x234>)
 801464c:	6033      	str	r3, [r6, #0]
 801464e:	bf14      	ite	ne
 8014650:	230a      	movne	r3, #10
 8014652:	2308      	moveq	r3, #8
 8014654:	2100      	movs	r1, #0
 8014656:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801465a:	6866      	ldr	r6, [r4, #4]
 801465c:	60a6      	str	r6, [r4, #8]
 801465e:	2e00      	cmp	r6, #0
 8014660:	db05      	blt.n	801466e <_printf_i+0x10e>
 8014662:	6821      	ldr	r1, [r4, #0]
 8014664:	432e      	orrs	r6, r5
 8014666:	f021 0104 	bic.w	r1, r1, #4
 801466a:	6021      	str	r1, [r4, #0]
 801466c:	d04b      	beq.n	8014706 <_printf_i+0x1a6>
 801466e:	4616      	mov	r6, r2
 8014670:	fbb5 f1f3 	udiv	r1, r5, r3
 8014674:	fb03 5711 	mls	r7, r3, r1, r5
 8014678:	5dc7      	ldrb	r7, [r0, r7]
 801467a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801467e:	462f      	mov	r7, r5
 8014680:	42bb      	cmp	r3, r7
 8014682:	460d      	mov	r5, r1
 8014684:	d9f4      	bls.n	8014670 <_printf_i+0x110>
 8014686:	2b08      	cmp	r3, #8
 8014688:	d10b      	bne.n	80146a2 <_printf_i+0x142>
 801468a:	6823      	ldr	r3, [r4, #0]
 801468c:	07df      	lsls	r7, r3, #31
 801468e:	d508      	bpl.n	80146a2 <_printf_i+0x142>
 8014690:	6923      	ldr	r3, [r4, #16]
 8014692:	6861      	ldr	r1, [r4, #4]
 8014694:	4299      	cmp	r1, r3
 8014696:	bfde      	ittt	le
 8014698:	2330      	movle	r3, #48	@ 0x30
 801469a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801469e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80146a2:	1b92      	subs	r2, r2, r6
 80146a4:	6122      	str	r2, [r4, #16]
 80146a6:	f8cd a000 	str.w	sl, [sp]
 80146aa:	464b      	mov	r3, r9
 80146ac:	aa03      	add	r2, sp, #12
 80146ae:	4621      	mov	r1, r4
 80146b0:	4640      	mov	r0, r8
 80146b2:	f7ff fee7 	bl	8014484 <_printf_common>
 80146b6:	3001      	adds	r0, #1
 80146b8:	d14a      	bne.n	8014750 <_printf_i+0x1f0>
 80146ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80146be:	b004      	add	sp, #16
 80146c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146c4:	6823      	ldr	r3, [r4, #0]
 80146c6:	f043 0320 	orr.w	r3, r3, #32
 80146ca:	6023      	str	r3, [r4, #0]
 80146cc:	4832      	ldr	r0, [pc, #200]	@ (8014798 <_printf_i+0x238>)
 80146ce:	2778      	movs	r7, #120	@ 0x78
 80146d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80146d4:	6823      	ldr	r3, [r4, #0]
 80146d6:	6831      	ldr	r1, [r6, #0]
 80146d8:	061f      	lsls	r7, r3, #24
 80146da:	f851 5b04 	ldr.w	r5, [r1], #4
 80146de:	d402      	bmi.n	80146e6 <_printf_i+0x186>
 80146e0:	065f      	lsls	r7, r3, #25
 80146e2:	bf48      	it	mi
 80146e4:	b2ad      	uxthmi	r5, r5
 80146e6:	6031      	str	r1, [r6, #0]
 80146e8:	07d9      	lsls	r1, r3, #31
 80146ea:	bf44      	itt	mi
 80146ec:	f043 0320 	orrmi.w	r3, r3, #32
 80146f0:	6023      	strmi	r3, [r4, #0]
 80146f2:	b11d      	cbz	r5, 80146fc <_printf_i+0x19c>
 80146f4:	2310      	movs	r3, #16
 80146f6:	e7ad      	b.n	8014654 <_printf_i+0xf4>
 80146f8:	4826      	ldr	r0, [pc, #152]	@ (8014794 <_printf_i+0x234>)
 80146fa:	e7e9      	b.n	80146d0 <_printf_i+0x170>
 80146fc:	6823      	ldr	r3, [r4, #0]
 80146fe:	f023 0320 	bic.w	r3, r3, #32
 8014702:	6023      	str	r3, [r4, #0]
 8014704:	e7f6      	b.n	80146f4 <_printf_i+0x194>
 8014706:	4616      	mov	r6, r2
 8014708:	e7bd      	b.n	8014686 <_printf_i+0x126>
 801470a:	6833      	ldr	r3, [r6, #0]
 801470c:	6825      	ldr	r5, [r4, #0]
 801470e:	6961      	ldr	r1, [r4, #20]
 8014710:	1d18      	adds	r0, r3, #4
 8014712:	6030      	str	r0, [r6, #0]
 8014714:	062e      	lsls	r6, r5, #24
 8014716:	681b      	ldr	r3, [r3, #0]
 8014718:	d501      	bpl.n	801471e <_printf_i+0x1be>
 801471a:	6019      	str	r1, [r3, #0]
 801471c:	e002      	b.n	8014724 <_printf_i+0x1c4>
 801471e:	0668      	lsls	r0, r5, #25
 8014720:	d5fb      	bpl.n	801471a <_printf_i+0x1ba>
 8014722:	8019      	strh	r1, [r3, #0]
 8014724:	2300      	movs	r3, #0
 8014726:	6123      	str	r3, [r4, #16]
 8014728:	4616      	mov	r6, r2
 801472a:	e7bc      	b.n	80146a6 <_printf_i+0x146>
 801472c:	6833      	ldr	r3, [r6, #0]
 801472e:	1d1a      	adds	r2, r3, #4
 8014730:	6032      	str	r2, [r6, #0]
 8014732:	681e      	ldr	r6, [r3, #0]
 8014734:	6862      	ldr	r2, [r4, #4]
 8014736:	2100      	movs	r1, #0
 8014738:	4630      	mov	r0, r6
 801473a:	f7eb fde9 	bl	8000310 <memchr>
 801473e:	b108      	cbz	r0, 8014744 <_printf_i+0x1e4>
 8014740:	1b80      	subs	r0, r0, r6
 8014742:	6060      	str	r0, [r4, #4]
 8014744:	6863      	ldr	r3, [r4, #4]
 8014746:	6123      	str	r3, [r4, #16]
 8014748:	2300      	movs	r3, #0
 801474a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801474e:	e7aa      	b.n	80146a6 <_printf_i+0x146>
 8014750:	6923      	ldr	r3, [r4, #16]
 8014752:	4632      	mov	r2, r6
 8014754:	4649      	mov	r1, r9
 8014756:	4640      	mov	r0, r8
 8014758:	47d0      	blx	sl
 801475a:	3001      	adds	r0, #1
 801475c:	d0ad      	beq.n	80146ba <_printf_i+0x15a>
 801475e:	6823      	ldr	r3, [r4, #0]
 8014760:	079b      	lsls	r3, r3, #30
 8014762:	d413      	bmi.n	801478c <_printf_i+0x22c>
 8014764:	68e0      	ldr	r0, [r4, #12]
 8014766:	9b03      	ldr	r3, [sp, #12]
 8014768:	4298      	cmp	r0, r3
 801476a:	bfb8      	it	lt
 801476c:	4618      	movlt	r0, r3
 801476e:	e7a6      	b.n	80146be <_printf_i+0x15e>
 8014770:	2301      	movs	r3, #1
 8014772:	4632      	mov	r2, r6
 8014774:	4649      	mov	r1, r9
 8014776:	4640      	mov	r0, r8
 8014778:	47d0      	blx	sl
 801477a:	3001      	adds	r0, #1
 801477c:	d09d      	beq.n	80146ba <_printf_i+0x15a>
 801477e:	3501      	adds	r5, #1
 8014780:	68e3      	ldr	r3, [r4, #12]
 8014782:	9903      	ldr	r1, [sp, #12]
 8014784:	1a5b      	subs	r3, r3, r1
 8014786:	42ab      	cmp	r3, r5
 8014788:	dcf2      	bgt.n	8014770 <_printf_i+0x210>
 801478a:	e7eb      	b.n	8014764 <_printf_i+0x204>
 801478c:	2500      	movs	r5, #0
 801478e:	f104 0619 	add.w	r6, r4, #25
 8014792:	e7f5      	b.n	8014780 <_printf_i+0x220>
 8014794:	080177ce 	.word	0x080177ce
 8014798:	080177df 	.word	0x080177df

0801479c <std>:
 801479c:	2300      	movs	r3, #0
 801479e:	b510      	push	{r4, lr}
 80147a0:	4604      	mov	r4, r0
 80147a2:	e9c0 3300 	strd	r3, r3, [r0]
 80147a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80147aa:	6083      	str	r3, [r0, #8]
 80147ac:	8181      	strh	r1, [r0, #12]
 80147ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80147b0:	81c2      	strh	r2, [r0, #14]
 80147b2:	6183      	str	r3, [r0, #24]
 80147b4:	4619      	mov	r1, r3
 80147b6:	2208      	movs	r2, #8
 80147b8:	305c      	adds	r0, #92	@ 0x5c
 80147ba:	f000 fb0d 	bl	8014dd8 <memset>
 80147be:	4b0d      	ldr	r3, [pc, #52]	@ (80147f4 <std+0x58>)
 80147c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80147c2:	4b0d      	ldr	r3, [pc, #52]	@ (80147f8 <std+0x5c>)
 80147c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80147c6:	4b0d      	ldr	r3, [pc, #52]	@ (80147fc <std+0x60>)
 80147c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80147ca:	4b0d      	ldr	r3, [pc, #52]	@ (8014800 <std+0x64>)
 80147cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80147ce:	4b0d      	ldr	r3, [pc, #52]	@ (8014804 <std+0x68>)
 80147d0:	6224      	str	r4, [r4, #32]
 80147d2:	429c      	cmp	r4, r3
 80147d4:	d006      	beq.n	80147e4 <std+0x48>
 80147d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80147da:	4294      	cmp	r4, r2
 80147dc:	d002      	beq.n	80147e4 <std+0x48>
 80147de:	33d0      	adds	r3, #208	@ 0xd0
 80147e0:	429c      	cmp	r4, r3
 80147e2:	d105      	bne.n	80147f0 <std+0x54>
 80147e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80147e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80147ec:	f000 bb7c 	b.w	8014ee8 <__retarget_lock_init_recursive>
 80147f0:	bd10      	pop	{r4, pc}
 80147f2:	bf00      	nop
 80147f4:	08014c29 	.word	0x08014c29
 80147f8:	08014c4b 	.word	0x08014c4b
 80147fc:	08014c83 	.word	0x08014c83
 8014800:	08014ca7 	.word	0x08014ca7
 8014804:	24002924 	.word	0x24002924

08014808 <stdio_exit_handler>:
 8014808:	4a02      	ldr	r2, [pc, #8]	@ (8014814 <stdio_exit_handler+0xc>)
 801480a:	4903      	ldr	r1, [pc, #12]	@ (8014818 <stdio_exit_handler+0x10>)
 801480c:	4803      	ldr	r0, [pc, #12]	@ (801481c <stdio_exit_handler+0x14>)
 801480e:	f000 b869 	b.w	80148e4 <_fwalk_sglue>
 8014812:	bf00      	nop
 8014814:	24000010 	.word	0x24000010
 8014818:	08016a0d 	.word	0x08016a0d
 801481c:	24000020 	.word	0x24000020

08014820 <cleanup_stdio>:
 8014820:	6841      	ldr	r1, [r0, #4]
 8014822:	4b0c      	ldr	r3, [pc, #48]	@ (8014854 <cleanup_stdio+0x34>)
 8014824:	4299      	cmp	r1, r3
 8014826:	b510      	push	{r4, lr}
 8014828:	4604      	mov	r4, r0
 801482a:	d001      	beq.n	8014830 <cleanup_stdio+0x10>
 801482c:	f002 f8ee 	bl	8016a0c <_fflush_r>
 8014830:	68a1      	ldr	r1, [r4, #8]
 8014832:	4b09      	ldr	r3, [pc, #36]	@ (8014858 <cleanup_stdio+0x38>)
 8014834:	4299      	cmp	r1, r3
 8014836:	d002      	beq.n	801483e <cleanup_stdio+0x1e>
 8014838:	4620      	mov	r0, r4
 801483a:	f002 f8e7 	bl	8016a0c <_fflush_r>
 801483e:	68e1      	ldr	r1, [r4, #12]
 8014840:	4b06      	ldr	r3, [pc, #24]	@ (801485c <cleanup_stdio+0x3c>)
 8014842:	4299      	cmp	r1, r3
 8014844:	d004      	beq.n	8014850 <cleanup_stdio+0x30>
 8014846:	4620      	mov	r0, r4
 8014848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801484c:	f002 b8de 	b.w	8016a0c <_fflush_r>
 8014850:	bd10      	pop	{r4, pc}
 8014852:	bf00      	nop
 8014854:	24002924 	.word	0x24002924
 8014858:	2400298c 	.word	0x2400298c
 801485c:	240029f4 	.word	0x240029f4

08014860 <global_stdio_init.part.0>:
 8014860:	b510      	push	{r4, lr}
 8014862:	4b0b      	ldr	r3, [pc, #44]	@ (8014890 <global_stdio_init.part.0+0x30>)
 8014864:	4c0b      	ldr	r4, [pc, #44]	@ (8014894 <global_stdio_init.part.0+0x34>)
 8014866:	4a0c      	ldr	r2, [pc, #48]	@ (8014898 <global_stdio_init.part.0+0x38>)
 8014868:	601a      	str	r2, [r3, #0]
 801486a:	4620      	mov	r0, r4
 801486c:	2200      	movs	r2, #0
 801486e:	2104      	movs	r1, #4
 8014870:	f7ff ff94 	bl	801479c <std>
 8014874:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014878:	2201      	movs	r2, #1
 801487a:	2109      	movs	r1, #9
 801487c:	f7ff ff8e 	bl	801479c <std>
 8014880:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014884:	2202      	movs	r2, #2
 8014886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801488a:	2112      	movs	r1, #18
 801488c:	f7ff bf86 	b.w	801479c <std>
 8014890:	24002a5c 	.word	0x24002a5c
 8014894:	24002924 	.word	0x24002924
 8014898:	08014809 	.word	0x08014809

0801489c <__sfp_lock_acquire>:
 801489c:	4801      	ldr	r0, [pc, #4]	@ (80148a4 <__sfp_lock_acquire+0x8>)
 801489e:	f000 bb24 	b.w	8014eea <__retarget_lock_acquire_recursive>
 80148a2:	bf00      	nop
 80148a4:	24002a65 	.word	0x24002a65

080148a8 <__sfp_lock_release>:
 80148a8:	4801      	ldr	r0, [pc, #4]	@ (80148b0 <__sfp_lock_release+0x8>)
 80148aa:	f000 bb1f 	b.w	8014eec <__retarget_lock_release_recursive>
 80148ae:	bf00      	nop
 80148b0:	24002a65 	.word	0x24002a65

080148b4 <__sinit>:
 80148b4:	b510      	push	{r4, lr}
 80148b6:	4604      	mov	r4, r0
 80148b8:	f7ff fff0 	bl	801489c <__sfp_lock_acquire>
 80148bc:	6a23      	ldr	r3, [r4, #32]
 80148be:	b11b      	cbz	r3, 80148c8 <__sinit+0x14>
 80148c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80148c4:	f7ff bff0 	b.w	80148a8 <__sfp_lock_release>
 80148c8:	4b04      	ldr	r3, [pc, #16]	@ (80148dc <__sinit+0x28>)
 80148ca:	6223      	str	r3, [r4, #32]
 80148cc:	4b04      	ldr	r3, [pc, #16]	@ (80148e0 <__sinit+0x2c>)
 80148ce:	681b      	ldr	r3, [r3, #0]
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d1f5      	bne.n	80148c0 <__sinit+0xc>
 80148d4:	f7ff ffc4 	bl	8014860 <global_stdio_init.part.0>
 80148d8:	e7f2      	b.n	80148c0 <__sinit+0xc>
 80148da:	bf00      	nop
 80148dc:	08014821 	.word	0x08014821
 80148e0:	24002a5c 	.word	0x24002a5c

080148e4 <_fwalk_sglue>:
 80148e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80148e8:	4607      	mov	r7, r0
 80148ea:	4688      	mov	r8, r1
 80148ec:	4614      	mov	r4, r2
 80148ee:	2600      	movs	r6, #0
 80148f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80148f4:	f1b9 0901 	subs.w	r9, r9, #1
 80148f8:	d505      	bpl.n	8014906 <_fwalk_sglue+0x22>
 80148fa:	6824      	ldr	r4, [r4, #0]
 80148fc:	2c00      	cmp	r4, #0
 80148fe:	d1f7      	bne.n	80148f0 <_fwalk_sglue+0xc>
 8014900:	4630      	mov	r0, r6
 8014902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014906:	89ab      	ldrh	r3, [r5, #12]
 8014908:	2b01      	cmp	r3, #1
 801490a:	d907      	bls.n	801491c <_fwalk_sglue+0x38>
 801490c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014910:	3301      	adds	r3, #1
 8014912:	d003      	beq.n	801491c <_fwalk_sglue+0x38>
 8014914:	4629      	mov	r1, r5
 8014916:	4638      	mov	r0, r7
 8014918:	47c0      	blx	r8
 801491a:	4306      	orrs	r6, r0
 801491c:	3568      	adds	r5, #104	@ 0x68
 801491e:	e7e9      	b.n	80148f4 <_fwalk_sglue+0x10>

08014920 <iprintf>:
 8014920:	b40f      	push	{r0, r1, r2, r3}
 8014922:	b507      	push	{r0, r1, r2, lr}
 8014924:	4906      	ldr	r1, [pc, #24]	@ (8014940 <iprintf+0x20>)
 8014926:	ab04      	add	r3, sp, #16
 8014928:	6808      	ldr	r0, [r1, #0]
 801492a:	f853 2b04 	ldr.w	r2, [r3], #4
 801492e:	6881      	ldr	r1, [r0, #8]
 8014930:	9301      	str	r3, [sp, #4]
 8014932:	f001 fecf 	bl	80166d4 <_vfiprintf_r>
 8014936:	b003      	add	sp, #12
 8014938:	f85d eb04 	ldr.w	lr, [sp], #4
 801493c:	b004      	add	sp, #16
 801493e:	4770      	bx	lr
 8014940:	2400001c 	.word	0x2400001c

08014944 <_puts_r>:
 8014944:	6a03      	ldr	r3, [r0, #32]
 8014946:	b570      	push	{r4, r5, r6, lr}
 8014948:	6884      	ldr	r4, [r0, #8]
 801494a:	4605      	mov	r5, r0
 801494c:	460e      	mov	r6, r1
 801494e:	b90b      	cbnz	r3, 8014954 <_puts_r+0x10>
 8014950:	f7ff ffb0 	bl	80148b4 <__sinit>
 8014954:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014956:	07db      	lsls	r3, r3, #31
 8014958:	d405      	bmi.n	8014966 <_puts_r+0x22>
 801495a:	89a3      	ldrh	r3, [r4, #12]
 801495c:	0598      	lsls	r0, r3, #22
 801495e:	d402      	bmi.n	8014966 <_puts_r+0x22>
 8014960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014962:	f000 fac2 	bl	8014eea <__retarget_lock_acquire_recursive>
 8014966:	89a3      	ldrh	r3, [r4, #12]
 8014968:	0719      	lsls	r1, r3, #28
 801496a:	d502      	bpl.n	8014972 <_puts_r+0x2e>
 801496c:	6923      	ldr	r3, [r4, #16]
 801496e:	2b00      	cmp	r3, #0
 8014970:	d135      	bne.n	80149de <_puts_r+0x9a>
 8014972:	4621      	mov	r1, r4
 8014974:	4628      	mov	r0, r5
 8014976:	f000 f9d9 	bl	8014d2c <__swsetup_r>
 801497a:	b380      	cbz	r0, 80149de <_puts_r+0x9a>
 801497c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8014980:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014982:	07da      	lsls	r2, r3, #31
 8014984:	d405      	bmi.n	8014992 <_puts_r+0x4e>
 8014986:	89a3      	ldrh	r3, [r4, #12]
 8014988:	059b      	lsls	r3, r3, #22
 801498a:	d402      	bmi.n	8014992 <_puts_r+0x4e>
 801498c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801498e:	f000 faad 	bl	8014eec <__retarget_lock_release_recursive>
 8014992:	4628      	mov	r0, r5
 8014994:	bd70      	pop	{r4, r5, r6, pc}
 8014996:	2b00      	cmp	r3, #0
 8014998:	da04      	bge.n	80149a4 <_puts_r+0x60>
 801499a:	69a2      	ldr	r2, [r4, #24]
 801499c:	429a      	cmp	r2, r3
 801499e:	dc17      	bgt.n	80149d0 <_puts_r+0x8c>
 80149a0:	290a      	cmp	r1, #10
 80149a2:	d015      	beq.n	80149d0 <_puts_r+0x8c>
 80149a4:	6823      	ldr	r3, [r4, #0]
 80149a6:	1c5a      	adds	r2, r3, #1
 80149a8:	6022      	str	r2, [r4, #0]
 80149aa:	7019      	strb	r1, [r3, #0]
 80149ac:	68a3      	ldr	r3, [r4, #8]
 80149ae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80149b2:	3b01      	subs	r3, #1
 80149b4:	60a3      	str	r3, [r4, #8]
 80149b6:	2900      	cmp	r1, #0
 80149b8:	d1ed      	bne.n	8014996 <_puts_r+0x52>
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	da11      	bge.n	80149e2 <_puts_r+0x9e>
 80149be:	4622      	mov	r2, r4
 80149c0:	210a      	movs	r1, #10
 80149c2:	4628      	mov	r0, r5
 80149c4:	f000 f973 	bl	8014cae <__swbuf_r>
 80149c8:	3001      	adds	r0, #1
 80149ca:	d0d7      	beq.n	801497c <_puts_r+0x38>
 80149cc:	250a      	movs	r5, #10
 80149ce:	e7d7      	b.n	8014980 <_puts_r+0x3c>
 80149d0:	4622      	mov	r2, r4
 80149d2:	4628      	mov	r0, r5
 80149d4:	f000 f96b 	bl	8014cae <__swbuf_r>
 80149d8:	3001      	adds	r0, #1
 80149da:	d1e7      	bne.n	80149ac <_puts_r+0x68>
 80149dc:	e7ce      	b.n	801497c <_puts_r+0x38>
 80149de:	3e01      	subs	r6, #1
 80149e0:	e7e4      	b.n	80149ac <_puts_r+0x68>
 80149e2:	6823      	ldr	r3, [r4, #0]
 80149e4:	1c5a      	adds	r2, r3, #1
 80149e6:	6022      	str	r2, [r4, #0]
 80149e8:	220a      	movs	r2, #10
 80149ea:	701a      	strb	r2, [r3, #0]
 80149ec:	e7ee      	b.n	80149cc <_puts_r+0x88>
	...

080149f0 <puts>:
 80149f0:	4b02      	ldr	r3, [pc, #8]	@ (80149fc <puts+0xc>)
 80149f2:	4601      	mov	r1, r0
 80149f4:	6818      	ldr	r0, [r3, #0]
 80149f6:	f7ff bfa5 	b.w	8014944 <_puts_r>
 80149fa:	bf00      	nop
 80149fc:	2400001c 	.word	0x2400001c

08014a00 <setbuf>:
 8014a00:	fab1 f281 	clz	r2, r1
 8014a04:	0952      	lsrs	r2, r2, #5
 8014a06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014a0a:	0052      	lsls	r2, r2, #1
 8014a0c:	f000 b800 	b.w	8014a10 <setvbuf>

08014a10 <setvbuf>:
 8014a10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014a14:	461d      	mov	r5, r3
 8014a16:	4b57      	ldr	r3, [pc, #348]	@ (8014b74 <setvbuf+0x164>)
 8014a18:	681f      	ldr	r7, [r3, #0]
 8014a1a:	4604      	mov	r4, r0
 8014a1c:	460e      	mov	r6, r1
 8014a1e:	4690      	mov	r8, r2
 8014a20:	b127      	cbz	r7, 8014a2c <setvbuf+0x1c>
 8014a22:	6a3b      	ldr	r3, [r7, #32]
 8014a24:	b913      	cbnz	r3, 8014a2c <setvbuf+0x1c>
 8014a26:	4638      	mov	r0, r7
 8014a28:	f7ff ff44 	bl	80148b4 <__sinit>
 8014a2c:	f1b8 0f02 	cmp.w	r8, #2
 8014a30:	d006      	beq.n	8014a40 <setvbuf+0x30>
 8014a32:	f1b8 0f01 	cmp.w	r8, #1
 8014a36:	f200 809a 	bhi.w	8014b6e <setvbuf+0x15e>
 8014a3a:	2d00      	cmp	r5, #0
 8014a3c:	f2c0 8097 	blt.w	8014b6e <setvbuf+0x15e>
 8014a40:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014a42:	07d9      	lsls	r1, r3, #31
 8014a44:	d405      	bmi.n	8014a52 <setvbuf+0x42>
 8014a46:	89a3      	ldrh	r3, [r4, #12]
 8014a48:	059a      	lsls	r2, r3, #22
 8014a4a:	d402      	bmi.n	8014a52 <setvbuf+0x42>
 8014a4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014a4e:	f000 fa4c 	bl	8014eea <__retarget_lock_acquire_recursive>
 8014a52:	4621      	mov	r1, r4
 8014a54:	4638      	mov	r0, r7
 8014a56:	f001 ffd9 	bl	8016a0c <_fflush_r>
 8014a5a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014a5c:	b141      	cbz	r1, 8014a70 <setvbuf+0x60>
 8014a5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014a62:	4299      	cmp	r1, r3
 8014a64:	d002      	beq.n	8014a6c <setvbuf+0x5c>
 8014a66:	4638      	mov	r0, r7
 8014a68:	f001 f838 	bl	8015adc <_free_r>
 8014a6c:	2300      	movs	r3, #0
 8014a6e:	6363      	str	r3, [r4, #52]	@ 0x34
 8014a70:	2300      	movs	r3, #0
 8014a72:	61a3      	str	r3, [r4, #24]
 8014a74:	6063      	str	r3, [r4, #4]
 8014a76:	89a3      	ldrh	r3, [r4, #12]
 8014a78:	061b      	lsls	r3, r3, #24
 8014a7a:	d503      	bpl.n	8014a84 <setvbuf+0x74>
 8014a7c:	6921      	ldr	r1, [r4, #16]
 8014a7e:	4638      	mov	r0, r7
 8014a80:	f001 f82c 	bl	8015adc <_free_r>
 8014a84:	89a3      	ldrh	r3, [r4, #12]
 8014a86:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8014a8a:	f023 0303 	bic.w	r3, r3, #3
 8014a8e:	f1b8 0f02 	cmp.w	r8, #2
 8014a92:	81a3      	strh	r3, [r4, #12]
 8014a94:	d061      	beq.n	8014b5a <setvbuf+0x14a>
 8014a96:	ab01      	add	r3, sp, #4
 8014a98:	466a      	mov	r2, sp
 8014a9a:	4621      	mov	r1, r4
 8014a9c:	4638      	mov	r0, r7
 8014a9e:	f001 ffdd 	bl	8016a5c <__swhatbuf_r>
 8014aa2:	89a3      	ldrh	r3, [r4, #12]
 8014aa4:	4318      	orrs	r0, r3
 8014aa6:	81a0      	strh	r0, [r4, #12]
 8014aa8:	bb2d      	cbnz	r5, 8014af6 <setvbuf+0xe6>
 8014aaa:	9d00      	ldr	r5, [sp, #0]
 8014aac:	4628      	mov	r0, r5
 8014aae:	f001 f85f 	bl	8015b70 <malloc>
 8014ab2:	4606      	mov	r6, r0
 8014ab4:	2800      	cmp	r0, #0
 8014ab6:	d152      	bne.n	8014b5e <setvbuf+0x14e>
 8014ab8:	f8dd 9000 	ldr.w	r9, [sp]
 8014abc:	45a9      	cmp	r9, r5
 8014abe:	d140      	bne.n	8014b42 <setvbuf+0x132>
 8014ac0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8014ac4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ac8:	f043 0202 	orr.w	r2, r3, #2
 8014acc:	81a2      	strh	r2, [r4, #12]
 8014ace:	2200      	movs	r2, #0
 8014ad0:	60a2      	str	r2, [r4, #8]
 8014ad2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8014ad6:	6022      	str	r2, [r4, #0]
 8014ad8:	6122      	str	r2, [r4, #16]
 8014ada:	2201      	movs	r2, #1
 8014adc:	6162      	str	r2, [r4, #20]
 8014ade:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014ae0:	07d6      	lsls	r6, r2, #31
 8014ae2:	d404      	bmi.n	8014aee <setvbuf+0xde>
 8014ae4:	0598      	lsls	r0, r3, #22
 8014ae6:	d402      	bmi.n	8014aee <setvbuf+0xde>
 8014ae8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014aea:	f000 f9ff 	bl	8014eec <__retarget_lock_release_recursive>
 8014aee:	4628      	mov	r0, r5
 8014af0:	b003      	add	sp, #12
 8014af2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014af6:	2e00      	cmp	r6, #0
 8014af8:	d0d8      	beq.n	8014aac <setvbuf+0x9c>
 8014afa:	6a3b      	ldr	r3, [r7, #32]
 8014afc:	b913      	cbnz	r3, 8014b04 <setvbuf+0xf4>
 8014afe:	4638      	mov	r0, r7
 8014b00:	f7ff fed8 	bl	80148b4 <__sinit>
 8014b04:	f1b8 0f01 	cmp.w	r8, #1
 8014b08:	bf08      	it	eq
 8014b0a:	89a3      	ldrheq	r3, [r4, #12]
 8014b0c:	6026      	str	r6, [r4, #0]
 8014b0e:	bf04      	itt	eq
 8014b10:	f043 0301 	orreq.w	r3, r3, #1
 8014b14:	81a3      	strheq	r3, [r4, #12]
 8014b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b1a:	f013 0208 	ands.w	r2, r3, #8
 8014b1e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8014b22:	d01e      	beq.n	8014b62 <setvbuf+0x152>
 8014b24:	07d9      	lsls	r1, r3, #31
 8014b26:	bf41      	itttt	mi
 8014b28:	2200      	movmi	r2, #0
 8014b2a:	426d      	negmi	r5, r5
 8014b2c:	60a2      	strmi	r2, [r4, #8]
 8014b2e:	61a5      	strmi	r5, [r4, #24]
 8014b30:	bf58      	it	pl
 8014b32:	60a5      	strpl	r5, [r4, #8]
 8014b34:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014b36:	07d2      	lsls	r2, r2, #31
 8014b38:	d401      	bmi.n	8014b3e <setvbuf+0x12e>
 8014b3a:	059b      	lsls	r3, r3, #22
 8014b3c:	d513      	bpl.n	8014b66 <setvbuf+0x156>
 8014b3e:	2500      	movs	r5, #0
 8014b40:	e7d5      	b.n	8014aee <setvbuf+0xde>
 8014b42:	4648      	mov	r0, r9
 8014b44:	f001 f814 	bl	8015b70 <malloc>
 8014b48:	4606      	mov	r6, r0
 8014b4a:	2800      	cmp	r0, #0
 8014b4c:	d0b8      	beq.n	8014ac0 <setvbuf+0xb0>
 8014b4e:	89a3      	ldrh	r3, [r4, #12]
 8014b50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014b54:	81a3      	strh	r3, [r4, #12]
 8014b56:	464d      	mov	r5, r9
 8014b58:	e7cf      	b.n	8014afa <setvbuf+0xea>
 8014b5a:	2500      	movs	r5, #0
 8014b5c:	e7b2      	b.n	8014ac4 <setvbuf+0xb4>
 8014b5e:	46a9      	mov	r9, r5
 8014b60:	e7f5      	b.n	8014b4e <setvbuf+0x13e>
 8014b62:	60a2      	str	r2, [r4, #8]
 8014b64:	e7e6      	b.n	8014b34 <setvbuf+0x124>
 8014b66:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014b68:	f000 f9c0 	bl	8014eec <__retarget_lock_release_recursive>
 8014b6c:	e7e7      	b.n	8014b3e <setvbuf+0x12e>
 8014b6e:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8014b72:	e7bc      	b.n	8014aee <setvbuf+0xde>
 8014b74:	2400001c 	.word	0x2400001c

08014b78 <sniprintf>:
 8014b78:	b40c      	push	{r2, r3}
 8014b7a:	b530      	push	{r4, r5, lr}
 8014b7c:	4b18      	ldr	r3, [pc, #96]	@ (8014be0 <sniprintf+0x68>)
 8014b7e:	1e0c      	subs	r4, r1, #0
 8014b80:	681d      	ldr	r5, [r3, #0]
 8014b82:	b09d      	sub	sp, #116	@ 0x74
 8014b84:	da08      	bge.n	8014b98 <sniprintf+0x20>
 8014b86:	238b      	movs	r3, #139	@ 0x8b
 8014b88:	602b      	str	r3, [r5, #0]
 8014b8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014b8e:	b01d      	add	sp, #116	@ 0x74
 8014b90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014b94:	b002      	add	sp, #8
 8014b96:	4770      	bx	lr
 8014b98:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014b9c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014ba0:	f04f 0300 	mov.w	r3, #0
 8014ba4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8014ba6:	bf14      	ite	ne
 8014ba8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8014bac:	4623      	moveq	r3, r4
 8014bae:	9304      	str	r3, [sp, #16]
 8014bb0:	9307      	str	r3, [sp, #28]
 8014bb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014bb6:	9002      	str	r0, [sp, #8]
 8014bb8:	9006      	str	r0, [sp, #24]
 8014bba:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014bbe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014bc0:	ab21      	add	r3, sp, #132	@ 0x84
 8014bc2:	a902      	add	r1, sp, #8
 8014bc4:	4628      	mov	r0, r5
 8014bc6:	9301      	str	r3, [sp, #4]
 8014bc8:	f001 fc5e 	bl	8016488 <_svfiprintf_r>
 8014bcc:	1c43      	adds	r3, r0, #1
 8014bce:	bfbc      	itt	lt
 8014bd0:	238b      	movlt	r3, #139	@ 0x8b
 8014bd2:	602b      	strlt	r3, [r5, #0]
 8014bd4:	2c00      	cmp	r4, #0
 8014bd6:	d0da      	beq.n	8014b8e <sniprintf+0x16>
 8014bd8:	9b02      	ldr	r3, [sp, #8]
 8014bda:	2200      	movs	r2, #0
 8014bdc:	701a      	strb	r2, [r3, #0]
 8014bde:	e7d6      	b.n	8014b8e <sniprintf+0x16>
 8014be0:	2400001c 	.word	0x2400001c

08014be4 <siprintf>:
 8014be4:	b40e      	push	{r1, r2, r3}
 8014be6:	b510      	push	{r4, lr}
 8014be8:	b09d      	sub	sp, #116	@ 0x74
 8014bea:	ab1f      	add	r3, sp, #124	@ 0x7c
 8014bec:	9002      	str	r0, [sp, #8]
 8014bee:	9006      	str	r0, [sp, #24]
 8014bf0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014bf4:	480a      	ldr	r0, [pc, #40]	@ (8014c20 <siprintf+0x3c>)
 8014bf6:	9107      	str	r1, [sp, #28]
 8014bf8:	9104      	str	r1, [sp, #16]
 8014bfa:	490a      	ldr	r1, [pc, #40]	@ (8014c24 <siprintf+0x40>)
 8014bfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8014c00:	9105      	str	r1, [sp, #20]
 8014c02:	2400      	movs	r4, #0
 8014c04:	a902      	add	r1, sp, #8
 8014c06:	6800      	ldr	r0, [r0, #0]
 8014c08:	9301      	str	r3, [sp, #4]
 8014c0a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8014c0c:	f001 fc3c 	bl	8016488 <_svfiprintf_r>
 8014c10:	9b02      	ldr	r3, [sp, #8]
 8014c12:	701c      	strb	r4, [r3, #0]
 8014c14:	b01d      	add	sp, #116	@ 0x74
 8014c16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014c1a:	b003      	add	sp, #12
 8014c1c:	4770      	bx	lr
 8014c1e:	bf00      	nop
 8014c20:	2400001c 	.word	0x2400001c
 8014c24:	ffff0208 	.word	0xffff0208

08014c28 <__sread>:
 8014c28:	b510      	push	{r4, lr}
 8014c2a:	460c      	mov	r4, r1
 8014c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014c30:	f000 f90c 	bl	8014e4c <_read_r>
 8014c34:	2800      	cmp	r0, #0
 8014c36:	bfab      	itete	ge
 8014c38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8014c3c:	181b      	addge	r3, r3, r0
 8014c3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014c42:	bfac      	ite	ge
 8014c44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014c46:	81a3      	strhlt	r3, [r4, #12]
 8014c48:	bd10      	pop	{r4, pc}

08014c4a <__swrite>:
 8014c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c4e:	461f      	mov	r7, r3
 8014c50:	898b      	ldrh	r3, [r1, #12]
 8014c52:	05db      	lsls	r3, r3, #23
 8014c54:	4605      	mov	r5, r0
 8014c56:	460c      	mov	r4, r1
 8014c58:	4616      	mov	r6, r2
 8014c5a:	d505      	bpl.n	8014c68 <__swrite+0x1e>
 8014c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014c60:	2302      	movs	r3, #2
 8014c62:	2200      	movs	r2, #0
 8014c64:	f000 f8e0 	bl	8014e28 <_lseek_r>
 8014c68:	89a3      	ldrh	r3, [r4, #12]
 8014c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014c6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014c72:	81a3      	strh	r3, [r4, #12]
 8014c74:	4632      	mov	r2, r6
 8014c76:	463b      	mov	r3, r7
 8014c78:	4628      	mov	r0, r5
 8014c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014c7e:	f000 b8f7 	b.w	8014e70 <_write_r>

08014c82 <__sseek>:
 8014c82:	b510      	push	{r4, lr}
 8014c84:	460c      	mov	r4, r1
 8014c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014c8a:	f000 f8cd 	bl	8014e28 <_lseek_r>
 8014c8e:	1c43      	adds	r3, r0, #1
 8014c90:	89a3      	ldrh	r3, [r4, #12]
 8014c92:	bf15      	itete	ne
 8014c94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014c96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014c9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014c9e:	81a3      	strheq	r3, [r4, #12]
 8014ca0:	bf18      	it	ne
 8014ca2:	81a3      	strhne	r3, [r4, #12]
 8014ca4:	bd10      	pop	{r4, pc}

08014ca6 <__sclose>:
 8014ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014caa:	f000 b8ad 	b.w	8014e08 <_close_r>

08014cae <__swbuf_r>:
 8014cae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cb0:	460e      	mov	r6, r1
 8014cb2:	4614      	mov	r4, r2
 8014cb4:	4605      	mov	r5, r0
 8014cb6:	b118      	cbz	r0, 8014cc0 <__swbuf_r+0x12>
 8014cb8:	6a03      	ldr	r3, [r0, #32]
 8014cba:	b90b      	cbnz	r3, 8014cc0 <__swbuf_r+0x12>
 8014cbc:	f7ff fdfa 	bl	80148b4 <__sinit>
 8014cc0:	69a3      	ldr	r3, [r4, #24]
 8014cc2:	60a3      	str	r3, [r4, #8]
 8014cc4:	89a3      	ldrh	r3, [r4, #12]
 8014cc6:	071a      	lsls	r2, r3, #28
 8014cc8:	d501      	bpl.n	8014cce <__swbuf_r+0x20>
 8014cca:	6923      	ldr	r3, [r4, #16]
 8014ccc:	b943      	cbnz	r3, 8014ce0 <__swbuf_r+0x32>
 8014cce:	4621      	mov	r1, r4
 8014cd0:	4628      	mov	r0, r5
 8014cd2:	f000 f82b 	bl	8014d2c <__swsetup_r>
 8014cd6:	b118      	cbz	r0, 8014ce0 <__swbuf_r+0x32>
 8014cd8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8014cdc:	4638      	mov	r0, r7
 8014cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014ce0:	6823      	ldr	r3, [r4, #0]
 8014ce2:	6922      	ldr	r2, [r4, #16]
 8014ce4:	1a98      	subs	r0, r3, r2
 8014ce6:	6963      	ldr	r3, [r4, #20]
 8014ce8:	b2f6      	uxtb	r6, r6
 8014cea:	4283      	cmp	r3, r0
 8014cec:	4637      	mov	r7, r6
 8014cee:	dc05      	bgt.n	8014cfc <__swbuf_r+0x4e>
 8014cf0:	4621      	mov	r1, r4
 8014cf2:	4628      	mov	r0, r5
 8014cf4:	f001 fe8a 	bl	8016a0c <_fflush_r>
 8014cf8:	2800      	cmp	r0, #0
 8014cfa:	d1ed      	bne.n	8014cd8 <__swbuf_r+0x2a>
 8014cfc:	68a3      	ldr	r3, [r4, #8]
 8014cfe:	3b01      	subs	r3, #1
 8014d00:	60a3      	str	r3, [r4, #8]
 8014d02:	6823      	ldr	r3, [r4, #0]
 8014d04:	1c5a      	adds	r2, r3, #1
 8014d06:	6022      	str	r2, [r4, #0]
 8014d08:	701e      	strb	r6, [r3, #0]
 8014d0a:	6962      	ldr	r2, [r4, #20]
 8014d0c:	1c43      	adds	r3, r0, #1
 8014d0e:	429a      	cmp	r2, r3
 8014d10:	d004      	beq.n	8014d1c <__swbuf_r+0x6e>
 8014d12:	89a3      	ldrh	r3, [r4, #12]
 8014d14:	07db      	lsls	r3, r3, #31
 8014d16:	d5e1      	bpl.n	8014cdc <__swbuf_r+0x2e>
 8014d18:	2e0a      	cmp	r6, #10
 8014d1a:	d1df      	bne.n	8014cdc <__swbuf_r+0x2e>
 8014d1c:	4621      	mov	r1, r4
 8014d1e:	4628      	mov	r0, r5
 8014d20:	f001 fe74 	bl	8016a0c <_fflush_r>
 8014d24:	2800      	cmp	r0, #0
 8014d26:	d0d9      	beq.n	8014cdc <__swbuf_r+0x2e>
 8014d28:	e7d6      	b.n	8014cd8 <__swbuf_r+0x2a>
	...

08014d2c <__swsetup_r>:
 8014d2c:	b538      	push	{r3, r4, r5, lr}
 8014d2e:	4b29      	ldr	r3, [pc, #164]	@ (8014dd4 <__swsetup_r+0xa8>)
 8014d30:	4605      	mov	r5, r0
 8014d32:	6818      	ldr	r0, [r3, #0]
 8014d34:	460c      	mov	r4, r1
 8014d36:	b118      	cbz	r0, 8014d40 <__swsetup_r+0x14>
 8014d38:	6a03      	ldr	r3, [r0, #32]
 8014d3a:	b90b      	cbnz	r3, 8014d40 <__swsetup_r+0x14>
 8014d3c:	f7ff fdba 	bl	80148b4 <__sinit>
 8014d40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d44:	0719      	lsls	r1, r3, #28
 8014d46:	d422      	bmi.n	8014d8e <__swsetup_r+0x62>
 8014d48:	06da      	lsls	r2, r3, #27
 8014d4a:	d407      	bmi.n	8014d5c <__swsetup_r+0x30>
 8014d4c:	2209      	movs	r2, #9
 8014d4e:	602a      	str	r2, [r5, #0]
 8014d50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d54:	81a3      	strh	r3, [r4, #12]
 8014d56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014d5a:	e033      	b.n	8014dc4 <__swsetup_r+0x98>
 8014d5c:	0758      	lsls	r0, r3, #29
 8014d5e:	d512      	bpl.n	8014d86 <__swsetup_r+0x5a>
 8014d60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014d62:	b141      	cbz	r1, 8014d76 <__swsetup_r+0x4a>
 8014d64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014d68:	4299      	cmp	r1, r3
 8014d6a:	d002      	beq.n	8014d72 <__swsetup_r+0x46>
 8014d6c:	4628      	mov	r0, r5
 8014d6e:	f000 feb5 	bl	8015adc <_free_r>
 8014d72:	2300      	movs	r3, #0
 8014d74:	6363      	str	r3, [r4, #52]	@ 0x34
 8014d76:	89a3      	ldrh	r3, [r4, #12]
 8014d78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014d7c:	81a3      	strh	r3, [r4, #12]
 8014d7e:	2300      	movs	r3, #0
 8014d80:	6063      	str	r3, [r4, #4]
 8014d82:	6923      	ldr	r3, [r4, #16]
 8014d84:	6023      	str	r3, [r4, #0]
 8014d86:	89a3      	ldrh	r3, [r4, #12]
 8014d88:	f043 0308 	orr.w	r3, r3, #8
 8014d8c:	81a3      	strh	r3, [r4, #12]
 8014d8e:	6923      	ldr	r3, [r4, #16]
 8014d90:	b94b      	cbnz	r3, 8014da6 <__swsetup_r+0x7a>
 8014d92:	89a3      	ldrh	r3, [r4, #12]
 8014d94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014d98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014d9c:	d003      	beq.n	8014da6 <__swsetup_r+0x7a>
 8014d9e:	4621      	mov	r1, r4
 8014da0:	4628      	mov	r0, r5
 8014da2:	f001 fe81 	bl	8016aa8 <__smakebuf_r>
 8014da6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014daa:	f013 0201 	ands.w	r2, r3, #1
 8014dae:	d00a      	beq.n	8014dc6 <__swsetup_r+0x9a>
 8014db0:	2200      	movs	r2, #0
 8014db2:	60a2      	str	r2, [r4, #8]
 8014db4:	6962      	ldr	r2, [r4, #20]
 8014db6:	4252      	negs	r2, r2
 8014db8:	61a2      	str	r2, [r4, #24]
 8014dba:	6922      	ldr	r2, [r4, #16]
 8014dbc:	b942      	cbnz	r2, 8014dd0 <__swsetup_r+0xa4>
 8014dbe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014dc2:	d1c5      	bne.n	8014d50 <__swsetup_r+0x24>
 8014dc4:	bd38      	pop	{r3, r4, r5, pc}
 8014dc6:	0799      	lsls	r1, r3, #30
 8014dc8:	bf58      	it	pl
 8014dca:	6962      	ldrpl	r2, [r4, #20]
 8014dcc:	60a2      	str	r2, [r4, #8]
 8014dce:	e7f4      	b.n	8014dba <__swsetup_r+0x8e>
 8014dd0:	2000      	movs	r0, #0
 8014dd2:	e7f7      	b.n	8014dc4 <__swsetup_r+0x98>
 8014dd4:	2400001c 	.word	0x2400001c

08014dd8 <memset>:
 8014dd8:	4402      	add	r2, r0
 8014dda:	4603      	mov	r3, r0
 8014ddc:	4293      	cmp	r3, r2
 8014dde:	d100      	bne.n	8014de2 <memset+0xa>
 8014de0:	4770      	bx	lr
 8014de2:	f803 1b01 	strb.w	r1, [r3], #1
 8014de6:	e7f9      	b.n	8014ddc <memset+0x4>

08014de8 <strnlen>:
 8014de8:	b510      	push	{r4, lr}
 8014dea:	4602      	mov	r2, r0
 8014dec:	4401      	add	r1, r0
 8014dee:	428a      	cmp	r2, r1
 8014df0:	4613      	mov	r3, r2
 8014df2:	d003      	beq.n	8014dfc <strnlen+0x14>
 8014df4:	781c      	ldrb	r4, [r3, #0]
 8014df6:	3201      	adds	r2, #1
 8014df8:	2c00      	cmp	r4, #0
 8014dfa:	d1f8      	bne.n	8014dee <strnlen+0x6>
 8014dfc:	1a18      	subs	r0, r3, r0
 8014dfe:	bd10      	pop	{r4, pc}

08014e00 <_localeconv_r>:
 8014e00:	4800      	ldr	r0, [pc, #0]	@ (8014e04 <_localeconv_r+0x4>)
 8014e02:	4770      	bx	lr
 8014e04:	2400015c 	.word	0x2400015c

08014e08 <_close_r>:
 8014e08:	b538      	push	{r3, r4, r5, lr}
 8014e0a:	4d06      	ldr	r5, [pc, #24]	@ (8014e24 <_close_r+0x1c>)
 8014e0c:	2300      	movs	r3, #0
 8014e0e:	4604      	mov	r4, r0
 8014e10:	4608      	mov	r0, r1
 8014e12:	602b      	str	r3, [r5, #0]
 8014e14:	f7ed fac6 	bl	80023a4 <_close>
 8014e18:	1c43      	adds	r3, r0, #1
 8014e1a:	d102      	bne.n	8014e22 <_close_r+0x1a>
 8014e1c:	682b      	ldr	r3, [r5, #0]
 8014e1e:	b103      	cbz	r3, 8014e22 <_close_r+0x1a>
 8014e20:	6023      	str	r3, [r4, #0]
 8014e22:	bd38      	pop	{r3, r4, r5, pc}
 8014e24:	24002a60 	.word	0x24002a60

08014e28 <_lseek_r>:
 8014e28:	b538      	push	{r3, r4, r5, lr}
 8014e2a:	4d07      	ldr	r5, [pc, #28]	@ (8014e48 <_lseek_r+0x20>)
 8014e2c:	4604      	mov	r4, r0
 8014e2e:	4608      	mov	r0, r1
 8014e30:	4611      	mov	r1, r2
 8014e32:	2200      	movs	r2, #0
 8014e34:	602a      	str	r2, [r5, #0]
 8014e36:	461a      	mov	r2, r3
 8014e38:	f7ed fadb 	bl	80023f2 <_lseek>
 8014e3c:	1c43      	adds	r3, r0, #1
 8014e3e:	d102      	bne.n	8014e46 <_lseek_r+0x1e>
 8014e40:	682b      	ldr	r3, [r5, #0]
 8014e42:	b103      	cbz	r3, 8014e46 <_lseek_r+0x1e>
 8014e44:	6023      	str	r3, [r4, #0]
 8014e46:	bd38      	pop	{r3, r4, r5, pc}
 8014e48:	24002a60 	.word	0x24002a60

08014e4c <_read_r>:
 8014e4c:	b538      	push	{r3, r4, r5, lr}
 8014e4e:	4d07      	ldr	r5, [pc, #28]	@ (8014e6c <_read_r+0x20>)
 8014e50:	4604      	mov	r4, r0
 8014e52:	4608      	mov	r0, r1
 8014e54:	4611      	mov	r1, r2
 8014e56:	2200      	movs	r2, #0
 8014e58:	602a      	str	r2, [r5, #0]
 8014e5a:	461a      	mov	r2, r3
 8014e5c:	f7ed fa69 	bl	8002332 <_read>
 8014e60:	1c43      	adds	r3, r0, #1
 8014e62:	d102      	bne.n	8014e6a <_read_r+0x1e>
 8014e64:	682b      	ldr	r3, [r5, #0]
 8014e66:	b103      	cbz	r3, 8014e6a <_read_r+0x1e>
 8014e68:	6023      	str	r3, [r4, #0]
 8014e6a:	bd38      	pop	{r3, r4, r5, pc}
 8014e6c:	24002a60 	.word	0x24002a60

08014e70 <_write_r>:
 8014e70:	b538      	push	{r3, r4, r5, lr}
 8014e72:	4d07      	ldr	r5, [pc, #28]	@ (8014e90 <_write_r+0x20>)
 8014e74:	4604      	mov	r4, r0
 8014e76:	4608      	mov	r0, r1
 8014e78:	4611      	mov	r1, r2
 8014e7a:	2200      	movs	r2, #0
 8014e7c:	602a      	str	r2, [r5, #0]
 8014e7e:	461a      	mov	r2, r3
 8014e80:	f7ed fa74 	bl	800236c <_write>
 8014e84:	1c43      	adds	r3, r0, #1
 8014e86:	d102      	bne.n	8014e8e <_write_r+0x1e>
 8014e88:	682b      	ldr	r3, [r5, #0]
 8014e8a:	b103      	cbz	r3, 8014e8e <_write_r+0x1e>
 8014e8c:	6023      	str	r3, [r4, #0]
 8014e8e:	bd38      	pop	{r3, r4, r5, pc}
 8014e90:	24002a60 	.word	0x24002a60

08014e94 <__errno>:
 8014e94:	4b01      	ldr	r3, [pc, #4]	@ (8014e9c <__errno+0x8>)
 8014e96:	6818      	ldr	r0, [r3, #0]
 8014e98:	4770      	bx	lr
 8014e9a:	bf00      	nop
 8014e9c:	2400001c 	.word	0x2400001c

08014ea0 <__libc_init_array>:
 8014ea0:	b570      	push	{r4, r5, r6, lr}
 8014ea2:	4d0d      	ldr	r5, [pc, #52]	@ (8014ed8 <__libc_init_array+0x38>)
 8014ea4:	4c0d      	ldr	r4, [pc, #52]	@ (8014edc <__libc_init_array+0x3c>)
 8014ea6:	1b64      	subs	r4, r4, r5
 8014ea8:	10a4      	asrs	r4, r4, #2
 8014eaa:	2600      	movs	r6, #0
 8014eac:	42a6      	cmp	r6, r4
 8014eae:	d109      	bne.n	8014ec4 <__libc_init_array+0x24>
 8014eb0:	4d0b      	ldr	r5, [pc, #44]	@ (8014ee0 <__libc_init_array+0x40>)
 8014eb2:	4c0c      	ldr	r4, [pc, #48]	@ (8014ee4 <__libc_init_array+0x44>)
 8014eb4:	f001 ff66 	bl	8016d84 <_init>
 8014eb8:	1b64      	subs	r4, r4, r5
 8014eba:	10a4      	asrs	r4, r4, #2
 8014ebc:	2600      	movs	r6, #0
 8014ebe:	42a6      	cmp	r6, r4
 8014ec0:	d105      	bne.n	8014ece <__libc_init_array+0x2e>
 8014ec2:	bd70      	pop	{r4, r5, r6, pc}
 8014ec4:	f855 3b04 	ldr.w	r3, [r5], #4
 8014ec8:	4798      	blx	r3
 8014eca:	3601      	adds	r6, #1
 8014ecc:	e7ee      	b.n	8014eac <__libc_init_array+0xc>
 8014ece:	f855 3b04 	ldr.w	r3, [r5], #4
 8014ed2:	4798      	blx	r3
 8014ed4:	3601      	adds	r6, #1
 8014ed6:	e7f2      	b.n	8014ebe <__libc_init_array+0x1e>
 8014ed8:	08017b3c 	.word	0x08017b3c
 8014edc:	08017b3c 	.word	0x08017b3c
 8014ee0:	08017b3c 	.word	0x08017b3c
 8014ee4:	08017b40 	.word	0x08017b40

08014ee8 <__retarget_lock_init_recursive>:
 8014ee8:	4770      	bx	lr

08014eea <__retarget_lock_acquire_recursive>:
 8014eea:	4770      	bx	lr

08014eec <__retarget_lock_release_recursive>:
 8014eec:	4770      	bx	lr

08014eee <memcpy>:
 8014eee:	440a      	add	r2, r1
 8014ef0:	4291      	cmp	r1, r2
 8014ef2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8014ef6:	d100      	bne.n	8014efa <memcpy+0xc>
 8014ef8:	4770      	bx	lr
 8014efa:	b510      	push	{r4, lr}
 8014efc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014f04:	4291      	cmp	r1, r2
 8014f06:	d1f9      	bne.n	8014efc <memcpy+0xe>
 8014f08:	bd10      	pop	{r4, pc}

08014f0a <quorem>:
 8014f0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f0e:	6903      	ldr	r3, [r0, #16]
 8014f10:	690c      	ldr	r4, [r1, #16]
 8014f12:	42a3      	cmp	r3, r4
 8014f14:	4607      	mov	r7, r0
 8014f16:	db7e      	blt.n	8015016 <quorem+0x10c>
 8014f18:	3c01      	subs	r4, #1
 8014f1a:	f101 0814 	add.w	r8, r1, #20
 8014f1e:	00a3      	lsls	r3, r4, #2
 8014f20:	f100 0514 	add.w	r5, r0, #20
 8014f24:	9300      	str	r3, [sp, #0]
 8014f26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014f2a:	9301      	str	r3, [sp, #4]
 8014f2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014f30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014f34:	3301      	adds	r3, #1
 8014f36:	429a      	cmp	r2, r3
 8014f38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014f3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8014f40:	d32e      	bcc.n	8014fa0 <quorem+0x96>
 8014f42:	f04f 0a00 	mov.w	sl, #0
 8014f46:	46c4      	mov	ip, r8
 8014f48:	46ae      	mov	lr, r5
 8014f4a:	46d3      	mov	fp, sl
 8014f4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014f50:	b298      	uxth	r0, r3
 8014f52:	fb06 a000 	mla	r0, r6, r0, sl
 8014f56:	0c02      	lsrs	r2, r0, #16
 8014f58:	0c1b      	lsrs	r3, r3, #16
 8014f5a:	fb06 2303 	mla	r3, r6, r3, r2
 8014f5e:	f8de 2000 	ldr.w	r2, [lr]
 8014f62:	b280      	uxth	r0, r0
 8014f64:	b292      	uxth	r2, r2
 8014f66:	1a12      	subs	r2, r2, r0
 8014f68:	445a      	add	r2, fp
 8014f6a:	f8de 0000 	ldr.w	r0, [lr]
 8014f6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014f72:	b29b      	uxth	r3, r3
 8014f74:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014f78:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014f7c:	b292      	uxth	r2, r2
 8014f7e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014f82:	45e1      	cmp	r9, ip
 8014f84:	f84e 2b04 	str.w	r2, [lr], #4
 8014f88:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014f8c:	d2de      	bcs.n	8014f4c <quorem+0x42>
 8014f8e:	9b00      	ldr	r3, [sp, #0]
 8014f90:	58eb      	ldr	r3, [r5, r3]
 8014f92:	b92b      	cbnz	r3, 8014fa0 <quorem+0x96>
 8014f94:	9b01      	ldr	r3, [sp, #4]
 8014f96:	3b04      	subs	r3, #4
 8014f98:	429d      	cmp	r5, r3
 8014f9a:	461a      	mov	r2, r3
 8014f9c:	d32f      	bcc.n	8014ffe <quorem+0xf4>
 8014f9e:	613c      	str	r4, [r7, #16]
 8014fa0:	4638      	mov	r0, r7
 8014fa2:	f001 f90d 	bl	80161c0 <__mcmp>
 8014fa6:	2800      	cmp	r0, #0
 8014fa8:	db25      	blt.n	8014ff6 <quorem+0xec>
 8014faa:	4629      	mov	r1, r5
 8014fac:	2000      	movs	r0, #0
 8014fae:	f858 2b04 	ldr.w	r2, [r8], #4
 8014fb2:	f8d1 c000 	ldr.w	ip, [r1]
 8014fb6:	fa1f fe82 	uxth.w	lr, r2
 8014fba:	fa1f f38c 	uxth.w	r3, ip
 8014fbe:	eba3 030e 	sub.w	r3, r3, lr
 8014fc2:	4403      	add	r3, r0
 8014fc4:	0c12      	lsrs	r2, r2, #16
 8014fc6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014fca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014fce:	b29b      	uxth	r3, r3
 8014fd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014fd4:	45c1      	cmp	r9, r8
 8014fd6:	f841 3b04 	str.w	r3, [r1], #4
 8014fda:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014fde:	d2e6      	bcs.n	8014fae <quorem+0xa4>
 8014fe0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014fe4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014fe8:	b922      	cbnz	r2, 8014ff4 <quorem+0xea>
 8014fea:	3b04      	subs	r3, #4
 8014fec:	429d      	cmp	r5, r3
 8014fee:	461a      	mov	r2, r3
 8014ff0:	d30b      	bcc.n	801500a <quorem+0x100>
 8014ff2:	613c      	str	r4, [r7, #16]
 8014ff4:	3601      	adds	r6, #1
 8014ff6:	4630      	mov	r0, r6
 8014ff8:	b003      	add	sp, #12
 8014ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ffe:	6812      	ldr	r2, [r2, #0]
 8015000:	3b04      	subs	r3, #4
 8015002:	2a00      	cmp	r2, #0
 8015004:	d1cb      	bne.n	8014f9e <quorem+0x94>
 8015006:	3c01      	subs	r4, #1
 8015008:	e7c6      	b.n	8014f98 <quorem+0x8e>
 801500a:	6812      	ldr	r2, [r2, #0]
 801500c:	3b04      	subs	r3, #4
 801500e:	2a00      	cmp	r2, #0
 8015010:	d1ef      	bne.n	8014ff2 <quorem+0xe8>
 8015012:	3c01      	subs	r4, #1
 8015014:	e7ea      	b.n	8014fec <quorem+0xe2>
 8015016:	2000      	movs	r0, #0
 8015018:	e7ee      	b.n	8014ff8 <quorem+0xee>
 801501a:	0000      	movs	r0, r0
 801501c:	0000      	movs	r0, r0
	...

08015020 <_dtoa_r>:
 8015020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015024:	ed2d 8b02 	vpush	{d8}
 8015028:	69c7      	ldr	r7, [r0, #28]
 801502a:	b091      	sub	sp, #68	@ 0x44
 801502c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8015030:	ec55 4b10 	vmov	r4, r5, d0
 8015034:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8015036:	9107      	str	r1, [sp, #28]
 8015038:	4681      	mov	r9, r0
 801503a:	9209      	str	r2, [sp, #36]	@ 0x24
 801503c:	930d      	str	r3, [sp, #52]	@ 0x34
 801503e:	b97f      	cbnz	r7, 8015060 <_dtoa_r+0x40>
 8015040:	2010      	movs	r0, #16
 8015042:	f000 fd95 	bl	8015b70 <malloc>
 8015046:	4602      	mov	r2, r0
 8015048:	f8c9 001c 	str.w	r0, [r9, #28]
 801504c:	b920      	cbnz	r0, 8015058 <_dtoa_r+0x38>
 801504e:	4ba0      	ldr	r3, [pc, #640]	@ (80152d0 <_dtoa_r+0x2b0>)
 8015050:	21ef      	movs	r1, #239	@ 0xef
 8015052:	48a0      	ldr	r0, [pc, #640]	@ (80152d4 <_dtoa_r+0x2b4>)
 8015054:	f001 fdb0 	bl	8016bb8 <__assert_func>
 8015058:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801505c:	6007      	str	r7, [r0, #0]
 801505e:	60c7      	str	r7, [r0, #12]
 8015060:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015064:	6819      	ldr	r1, [r3, #0]
 8015066:	b159      	cbz	r1, 8015080 <_dtoa_r+0x60>
 8015068:	685a      	ldr	r2, [r3, #4]
 801506a:	604a      	str	r2, [r1, #4]
 801506c:	2301      	movs	r3, #1
 801506e:	4093      	lsls	r3, r2
 8015070:	608b      	str	r3, [r1, #8]
 8015072:	4648      	mov	r0, r9
 8015074:	f000 fe72 	bl	8015d5c <_Bfree>
 8015078:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801507c:	2200      	movs	r2, #0
 801507e:	601a      	str	r2, [r3, #0]
 8015080:	1e2b      	subs	r3, r5, #0
 8015082:	bfbb      	ittet	lt
 8015084:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8015088:	9303      	strlt	r3, [sp, #12]
 801508a:	2300      	movge	r3, #0
 801508c:	2201      	movlt	r2, #1
 801508e:	bfac      	ite	ge
 8015090:	6033      	strge	r3, [r6, #0]
 8015092:	6032      	strlt	r2, [r6, #0]
 8015094:	4b90      	ldr	r3, [pc, #576]	@ (80152d8 <_dtoa_r+0x2b8>)
 8015096:	9e03      	ldr	r6, [sp, #12]
 8015098:	43b3      	bics	r3, r6
 801509a:	d110      	bne.n	80150be <_dtoa_r+0x9e>
 801509c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801509e:	f242 730f 	movw	r3, #9999	@ 0x270f
 80150a2:	6013      	str	r3, [r2, #0]
 80150a4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80150a8:	4323      	orrs	r3, r4
 80150aa:	f000 84e6 	beq.w	8015a7a <_dtoa_r+0xa5a>
 80150ae:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80150b0:	4f8a      	ldr	r7, [pc, #552]	@ (80152dc <_dtoa_r+0x2bc>)
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	f000 84e8 	beq.w	8015a88 <_dtoa_r+0xa68>
 80150b8:	1cfb      	adds	r3, r7, #3
 80150ba:	f000 bce3 	b.w	8015a84 <_dtoa_r+0xa64>
 80150be:	ed9d 8b02 	vldr	d8, [sp, #8]
 80150c2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80150c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150ca:	d10a      	bne.n	80150e2 <_dtoa_r+0xc2>
 80150cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80150ce:	2301      	movs	r3, #1
 80150d0:	6013      	str	r3, [r2, #0]
 80150d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80150d4:	b113      	cbz	r3, 80150dc <_dtoa_r+0xbc>
 80150d6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80150d8:	4b81      	ldr	r3, [pc, #516]	@ (80152e0 <_dtoa_r+0x2c0>)
 80150da:	6013      	str	r3, [r2, #0]
 80150dc:	4f81      	ldr	r7, [pc, #516]	@ (80152e4 <_dtoa_r+0x2c4>)
 80150de:	f000 bcd3 	b.w	8015a88 <_dtoa_r+0xa68>
 80150e2:	aa0e      	add	r2, sp, #56	@ 0x38
 80150e4:	a90f      	add	r1, sp, #60	@ 0x3c
 80150e6:	4648      	mov	r0, r9
 80150e8:	eeb0 0b48 	vmov.f64	d0, d8
 80150ec:	f001 f918 	bl	8016320 <__d2b>
 80150f0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80150f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80150f6:	9001      	str	r0, [sp, #4]
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	d045      	beq.n	8015188 <_dtoa_r+0x168>
 80150fc:	eeb0 7b48 	vmov.f64	d7, d8
 8015100:	ee18 1a90 	vmov	r1, s17
 8015104:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8015108:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801510c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8015110:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8015114:	2500      	movs	r5, #0
 8015116:	ee07 1a90 	vmov	s15, r1
 801511a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801511e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80152b8 <_dtoa_r+0x298>
 8015122:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015126:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80152c0 <_dtoa_r+0x2a0>
 801512a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801512e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80152c8 <_dtoa_r+0x2a8>
 8015132:	ee07 3a90 	vmov	s15, r3
 8015136:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801513a:	eeb0 7b46 	vmov.f64	d7, d6
 801513e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8015142:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8015146:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801514a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801514e:	ee16 8a90 	vmov	r8, s13
 8015152:	d508      	bpl.n	8015166 <_dtoa_r+0x146>
 8015154:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8015158:	eeb4 6b47 	vcmp.f64	d6, d7
 801515c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015160:	bf18      	it	ne
 8015162:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8015166:	f1b8 0f16 	cmp.w	r8, #22
 801516a:	d82b      	bhi.n	80151c4 <_dtoa_r+0x1a4>
 801516c:	495e      	ldr	r1, [pc, #376]	@ (80152e8 <_dtoa_r+0x2c8>)
 801516e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8015172:	ed91 7b00 	vldr	d7, [r1]
 8015176:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801517a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801517e:	d501      	bpl.n	8015184 <_dtoa_r+0x164>
 8015180:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8015184:	2100      	movs	r1, #0
 8015186:	e01e      	b.n	80151c6 <_dtoa_r+0x1a6>
 8015188:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801518a:	4413      	add	r3, r2
 801518c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8015190:	2920      	cmp	r1, #32
 8015192:	bfc1      	itttt	gt
 8015194:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8015198:	408e      	lslgt	r6, r1
 801519a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801519e:	fa24 f101 	lsrgt.w	r1, r4, r1
 80151a2:	bfd6      	itet	le
 80151a4:	f1c1 0120 	rsble	r1, r1, #32
 80151a8:	4331      	orrgt	r1, r6
 80151aa:	fa04 f101 	lslle.w	r1, r4, r1
 80151ae:	ee07 1a90 	vmov	s15, r1
 80151b2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80151b6:	3b01      	subs	r3, #1
 80151b8:	ee17 1a90 	vmov	r1, s15
 80151bc:	2501      	movs	r5, #1
 80151be:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80151c2:	e7a8      	b.n	8015116 <_dtoa_r+0xf6>
 80151c4:	2101      	movs	r1, #1
 80151c6:	1ad2      	subs	r2, r2, r3
 80151c8:	1e53      	subs	r3, r2, #1
 80151ca:	9306      	str	r3, [sp, #24]
 80151cc:	bf45      	ittet	mi
 80151ce:	f1c2 0301 	rsbmi	r3, r2, #1
 80151d2:	9304      	strmi	r3, [sp, #16]
 80151d4:	2300      	movpl	r3, #0
 80151d6:	2300      	movmi	r3, #0
 80151d8:	bf4c      	ite	mi
 80151da:	9306      	strmi	r3, [sp, #24]
 80151dc:	9304      	strpl	r3, [sp, #16]
 80151de:	f1b8 0f00 	cmp.w	r8, #0
 80151e2:	910c      	str	r1, [sp, #48]	@ 0x30
 80151e4:	db18      	blt.n	8015218 <_dtoa_r+0x1f8>
 80151e6:	9b06      	ldr	r3, [sp, #24]
 80151e8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80151ec:	4443      	add	r3, r8
 80151ee:	9306      	str	r3, [sp, #24]
 80151f0:	2300      	movs	r3, #0
 80151f2:	9a07      	ldr	r2, [sp, #28]
 80151f4:	2a09      	cmp	r2, #9
 80151f6:	d845      	bhi.n	8015284 <_dtoa_r+0x264>
 80151f8:	2a05      	cmp	r2, #5
 80151fa:	bfc4      	itt	gt
 80151fc:	3a04      	subgt	r2, #4
 80151fe:	9207      	strgt	r2, [sp, #28]
 8015200:	9a07      	ldr	r2, [sp, #28]
 8015202:	f1a2 0202 	sub.w	r2, r2, #2
 8015206:	bfcc      	ite	gt
 8015208:	2400      	movgt	r4, #0
 801520a:	2401      	movle	r4, #1
 801520c:	2a03      	cmp	r2, #3
 801520e:	d844      	bhi.n	801529a <_dtoa_r+0x27a>
 8015210:	e8df f002 	tbb	[pc, r2]
 8015214:	0b173634 	.word	0x0b173634
 8015218:	9b04      	ldr	r3, [sp, #16]
 801521a:	2200      	movs	r2, #0
 801521c:	eba3 0308 	sub.w	r3, r3, r8
 8015220:	9304      	str	r3, [sp, #16]
 8015222:	920a      	str	r2, [sp, #40]	@ 0x28
 8015224:	f1c8 0300 	rsb	r3, r8, #0
 8015228:	e7e3      	b.n	80151f2 <_dtoa_r+0x1d2>
 801522a:	2201      	movs	r2, #1
 801522c:	9208      	str	r2, [sp, #32]
 801522e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015230:	eb08 0b02 	add.w	fp, r8, r2
 8015234:	f10b 0a01 	add.w	sl, fp, #1
 8015238:	4652      	mov	r2, sl
 801523a:	2a01      	cmp	r2, #1
 801523c:	bfb8      	it	lt
 801523e:	2201      	movlt	r2, #1
 8015240:	e006      	b.n	8015250 <_dtoa_r+0x230>
 8015242:	2201      	movs	r2, #1
 8015244:	9208      	str	r2, [sp, #32]
 8015246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015248:	2a00      	cmp	r2, #0
 801524a:	dd29      	ble.n	80152a0 <_dtoa_r+0x280>
 801524c:	4693      	mov	fp, r2
 801524e:	4692      	mov	sl, r2
 8015250:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8015254:	2100      	movs	r1, #0
 8015256:	2004      	movs	r0, #4
 8015258:	f100 0614 	add.w	r6, r0, #20
 801525c:	4296      	cmp	r6, r2
 801525e:	d926      	bls.n	80152ae <_dtoa_r+0x28e>
 8015260:	6079      	str	r1, [r7, #4]
 8015262:	4648      	mov	r0, r9
 8015264:	9305      	str	r3, [sp, #20]
 8015266:	f000 fd39 	bl	8015cdc <_Balloc>
 801526a:	9b05      	ldr	r3, [sp, #20]
 801526c:	4607      	mov	r7, r0
 801526e:	2800      	cmp	r0, #0
 8015270:	d13e      	bne.n	80152f0 <_dtoa_r+0x2d0>
 8015272:	4b1e      	ldr	r3, [pc, #120]	@ (80152ec <_dtoa_r+0x2cc>)
 8015274:	4602      	mov	r2, r0
 8015276:	f240 11af 	movw	r1, #431	@ 0x1af
 801527a:	e6ea      	b.n	8015052 <_dtoa_r+0x32>
 801527c:	2200      	movs	r2, #0
 801527e:	e7e1      	b.n	8015244 <_dtoa_r+0x224>
 8015280:	2200      	movs	r2, #0
 8015282:	e7d3      	b.n	801522c <_dtoa_r+0x20c>
 8015284:	2401      	movs	r4, #1
 8015286:	2200      	movs	r2, #0
 8015288:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801528c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8015290:	2100      	movs	r1, #0
 8015292:	46da      	mov	sl, fp
 8015294:	2212      	movs	r2, #18
 8015296:	9109      	str	r1, [sp, #36]	@ 0x24
 8015298:	e7da      	b.n	8015250 <_dtoa_r+0x230>
 801529a:	2201      	movs	r2, #1
 801529c:	9208      	str	r2, [sp, #32]
 801529e:	e7f5      	b.n	801528c <_dtoa_r+0x26c>
 80152a0:	f04f 0b01 	mov.w	fp, #1
 80152a4:	46da      	mov	sl, fp
 80152a6:	465a      	mov	r2, fp
 80152a8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80152ac:	e7d0      	b.n	8015250 <_dtoa_r+0x230>
 80152ae:	3101      	adds	r1, #1
 80152b0:	0040      	lsls	r0, r0, #1
 80152b2:	e7d1      	b.n	8015258 <_dtoa_r+0x238>
 80152b4:	f3af 8000 	nop.w
 80152b8:	636f4361 	.word	0x636f4361
 80152bc:	3fd287a7 	.word	0x3fd287a7
 80152c0:	8b60c8b3 	.word	0x8b60c8b3
 80152c4:	3fc68a28 	.word	0x3fc68a28
 80152c8:	509f79fb 	.word	0x509f79fb
 80152cc:	3fd34413 	.word	0x3fd34413
 80152d0:	080177fd 	.word	0x080177fd
 80152d4:	08017814 	.word	0x08017814
 80152d8:	7ff00000 	.word	0x7ff00000
 80152dc:	080177f9 	.word	0x080177f9
 80152e0:	080177cd 	.word	0x080177cd
 80152e4:	080177cc 	.word	0x080177cc
 80152e8:	08017968 	.word	0x08017968
 80152ec:	0801786c 	.word	0x0801786c
 80152f0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80152f4:	f1ba 0f0e 	cmp.w	sl, #14
 80152f8:	6010      	str	r0, [r2, #0]
 80152fa:	d86e      	bhi.n	80153da <_dtoa_r+0x3ba>
 80152fc:	2c00      	cmp	r4, #0
 80152fe:	d06c      	beq.n	80153da <_dtoa_r+0x3ba>
 8015300:	f1b8 0f00 	cmp.w	r8, #0
 8015304:	f340 80b4 	ble.w	8015470 <_dtoa_r+0x450>
 8015308:	4ac8      	ldr	r2, [pc, #800]	@ (801562c <_dtoa_r+0x60c>)
 801530a:	f008 010f 	and.w	r1, r8, #15
 801530e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8015312:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8015316:	ed92 7b00 	vldr	d7, [r2]
 801531a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801531e:	f000 809b 	beq.w	8015458 <_dtoa_r+0x438>
 8015322:	4ac3      	ldr	r2, [pc, #780]	@ (8015630 <_dtoa_r+0x610>)
 8015324:	ed92 6b08 	vldr	d6, [r2, #32]
 8015328:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801532c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8015330:	f001 010f 	and.w	r1, r1, #15
 8015334:	2203      	movs	r2, #3
 8015336:	48be      	ldr	r0, [pc, #760]	@ (8015630 <_dtoa_r+0x610>)
 8015338:	2900      	cmp	r1, #0
 801533a:	f040 808f 	bne.w	801545c <_dtoa_r+0x43c>
 801533e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8015342:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8015346:	ed8d 7b02 	vstr	d7, [sp, #8]
 801534a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801534c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015350:	2900      	cmp	r1, #0
 8015352:	f000 80b3 	beq.w	80154bc <_dtoa_r+0x49c>
 8015356:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801535a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801535e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015362:	f140 80ab 	bpl.w	80154bc <_dtoa_r+0x49c>
 8015366:	f1ba 0f00 	cmp.w	sl, #0
 801536a:	f000 80a7 	beq.w	80154bc <_dtoa_r+0x49c>
 801536e:	f1bb 0f00 	cmp.w	fp, #0
 8015372:	dd30      	ble.n	80153d6 <_dtoa_r+0x3b6>
 8015374:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8015378:	ee27 7b06 	vmul.f64	d7, d7, d6
 801537c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015380:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8015384:	9105      	str	r1, [sp, #20]
 8015386:	3201      	adds	r2, #1
 8015388:	465c      	mov	r4, fp
 801538a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801538e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8015392:	ee07 2a90 	vmov	s15, r2
 8015396:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801539a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801539e:	ee15 2a90 	vmov	r2, s11
 80153a2:	ec51 0b15 	vmov	r0, r1, d5
 80153a6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80153aa:	2c00      	cmp	r4, #0
 80153ac:	f040 808a 	bne.w	80154c4 <_dtoa_r+0x4a4>
 80153b0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80153b4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80153b8:	ec41 0b17 	vmov	d7, r0, r1
 80153bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80153c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153c4:	f300 826a 	bgt.w	801589c <_dtoa_r+0x87c>
 80153c8:	eeb1 7b47 	vneg.f64	d7, d7
 80153cc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80153d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153d4:	d423      	bmi.n	801541e <_dtoa_r+0x3fe>
 80153d6:	ed8d 8b02 	vstr	d8, [sp, #8]
 80153da:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80153dc:	2a00      	cmp	r2, #0
 80153de:	f2c0 8129 	blt.w	8015634 <_dtoa_r+0x614>
 80153e2:	f1b8 0f0e 	cmp.w	r8, #14
 80153e6:	f300 8125 	bgt.w	8015634 <_dtoa_r+0x614>
 80153ea:	4b90      	ldr	r3, [pc, #576]	@ (801562c <_dtoa_r+0x60c>)
 80153ec:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80153f0:	ed93 6b00 	vldr	d6, [r3]
 80153f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80153f6:	2b00      	cmp	r3, #0
 80153f8:	f280 80c8 	bge.w	801558c <_dtoa_r+0x56c>
 80153fc:	f1ba 0f00 	cmp.w	sl, #0
 8015400:	f300 80c4 	bgt.w	801558c <_dtoa_r+0x56c>
 8015404:	d10b      	bne.n	801541e <_dtoa_r+0x3fe>
 8015406:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801540a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801540e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015412:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8015416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801541a:	f2c0 823c 	blt.w	8015896 <_dtoa_r+0x876>
 801541e:	2400      	movs	r4, #0
 8015420:	4625      	mov	r5, r4
 8015422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015424:	43db      	mvns	r3, r3
 8015426:	9305      	str	r3, [sp, #20]
 8015428:	463e      	mov	r6, r7
 801542a:	f04f 0800 	mov.w	r8, #0
 801542e:	4621      	mov	r1, r4
 8015430:	4648      	mov	r0, r9
 8015432:	f000 fc93 	bl	8015d5c <_Bfree>
 8015436:	2d00      	cmp	r5, #0
 8015438:	f000 80a2 	beq.w	8015580 <_dtoa_r+0x560>
 801543c:	f1b8 0f00 	cmp.w	r8, #0
 8015440:	d005      	beq.n	801544e <_dtoa_r+0x42e>
 8015442:	45a8      	cmp	r8, r5
 8015444:	d003      	beq.n	801544e <_dtoa_r+0x42e>
 8015446:	4641      	mov	r1, r8
 8015448:	4648      	mov	r0, r9
 801544a:	f000 fc87 	bl	8015d5c <_Bfree>
 801544e:	4629      	mov	r1, r5
 8015450:	4648      	mov	r0, r9
 8015452:	f000 fc83 	bl	8015d5c <_Bfree>
 8015456:	e093      	b.n	8015580 <_dtoa_r+0x560>
 8015458:	2202      	movs	r2, #2
 801545a:	e76c      	b.n	8015336 <_dtoa_r+0x316>
 801545c:	07cc      	lsls	r4, r1, #31
 801545e:	d504      	bpl.n	801546a <_dtoa_r+0x44a>
 8015460:	ed90 6b00 	vldr	d6, [r0]
 8015464:	3201      	adds	r2, #1
 8015466:	ee27 7b06 	vmul.f64	d7, d7, d6
 801546a:	1049      	asrs	r1, r1, #1
 801546c:	3008      	adds	r0, #8
 801546e:	e763      	b.n	8015338 <_dtoa_r+0x318>
 8015470:	d022      	beq.n	80154b8 <_dtoa_r+0x498>
 8015472:	f1c8 0100 	rsb	r1, r8, #0
 8015476:	4a6d      	ldr	r2, [pc, #436]	@ (801562c <_dtoa_r+0x60c>)
 8015478:	f001 000f 	and.w	r0, r1, #15
 801547c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8015480:	ed92 7b00 	vldr	d7, [r2]
 8015484:	ee28 7b07 	vmul.f64	d7, d8, d7
 8015488:	ed8d 7b02 	vstr	d7, [sp, #8]
 801548c:	4868      	ldr	r0, [pc, #416]	@ (8015630 <_dtoa_r+0x610>)
 801548e:	1109      	asrs	r1, r1, #4
 8015490:	2400      	movs	r4, #0
 8015492:	2202      	movs	r2, #2
 8015494:	b929      	cbnz	r1, 80154a2 <_dtoa_r+0x482>
 8015496:	2c00      	cmp	r4, #0
 8015498:	f43f af57 	beq.w	801534a <_dtoa_r+0x32a>
 801549c:	ed8d 7b02 	vstr	d7, [sp, #8]
 80154a0:	e753      	b.n	801534a <_dtoa_r+0x32a>
 80154a2:	07ce      	lsls	r6, r1, #31
 80154a4:	d505      	bpl.n	80154b2 <_dtoa_r+0x492>
 80154a6:	ed90 6b00 	vldr	d6, [r0]
 80154aa:	3201      	adds	r2, #1
 80154ac:	2401      	movs	r4, #1
 80154ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80154b2:	1049      	asrs	r1, r1, #1
 80154b4:	3008      	adds	r0, #8
 80154b6:	e7ed      	b.n	8015494 <_dtoa_r+0x474>
 80154b8:	2202      	movs	r2, #2
 80154ba:	e746      	b.n	801534a <_dtoa_r+0x32a>
 80154bc:	f8cd 8014 	str.w	r8, [sp, #20]
 80154c0:	4654      	mov	r4, sl
 80154c2:	e762      	b.n	801538a <_dtoa_r+0x36a>
 80154c4:	4a59      	ldr	r2, [pc, #356]	@ (801562c <_dtoa_r+0x60c>)
 80154c6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80154ca:	ed12 4b02 	vldr	d4, [r2, #-8]
 80154ce:	9a08      	ldr	r2, [sp, #32]
 80154d0:	ec41 0b17 	vmov	d7, r0, r1
 80154d4:	443c      	add	r4, r7
 80154d6:	b34a      	cbz	r2, 801552c <_dtoa_r+0x50c>
 80154d8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80154dc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80154e0:	463e      	mov	r6, r7
 80154e2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80154e6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80154ea:	ee35 7b47 	vsub.f64	d7, d5, d7
 80154ee:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80154f2:	ee14 2a90 	vmov	r2, s9
 80154f6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80154fa:	3230      	adds	r2, #48	@ 0x30
 80154fc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8015500:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8015504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015508:	f806 2b01 	strb.w	r2, [r6], #1
 801550c:	d438      	bmi.n	8015580 <_dtoa_r+0x560>
 801550e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8015512:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8015516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801551a:	d46e      	bmi.n	80155fa <_dtoa_r+0x5da>
 801551c:	42a6      	cmp	r6, r4
 801551e:	f43f af5a 	beq.w	80153d6 <_dtoa_r+0x3b6>
 8015522:	ee27 7b03 	vmul.f64	d7, d7, d3
 8015526:	ee26 6b03 	vmul.f64	d6, d6, d3
 801552a:	e7e0      	b.n	80154ee <_dtoa_r+0x4ce>
 801552c:	4621      	mov	r1, r4
 801552e:	463e      	mov	r6, r7
 8015530:	ee27 7b04 	vmul.f64	d7, d7, d4
 8015534:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8015538:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801553c:	ee14 2a90 	vmov	r2, s9
 8015540:	3230      	adds	r2, #48	@ 0x30
 8015542:	f806 2b01 	strb.w	r2, [r6], #1
 8015546:	42a6      	cmp	r6, r4
 8015548:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801554c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8015550:	d119      	bne.n	8015586 <_dtoa_r+0x566>
 8015552:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8015556:	ee37 4b05 	vadd.f64	d4, d7, d5
 801555a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801555e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015562:	dc4a      	bgt.n	80155fa <_dtoa_r+0x5da>
 8015564:	ee35 5b47 	vsub.f64	d5, d5, d7
 8015568:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801556c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015570:	f57f af31 	bpl.w	80153d6 <_dtoa_r+0x3b6>
 8015574:	460e      	mov	r6, r1
 8015576:	3901      	subs	r1, #1
 8015578:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801557c:	2b30      	cmp	r3, #48	@ 0x30
 801557e:	d0f9      	beq.n	8015574 <_dtoa_r+0x554>
 8015580:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8015584:	e027      	b.n	80155d6 <_dtoa_r+0x5b6>
 8015586:	ee26 6b03 	vmul.f64	d6, d6, d3
 801558a:	e7d5      	b.n	8015538 <_dtoa_r+0x518>
 801558c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015590:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8015594:	463e      	mov	r6, r7
 8015596:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801559a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801559e:	ee15 3a10 	vmov	r3, s10
 80155a2:	3330      	adds	r3, #48	@ 0x30
 80155a4:	f806 3b01 	strb.w	r3, [r6], #1
 80155a8:	1bf3      	subs	r3, r6, r7
 80155aa:	459a      	cmp	sl, r3
 80155ac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80155b0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80155b4:	d132      	bne.n	801561c <_dtoa_r+0x5fc>
 80155b6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80155ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80155be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155c2:	dc18      	bgt.n	80155f6 <_dtoa_r+0x5d6>
 80155c4:	eeb4 7b46 	vcmp.f64	d7, d6
 80155c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155cc:	d103      	bne.n	80155d6 <_dtoa_r+0x5b6>
 80155ce:	ee15 3a10 	vmov	r3, s10
 80155d2:	07db      	lsls	r3, r3, #31
 80155d4:	d40f      	bmi.n	80155f6 <_dtoa_r+0x5d6>
 80155d6:	9901      	ldr	r1, [sp, #4]
 80155d8:	4648      	mov	r0, r9
 80155da:	f000 fbbf 	bl	8015d5c <_Bfree>
 80155de:	2300      	movs	r3, #0
 80155e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80155e2:	7033      	strb	r3, [r6, #0]
 80155e4:	f108 0301 	add.w	r3, r8, #1
 80155e8:	6013      	str	r3, [r2, #0]
 80155ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80155ec:	2b00      	cmp	r3, #0
 80155ee:	f000 824b 	beq.w	8015a88 <_dtoa_r+0xa68>
 80155f2:	601e      	str	r6, [r3, #0]
 80155f4:	e248      	b.n	8015a88 <_dtoa_r+0xa68>
 80155f6:	f8cd 8014 	str.w	r8, [sp, #20]
 80155fa:	4633      	mov	r3, r6
 80155fc:	461e      	mov	r6, r3
 80155fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015602:	2a39      	cmp	r2, #57	@ 0x39
 8015604:	d106      	bne.n	8015614 <_dtoa_r+0x5f4>
 8015606:	429f      	cmp	r7, r3
 8015608:	d1f8      	bne.n	80155fc <_dtoa_r+0x5dc>
 801560a:	9a05      	ldr	r2, [sp, #20]
 801560c:	3201      	adds	r2, #1
 801560e:	9205      	str	r2, [sp, #20]
 8015610:	2230      	movs	r2, #48	@ 0x30
 8015612:	703a      	strb	r2, [r7, #0]
 8015614:	781a      	ldrb	r2, [r3, #0]
 8015616:	3201      	adds	r2, #1
 8015618:	701a      	strb	r2, [r3, #0]
 801561a:	e7b1      	b.n	8015580 <_dtoa_r+0x560>
 801561c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8015620:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015628:	d1b5      	bne.n	8015596 <_dtoa_r+0x576>
 801562a:	e7d4      	b.n	80155d6 <_dtoa_r+0x5b6>
 801562c:	08017968 	.word	0x08017968
 8015630:	08017940 	.word	0x08017940
 8015634:	9908      	ldr	r1, [sp, #32]
 8015636:	2900      	cmp	r1, #0
 8015638:	f000 80e9 	beq.w	801580e <_dtoa_r+0x7ee>
 801563c:	9907      	ldr	r1, [sp, #28]
 801563e:	2901      	cmp	r1, #1
 8015640:	f300 80cb 	bgt.w	80157da <_dtoa_r+0x7ba>
 8015644:	2d00      	cmp	r5, #0
 8015646:	f000 80c4 	beq.w	80157d2 <_dtoa_r+0x7b2>
 801564a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801564e:	9e04      	ldr	r6, [sp, #16]
 8015650:	461c      	mov	r4, r3
 8015652:	9305      	str	r3, [sp, #20]
 8015654:	9b04      	ldr	r3, [sp, #16]
 8015656:	4413      	add	r3, r2
 8015658:	9304      	str	r3, [sp, #16]
 801565a:	9b06      	ldr	r3, [sp, #24]
 801565c:	2101      	movs	r1, #1
 801565e:	4413      	add	r3, r2
 8015660:	4648      	mov	r0, r9
 8015662:	9306      	str	r3, [sp, #24]
 8015664:	f000 fc2e 	bl	8015ec4 <__i2b>
 8015668:	9b05      	ldr	r3, [sp, #20]
 801566a:	4605      	mov	r5, r0
 801566c:	b166      	cbz	r6, 8015688 <_dtoa_r+0x668>
 801566e:	9a06      	ldr	r2, [sp, #24]
 8015670:	2a00      	cmp	r2, #0
 8015672:	dd09      	ble.n	8015688 <_dtoa_r+0x668>
 8015674:	42b2      	cmp	r2, r6
 8015676:	9904      	ldr	r1, [sp, #16]
 8015678:	bfa8      	it	ge
 801567a:	4632      	movge	r2, r6
 801567c:	1a89      	subs	r1, r1, r2
 801567e:	9104      	str	r1, [sp, #16]
 8015680:	9906      	ldr	r1, [sp, #24]
 8015682:	1ab6      	subs	r6, r6, r2
 8015684:	1a8a      	subs	r2, r1, r2
 8015686:	9206      	str	r2, [sp, #24]
 8015688:	b30b      	cbz	r3, 80156ce <_dtoa_r+0x6ae>
 801568a:	9a08      	ldr	r2, [sp, #32]
 801568c:	2a00      	cmp	r2, #0
 801568e:	f000 80c5 	beq.w	801581c <_dtoa_r+0x7fc>
 8015692:	2c00      	cmp	r4, #0
 8015694:	f000 80bf 	beq.w	8015816 <_dtoa_r+0x7f6>
 8015698:	4629      	mov	r1, r5
 801569a:	4622      	mov	r2, r4
 801569c:	4648      	mov	r0, r9
 801569e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80156a0:	f000 fcc8 	bl	8016034 <__pow5mult>
 80156a4:	9a01      	ldr	r2, [sp, #4]
 80156a6:	4601      	mov	r1, r0
 80156a8:	4605      	mov	r5, r0
 80156aa:	4648      	mov	r0, r9
 80156ac:	f000 fc20 	bl	8015ef0 <__multiply>
 80156b0:	9901      	ldr	r1, [sp, #4]
 80156b2:	9005      	str	r0, [sp, #20]
 80156b4:	4648      	mov	r0, r9
 80156b6:	f000 fb51 	bl	8015d5c <_Bfree>
 80156ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80156bc:	1b1b      	subs	r3, r3, r4
 80156be:	f000 80b0 	beq.w	8015822 <_dtoa_r+0x802>
 80156c2:	9905      	ldr	r1, [sp, #20]
 80156c4:	461a      	mov	r2, r3
 80156c6:	4648      	mov	r0, r9
 80156c8:	f000 fcb4 	bl	8016034 <__pow5mult>
 80156cc:	9001      	str	r0, [sp, #4]
 80156ce:	2101      	movs	r1, #1
 80156d0:	4648      	mov	r0, r9
 80156d2:	f000 fbf7 	bl	8015ec4 <__i2b>
 80156d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80156d8:	4604      	mov	r4, r0
 80156da:	2b00      	cmp	r3, #0
 80156dc:	f000 81da 	beq.w	8015a94 <_dtoa_r+0xa74>
 80156e0:	461a      	mov	r2, r3
 80156e2:	4601      	mov	r1, r0
 80156e4:	4648      	mov	r0, r9
 80156e6:	f000 fca5 	bl	8016034 <__pow5mult>
 80156ea:	9b07      	ldr	r3, [sp, #28]
 80156ec:	2b01      	cmp	r3, #1
 80156ee:	4604      	mov	r4, r0
 80156f0:	f300 80a0 	bgt.w	8015834 <_dtoa_r+0x814>
 80156f4:	9b02      	ldr	r3, [sp, #8]
 80156f6:	2b00      	cmp	r3, #0
 80156f8:	f040 8096 	bne.w	8015828 <_dtoa_r+0x808>
 80156fc:	9b03      	ldr	r3, [sp, #12]
 80156fe:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8015702:	2a00      	cmp	r2, #0
 8015704:	f040 8092 	bne.w	801582c <_dtoa_r+0x80c>
 8015708:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801570c:	0d12      	lsrs	r2, r2, #20
 801570e:	0512      	lsls	r2, r2, #20
 8015710:	2a00      	cmp	r2, #0
 8015712:	f000 808d 	beq.w	8015830 <_dtoa_r+0x810>
 8015716:	9b04      	ldr	r3, [sp, #16]
 8015718:	3301      	adds	r3, #1
 801571a:	9304      	str	r3, [sp, #16]
 801571c:	9b06      	ldr	r3, [sp, #24]
 801571e:	3301      	adds	r3, #1
 8015720:	9306      	str	r3, [sp, #24]
 8015722:	2301      	movs	r3, #1
 8015724:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015726:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015728:	2b00      	cmp	r3, #0
 801572a:	f000 81b9 	beq.w	8015aa0 <_dtoa_r+0xa80>
 801572e:	6922      	ldr	r2, [r4, #16]
 8015730:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8015734:	6910      	ldr	r0, [r2, #16]
 8015736:	f000 fb79 	bl	8015e2c <__hi0bits>
 801573a:	f1c0 0020 	rsb	r0, r0, #32
 801573e:	9b06      	ldr	r3, [sp, #24]
 8015740:	4418      	add	r0, r3
 8015742:	f010 001f 	ands.w	r0, r0, #31
 8015746:	f000 8081 	beq.w	801584c <_dtoa_r+0x82c>
 801574a:	f1c0 0220 	rsb	r2, r0, #32
 801574e:	2a04      	cmp	r2, #4
 8015750:	dd73      	ble.n	801583a <_dtoa_r+0x81a>
 8015752:	9b04      	ldr	r3, [sp, #16]
 8015754:	f1c0 001c 	rsb	r0, r0, #28
 8015758:	4403      	add	r3, r0
 801575a:	9304      	str	r3, [sp, #16]
 801575c:	9b06      	ldr	r3, [sp, #24]
 801575e:	4406      	add	r6, r0
 8015760:	4403      	add	r3, r0
 8015762:	9306      	str	r3, [sp, #24]
 8015764:	9b04      	ldr	r3, [sp, #16]
 8015766:	2b00      	cmp	r3, #0
 8015768:	dd05      	ble.n	8015776 <_dtoa_r+0x756>
 801576a:	9901      	ldr	r1, [sp, #4]
 801576c:	461a      	mov	r2, r3
 801576e:	4648      	mov	r0, r9
 8015770:	f000 fcba 	bl	80160e8 <__lshift>
 8015774:	9001      	str	r0, [sp, #4]
 8015776:	9b06      	ldr	r3, [sp, #24]
 8015778:	2b00      	cmp	r3, #0
 801577a:	dd05      	ble.n	8015788 <_dtoa_r+0x768>
 801577c:	4621      	mov	r1, r4
 801577e:	461a      	mov	r2, r3
 8015780:	4648      	mov	r0, r9
 8015782:	f000 fcb1 	bl	80160e8 <__lshift>
 8015786:	4604      	mov	r4, r0
 8015788:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801578a:	2b00      	cmp	r3, #0
 801578c:	d060      	beq.n	8015850 <_dtoa_r+0x830>
 801578e:	9801      	ldr	r0, [sp, #4]
 8015790:	4621      	mov	r1, r4
 8015792:	f000 fd15 	bl	80161c0 <__mcmp>
 8015796:	2800      	cmp	r0, #0
 8015798:	da5a      	bge.n	8015850 <_dtoa_r+0x830>
 801579a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801579e:	9305      	str	r3, [sp, #20]
 80157a0:	9901      	ldr	r1, [sp, #4]
 80157a2:	2300      	movs	r3, #0
 80157a4:	220a      	movs	r2, #10
 80157a6:	4648      	mov	r0, r9
 80157a8:	f000 fafa 	bl	8015da0 <__multadd>
 80157ac:	9b08      	ldr	r3, [sp, #32]
 80157ae:	9001      	str	r0, [sp, #4]
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	f000 8177 	beq.w	8015aa4 <_dtoa_r+0xa84>
 80157b6:	4629      	mov	r1, r5
 80157b8:	2300      	movs	r3, #0
 80157ba:	220a      	movs	r2, #10
 80157bc:	4648      	mov	r0, r9
 80157be:	f000 faef 	bl	8015da0 <__multadd>
 80157c2:	f1bb 0f00 	cmp.w	fp, #0
 80157c6:	4605      	mov	r5, r0
 80157c8:	dc6e      	bgt.n	80158a8 <_dtoa_r+0x888>
 80157ca:	9b07      	ldr	r3, [sp, #28]
 80157cc:	2b02      	cmp	r3, #2
 80157ce:	dc48      	bgt.n	8015862 <_dtoa_r+0x842>
 80157d0:	e06a      	b.n	80158a8 <_dtoa_r+0x888>
 80157d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80157d4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80157d8:	e739      	b.n	801564e <_dtoa_r+0x62e>
 80157da:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 80157de:	42a3      	cmp	r3, r4
 80157e0:	db07      	blt.n	80157f2 <_dtoa_r+0x7d2>
 80157e2:	f1ba 0f00 	cmp.w	sl, #0
 80157e6:	eba3 0404 	sub.w	r4, r3, r4
 80157ea:	db0b      	blt.n	8015804 <_dtoa_r+0x7e4>
 80157ec:	9e04      	ldr	r6, [sp, #16]
 80157ee:	4652      	mov	r2, sl
 80157f0:	e72f      	b.n	8015652 <_dtoa_r+0x632>
 80157f2:	1ae2      	subs	r2, r4, r3
 80157f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80157f6:	9e04      	ldr	r6, [sp, #16]
 80157f8:	4413      	add	r3, r2
 80157fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80157fc:	4652      	mov	r2, sl
 80157fe:	4623      	mov	r3, r4
 8015800:	2400      	movs	r4, #0
 8015802:	e726      	b.n	8015652 <_dtoa_r+0x632>
 8015804:	9a04      	ldr	r2, [sp, #16]
 8015806:	eba2 060a 	sub.w	r6, r2, sl
 801580a:	2200      	movs	r2, #0
 801580c:	e721      	b.n	8015652 <_dtoa_r+0x632>
 801580e:	9e04      	ldr	r6, [sp, #16]
 8015810:	9d08      	ldr	r5, [sp, #32]
 8015812:	461c      	mov	r4, r3
 8015814:	e72a      	b.n	801566c <_dtoa_r+0x64c>
 8015816:	9a01      	ldr	r2, [sp, #4]
 8015818:	9205      	str	r2, [sp, #20]
 801581a:	e752      	b.n	80156c2 <_dtoa_r+0x6a2>
 801581c:	9901      	ldr	r1, [sp, #4]
 801581e:	461a      	mov	r2, r3
 8015820:	e751      	b.n	80156c6 <_dtoa_r+0x6a6>
 8015822:	9b05      	ldr	r3, [sp, #20]
 8015824:	9301      	str	r3, [sp, #4]
 8015826:	e752      	b.n	80156ce <_dtoa_r+0x6ae>
 8015828:	2300      	movs	r3, #0
 801582a:	e77b      	b.n	8015724 <_dtoa_r+0x704>
 801582c:	9b02      	ldr	r3, [sp, #8]
 801582e:	e779      	b.n	8015724 <_dtoa_r+0x704>
 8015830:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015832:	e778      	b.n	8015726 <_dtoa_r+0x706>
 8015834:	2300      	movs	r3, #0
 8015836:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015838:	e779      	b.n	801572e <_dtoa_r+0x70e>
 801583a:	d093      	beq.n	8015764 <_dtoa_r+0x744>
 801583c:	9b04      	ldr	r3, [sp, #16]
 801583e:	321c      	adds	r2, #28
 8015840:	4413      	add	r3, r2
 8015842:	9304      	str	r3, [sp, #16]
 8015844:	9b06      	ldr	r3, [sp, #24]
 8015846:	4416      	add	r6, r2
 8015848:	4413      	add	r3, r2
 801584a:	e78a      	b.n	8015762 <_dtoa_r+0x742>
 801584c:	4602      	mov	r2, r0
 801584e:	e7f5      	b.n	801583c <_dtoa_r+0x81c>
 8015850:	f1ba 0f00 	cmp.w	sl, #0
 8015854:	f8cd 8014 	str.w	r8, [sp, #20]
 8015858:	46d3      	mov	fp, sl
 801585a:	dc21      	bgt.n	80158a0 <_dtoa_r+0x880>
 801585c:	9b07      	ldr	r3, [sp, #28]
 801585e:	2b02      	cmp	r3, #2
 8015860:	dd1e      	ble.n	80158a0 <_dtoa_r+0x880>
 8015862:	f1bb 0f00 	cmp.w	fp, #0
 8015866:	f47f addc 	bne.w	8015422 <_dtoa_r+0x402>
 801586a:	4621      	mov	r1, r4
 801586c:	465b      	mov	r3, fp
 801586e:	2205      	movs	r2, #5
 8015870:	4648      	mov	r0, r9
 8015872:	f000 fa95 	bl	8015da0 <__multadd>
 8015876:	4601      	mov	r1, r0
 8015878:	4604      	mov	r4, r0
 801587a:	9801      	ldr	r0, [sp, #4]
 801587c:	f000 fca0 	bl	80161c0 <__mcmp>
 8015880:	2800      	cmp	r0, #0
 8015882:	f77f adce 	ble.w	8015422 <_dtoa_r+0x402>
 8015886:	463e      	mov	r6, r7
 8015888:	2331      	movs	r3, #49	@ 0x31
 801588a:	f806 3b01 	strb.w	r3, [r6], #1
 801588e:	9b05      	ldr	r3, [sp, #20]
 8015890:	3301      	adds	r3, #1
 8015892:	9305      	str	r3, [sp, #20]
 8015894:	e5c9      	b.n	801542a <_dtoa_r+0x40a>
 8015896:	f8cd 8014 	str.w	r8, [sp, #20]
 801589a:	4654      	mov	r4, sl
 801589c:	4625      	mov	r5, r4
 801589e:	e7f2      	b.n	8015886 <_dtoa_r+0x866>
 80158a0:	9b08      	ldr	r3, [sp, #32]
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	f000 8102 	beq.w	8015aac <_dtoa_r+0xa8c>
 80158a8:	2e00      	cmp	r6, #0
 80158aa:	dd05      	ble.n	80158b8 <_dtoa_r+0x898>
 80158ac:	4629      	mov	r1, r5
 80158ae:	4632      	mov	r2, r6
 80158b0:	4648      	mov	r0, r9
 80158b2:	f000 fc19 	bl	80160e8 <__lshift>
 80158b6:	4605      	mov	r5, r0
 80158b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80158ba:	2b00      	cmp	r3, #0
 80158bc:	d058      	beq.n	8015970 <_dtoa_r+0x950>
 80158be:	6869      	ldr	r1, [r5, #4]
 80158c0:	4648      	mov	r0, r9
 80158c2:	f000 fa0b 	bl	8015cdc <_Balloc>
 80158c6:	4606      	mov	r6, r0
 80158c8:	b928      	cbnz	r0, 80158d6 <_dtoa_r+0x8b6>
 80158ca:	4b82      	ldr	r3, [pc, #520]	@ (8015ad4 <_dtoa_r+0xab4>)
 80158cc:	4602      	mov	r2, r0
 80158ce:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80158d2:	f7ff bbbe 	b.w	8015052 <_dtoa_r+0x32>
 80158d6:	692a      	ldr	r2, [r5, #16]
 80158d8:	3202      	adds	r2, #2
 80158da:	0092      	lsls	r2, r2, #2
 80158dc:	f105 010c 	add.w	r1, r5, #12
 80158e0:	300c      	adds	r0, #12
 80158e2:	f7ff fb04 	bl	8014eee <memcpy>
 80158e6:	2201      	movs	r2, #1
 80158e8:	4631      	mov	r1, r6
 80158ea:	4648      	mov	r0, r9
 80158ec:	f000 fbfc 	bl	80160e8 <__lshift>
 80158f0:	1c7b      	adds	r3, r7, #1
 80158f2:	9304      	str	r3, [sp, #16]
 80158f4:	eb07 030b 	add.w	r3, r7, fp
 80158f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80158fa:	9b02      	ldr	r3, [sp, #8]
 80158fc:	f003 0301 	and.w	r3, r3, #1
 8015900:	46a8      	mov	r8, r5
 8015902:	9308      	str	r3, [sp, #32]
 8015904:	4605      	mov	r5, r0
 8015906:	9b04      	ldr	r3, [sp, #16]
 8015908:	9801      	ldr	r0, [sp, #4]
 801590a:	4621      	mov	r1, r4
 801590c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8015910:	f7ff fafb 	bl	8014f0a <quorem>
 8015914:	4641      	mov	r1, r8
 8015916:	9002      	str	r0, [sp, #8]
 8015918:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801591c:	9801      	ldr	r0, [sp, #4]
 801591e:	f000 fc4f 	bl	80161c0 <__mcmp>
 8015922:	462a      	mov	r2, r5
 8015924:	9006      	str	r0, [sp, #24]
 8015926:	4621      	mov	r1, r4
 8015928:	4648      	mov	r0, r9
 801592a:	f000 fc65 	bl	80161f8 <__mdiff>
 801592e:	68c2      	ldr	r2, [r0, #12]
 8015930:	4606      	mov	r6, r0
 8015932:	b9fa      	cbnz	r2, 8015974 <_dtoa_r+0x954>
 8015934:	4601      	mov	r1, r0
 8015936:	9801      	ldr	r0, [sp, #4]
 8015938:	f000 fc42 	bl	80161c0 <__mcmp>
 801593c:	4602      	mov	r2, r0
 801593e:	4631      	mov	r1, r6
 8015940:	4648      	mov	r0, r9
 8015942:	920a      	str	r2, [sp, #40]	@ 0x28
 8015944:	f000 fa0a 	bl	8015d5c <_Bfree>
 8015948:	9b07      	ldr	r3, [sp, #28]
 801594a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801594c:	9e04      	ldr	r6, [sp, #16]
 801594e:	ea42 0103 	orr.w	r1, r2, r3
 8015952:	9b08      	ldr	r3, [sp, #32]
 8015954:	4319      	orrs	r1, r3
 8015956:	d10f      	bne.n	8015978 <_dtoa_r+0x958>
 8015958:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801595c:	d028      	beq.n	80159b0 <_dtoa_r+0x990>
 801595e:	9b06      	ldr	r3, [sp, #24]
 8015960:	2b00      	cmp	r3, #0
 8015962:	dd02      	ble.n	801596a <_dtoa_r+0x94a>
 8015964:	9b02      	ldr	r3, [sp, #8]
 8015966:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801596a:	f88b a000 	strb.w	sl, [fp]
 801596e:	e55e      	b.n	801542e <_dtoa_r+0x40e>
 8015970:	4628      	mov	r0, r5
 8015972:	e7bd      	b.n	80158f0 <_dtoa_r+0x8d0>
 8015974:	2201      	movs	r2, #1
 8015976:	e7e2      	b.n	801593e <_dtoa_r+0x91e>
 8015978:	9b06      	ldr	r3, [sp, #24]
 801597a:	2b00      	cmp	r3, #0
 801597c:	db04      	blt.n	8015988 <_dtoa_r+0x968>
 801597e:	9907      	ldr	r1, [sp, #28]
 8015980:	430b      	orrs	r3, r1
 8015982:	9908      	ldr	r1, [sp, #32]
 8015984:	430b      	orrs	r3, r1
 8015986:	d120      	bne.n	80159ca <_dtoa_r+0x9aa>
 8015988:	2a00      	cmp	r2, #0
 801598a:	ddee      	ble.n	801596a <_dtoa_r+0x94a>
 801598c:	9901      	ldr	r1, [sp, #4]
 801598e:	2201      	movs	r2, #1
 8015990:	4648      	mov	r0, r9
 8015992:	f000 fba9 	bl	80160e8 <__lshift>
 8015996:	4621      	mov	r1, r4
 8015998:	9001      	str	r0, [sp, #4]
 801599a:	f000 fc11 	bl	80161c0 <__mcmp>
 801599e:	2800      	cmp	r0, #0
 80159a0:	dc03      	bgt.n	80159aa <_dtoa_r+0x98a>
 80159a2:	d1e2      	bne.n	801596a <_dtoa_r+0x94a>
 80159a4:	f01a 0f01 	tst.w	sl, #1
 80159a8:	d0df      	beq.n	801596a <_dtoa_r+0x94a>
 80159aa:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80159ae:	d1d9      	bne.n	8015964 <_dtoa_r+0x944>
 80159b0:	2339      	movs	r3, #57	@ 0x39
 80159b2:	f88b 3000 	strb.w	r3, [fp]
 80159b6:	4633      	mov	r3, r6
 80159b8:	461e      	mov	r6, r3
 80159ba:	3b01      	subs	r3, #1
 80159bc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80159c0:	2a39      	cmp	r2, #57	@ 0x39
 80159c2:	d052      	beq.n	8015a6a <_dtoa_r+0xa4a>
 80159c4:	3201      	adds	r2, #1
 80159c6:	701a      	strb	r2, [r3, #0]
 80159c8:	e531      	b.n	801542e <_dtoa_r+0x40e>
 80159ca:	2a00      	cmp	r2, #0
 80159cc:	dd07      	ble.n	80159de <_dtoa_r+0x9be>
 80159ce:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80159d2:	d0ed      	beq.n	80159b0 <_dtoa_r+0x990>
 80159d4:	f10a 0301 	add.w	r3, sl, #1
 80159d8:	f88b 3000 	strb.w	r3, [fp]
 80159dc:	e527      	b.n	801542e <_dtoa_r+0x40e>
 80159de:	9b04      	ldr	r3, [sp, #16]
 80159e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80159e2:	f803 ac01 	strb.w	sl, [r3, #-1]
 80159e6:	4293      	cmp	r3, r2
 80159e8:	d029      	beq.n	8015a3e <_dtoa_r+0xa1e>
 80159ea:	9901      	ldr	r1, [sp, #4]
 80159ec:	2300      	movs	r3, #0
 80159ee:	220a      	movs	r2, #10
 80159f0:	4648      	mov	r0, r9
 80159f2:	f000 f9d5 	bl	8015da0 <__multadd>
 80159f6:	45a8      	cmp	r8, r5
 80159f8:	9001      	str	r0, [sp, #4]
 80159fa:	f04f 0300 	mov.w	r3, #0
 80159fe:	f04f 020a 	mov.w	r2, #10
 8015a02:	4641      	mov	r1, r8
 8015a04:	4648      	mov	r0, r9
 8015a06:	d107      	bne.n	8015a18 <_dtoa_r+0x9f8>
 8015a08:	f000 f9ca 	bl	8015da0 <__multadd>
 8015a0c:	4680      	mov	r8, r0
 8015a0e:	4605      	mov	r5, r0
 8015a10:	9b04      	ldr	r3, [sp, #16]
 8015a12:	3301      	adds	r3, #1
 8015a14:	9304      	str	r3, [sp, #16]
 8015a16:	e776      	b.n	8015906 <_dtoa_r+0x8e6>
 8015a18:	f000 f9c2 	bl	8015da0 <__multadd>
 8015a1c:	4629      	mov	r1, r5
 8015a1e:	4680      	mov	r8, r0
 8015a20:	2300      	movs	r3, #0
 8015a22:	220a      	movs	r2, #10
 8015a24:	4648      	mov	r0, r9
 8015a26:	f000 f9bb 	bl	8015da0 <__multadd>
 8015a2a:	4605      	mov	r5, r0
 8015a2c:	e7f0      	b.n	8015a10 <_dtoa_r+0x9f0>
 8015a2e:	f1bb 0f00 	cmp.w	fp, #0
 8015a32:	bfcc      	ite	gt
 8015a34:	465e      	movgt	r6, fp
 8015a36:	2601      	movle	r6, #1
 8015a38:	443e      	add	r6, r7
 8015a3a:	f04f 0800 	mov.w	r8, #0
 8015a3e:	9901      	ldr	r1, [sp, #4]
 8015a40:	2201      	movs	r2, #1
 8015a42:	4648      	mov	r0, r9
 8015a44:	f000 fb50 	bl	80160e8 <__lshift>
 8015a48:	4621      	mov	r1, r4
 8015a4a:	9001      	str	r0, [sp, #4]
 8015a4c:	f000 fbb8 	bl	80161c0 <__mcmp>
 8015a50:	2800      	cmp	r0, #0
 8015a52:	dcb0      	bgt.n	80159b6 <_dtoa_r+0x996>
 8015a54:	d102      	bne.n	8015a5c <_dtoa_r+0xa3c>
 8015a56:	f01a 0f01 	tst.w	sl, #1
 8015a5a:	d1ac      	bne.n	80159b6 <_dtoa_r+0x996>
 8015a5c:	4633      	mov	r3, r6
 8015a5e:	461e      	mov	r6, r3
 8015a60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015a64:	2a30      	cmp	r2, #48	@ 0x30
 8015a66:	d0fa      	beq.n	8015a5e <_dtoa_r+0xa3e>
 8015a68:	e4e1      	b.n	801542e <_dtoa_r+0x40e>
 8015a6a:	429f      	cmp	r7, r3
 8015a6c:	d1a4      	bne.n	80159b8 <_dtoa_r+0x998>
 8015a6e:	9b05      	ldr	r3, [sp, #20]
 8015a70:	3301      	adds	r3, #1
 8015a72:	9305      	str	r3, [sp, #20]
 8015a74:	2331      	movs	r3, #49	@ 0x31
 8015a76:	703b      	strb	r3, [r7, #0]
 8015a78:	e4d9      	b.n	801542e <_dtoa_r+0x40e>
 8015a7a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015a7c:	4f16      	ldr	r7, [pc, #88]	@ (8015ad8 <_dtoa_r+0xab8>)
 8015a7e:	b11b      	cbz	r3, 8015a88 <_dtoa_r+0xa68>
 8015a80:	f107 0308 	add.w	r3, r7, #8
 8015a84:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8015a86:	6013      	str	r3, [r2, #0]
 8015a88:	4638      	mov	r0, r7
 8015a8a:	b011      	add	sp, #68	@ 0x44
 8015a8c:	ecbd 8b02 	vpop	{d8}
 8015a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a94:	9b07      	ldr	r3, [sp, #28]
 8015a96:	2b01      	cmp	r3, #1
 8015a98:	f77f ae2c 	ble.w	80156f4 <_dtoa_r+0x6d4>
 8015a9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015a9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015aa0:	2001      	movs	r0, #1
 8015aa2:	e64c      	b.n	801573e <_dtoa_r+0x71e>
 8015aa4:	f1bb 0f00 	cmp.w	fp, #0
 8015aa8:	f77f aed8 	ble.w	801585c <_dtoa_r+0x83c>
 8015aac:	463e      	mov	r6, r7
 8015aae:	9801      	ldr	r0, [sp, #4]
 8015ab0:	4621      	mov	r1, r4
 8015ab2:	f7ff fa2a 	bl	8014f0a <quorem>
 8015ab6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8015aba:	f806 ab01 	strb.w	sl, [r6], #1
 8015abe:	1bf2      	subs	r2, r6, r7
 8015ac0:	4593      	cmp	fp, r2
 8015ac2:	ddb4      	ble.n	8015a2e <_dtoa_r+0xa0e>
 8015ac4:	9901      	ldr	r1, [sp, #4]
 8015ac6:	2300      	movs	r3, #0
 8015ac8:	220a      	movs	r2, #10
 8015aca:	4648      	mov	r0, r9
 8015acc:	f000 f968 	bl	8015da0 <__multadd>
 8015ad0:	9001      	str	r0, [sp, #4]
 8015ad2:	e7ec      	b.n	8015aae <_dtoa_r+0xa8e>
 8015ad4:	0801786c 	.word	0x0801786c
 8015ad8:	080177f0 	.word	0x080177f0

08015adc <_free_r>:
 8015adc:	b538      	push	{r3, r4, r5, lr}
 8015ade:	4605      	mov	r5, r0
 8015ae0:	2900      	cmp	r1, #0
 8015ae2:	d041      	beq.n	8015b68 <_free_r+0x8c>
 8015ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015ae8:	1f0c      	subs	r4, r1, #4
 8015aea:	2b00      	cmp	r3, #0
 8015aec:	bfb8      	it	lt
 8015aee:	18e4      	addlt	r4, r4, r3
 8015af0:	f000 f8e8 	bl	8015cc4 <__malloc_lock>
 8015af4:	4a1d      	ldr	r2, [pc, #116]	@ (8015b6c <_free_r+0x90>)
 8015af6:	6813      	ldr	r3, [r2, #0]
 8015af8:	b933      	cbnz	r3, 8015b08 <_free_r+0x2c>
 8015afa:	6063      	str	r3, [r4, #4]
 8015afc:	6014      	str	r4, [r2, #0]
 8015afe:	4628      	mov	r0, r5
 8015b00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015b04:	f000 b8e4 	b.w	8015cd0 <__malloc_unlock>
 8015b08:	42a3      	cmp	r3, r4
 8015b0a:	d908      	bls.n	8015b1e <_free_r+0x42>
 8015b0c:	6820      	ldr	r0, [r4, #0]
 8015b0e:	1821      	adds	r1, r4, r0
 8015b10:	428b      	cmp	r3, r1
 8015b12:	bf01      	itttt	eq
 8015b14:	6819      	ldreq	r1, [r3, #0]
 8015b16:	685b      	ldreq	r3, [r3, #4]
 8015b18:	1809      	addeq	r1, r1, r0
 8015b1a:	6021      	streq	r1, [r4, #0]
 8015b1c:	e7ed      	b.n	8015afa <_free_r+0x1e>
 8015b1e:	461a      	mov	r2, r3
 8015b20:	685b      	ldr	r3, [r3, #4]
 8015b22:	b10b      	cbz	r3, 8015b28 <_free_r+0x4c>
 8015b24:	42a3      	cmp	r3, r4
 8015b26:	d9fa      	bls.n	8015b1e <_free_r+0x42>
 8015b28:	6811      	ldr	r1, [r2, #0]
 8015b2a:	1850      	adds	r0, r2, r1
 8015b2c:	42a0      	cmp	r0, r4
 8015b2e:	d10b      	bne.n	8015b48 <_free_r+0x6c>
 8015b30:	6820      	ldr	r0, [r4, #0]
 8015b32:	4401      	add	r1, r0
 8015b34:	1850      	adds	r0, r2, r1
 8015b36:	4283      	cmp	r3, r0
 8015b38:	6011      	str	r1, [r2, #0]
 8015b3a:	d1e0      	bne.n	8015afe <_free_r+0x22>
 8015b3c:	6818      	ldr	r0, [r3, #0]
 8015b3e:	685b      	ldr	r3, [r3, #4]
 8015b40:	6053      	str	r3, [r2, #4]
 8015b42:	4408      	add	r0, r1
 8015b44:	6010      	str	r0, [r2, #0]
 8015b46:	e7da      	b.n	8015afe <_free_r+0x22>
 8015b48:	d902      	bls.n	8015b50 <_free_r+0x74>
 8015b4a:	230c      	movs	r3, #12
 8015b4c:	602b      	str	r3, [r5, #0]
 8015b4e:	e7d6      	b.n	8015afe <_free_r+0x22>
 8015b50:	6820      	ldr	r0, [r4, #0]
 8015b52:	1821      	adds	r1, r4, r0
 8015b54:	428b      	cmp	r3, r1
 8015b56:	bf04      	itt	eq
 8015b58:	6819      	ldreq	r1, [r3, #0]
 8015b5a:	685b      	ldreq	r3, [r3, #4]
 8015b5c:	6063      	str	r3, [r4, #4]
 8015b5e:	bf04      	itt	eq
 8015b60:	1809      	addeq	r1, r1, r0
 8015b62:	6021      	streq	r1, [r4, #0]
 8015b64:	6054      	str	r4, [r2, #4]
 8015b66:	e7ca      	b.n	8015afe <_free_r+0x22>
 8015b68:	bd38      	pop	{r3, r4, r5, pc}
 8015b6a:	bf00      	nop
 8015b6c:	24002a6c 	.word	0x24002a6c

08015b70 <malloc>:
 8015b70:	4b02      	ldr	r3, [pc, #8]	@ (8015b7c <malloc+0xc>)
 8015b72:	4601      	mov	r1, r0
 8015b74:	6818      	ldr	r0, [r3, #0]
 8015b76:	f000 b825 	b.w	8015bc4 <_malloc_r>
 8015b7a:	bf00      	nop
 8015b7c:	2400001c 	.word	0x2400001c

08015b80 <sbrk_aligned>:
 8015b80:	b570      	push	{r4, r5, r6, lr}
 8015b82:	4e0f      	ldr	r6, [pc, #60]	@ (8015bc0 <sbrk_aligned+0x40>)
 8015b84:	460c      	mov	r4, r1
 8015b86:	6831      	ldr	r1, [r6, #0]
 8015b88:	4605      	mov	r5, r0
 8015b8a:	b911      	cbnz	r1, 8015b92 <sbrk_aligned+0x12>
 8015b8c:	f001 f804 	bl	8016b98 <_sbrk_r>
 8015b90:	6030      	str	r0, [r6, #0]
 8015b92:	4621      	mov	r1, r4
 8015b94:	4628      	mov	r0, r5
 8015b96:	f000 ffff 	bl	8016b98 <_sbrk_r>
 8015b9a:	1c43      	adds	r3, r0, #1
 8015b9c:	d103      	bne.n	8015ba6 <sbrk_aligned+0x26>
 8015b9e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8015ba2:	4620      	mov	r0, r4
 8015ba4:	bd70      	pop	{r4, r5, r6, pc}
 8015ba6:	1cc4      	adds	r4, r0, #3
 8015ba8:	f024 0403 	bic.w	r4, r4, #3
 8015bac:	42a0      	cmp	r0, r4
 8015bae:	d0f8      	beq.n	8015ba2 <sbrk_aligned+0x22>
 8015bb0:	1a21      	subs	r1, r4, r0
 8015bb2:	4628      	mov	r0, r5
 8015bb4:	f000 fff0 	bl	8016b98 <_sbrk_r>
 8015bb8:	3001      	adds	r0, #1
 8015bba:	d1f2      	bne.n	8015ba2 <sbrk_aligned+0x22>
 8015bbc:	e7ef      	b.n	8015b9e <sbrk_aligned+0x1e>
 8015bbe:	bf00      	nop
 8015bc0:	24002a68 	.word	0x24002a68

08015bc4 <_malloc_r>:
 8015bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015bc8:	1ccd      	adds	r5, r1, #3
 8015bca:	f025 0503 	bic.w	r5, r5, #3
 8015bce:	3508      	adds	r5, #8
 8015bd0:	2d0c      	cmp	r5, #12
 8015bd2:	bf38      	it	cc
 8015bd4:	250c      	movcc	r5, #12
 8015bd6:	2d00      	cmp	r5, #0
 8015bd8:	4606      	mov	r6, r0
 8015bda:	db01      	blt.n	8015be0 <_malloc_r+0x1c>
 8015bdc:	42a9      	cmp	r1, r5
 8015bde:	d904      	bls.n	8015bea <_malloc_r+0x26>
 8015be0:	230c      	movs	r3, #12
 8015be2:	6033      	str	r3, [r6, #0]
 8015be4:	2000      	movs	r0, #0
 8015be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015bea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015cc0 <_malloc_r+0xfc>
 8015bee:	f000 f869 	bl	8015cc4 <__malloc_lock>
 8015bf2:	f8d8 3000 	ldr.w	r3, [r8]
 8015bf6:	461c      	mov	r4, r3
 8015bf8:	bb44      	cbnz	r4, 8015c4c <_malloc_r+0x88>
 8015bfa:	4629      	mov	r1, r5
 8015bfc:	4630      	mov	r0, r6
 8015bfe:	f7ff ffbf 	bl	8015b80 <sbrk_aligned>
 8015c02:	1c43      	adds	r3, r0, #1
 8015c04:	4604      	mov	r4, r0
 8015c06:	d158      	bne.n	8015cba <_malloc_r+0xf6>
 8015c08:	f8d8 4000 	ldr.w	r4, [r8]
 8015c0c:	4627      	mov	r7, r4
 8015c0e:	2f00      	cmp	r7, #0
 8015c10:	d143      	bne.n	8015c9a <_malloc_r+0xd6>
 8015c12:	2c00      	cmp	r4, #0
 8015c14:	d04b      	beq.n	8015cae <_malloc_r+0xea>
 8015c16:	6823      	ldr	r3, [r4, #0]
 8015c18:	4639      	mov	r1, r7
 8015c1a:	4630      	mov	r0, r6
 8015c1c:	eb04 0903 	add.w	r9, r4, r3
 8015c20:	f000 ffba 	bl	8016b98 <_sbrk_r>
 8015c24:	4581      	cmp	r9, r0
 8015c26:	d142      	bne.n	8015cae <_malloc_r+0xea>
 8015c28:	6821      	ldr	r1, [r4, #0]
 8015c2a:	1a6d      	subs	r5, r5, r1
 8015c2c:	4629      	mov	r1, r5
 8015c2e:	4630      	mov	r0, r6
 8015c30:	f7ff ffa6 	bl	8015b80 <sbrk_aligned>
 8015c34:	3001      	adds	r0, #1
 8015c36:	d03a      	beq.n	8015cae <_malloc_r+0xea>
 8015c38:	6823      	ldr	r3, [r4, #0]
 8015c3a:	442b      	add	r3, r5
 8015c3c:	6023      	str	r3, [r4, #0]
 8015c3e:	f8d8 3000 	ldr.w	r3, [r8]
 8015c42:	685a      	ldr	r2, [r3, #4]
 8015c44:	bb62      	cbnz	r2, 8015ca0 <_malloc_r+0xdc>
 8015c46:	f8c8 7000 	str.w	r7, [r8]
 8015c4a:	e00f      	b.n	8015c6c <_malloc_r+0xa8>
 8015c4c:	6822      	ldr	r2, [r4, #0]
 8015c4e:	1b52      	subs	r2, r2, r5
 8015c50:	d420      	bmi.n	8015c94 <_malloc_r+0xd0>
 8015c52:	2a0b      	cmp	r2, #11
 8015c54:	d917      	bls.n	8015c86 <_malloc_r+0xc2>
 8015c56:	1961      	adds	r1, r4, r5
 8015c58:	42a3      	cmp	r3, r4
 8015c5a:	6025      	str	r5, [r4, #0]
 8015c5c:	bf18      	it	ne
 8015c5e:	6059      	strne	r1, [r3, #4]
 8015c60:	6863      	ldr	r3, [r4, #4]
 8015c62:	bf08      	it	eq
 8015c64:	f8c8 1000 	streq.w	r1, [r8]
 8015c68:	5162      	str	r2, [r4, r5]
 8015c6a:	604b      	str	r3, [r1, #4]
 8015c6c:	4630      	mov	r0, r6
 8015c6e:	f000 f82f 	bl	8015cd0 <__malloc_unlock>
 8015c72:	f104 000b 	add.w	r0, r4, #11
 8015c76:	1d23      	adds	r3, r4, #4
 8015c78:	f020 0007 	bic.w	r0, r0, #7
 8015c7c:	1ac2      	subs	r2, r0, r3
 8015c7e:	bf1c      	itt	ne
 8015c80:	1a1b      	subne	r3, r3, r0
 8015c82:	50a3      	strne	r3, [r4, r2]
 8015c84:	e7af      	b.n	8015be6 <_malloc_r+0x22>
 8015c86:	6862      	ldr	r2, [r4, #4]
 8015c88:	42a3      	cmp	r3, r4
 8015c8a:	bf0c      	ite	eq
 8015c8c:	f8c8 2000 	streq.w	r2, [r8]
 8015c90:	605a      	strne	r2, [r3, #4]
 8015c92:	e7eb      	b.n	8015c6c <_malloc_r+0xa8>
 8015c94:	4623      	mov	r3, r4
 8015c96:	6864      	ldr	r4, [r4, #4]
 8015c98:	e7ae      	b.n	8015bf8 <_malloc_r+0x34>
 8015c9a:	463c      	mov	r4, r7
 8015c9c:	687f      	ldr	r7, [r7, #4]
 8015c9e:	e7b6      	b.n	8015c0e <_malloc_r+0x4a>
 8015ca0:	461a      	mov	r2, r3
 8015ca2:	685b      	ldr	r3, [r3, #4]
 8015ca4:	42a3      	cmp	r3, r4
 8015ca6:	d1fb      	bne.n	8015ca0 <_malloc_r+0xdc>
 8015ca8:	2300      	movs	r3, #0
 8015caa:	6053      	str	r3, [r2, #4]
 8015cac:	e7de      	b.n	8015c6c <_malloc_r+0xa8>
 8015cae:	230c      	movs	r3, #12
 8015cb0:	6033      	str	r3, [r6, #0]
 8015cb2:	4630      	mov	r0, r6
 8015cb4:	f000 f80c 	bl	8015cd0 <__malloc_unlock>
 8015cb8:	e794      	b.n	8015be4 <_malloc_r+0x20>
 8015cba:	6005      	str	r5, [r0, #0]
 8015cbc:	e7d6      	b.n	8015c6c <_malloc_r+0xa8>
 8015cbe:	bf00      	nop
 8015cc0:	24002a6c 	.word	0x24002a6c

08015cc4 <__malloc_lock>:
 8015cc4:	4801      	ldr	r0, [pc, #4]	@ (8015ccc <__malloc_lock+0x8>)
 8015cc6:	f7ff b910 	b.w	8014eea <__retarget_lock_acquire_recursive>
 8015cca:	bf00      	nop
 8015ccc:	24002a64 	.word	0x24002a64

08015cd0 <__malloc_unlock>:
 8015cd0:	4801      	ldr	r0, [pc, #4]	@ (8015cd8 <__malloc_unlock+0x8>)
 8015cd2:	f7ff b90b 	b.w	8014eec <__retarget_lock_release_recursive>
 8015cd6:	bf00      	nop
 8015cd8:	24002a64 	.word	0x24002a64

08015cdc <_Balloc>:
 8015cdc:	b570      	push	{r4, r5, r6, lr}
 8015cde:	69c6      	ldr	r6, [r0, #28]
 8015ce0:	4604      	mov	r4, r0
 8015ce2:	460d      	mov	r5, r1
 8015ce4:	b976      	cbnz	r6, 8015d04 <_Balloc+0x28>
 8015ce6:	2010      	movs	r0, #16
 8015ce8:	f7ff ff42 	bl	8015b70 <malloc>
 8015cec:	4602      	mov	r2, r0
 8015cee:	61e0      	str	r0, [r4, #28]
 8015cf0:	b920      	cbnz	r0, 8015cfc <_Balloc+0x20>
 8015cf2:	4b18      	ldr	r3, [pc, #96]	@ (8015d54 <_Balloc+0x78>)
 8015cf4:	4818      	ldr	r0, [pc, #96]	@ (8015d58 <_Balloc+0x7c>)
 8015cf6:	216b      	movs	r1, #107	@ 0x6b
 8015cf8:	f000 ff5e 	bl	8016bb8 <__assert_func>
 8015cfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015d00:	6006      	str	r6, [r0, #0]
 8015d02:	60c6      	str	r6, [r0, #12]
 8015d04:	69e6      	ldr	r6, [r4, #28]
 8015d06:	68f3      	ldr	r3, [r6, #12]
 8015d08:	b183      	cbz	r3, 8015d2c <_Balloc+0x50>
 8015d0a:	69e3      	ldr	r3, [r4, #28]
 8015d0c:	68db      	ldr	r3, [r3, #12]
 8015d0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015d12:	b9b8      	cbnz	r0, 8015d44 <_Balloc+0x68>
 8015d14:	2101      	movs	r1, #1
 8015d16:	fa01 f605 	lsl.w	r6, r1, r5
 8015d1a:	1d72      	adds	r2, r6, #5
 8015d1c:	0092      	lsls	r2, r2, #2
 8015d1e:	4620      	mov	r0, r4
 8015d20:	f000 ff68 	bl	8016bf4 <_calloc_r>
 8015d24:	b160      	cbz	r0, 8015d40 <_Balloc+0x64>
 8015d26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015d2a:	e00e      	b.n	8015d4a <_Balloc+0x6e>
 8015d2c:	2221      	movs	r2, #33	@ 0x21
 8015d2e:	2104      	movs	r1, #4
 8015d30:	4620      	mov	r0, r4
 8015d32:	f000 ff5f 	bl	8016bf4 <_calloc_r>
 8015d36:	69e3      	ldr	r3, [r4, #28]
 8015d38:	60f0      	str	r0, [r6, #12]
 8015d3a:	68db      	ldr	r3, [r3, #12]
 8015d3c:	2b00      	cmp	r3, #0
 8015d3e:	d1e4      	bne.n	8015d0a <_Balloc+0x2e>
 8015d40:	2000      	movs	r0, #0
 8015d42:	bd70      	pop	{r4, r5, r6, pc}
 8015d44:	6802      	ldr	r2, [r0, #0]
 8015d46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015d4a:	2300      	movs	r3, #0
 8015d4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015d50:	e7f7      	b.n	8015d42 <_Balloc+0x66>
 8015d52:	bf00      	nop
 8015d54:	080177fd 	.word	0x080177fd
 8015d58:	0801787d 	.word	0x0801787d

08015d5c <_Bfree>:
 8015d5c:	b570      	push	{r4, r5, r6, lr}
 8015d5e:	69c6      	ldr	r6, [r0, #28]
 8015d60:	4605      	mov	r5, r0
 8015d62:	460c      	mov	r4, r1
 8015d64:	b976      	cbnz	r6, 8015d84 <_Bfree+0x28>
 8015d66:	2010      	movs	r0, #16
 8015d68:	f7ff ff02 	bl	8015b70 <malloc>
 8015d6c:	4602      	mov	r2, r0
 8015d6e:	61e8      	str	r0, [r5, #28]
 8015d70:	b920      	cbnz	r0, 8015d7c <_Bfree+0x20>
 8015d72:	4b09      	ldr	r3, [pc, #36]	@ (8015d98 <_Bfree+0x3c>)
 8015d74:	4809      	ldr	r0, [pc, #36]	@ (8015d9c <_Bfree+0x40>)
 8015d76:	218f      	movs	r1, #143	@ 0x8f
 8015d78:	f000 ff1e 	bl	8016bb8 <__assert_func>
 8015d7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015d80:	6006      	str	r6, [r0, #0]
 8015d82:	60c6      	str	r6, [r0, #12]
 8015d84:	b13c      	cbz	r4, 8015d96 <_Bfree+0x3a>
 8015d86:	69eb      	ldr	r3, [r5, #28]
 8015d88:	6862      	ldr	r2, [r4, #4]
 8015d8a:	68db      	ldr	r3, [r3, #12]
 8015d8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015d90:	6021      	str	r1, [r4, #0]
 8015d92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015d96:	bd70      	pop	{r4, r5, r6, pc}
 8015d98:	080177fd 	.word	0x080177fd
 8015d9c:	0801787d 	.word	0x0801787d

08015da0 <__multadd>:
 8015da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015da4:	690d      	ldr	r5, [r1, #16]
 8015da6:	4607      	mov	r7, r0
 8015da8:	460c      	mov	r4, r1
 8015daa:	461e      	mov	r6, r3
 8015dac:	f101 0c14 	add.w	ip, r1, #20
 8015db0:	2000      	movs	r0, #0
 8015db2:	f8dc 3000 	ldr.w	r3, [ip]
 8015db6:	b299      	uxth	r1, r3
 8015db8:	fb02 6101 	mla	r1, r2, r1, r6
 8015dbc:	0c1e      	lsrs	r6, r3, #16
 8015dbe:	0c0b      	lsrs	r3, r1, #16
 8015dc0:	fb02 3306 	mla	r3, r2, r6, r3
 8015dc4:	b289      	uxth	r1, r1
 8015dc6:	3001      	adds	r0, #1
 8015dc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015dcc:	4285      	cmp	r5, r0
 8015dce:	f84c 1b04 	str.w	r1, [ip], #4
 8015dd2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015dd6:	dcec      	bgt.n	8015db2 <__multadd+0x12>
 8015dd8:	b30e      	cbz	r6, 8015e1e <__multadd+0x7e>
 8015dda:	68a3      	ldr	r3, [r4, #8]
 8015ddc:	42ab      	cmp	r3, r5
 8015dde:	dc19      	bgt.n	8015e14 <__multadd+0x74>
 8015de0:	6861      	ldr	r1, [r4, #4]
 8015de2:	4638      	mov	r0, r7
 8015de4:	3101      	adds	r1, #1
 8015de6:	f7ff ff79 	bl	8015cdc <_Balloc>
 8015dea:	4680      	mov	r8, r0
 8015dec:	b928      	cbnz	r0, 8015dfa <__multadd+0x5a>
 8015dee:	4602      	mov	r2, r0
 8015df0:	4b0c      	ldr	r3, [pc, #48]	@ (8015e24 <__multadd+0x84>)
 8015df2:	480d      	ldr	r0, [pc, #52]	@ (8015e28 <__multadd+0x88>)
 8015df4:	21ba      	movs	r1, #186	@ 0xba
 8015df6:	f000 fedf 	bl	8016bb8 <__assert_func>
 8015dfa:	6922      	ldr	r2, [r4, #16]
 8015dfc:	3202      	adds	r2, #2
 8015dfe:	f104 010c 	add.w	r1, r4, #12
 8015e02:	0092      	lsls	r2, r2, #2
 8015e04:	300c      	adds	r0, #12
 8015e06:	f7ff f872 	bl	8014eee <memcpy>
 8015e0a:	4621      	mov	r1, r4
 8015e0c:	4638      	mov	r0, r7
 8015e0e:	f7ff ffa5 	bl	8015d5c <_Bfree>
 8015e12:	4644      	mov	r4, r8
 8015e14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015e18:	3501      	adds	r5, #1
 8015e1a:	615e      	str	r6, [r3, #20]
 8015e1c:	6125      	str	r5, [r4, #16]
 8015e1e:	4620      	mov	r0, r4
 8015e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015e24:	0801786c 	.word	0x0801786c
 8015e28:	0801787d 	.word	0x0801787d

08015e2c <__hi0bits>:
 8015e2c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015e30:	4603      	mov	r3, r0
 8015e32:	bf36      	itet	cc
 8015e34:	0403      	lslcc	r3, r0, #16
 8015e36:	2000      	movcs	r0, #0
 8015e38:	2010      	movcc	r0, #16
 8015e3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015e3e:	bf3c      	itt	cc
 8015e40:	021b      	lslcc	r3, r3, #8
 8015e42:	3008      	addcc	r0, #8
 8015e44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015e48:	bf3c      	itt	cc
 8015e4a:	011b      	lslcc	r3, r3, #4
 8015e4c:	3004      	addcc	r0, #4
 8015e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015e52:	bf3c      	itt	cc
 8015e54:	009b      	lslcc	r3, r3, #2
 8015e56:	3002      	addcc	r0, #2
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	db05      	blt.n	8015e68 <__hi0bits+0x3c>
 8015e5c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015e60:	f100 0001 	add.w	r0, r0, #1
 8015e64:	bf08      	it	eq
 8015e66:	2020      	moveq	r0, #32
 8015e68:	4770      	bx	lr

08015e6a <__lo0bits>:
 8015e6a:	6803      	ldr	r3, [r0, #0]
 8015e6c:	4602      	mov	r2, r0
 8015e6e:	f013 0007 	ands.w	r0, r3, #7
 8015e72:	d00b      	beq.n	8015e8c <__lo0bits+0x22>
 8015e74:	07d9      	lsls	r1, r3, #31
 8015e76:	d421      	bmi.n	8015ebc <__lo0bits+0x52>
 8015e78:	0798      	lsls	r0, r3, #30
 8015e7a:	bf49      	itett	mi
 8015e7c:	085b      	lsrmi	r3, r3, #1
 8015e7e:	089b      	lsrpl	r3, r3, #2
 8015e80:	2001      	movmi	r0, #1
 8015e82:	6013      	strmi	r3, [r2, #0]
 8015e84:	bf5c      	itt	pl
 8015e86:	6013      	strpl	r3, [r2, #0]
 8015e88:	2002      	movpl	r0, #2
 8015e8a:	4770      	bx	lr
 8015e8c:	b299      	uxth	r1, r3
 8015e8e:	b909      	cbnz	r1, 8015e94 <__lo0bits+0x2a>
 8015e90:	0c1b      	lsrs	r3, r3, #16
 8015e92:	2010      	movs	r0, #16
 8015e94:	b2d9      	uxtb	r1, r3
 8015e96:	b909      	cbnz	r1, 8015e9c <__lo0bits+0x32>
 8015e98:	3008      	adds	r0, #8
 8015e9a:	0a1b      	lsrs	r3, r3, #8
 8015e9c:	0719      	lsls	r1, r3, #28
 8015e9e:	bf04      	itt	eq
 8015ea0:	091b      	lsreq	r3, r3, #4
 8015ea2:	3004      	addeq	r0, #4
 8015ea4:	0799      	lsls	r1, r3, #30
 8015ea6:	bf04      	itt	eq
 8015ea8:	089b      	lsreq	r3, r3, #2
 8015eaa:	3002      	addeq	r0, #2
 8015eac:	07d9      	lsls	r1, r3, #31
 8015eae:	d403      	bmi.n	8015eb8 <__lo0bits+0x4e>
 8015eb0:	085b      	lsrs	r3, r3, #1
 8015eb2:	f100 0001 	add.w	r0, r0, #1
 8015eb6:	d003      	beq.n	8015ec0 <__lo0bits+0x56>
 8015eb8:	6013      	str	r3, [r2, #0]
 8015eba:	4770      	bx	lr
 8015ebc:	2000      	movs	r0, #0
 8015ebe:	4770      	bx	lr
 8015ec0:	2020      	movs	r0, #32
 8015ec2:	4770      	bx	lr

08015ec4 <__i2b>:
 8015ec4:	b510      	push	{r4, lr}
 8015ec6:	460c      	mov	r4, r1
 8015ec8:	2101      	movs	r1, #1
 8015eca:	f7ff ff07 	bl	8015cdc <_Balloc>
 8015ece:	4602      	mov	r2, r0
 8015ed0:	b928      	cbnz	r0, 8015ede <__i2b+0x1a>
 8015ed2:	4b05      	ldr	r3, [pc, #20]	@ (8015ee8 <__i2b+0x24>)
 8015ed4:	4805      	ldr	r0, [pc, #20]	@ (8015eec <__i2b+0x28>)
 8015ed6:	f240 1145 	movw	r1, #325	@ 0x145
 8015eda:	f000 fe6d 	bl	8016bb8 <__assert_func>
 8015ede:	2301      	movs	r3, #1
 8015ee0:	6144      	str	r4, [r0, #20]
 8015ee2:	6103      	str	r3, [r0, #16]
 8015ee4:	bd10      	pop	{r4, pc}
 8015ee6:	bf00      	nop
 8015ee8:	0801786c 	.word	0x0801786c
 8015eec:	0801787d 	.word	0x0801787d

08015ef0 <__multiply>:
 8015ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ef4:	4617      	mov	r7, r2
 8015ef6:	690a      	ldr	r2, [r1, #16]
 8015ef8:	693b      	ldr	r3, [r7, #16]
 8015efa:	429a      	cmp	r2, r3
 8015efc:	bfa8      	it	ge
 8015efe:	463b      	movge	r3, r7
 8015f00:	4689      	mov	r9, r1
 8015f02:	bfa4      	itt	ge
 8015f04:	460f      	movge	r7, r1
 8015f06:	4699      	movge	r9, r3
 8015f08:	693d      	ldr	r5, [r7, #16]
 8015f0a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015f0e:	68bb      	ldr	r3, [r7, #8]
 8015f10:	6879      	ldr	r1, [r7, #4]
 8015f12:	eb05 060a 	add.w	r6, r5, sl
 8015f16:	42b3      	cmp	r3, r6
 8015f18:	b085      	sub	sp, #20
 8015f1a:	bfb8      	it	lt
 8015f1c:	3101      	addlt	r1, #1
 8015f1e:	f7ff fedd 	bl	8015cdc <_Balloc>
 8015f22:	b930      	cbnz	r0, 8015f32 <__multiply+0x42>
 8015f24:	4602      	mov	r2, r0
 8015f26:	4b41      	ldr	r3, [pc, #260]	@ (801602c <__multiply+0x13c>)
 8015f28:	4841      	ldr	r0, [pc, #260]	@ (8016030 <__multiply+0x140>)
 8015f2a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015f2e:	f000 fe43 	bl	8016bb8 <__assert_func>
 8015f32:	f100 0414 	add.w	r4, r0, #20
 8015f36:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015f3a:	4623      	mov	r3, r4
 8015f3c:	2200      	movs	r2, #0
 8015f3e:	4573      	cmp	r3, lr
 8015f40:	d320      	bcc.n	8015f84 <__multiply+0x94>
 8015f42:	f107 0814 	add.w	r8, r7, #20
 8015f46:	f109 0114 	add.w	r1, r9, #20
 8015f4a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8015f4e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8015f52:	9302      	str	r3, [sp, #8]
 8015f54:	1beb      	subs	r3, r5, r7
 8015f56:	3b15      	subs	r3, #21
 8015f58:	f023 0303 	bic.w	r3, r3, #3
 8015f5c:	3304      	adds	r3, #4
 8015f5e:	3715      	adds	r7, #21
 8015f60:	42bd      	cmp	r5, r7
 8015f62:	bf38      	it	cc
 8015f64:	2304      	movcc	r3, #4
 8015f66:	9301      	str	r3, [sp, #4]
 8015f68:	9b02      	ldr	r3, [sp, #8]
 8015f6a:	9103      	str	r1, [sp, #12]
 8015f6c:	428b      	cmp	r3, r1
 8015f6e:	d80c      	bhi.n	8015f8a <__multiply+0x9a>
 8015f70:	2e00      	cmp	r6, #0
 8015f72:	dd03      	ble.n	8015f7c <__multiply+0x8c>
 8015f74:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	d055      	beq.n	8016028 <__multiply+0x138>
 8015f7c:	6106      	str	r6, [r0, #16]
 8015f7e:	b005      	add	sp, #20
 8015f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f84:	f843 2b04 	str.w	r2, [r3], #4
 8015f88:	e7d9      	b.n	8015f3e <__multiply+0x4e>
 8015f8a:	f8b1 a000 	ldrh.w	sl, [r1]
 8015f8e:	f1ba 0f00 	cmp.w	sl, #0
 8015f92:	d01f      	beq.n	8015fd4 <__multiply+0xe4>
 8015f94:	46c4      	mov	ip, r8
 8015f96:	46a1      	mov	r9, r4
 8015f98:	2700      	movs	r7, #0
 8015f9a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015f9e:	f8d9 3000 	ldr.w	r3, [r9]
 8015fa2:	fa1f fb82 	uxth.w	fp, r2
 8015fa6:	b29b      	uxth	r3, r3
 8015fa8:	fb0a 330b 	mla	r3, sl, fp, r3
 8015fac:	443b      	add	r3, r7
 8015fae:	f8d9 7000 	ldr.w	r7, [r9]
 8015fb2:	0c12      	lsrs	r2, r2, #16
 8015fb4:	0c3f      	lsrs	r7, r7, #16
 8015fb6:	fb0a 7202 	mla	r2, sl, r2, r7
 8015fba:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8015fbe:	b29b      	uxth	r3, r3
 8015fc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015fc4:	4565      	cmp	r5, ip
 8015fc6:	f849 3b04 	str.w	r3, [r9], #4
 8015fca:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8015fce:	d8e4      	bhi.n	8015f9a <__multiply+0xaa>
 8015fd0:	9b01      	ldr	r3, [sp, #4]
 8015fd2:	50e7      	str	r7, [r4, r3]
 8015fd4:	9b03      	ldr	r3, [sp, #12]
 8015fd6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015fda:	3104      	adds	r1, #4
 8015fdc:	f1b9 0f00 	cmp.w	r9, #0
 8015fe0:	d020      	beq.n	8016024 <__multiply+0x134>
 8015fe2:	6823      	ldr	r3, [r4, #0]
 8015fe4:	4647      	mov	r7, r8
 8015fe6:	46a4      	mov	ip, r4
 8015fe8:	f04f 0a00 	mov.w	sl, #0
 8015fec:	f8b7 b000 	ldrh.w	fp, [r7]
 8015ff0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015ff4:	fb09 220b 	mla	r2, r9, fp, r2
 8015ff8:	4452      	add	r2, sl
 8015ffa:	b29b      	uxth	r3, r3
 8015ffc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016000:	f84c 3b04 	str.w	r3, [ip], #4
 8016004:	f857 3b04 	ldr.w	r3, [r7], #4
 8016008:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801600c:	f8bc 3000 	ldrh.w	r3, [ip]
 8016010:	fb09 330a 	mla	r3, r9, sl, r3
 8016014:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016018:	42bd      	cmp	r5, r7
 801601a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801601e:	d8e5      	bhi.n	8015fec <__multiply+0xfc>
 8016020:	9a01      	ldr	r2, [sp, #4]
 8016022:	50a3      	str	r3, [r4, r2]
 8016024:	3404      	adds	r4, #4
 8016026:	e79f      	b.n	8015f68 <__multiply+0x78>
 8016028:	3e01      	subs	r6, #1
 801602a:	e7a1      	b.n	8015f70 <__multiply+0x80>
 801602c:	0801786c 	.word	0x0801786c
 8016030:	0801787d 	.word	0x0801787d

08016034 <__pow5mult>:
 8016034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016038:	4615      	mov	r5, r2
 801603a:	f012 0203 	ands.w	r2, r2, #3
 801603e:	4607      	mov	r7, r0
 8016040:	460e      	mov	r6, r1
 8016042:	d007      	beq.n	8016054 <__pow5mult+0x20>
 8016044:	4c25      	ldr	r4, [pc, #148]	@ (80160dc <__pow5mult+0xa8>)
 8016046:	3a01      	subs	r2, #1
 8016048:	2300      	movs	r3, #0
 801604a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801604e:	f7ff fea7 	bl	8015da0 <__multadd>
 8016052:	4606      	mov	r6, r0
 8016054:	10ad      	asrs	r5, r5, #2
 8016056:	d03d      	beq.n	80160d4 <__pow5mult+0xa0>
 8016058:	69fc      	ldr	r4, [r7, #28]
 801605a:	b97c      	cbnz	r4, 801607c <__pow5mult+0x48>
 801605c:	2010      	movs	r0, #16
 801605e:	f7ff fd87 	bl	8015b70 <malloc>
 8016062:	4602      	mov	r2, r0
 8016064:	61f8      	str	r0, [r7, #28]
 8016066:	b928      	cbnz	r0, 8016074 <__pow5mult+0x40>
 8016068:	4b1d      	ldr	r3, [pc, #116]	@ (80160e0 <__pow5mult+0xac>)
 801606a:	481e      	ldr	r0, [pc, #120]	@ (80160e4 <__pow5mult+0xb0>)
 801606c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016070:	f000 fda2 	bl	8016bb8 <__assert_func>
 8016074:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016078:	6004      	str	r4, [r0, #0]
 801607a:	60c4      	str	r4, [r0, #12]
 801607c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016080:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016084:	b94c      	cbnz	r4, 801609a <__pow5mult+0x66>
 8016086:	f240 2171 	movw	r1, #625	@ 0x271
 801608a:	4638      	mov	r0, r7
 801608c:	f7ff ff1a 	bl	8015ec4 <__i2b>
 8016090:	2300      	movs	r3, #0
 8016092:	f8c8 0008 	str.w	r0, [r8, #8]
 8016096:	4604      	mov	r4, r0
 8016098:	6003      	str	r3, [r0, #0]
 801609a:	f04f 0900 	mov.w	r9, #0
 801609e:	07eb      	lsls	r3, r5, #31
 80160a0:	d50a      	bpl.n	80160b8 <__pow5mult+0x84>
 80160a2:	4631      	mov	r1, r6
 80160a4:	4622      	mov	r2, r4
 80160a6:	4638      	mov	r0, r7
 80160a8:	f7ff ff22 	bl	8015ef0 <__multiply>
 80160ac:	4631      	mov	r1, r6
 80160ae:	4680      	mov	r8, r0
 80160b0:	4638      	mov	r0, r7
 80160b2:	f7ff fe53 	bl	8015d5c <_Bfree>
 80160b6:	4646      	mov	r6, r8
 80160b8:	106d      	asrs	r5, r5, #1
 80160ba:	d00b      	beq.n	80160d4 <__pow5mult+0xa0>
 80160bc:	6820      	ldr	r0, [r4, #0]
 80160be:	b938      	cbnz	r0, 80160d0 <__pow5mult+0x9c>
 80160c0:	4622      	mov	r2, r4
 80160c2:	4621      	mov	r1, r4
 80160c4:	4638      	mov	r0, r7
 80160c6:	f7ff ff13 	bl	8015ef0 <__multiply>
 80160ca:	6020      	str	r0, [r4, #0]
 80160cc:	f8c0 9000 	str.w	r9, [r0]
 80160d0:	4604      	mov	r4, r0
 80160d2:	e7e4      	b.n	801609e <__pow5mult+0x6a>
 80160d4:	4630      	mov	r0, r6
 80160d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80160da:	bf00      	nop
 80160dc:	08017930 	.word	0x08017930
 80160e0:	080177fd 	.word	0x080177fd
 80160e4:	0801787d 	.word	0x0801787d

080160e8 <__lshift>:
 80160e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80160ec:	460c      	mov	r4, r1
 80160ee:	6849      	ldr	r1, [r1, #4]
 80160f0:	6923      	ldr	r3, [r4, #16]
 80160f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80160f6:	68a3      	ldr	r3, [r4, #8]
 80160f8:	4607      	mov	r7, r0
 80160fa:	4691      	mov	r9, r2
 80160fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016100:	f108 0601 	add.w	r6, r8, #1
 8016104:	42b3      	cmp	r3, r6
 8016106:	db0b      	blt.n	8016120 <__lshift+0x38>
 8016108:	4638      	mov	r0, r7
 801610a:	f7ff fde7 	bl	8015cdc <_Balloc>
 801610e:	4605      	mov	r5, r0
 8016110:	b948      	cbnz	r0, 8016126 <__lshift+0x3e>
 8016112:	4602      	mov	r2, r0
 8016114:	4b28      	ldr	r3, [pc, #160]	@ (80161b8 <__lshift+0xd0>)
 8016116:	4829      	ldr	r0, [pc, #164]	@ (80161bc <__lshift+0xd4>)
 8016118:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801611c:	f000 fd4c 	bl	8016bb8 <__assert_func>
 8016120:	3101      	adds	r1, #1
 8016122:	005b      	lsls	r3, r3, #1
 8016124:	e7ee      	b.n	8016104 <__lshift+0x1c>
 8016126:	2300      	movs	r3, #0
 8016128:	f100 0114 	add.w	r1, r0, #20
 801612c:	f100 0210 	add.w	r2, r0, #16
 8016130:	4618      	mov	r0, r3
 8016132:	4553      	cmp	r3, sl
 8016134:	db33      	blt.n	801619e <__lshift+0xb6>
 8016136:	6920      	ldr	r0, [r4, #16]
 8016138:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801613c:	f104 0314 	add.w	r3, r4, #20
 8016140:	f019 091f 	ands.w	r9, r9, #31
 8016144:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016148:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801614c:	d02b      	beq.n	80161a6 <__lshift+0xbe>
 801614e:	f1c9 0e20 	rsb	lr, r9, #32
 8016152:	468a      	mov	sl, r1
 8016154:	2200      	movs	r2, #0
 8016156:	6818      	ldr	r0, [r3, #0]
 8016158:	fa00 f009 	lsl.w	r0, r0, r9
 801615c:	4310      	orrs	r0, r2
 801615e:	f84a 0b04 	str.w	r0, [sl], #4
 8016162:	f853 2b04 	ldr.w	r2, [r3], #4
 8016166:	459c      	cmp	ip, r3
 8016168:	fa22 f20e 	lsr.w	r2, r2, lr
 801616c:	d8f3      	bhi.n	8016156 <__lshift+0x6e>
 801616e:	ebac 0304 	sub.w	r3, ip, r4
 8016172:	3b15      	subs	r3, #21
 8016174:	f023 0303 	bic.w	r3, r3, #3
 8016178:	3304      	adds	r3, #4
 801617a:	f104 0015 	add.w	r0, r4, #21
 801617e:	4560      	cmp	r0, ip
 8016180:	bf88      	it	hi
 8016182:	2304      	movhi	r3, #4
 8016184:	50ca      	str	r2, [r1, r3]
 8016186:	b10a      	cbz	r2, 801618c <__lshift+0xa4>
 8016188:	f108 0602 	add.w	r6, r8, #2
 801618c:	3e01      	subs	r6, #1
 801618e:	4638      	mov	r0, r7
 8016190:	612e      	str	r6, [r5, #16]
 8016192:	4621      	mov	r1, r4
 8016194:	f7ff fde2 	bl	8015d5c <_Bfree>
 8016198:	4628      	mov	r0, r5
 801619a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801619e:	f842 0f04 	str.w	r0, [r2, #4]!
 80161a2:	3301      	adds	r3, #1
 80161a4:	e7c5      	b.n	8016132 <__lshift+0x4a>
 80161a6:	3904      	subs	r1, #4
 80161a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80161ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80161b0:	459c      	cmp	ip, r3
 80161b2:	d8f9      	bhi.n	80161a8 <__lshift+0xc0>
 80161b4:	e7ea      	b.n	801618c <__lshift+0xa4>
 80161b6:	bf00      	nop
 80161b8:	0801786c 	.word	0x0801786c
 80161bc:	0801787d 	.word	0x0801787d

080161c0 <__mcmp>:
 80161c0:	690a      	ldr	r2, [r1, #16]
 80161c2:	4603      	mov	r3, r0
 80161c4:	6900      	ldr	r0, [r0, #16]
 80161c6:	1a80      	subs	r0, r0, r2
 80161c8:	b530      	push	{r4, r5, lr}
 80161ca:	d10e      	bne.n	80161ea <__mcmp+0x2a>
 80161cc:	3314      	adds	r3, #20
 80161ce:	3114      	adds	r1, #20
 80161d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80161d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80161d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80161dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80161e0:	4295      	cmp	r5, r2
 80161e2:	d003      	beq.n	80161ec <__mcmp+0x2c>
 80161e4:	d205      	bcs.n	80161f2 <__mcmp+0x32>
 80161e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80161ea:	bd30      	pop	{r4, r5, pc}
 80161ec:	42a3      	cmp	r3, r4
 80161ee:	d3f3      	bcc.n	80161d8 <__mcmp+0x18>
 80161f0:	e7fb      	b.n	80161ea <__mcmp+0x2a>
 80161f2:	2001      	movs	r0, #1
 80161f4:	e7f9      	b.n	80161ea <__mcmp+0x2a>
	...

080161f8 <__mdiff>:
 80161f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161fc:	4689      	mov	r9, r1
 80161fe:	4606      	mov	r6, r0
 8016200:	4611      	mov	r1, r2
 8016202:	4648      	mov	r0, r9
 8016204:	4614      	mov	r4, r2
 8016206:	f7ff ffdb 	bl	80161c0 <__mcmp>
 801620a:	1e05      	subs	r5, r0, #0
 801620c:	d112      	bne.n	8016234 <__mdiff+0x3c>
 801620e:	4629      	mov	r1, r5
 8016210:	4630      	mov	r0, r6
 8016212:	f7ff fd63 	bl	8015cdc <_Balloc>
 8016216:	4602      	mov	r2, r0
 8016218:	b928      	cbnz	r0, 8016226 <__mdiff+0x2e>
 801621a:	4b3f      	ldr	r3, [pc, #252]	@ (8016318 <__mdiff+0x120>)
 801621c:	f240 2137 	movw	r1, #567	@ 0x237
 8016220:	483e      	ldr	r0, [pc, #248]	@ (801631c <__mdiff+0x124>)
 8016222:	f000 fcc9 	bl	8016bb8 <__assert_func>
 8016226:	2301      	movs	r3, #1
 8016228:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801622c:	4610      	mov	r0, r2
 801622e:	b003      	add	sp, #12
 8016230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016234:	bfbc      	itt	lt
 8016236:	464b      	movlt	r3, r9
 8016238:	46a1      	movlt	r9, r4
 801623a:	4630      	mov	r0, r6
 801623c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016240:	bfba      	itte	lt
 8016242:	461c      	movlt	r4, r3
 8016244:	2501      	movlt	r5, #1
 8016246:	2500      	movge	r5, #0
 8016248:	f7ff fd48 	bl	8015cdc <_Balloc>
 801624c:	4602      	mov	r2, r0
 801624e:	b918      	cbnz	r0, 8016258 <__mdiff+0x60>
 8016250:	4b31      	ldr	r3, [pc, #196]	@ (8016318 <__mdiff+0x120>)
 8016252:	f240 2145 	movw	r1, #581	@ 0x245
 8016256:	e7e3      	b.n	8016220 <__mdiff+0x28>
 8016258:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801625c:	6926      	ldr	r6, [r4, #16]
 801625e:	60c5      	str	r5, [r0, #12]
 8016260:	f109 0310 	add.w	r3, r9, #16
 8016264:	f109 0514 	add.w	r5, r9, #20
 8016268:	f104 0e14 	add.w	lr, r4, #20
 801626c:	f100 0b14 	add.w	fp, r0, #20
 8016270:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016274:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016278:	9301      	str	r3, [sp, #4]
 801627a:	46d9      	mov	r9, fp
 801627c:	f04f 0c00 	mov.w	ip, #0
 8016280:	9b01      	ldr	r3, [sp, #4]
 8016282:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016286:	f853 af04 	ldr.w	sl, [r3, #4]!
 801628a:	9301      	str	r3, [sp, #4]
 801628c:	fa1f f38a 	uxth.w	r3, sl
 8016290:	4619      	mov	r1, r3
 8016292:	b283      	uxth	r3, r0
 8016294:	1acb      	subs	r3, r1, r3
 8016296:	0c00      	lsrs	r0, r0, #16
 8016298:	4463      	add	r3, ip
 801629a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801629e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80162a2:	b29b      	uxth	r3, r3
 80162a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80162a8:	4576      	cmp	r6, lr
 80162aa:	f849 3b04 	str.w	r3, [r9], #4
 80162ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80162b2:	d8e5      	bhi.n	8016280 <__mdiff+0x88>
 80162b4:	1b33      	subs	r3, r6, r4
 80162b6:	3b15      	subs	r3, #21
 80162b8:	f023 0303 	bic.w	r3, r3, #3
 80162bc:	3415      	adds	r4, #21
 80162be:	3304      	adds	r3, #4
 80162c0:	42a6      	cmp	r6, r4
 80162c2:	bf38      	it	cc
 80162c4:	2304      	movcc	r3, #4
 80162c6:	441d      	add	r5, r3
 80162c8:	445b      	add	r3, fp
 80162ca:	461e      	mov	r6, r3
 80162cc:	462c      	mov	r4, r5
 80162ce:	4544      	cmp	r4, r8
 80162d0:	d30e      	bcc.n	80162f0 <__mdiff+0xf8>
 80162d2:	f108 0103 	add.w	r1, r8, #3
 80162d6:	1b49      	subs	r1, r1, r5
 80162d8:	f021 0103 	bic.w	r1, r1, #3
 80162dc:	3d03      	subs	r5, #3
 80162de:	45a8      	cmp	r8, r5
 80162e0:	bf38      	it	cc
 80162e2:	2100      	movcc	r1, #0
 80162e4:	440b      	add	r3, r1
 80162e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80162ea:	b191      	cbz	r1, 8016312 <__mdiff+0x11a>
 80162ec:	6117      	str	r7, [r2, #16]
 80162ee:	e79d      	b.n	801622c <__mdiff+0x34>
 80162f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80162f4:	46e6      	mov	lr, ip
 80162f6:	0c08      	lsrs	r0, r1, #16
 80162f8:	fa1c fc81 	uxtah	ip, ip, r1
 80162fc:	4471      	add	r1, lr
 80162fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8016302:	b289      	uxth	r1, r1
 8016304:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016308:	f846 1b04 	str.w	r1, [r6], #4
 801630c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016310:	e7dd      	b.n	80162ce <__mdiff+0xd6>
 8016312:	3f01      	subs	r7, #1
 8016314:	e7e7      	b.n	80162e6 <__mdiff+0xee>
 8016316:	bf00      	nop
 8016318:	0801786c 	.word	0x0801786c
 801631c:	0801787d 	.word	0x0801787d

08016320 <__d2b>:
 8016320:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016324:	460f      	mov	r7, r1
 8016326:	2101      	movs	r1, #1
 8016328:	ec59 8b10 	vmov	r8, r9, d0
 801632c:	4616      	mov	r6, r2
 801632e:	f7ff fcd5 	bl	8015cdc <_Balloc>
 8016332:	4604      	mov	r4, r0
 8016334:	b930      	cbnz	r0, 8016344 <__d2b+0x24>
 8016336:	4602      	mov	r2, r0
 8016338:	4b23      	ldr	r3, [pc, #140]	@ (80163c8 <__d2b+0xa8>)
 801633a:	4824      	ldr	r0, [pc, #144]	@ (80163cc <__d2b+0xac>)
 801633c:	f240 310f 	movw	r1, #783	@ 0x30f
 8016340:	f000 fc3a 	bl	8016bb8 <__assert_func>
 8016344:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016348:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801634c:	b10d      	cbz	r5, 8016352 <__d2b+0x32>
 801634e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016352:	9301      	str	r3, [sp, #4]
 8016354:	f1b8 0300 	subs.w	r3, r8, #0
 8016358:	d023      	beq.n	80163a2 <__d2b+0x82>
 801635a:	4668      	mov	r0, sp
 801635c:	9300      	str	r3, [sp, #0]
 801635e:	f7ff fd84 	bl	8015e6a <__lo0bits>
 8016362:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016366:	b1d0      	cbz	r0, 801639e <__d2b+0x7e>
 8016368:	f1c0 0320 	rsb	r3, r0, #32
 801636c:	fa02 f303 	lsl.w	r3, r2, r3
 8016370:	430b      	orrs	r3, r1
 8016372:	40c2      	lsrs	r2, r0
 8016374:	6163      	str	r3, [r4, #20]
 8016376:	9201      	str	r2, [sp, #4]
 8016378:	9b01      	ldr	r3, [sp, #4]
 801637a:	61a3      	str	r3, [r4, #24]
 801637c:	2b00      	cmp	r3, #0
 801637e:	bf0c      	ite	eq
 8016380:	2201      	moveq	r2, #1
 8016382:	2202      	movne	r2, #2
 8016384:	6122      	str	r2, [r4, #16]
 8016386:	b1a5      	cbz	r5, 80163b2 <__d2b+0x92>
 8016388:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801638c:	4405      	add	r5, r0
 801638e:	603d      	str	r5, [r7, #0]
 8016390:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016394:	6030      	str	r0, [r6, #0]
 8016396:	4620      	mov	r0, r4
 8016398:	b003      	add	sp, #12
 801639a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801639e:	6161      	str	r1, [r4, #20]
 80163a0:	e7ea      	b.n	8016378 <__d2b+0x58>
 80163a2:	a801      	add	r0, sp, #4
 80163a4:	f7ff fd61 	bl	8015e6a <__lo0bits>
 80163a8:	9b01      	ldr	r3, [sp, #4]
 80163aa:	6163      	str	r3, [r4, #20]
 80163ac:	3020      	adds	r0, #32
 80163ae:	2201      	movs	r2, #1
 80163b0:	e7e8      	b.n	8016384 <__d2b+0x64>
 80163b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80163b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80163ba:	6038      	str	r0, [r7, #0]
 80163bc:	6918      	ldr	r0, [r3, #16]
 80163be:	f7ff fd35 	bl	8015e2c <__hi0bits>
 80163c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80163c6:	e7e5      	b.n	8016394 <__d2b+0x74>
 80163c8:	0801786c 	.word	0x0801786c
 80163cc:	0801787d 	.word	0x0801787d

080163d0 <__ssputs_r>:
 80163d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80163d4:	688e      	ldr	r6, [r1, #8]
 80163d6:	461f      	mov	r7, r3
 80163d8:	42be      	cmp	r6, r7
 80163da:	680b      	ldr	r3, [r1, #0]
 80163dc:	4682      	mov	sl, r0
 80163de:	460c      	mov	r4, r1
 80163e0:	4690      	mov	r8, r2
 80163e2:	d82d      	bhi.n	8016440 <__ssputs_r+0x70>
 80163e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80163e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80163ec:	d026      	beq.n	801643c <__ssputs_r+0x6c>
 80163ee:	6965      	ldr	r5, [r4, #20]
 80163f0:	6909      	ldr	r1, [r1, #16]
 80163f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80163f6:	eba3 0901 	sub.w	r9, r3, r1
 80163fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80163fe:	1c7b      	adds	r3, r7, #1
 8016400:	444b      	add	r3, r9
 8016402:	106d      	asrs	r5, r5, #1
 8016404:	429d      	cmp	r5, r3
 8016406:	bf38      	it	cc
 8016408:	461d      	movcc	r5, r3
 801640a:	0553      	lsls	r3, r2, #21
 801640c:	d527      	bpl.n	801645e <__ssputs_r+0x8e>
 801640e:	4629      	mov	r1, r5
 8016410:	f7ff fbd8 	bl	8015bc4 <_malloc_r>
 8016414:	4606      	mov	r6, r0
 8016416:	b360      	cbz	r0, 8016472 <__ssputs_r+0xa2>
 8016418:	6921      	ldr	r1, [r4, #16]
 801641a:	464a      	mov	r2, r9
 801641c:	f7fe fd67 	bl	8014eee <memcpy>
 8016420:	89a3      	ldrh	r3, [r4, #12]
 8016422:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801642a:	81a3      	strh	r3, [r4, #12]
 801642c:	6126      	str	r6, [r4, #16]
 801642e:	6165      	str	r5, [r4, #20]
 8016430:	444e      	add	r6, r9
 8016432:	eba5 0509 	sub.w	r5, r5, r9
 8016436:	6026      	str	r6, [r4, #0]
 8016438:	60a5      	str	r5, [r4, #8]
 801643a:	463e      	mov	r6, r7
 801643c:	42be      	cmp	r6, r7
 801643e:	d900      	bls.n	8016442 <__ssputs_r+0x72>
 8016440:	463e      	mov	r6, r7
 8016442:	6820      	ldr	r0, [r4, #0]
 8016444:	4632      	mov	r2, r6
 8016446:	4641      	mov	r1, r8
 8016448:	f000 fb6a 	bl	8016b20 <memmove>
 801644c:	68a3      	ldr	r3, [r4, #8]
 801644e:	1b9b      	subs	r3, r3, r6
 8016450:	60a3      	str	r3, [r4, #8]
 8016452:	6823      	ldr	r3, [r4, #0]
 8016454:	4433      	add	r3, r6
 8016456:	6023      	str	r3, [r4, #0]
 8016458:	2000      	movs	r0, #0
 801645a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801645e:	462a      	mov	r2, r5
 8016460:	f000 fbee 	bl	8016c40 <_realloc_r>
 8016464:	4606      	mov	r6, r0
 8016466:	2800      	cmp	r0, #0
 8016468:	d1e0      	bne.n	801642c <__ssputs_r+0x5c>
 801646a:	6921      	ldr	r1, [r4, #16]
 801646c:	4650      	mov	r0, sl
 801646e:	f7ff fb35 	bl	8015adc <_free_r>
 8016472:	230c      	movs	r3, #12
 8016474:	f8ca 3000 	str.w	r3, [sl]
 8016478:	89a3      	ldrh	r3, [r4, #12]
 801647a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801647e:	81a3      	strh	r3, [r4, #12]
 8016480:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016484:	e7e9      	b.n	801645a <__ssputs_r+0x8a>
	...

08016488 <_svfiprintf_r>:
 8016488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801648c:	4698      	mov	r8, r3
 801648e:	898b      	ldrh	r3, [r1, #12]
 8016490:	061b      	lsls	r3, r3, #24
 8016492:	b09d      	sub	sp, #116	@ 0x74
 8016494:	4607      	mov	r7, r0
 8016496:	460d      	mov	r5, r1
 8016498:	4614      	mov	r4, r2
 801649a:	d510      	bpl.n	80164be <_svfiprintf_r+0x36>
 801649c:	690b      	ldr	r3, [r1, #16]
 801649e:	b973      	cbnz	r3, 80164be <_svfiprintf_r+0x36>
 80164a0:	2140      	movs	r1, #64	@ 0x40
 80164a2:	f7ff fb8f 	bl	8015bc4 <_malloc_r>
 80164a6:	6028      	str	r0, [r5, #0]
 80164a8:	6128      	str	r0, [r5, #16]
 80164aa:	b930      	cbnz	r0, 80164ba <_svfiprintf_r+0x32>
 80164ac:	230c      	movs	r3, #12
 80164ae:	603b      	str	r3, [r7, #0]
 80164b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80164b4:	b01d      	add	sp, #116	@ 0x74
 80164b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164ba:	2340      	movs	r3, #64	@ 0x40
 80164bc:	616b      	str	r3, [r5, #20]
 80164be:	2300      	movs	r3, #0
 80164c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80164c2:	2320      	movs	r3, #32
 80164c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80164c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80164cc:	2330      	movs	r3, #48	@ 0x30
 80164ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801666c <_svfiprintf_r+0x1e4>
 80164d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80164d6:	f04f 0901 	mov.w	r9, #1
 80164da:	4623      	mov	r3, r4
 80164dc:	469a      	mov	sl, r3
 80164de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80164e2:	b10a      	cbz	r2, 80164e8 <_svfiprintf_r+0x60>
 80164e4:	2a25      	cmp	r2, #37	@ 0x25
 80164e6:	d1f9      	bne.n	80164dc <_svfiprintf_r+0x54>
 80164e8:	ebba 0b04 	subs.w	fp, sl, r4
 80164ec:	d00b      	beq.n	8016506 <_svfiprintf_r+0x7e>
 80164ee:	465b      	mov	r3, fp
 80164f0:	4622      	mov	r2, r4
 80164f2:	4629      	mov	r1, r5
 80164f4:	4638      	mov	r0, r7
 80164f6:	f7ff ff6b 	bl	80163d0 <__ssputs_r>
 80164fa:	3001      	adds	r0, #1
 80164fc:	f000 80a7 	beq.w	801664e <_svfiprintf_r+0x1c6>
 8016500:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016502:	445a      	add	r2, fp
 8016504:	9209      	str	r2, [sp, #36]	@ 0x24
 8016506:	f89a 3000 	ldrb.w	r3, [sl]
 801650a:	2b00      	cmp	r3, #0
 801650c:	f000 809f 	beq.w	801664e <_svfiprintf_r+0x1c6>
 8016510:	2300      	movs	r3, #0
 8016512:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016516:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801651a:	f10a 0a01 	add.w	sl, sl, #1
 801651e:	9304      	str	r3, [sp, #16]
 8016520:	9307      	str	r3, [sp, #28]
 8016522:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016526:	931a      	str	r3, [sp, #104]	@ 0x68
 8016528:	4654      	mov	r4, sl
 801652a:	2205      	movs	r2, #5
 801652c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016530:	484e      	ldr	r0, [pc, #312]	@ (801666c <_svfiprintf_r+0x1e4>)
 8016532:	f7e9 feed 	bl	8000310 <memchr>
 8016536:	9a04      	ldr	r2, [sp, #16]
 8016538:	b9d8      	cbnz	r0, 8016572 <_svfiprintf_r+0xea>
 801653a:	06d0      	lsls	r0, r2, #27
 801653c:	bf44      	itt	mi
 801653e:	2320      	movmi	r3, #32
 8016540:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016544:	0711      	lsls	r1, r2, #28
 8016546:	bf44      	itt	mi
 8016548:	232b      	movmi	r3, #43	@ 0x2b
 801654a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801654e:	f89a 3000 	ldrb.w	r3, [sl]
 8016552:	2b2a      	cmp	r3, #42	@ 0x2a
 8016554:	d015      	beq.n	8016582 <_svfiprintf_r+0xfa>
 8016556:	9a07      	ldr	r2, [sp, #28]
 8016558:	4654      	mov	r4, sl
 801655a:	2000      	movs	r0, #0
 801655c:	f04f 0c0a 	mov.w	ip, #10
 8016560:	4621      	mov	r1, r4
 8016562:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016566:	3b30      	subs	r3, #48	@ 0x30
 8016568:	2b09      	cmp	r3, #9
 801656a:	d94b      	bls.n	8016604 <_svfiprintf_r+0x17c>
 801656c:	b1b0      	cbz	r0, 801659c <_svfiprintf_r+0x114>
 801656e:	9207      	str	r2, [sp, #28]
 8016570:	e014      	b.n	801659c <_svfiprintf_r+0x114>
 8016572:	eba0 0308 	sub.w	r3, r0, r8
 8016576:	fa09 f303 	lsl.w	r3, r9, r3
 801657a:	4313      	orrs	r3, r2
 801657c:	9304      	str	r3, [sp, #16]
 801657e:	46a2      	mov	sl, r4
 8016580:	e7d2      	b.n	8016528 <_svfiprintf_r+0xa0>
 8016582:	9b03      	ldr	r3, [sp, #12]
 8016584:	1d19      	adds	r1, r3, #4
 8016586:	681b      	ldr	r3, [r3, #0]
 8016588:	9103      	str	r1, [sp, #12]
 801658a:	2b00      	cmp	r3, #0
 801658c:	bfbb      	ittet	lt
 801658e:	425b      	neglt	r3, r3
 8016590:	f042 0202 	orrlt.w	r2, r2, #2
 8016594:	9307      	strge	r3, [sp, #28]
 8016596:	9307      	strlt	r3, [sp, #28]
 8016598:	bfb8      	it	lt
 801659a:	9204      	strlt	r2, [sp, #16]
 801659c:	7823      	ldrb	r3, [r4, #0]
 801659e:	2b2e      	cmp	r3, #46	@ 0x2e
 80165a0:	d10a      	bne.n	80165b8 <_svfiprintf_r+0x130>
 80165a2:	7863      	ldrb	r3, [r4, #1]
 80165a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80165a6:	d132      	bne.n	801660e <_svfiprintf_r+0x186>
 80165a8:	9b03      	ldr	r3, [sp, #12]
 80165aa:	1d1a      	adds	r2, r3, #4
 80165ac:	681b      	ldr	r3, [r3, #0]
 80165ae:	9203      	str	r2, [sp, #12]
 80165b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80165b4:	3402      	adds	r4, #2
 80165b6:	9305      	str	r3, [sp, #20]
 80165b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801667c <_svfiprintf_r+0x1f4>
 80165bc:	7821      	ldrb	r1, [r4, #0]
 80165be:	2203      	movs	r2, #3
 80165c0:	4650      	mov	r0, sl
 80165c2:	f7e9 fea5 	bl	8000310 <memchr>
 80165c6:	b138      	cbz	r0, 80165d8 <_svfiprintf_r+0x150>
 80165c8:	9b04      	ldr	r3, [sp, #16]
 80165ca:	eba0 000a 	sub.w	r0, r0, sl
 80165ce:	2240      	movs	r2, #64	@ 0x40
 80165d0:	4082      	lsls	r2, r0
 80165d2:	4313      	orrs	r3, r2
 80165d4:	3401      	adds	r4, #1
 80165d6:	9304      	str	r3, [sp, #16]
 80165d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80165dc:	4824      	ldr	r0, [pc, #144]	@ (8016670 <_svfiprintf_r+0x1e8>)
 80165de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80165e2:	2206      	movs	r2, #6
 80165e4:	f7e9 fe94 	bl	8000310 <memchr>
 80165e8:	2800      	cmp	r0, #0
 80165ea:	d036      	beq.n	801665a <_svfiprintf_r+0x1d2>
 80165ec:	4b21      	ldr	r3, [pc, #132]	@ (8016674 <_svfiprintf_r+0x1ec>)
 80165ee:	bb1b      	cbnz	r3, 8016638 <_svfiprintf_r+0x1b0>
 80165f0:	9b03      	ldr	r3, [sp, #12]
 80165f2:	3307      	adds	r3, #7
 80165f4:	f023 0307 	bic.w	r3, r3, #7
 80165f8:	3308      	adds	r3, #8
 80165fa:	9303      	str	r3, [sp, #12]
 80165fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165fe:	4433      	add	r3, r6
 8016600:	9309      	str	r3, [sp, #36]	@ 0x24
 8016602:	e76a      	b.n	80164da <_svfiprintf_r+0x52>
 8016604:	fb0c 3202 	mla	r2, ip, r2, r3
 8016608:	460c      	mov	r4, r1
 801660a:	2001      	movs	r0, #1
 801660c:	e7a8      	b.n	8016560 <_svfiprintf_r+0xd8>
 801660e:	2300      	movs	r3, #0
 8016610:	3401      	adds	r4, #1
 8016612:	9305      	str	r3, [sp, #20]
 8016614:	4619      	mov	r1, r3
 8016616:	f04f 0c0a 	mov.w	ip, #10
 801661a:	4620      	mov	r0, r4
 801661c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016620:	3a30      	subs	r2, #48	@ 0x30
 8016622:	2a09      	cmp	r2, #9
 8016624:	d903      	bls.n	801662e <_svfiprintf_r+0x1a6>
 8016626:	2b00      	cmp	r3, #0
 8016628:	d0c6      	beq.n	80165b8 <_svfiprintf_r+0x130>
 801662a:	9105      	str	r1, [sp, #20]
 801662c:	e7c4      	b.n	80165b8 <_svfiprintf_r+0x130>
 801662e:	fb0c 2101 	mla	r1, ip, r1, r2
 8016632:	4604      	mov	r4, r0
 8016634:	2301      	movs	r3, #1
 8016636:	e7f0      	b.n	801661a <_svfiprintf_r+0x192>
 8016638:	ab03      	add	r3, sp, #12
 801663a:	9300      	str	r3, [sp, #0]
 801663c:	462a      	mov	r2, r5
 801663e:	4b0e      	ldr	r3, [pc, #56]	@ (8016678 <_svfiprintf_r+0x1f0>)
 8016640:	a904      	add	r1, sp, #16
 8016642:	4638      	mov	r0, r7
 8016644:	f7fd fd04 	bl	8014050 <_printf_float>
 8016648:	1c42      	adds	r2, r0, #1
 801664a:	4606      	mov	r6, r0
 801664c:	d1d6      	bne.n	80165fc <_svfiprintf_r+0x174>
 801664e:	89ab      	ldrh	r3, [r5, #12]
 8016650:	065b      	lsls	r3, r3, #25
 8016652:	f53f af2d 	bmi.w	80164b0 <_svfiprintf_r+0x28>
 8016656:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016658:	e72c      	b.n	80164b4 <_svfiprintf_r+0x2c>
 801665a:	ab03      	add	r3, sp, #12
 801665c:	9300      	str	r3, [sp, #0]
 801665e:	462a      	mov	r2, r5
 8016660:	4b05      	ldr	r3, [pc, #20]	@ (8016678 <_svfiprintf_r+0x1f0>)
 8016662:	a904      	add	r1, sp, #16
 8016664:	4638      	mov	r0, r7
 8016666:	f7fd ff7b 	bl	8014560 <_printf_i>
 801666a:	e7ed      	b.n	8016648 <_svfiprintf_r+0x1c0>
 801666c:	080178d6 	.word	0x080178d6
 8016670:	080178e0 	.word	0x080178e0
 8016674:	08014051 	.word	0x08014051
 8016678:	080163d1 	.word	0x080163d1
 801667c:	080178dc 	.word	0x080178dc

08016680 <__sfputc_r>:
 8016680:	6893      	ldr	r3, [r2, #8]
 8016682:	3b01      	subs	r3, #1
 8016684:	2b00      	cmp	r3, #0
 8016686:	b410      	push	{r4}
 8016688:	6093      	str	r3, [r2, #8]
 801668a:	da08      	bge.n	801669e <__sfputc_r+0x1e>
 801668c:	6994      	ldr	r4, [r2, #24]
 801668e:	42a3      	cmp	r3, r4
 8016690:	db01      	blt.n	8016696 <__sfputc_r+0x16>
 8016692:	290a      	cmp	r1, #10
 8016694:	d103      	bne.n	801669e <__sfputc_r+0x1e>
 8016696:	f85d 4b04 	ldr.w	r4, [sp], #4
 801669a:	f7fe bb08 	b.w	8014cae <__swbuf_r>
 801669e:	6813      	ldr	r3, [r2, #0]
 80166a0:	1c58      	adds	r0, r3, #1
 80166a2:	6010      	str	r0, [r2, #0]
 80166a4:	7019      	strb	r1, [r3, #0]
 80166a6:	4608      	mov	r0, r1
 80166a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80166ac:	4770      	bx	lr

080166ae <__sfputs_r>:
 80166ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166b0:	4606      	mov	r6, r0
 80166b2:	460f      	mov	r7, r1
 80166b4:	4614      	mov	r4, r2
 80166b6:	18d5      	adds	r5, r2, r3
 80166b8:	42ac      	cmp	r4, r5
 80166ba:	d101      	bne.n	80166c0 <__sfputs_r+0x12>
 80166bc:	2000      	movs	r0, #0
 80166be:	e007      	b.n	80166d0 <__sfputs_r+0x22>
 80166c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80166c4:	463a      	mov	r2, r7
 80166c6:	4630      	mov	r0, r6
 80166c8:	f7ff ffda 	bl	8016680 <__sfputc_r>
 80166cc:	1c43      	adds	r3, r0, #1
 80166ce:	d1f3      	bne.n	80166b8 <__sfputs_r+0xa>
 80166d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080166d4 <_vfiprintf_r>:
 80166d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166d8:	460d      	mov	r5, r1
 80166da:	b09d      	sub	sp, #116	@ 0x74
 80166dc:	4614      	mov	r4, r2
 80166de:	4698      	mov	r8, r3
 80166e0:	4606      	mov	r6, r0
 80166e2:	b118      	cbz	r0, 80166ec <_vfiprintf_r+0x18>
 80166e4:	6a03      	ldr	r3, [r0, #32]
 80166e6:	b90b      	cbnz	r3, 80166ec <_vfiprintf_r+0x18>
 80166e8:	f7fe f8e4 	bl	80148b4 <__sinit>
 80166ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80166ee:	07d9      	lsls	r1, r3, #31
 80166f0:	d405      	bmi.n	80166fe <_vfiprintf_r+0x2a>
 80166f2:	89ab      	ldrh	r3, [r5, #12]
 80166f4:	059a      	lsls	r2, r3, #22
 80166f6:	d402      	bmi.n	80166fe <_vfiprintf_r+0x2a>
 80166f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80166fa:	f7fe fbf6 	bl	8014eea <__retarget_lock_acquire_recursive>
 80166fe:	89ab      	ldrh	r3, [r5, #12]
 8016700:	071b      	lsls	r3, r3, #28
 8016702:	d501      	bpl.n	8016708 <_vfiprintf_r+0x34>
 8016704:	692b      	ldr	r3, [r5, #16]
 8016706:	b99b      	cbnz	r3, 8016730 <_vfiprintf_r+0x5c>
 8016708:	4629      	mov	r1, r5
 801670a:	4630      	mov	r0, r6
 801670c:	f7fe fb0e 	bl	8014d2c <__swsetup_r>
 8016710:	b170      	cbz	r0, 8016730 <_vfiprintf_r+0x5c>
 8016712:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016714:	07dc      	lsls	r4, r3, #31
 8016716:	d504      	bpl.n	8016722 <_vfiprintf_r+0x4e>
 8016718:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801671c:	b01d      	add	sp, #116	@ 0x74
 801671e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016722:	89ab      	ldrh	r3, [r5, #12]
 8016724:	0598      	lsls	r0, r3, #22
 8016726:	d4f7      	bmi.n	8016718 <_vfiprintf_r+0x44>
 8016728:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801672a:	f7fe fbdf 	bl	8014eec <__retarget_lock_release_recursive>
 801672e:	e7f3      	b.n	8016718 <_vfiprintf_r+0x44>
 8016730:	2300      	movs	r3, #0
 8016732:	9309      	str	r3, [sp, #36]	@ 0x24
 8016734:	2320      	movs	r3, #32
 8016736:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801673a:	f8cd 800c 	str.w	r8, [sp, #12]
 801673e:	2330      	movs	r3, #48	@ 0x30
 8016740:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80168f0 <_vfiprintf_r+0x21c>
 8016744:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016748:	f04f 0901 	mov.w	r9, #1
 801674c:	4623      	mov	r3, r4
 801674e:	469a      	mov	sl, r3
 8016750:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016754:	b10a      	cbz	r2, 801675a <_vfiprintf_r+0x86>
 8016756:	2a25      	cmp	r2, #37	@ 0x25
 8016758:	d1f9      	bne.n	801674e <_vfiprintf_r+0x7a>
 801675a:	ebba 0b04 	subs.w	fp, sl, r4
 801675e:	d00b      	beq.n	8016778 <_vfiprintf_r+0xa4>
 8016760:	465b      	mov	r3, fp
 8016762:	4622      	mov	r2, r4
 8016764:	4629      	mov	r1, r5
 8016766:	4630      	mov	r0, r6
 8016768:	f7ff ffa1 	bl	80166ae <__sfputs_r>
 801676c:	3001      	adds	r0, #1
 801676e:	f000 80a7 	beq.w	80168c0 <_vfiprintf_r+0x1ec>
 8016772:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016774:	445a      	add	r2, fp
 8016776:	9209      	str	r2, [sp, #36]	@ 0x24
 8016778:	f89a 3000 	ldrb.w	r3, [sl]
 801677c:	2b00      	cmp	r3, #0
 801677e:	f000 809f 	beq.w	80168c0 <_vfiprintf_r+0x1ec>
 8016782:	2300      	movs	r3, #0
 8016784:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016788:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801678c:	f10a 0a01 	add.w	sl, sl, #1
 8016790:	9304      	str	r3, [sp, #16]
 8016792:	9307      	str	r3, [sp, #28]
 8016794:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016798:	931a      	str	r3, [sp, #104]	@ 0x68
 801679a:	4654      	mov	r4, sl
 801679c:	2205      	movs	r2, #5
 801679e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80167a2:	4853      	ldr	r0, [pc, #332]	@ (80168f0 <_vfiprintf_r+0x21c>)
 80167a4:	f7e9 fdb4 	bl	8000310 <memchr>
 80167a8:	9a04      	ldr	r2, [sp, #16]
 80167aa:	b9d8      	cbnz	r0, 80167e4 <_vfiprintf_r+0x110>
 80167ac:	06d1      	lsls	r1, r2, #27
 80167ae:	bf44      	itt	mi
 80167b0:	2320      	movmi	r3, #32
 80167b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80167b6:	0713      	lsls	r3, r2, #28
 80167b8:	bf44      	itt	mi
 80167ba:	232b      	movmi	r3, #43	@ 0x2b
 80167bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80167c0:	f89a 3000 	ldrb.w	r3, [sl]
 80167c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80167c6:	d015      	beq.n	80167f4 <_vfiprintf_r+0x120>
 80167c8:	9a07      	ldr	r2, [sp, #28]
 80167ca:	4654      	mov	r4, sl
 80167cc:	2000      	movs	r0, #0
 80167ce:	f04f 0c0a 	mov.w	ip, #10
 80167d2:	4621      	mov	r1, r4
 80167d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80167d8:	3b30      	subs	r3, #48	@ 0x30
 80167da:	2b09      	cmp	r3, #9
 80167dc:	d94b      	bls.n	8016876 <_vfiprintf_r+0x1a2>
 80167de:	b1b0      	cbz	r0, 801680e <_vfiprintf_r+0x13a>
 80167e0:	9207      	str	r2, [sp, #28]
 80167e2:	e014      	b.n	801680e <_vfiprintf_r+0x13a>
 80167e4:	eba0 0308 	sub.w	r3, r0, r8
 80167e8:	fa09 f303 	lsl.w	r3, r9, r3
 80167ec:	4313      	orrs	r3, r2
 80167ee:	9304      	str	r3, [sp, #16]
 80167f0:	46a2      	mov	sl, r4
 80167f2:	e7d2      	b.n	801679a <_vfiprintf_r+0xc6>
 80167f4:	9b03      	ldr	r3, [sp, #12]
 80167f6:	1d19      	adds	r1, r3, #4
 80167f8:	681b      	ldr	r3, [r3, #0]
 80167fa:	9103      	str	r1, [sp, #12]
 80167fc:	2b00      	cmp	r3, #0
 80167fe:	bfbb      	ittet	lt
 8016800:	425b      	neglt	r3, r3
 8016802:	f042 0202 	orrlt.w	r2, r2, #2
 8016806:	9307      	strge	r3, [sp, #28]
 8016808:	9307      	strlt	r3, [sp, #28]
 801680a:	bfb8      	it	lt
 801680c:	9204      	strlt	r2, [sp, #16]
 801680e:	7823      	ldrb	r3, [r4, #0]
 8016810:	2b2e      	cmp	r3, #46	@ 0x2e
 8016812:	d10a      	bne.n	801682a <_vfiprintf_r+0x156>
 8016814:	7863      	ldrb	r3, [r4, #1]
 8016816:	2b2a      	cmp	r3, #42	@ 0x2a
 8016818:	d132      	bne.n	8016880 <_vfiprintf_r+0x1ac>
 801681a:	9b03      	ldr	r3, [sp, #12]
 801681c:	1d1a      	adds	r2, r3, #4
 801681e:	681b      	ldr	r3, [r3, #0]
 8016820:	9203      	str	r2, [sp, #12]
 8016822:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016826:	3402      	adds	r4, #2
 8016828:	9305      	str	r3, [sp, #20]
 801682a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016900 <_vfiprintf_r+0x22c>
 801682e:	7821      	ldrb	r1, [r4, #0]
 8016830:	2203      	movs	r2, #3
 8016832:	4650      	mov	r0, sl
 8016834:	f7e9 fd6c 	bl	8000310 <memchr>
 8016838:	b138      	cbz	r0, 801684a <_vfiprintf_r+0x176>
 801683a:	9b04      	ldr	r3, [sp, #16]
 801683c:	eba0 000a 	sub.w	r0, r0, sl
 8016840:	2240      	movs	r2, #64	@ 0x40
 8016842:	4082      	lsls	r2, r0
 8016844:	4313      	orrs	r3, r2
 8016846:	3401      	adds	r4, #1
 8016848:	9304      	str	r3, [sp, #16]
 801684a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801684e:	4829      	ldr	r0, [pc, #164]	@ (80168f4 <_vfiprintf_r+0x220>)
 8016850:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016854:	2206      	movs	r2, #6
 8016856:	f7e9 fd5b 	bl	8000310 <memchr>
 801685a:	2800      	cmp	r0, #0
 801685c:	d03f      	beq.n	80168de <_vfiprintf_r+0x20a>
 801685e:	4b26      	ldr	r3, [pc, #152]	@ (80168f8 <_vfiprintf_r+0x224>)
 8016860:	bb1b      	cbnz	r3, 80168aa <_vfiprintf_r+0x1d6>
 8016862:	9b03      	ldr	r3, [sp, #12]
 8016864:	3307      	adds	r3, #7
 8016866:	f023 0307 	bic.w	r3, r3, #7
 801686a:	3308      	adds	r3, #8
 801686c:	9303      	str	r3, [sp, #12]
 801686e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016870:	443b      	add	r3, r7
 8016872:	9309      	str	r3, [sp, #36]	@ 0x24
 8016874:	e76a      	b.n	801674c <_vfiprintf_r+0x78>
 8016876:	fb0c 3202 	mla	r2, ip, r2, r3
 801687a:	460c      	mov	r4, r1
 801687c:	2001      	movs	r0, #1
 801687e:	e7a8      	b.n	80167d2 <_vfiprintf_r+0xfe>
 8016880:	2300      	movs	r3, #0
 8016882:	3401      	adds	r4, #1
 8016884:	9305      	str	r3, [sp, #20]
 8016886:	4619      	mov	r1, r3
 8016888:	f04f 0c0a 	mov.w	ip, #10
 801688c:	4620      	mov	r0, r4
 801688e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016892:	3a30      	subs	r2, #48	@ 0x30
 8016894:	2a09      	cmp	r2, #9
 8016896:	d903      	bls.n	80168a0 <_vfiprintf_r+0x1cc>
 8016898:	2b00      	cmp	r3, #0
 801689a:	d0c6      	beq.n	801682a <_vfiprintf_r+0x156>
 801689c:	9105      	str	r1, [sp, #20]
 801689e:	e7c4      	b.n	801682a <_vfiprintf_r+0x156>
 80168a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80168a4:	4604      	mov	r4, r0
 80168a6:	2301      	movs	r3, #1
 80168a8:	e7f0      	b.n	801688c <_vfiprintf_r+0x1b8>
 80168aa:	ab03      	add	r3, sp, #12
 80168ac:	9300      	str	r3, [sp, #0]
 80168ae:	462a      	mov	r2, r5
 80168b0:	4b12      	ldr	r3, [pc, #72]	@ (80168fc <_vfiprintf_r+0x228>)
 80168b2:	a904      	add	r1, sp, #16
 80168b4:	4630      	mov	r0, r6
 80168b6:	f7fd fbcb 	bl	8014050 <_printf_float>
 80168ba:	4607      	mov	r7, r0
 80168bc:	1c78      	adds	r0, r7, #1
 80168be:	d1d6      	bne.n	801686e <_vfiprintf_r+0x19a>
 80168c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80168c2:	07d9      	lsls	r1, r3, #31
 80168c4:	d405      	bmi.n	80168d2 <_vfiprintf_r+0x1fe>
 80168c6:	89ab      	ldrh	r3, [r5, #12]
 80168c8:	059a      	lsls	r2, r3, #22
 80168ca:	d402      	bmi.n	80168d2 <_vfiprintf_r+0x1fe>
 80168cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80168ce:	f7fe fb0d 	bl	8014eec <__retarget_lock_release_recursive>
 80168d2:	89ab      	ldrh	r3, [r5, #12]
 80168d4:	065b      	lsls	r3, r3, #25
 80168d6:	f53f af1f 	bmi.w	8016718 <_vfiprintf_r+0x44>
 80168da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80168dc:	e71e      	b.n	801671c <_vfiprintf_r+0x48>
 80168de:	ab03      	add	r3, sp, #12
 80168e0:	9300      	str	r3, [sp, #0]
 80168e2:	462a      	mov	r2, r5
 80168e4:	4b05      	ldr	r3, [pc, #20]	@ (80168fc <_vfiprintf_r+0x228>)
 80168e6:	a904      	add	r1, sp, #16
 80168e8:	4630      	mov	r0, r6
 80168ea:	f7fd fe39 	bl	8014560 <_printf_i>
 80168ee:	e7e4      	b.n	80168ba <_vfiprintf_r+0x1e6>
 80168f0:	080178d6 	.word	0x080178d6
 80168f4:	080178e0 	.word	0x080178e0
 80168f8:	08014051 	.word	0x08014051
 80168fc:	080166af 	.word	0x080166af
 8016900:	080178dc 	.word	0x080178dc

08016904 <__sflush_r>:
 8016904:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801690c:	0716      	lsls	r6, r2, #28
 801690e:	4605      	mov	r5, r0
 8016910:	460c      	mov	r4, r1
 8016912:	d454      	bmi.n	80169be <__sflush_r+0xba>
 8016914:	684b      	ldr	r3, [r1, #4]
 8016916:	2b00      	cmp	r3, #0
 8016918:	dc02      	bgt.n	8016920 <__sflush_r+0x1c>
 801691a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801691c:	2b00      	cmp	r3, #0
 801691e:	dd48      	ble.n	80169b2 <__sflush_r+0xae>
 8016920:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016922:	2e00      	cmp	r6, #0
 8016924:	d045      	beq.n	80169b2 <__sflush_r+0xae>
 8016926:	2300      	movs	r3, #0
 8016928:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801692c:	682f      	ldr	r7, [r5, #0]
 801692e:	6a21      	ldr	r1, [r4, #32]
 8016930:	602b      	str	r3, [r5, #0]
 8016932:	d030      	beq.n	8016996 <__sflush_r+0x92>
 8016934:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016936:	89a3      	ldrh	r3, [r4, #12]
 8016938:	0759      	lsls	r1, r3, #29
 801693a:	d505      	bpl.n	8016948 <__sflush_r+0x44>
 801693c:	6863      	ldr	r3, [r4, #4]
 801693e:	1ad2      	subs	r2, r2, r3
 8016940:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016942:	b10b      	cbz	r3, 8016948 <__sflush_r+0x44>
 8016944:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016946:	1ad2      	subs	r2, r2, r3
 8016948:	2300      	movs	r3, #0
 801694a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801694c:	6a21      	ldr	r1, [r4, #32]
 801694e:	4628      	mov	r0, r5
 8016950:	47b0      	blx	r6
 8016952:	1c43      	adds	r3, r0, #1
 8016954:	89a3      	ldrh	r3, [r4, #12]
 8016956:	d106      	bne.n	8016966 <__sflush_r+0x62>
 8016958:	6829      	ldr	r1, [r5, #0]
 801695a:	291d      	cmp	r1, #29
 801695c:	d82b      	bhi.n	80169b6 <__sflush_r+0xb2>
 801695e:	4a2a      	ldr	r2, [pc, #168]	@ (8016a08 <__sflush_r+0x104>)
 8016960:	40ca      	lsrs	r2, r1
 8016962:	07d6      	lsls	r6, r2, #31
 8016964:	d527      	bpl.n	80169b6 <__sflush_r+0xb2>
 8016966:	2200      	movs	r2, #0
 8016968:	6062      	str	r2, [r4, #4]
 801696a:	04d9      	lsls	r1, r3, #19
 801696c:	6922      	ldr	r2, [r4, #16]
 801696e:	6022      	str	r2, [r4, #0]
 8016970:	d504      	bpl.n	801697c <__sflush_r+0x78>
 8016972:	1c42      	adds	r2, r0, #1
 8016974:	d101      	bne.n	801697a <__sflush_r+0x76>
 8016976:	682b      	ldr	r3, [r5, #0]
 8016978:	b903      	cbnz	r3, 801697c <__sflush_r+0x78>
 801697a:	6560      	str	r0, [r4, #84]	@ 0x54
 801697c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801697e:	602f      	str	r7, [r5, #0]
 8016980:	b1b9      	cbz	r1, 80169b2 <__sflush_r+0xae>
 8016982:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016986:	4299      	cmp	r1, r3
 8016988:	d002      	beq.n	8016990 <__sflush_r+0x8c>
 801698a:	4628      	mov	r0, r5
 801698c:	f7ff f8a6 	bl	8015adc <_free_r>
 8016990:	2300      	movs	r3, #0
 8016992:	6363      	str	r3, [r4, #52]	@ 0x34
 8016994:	e00d      	b.n	80169b2 <__sflush_r+0xae>
 8016996:	2301      	movs	r3, #1
 8016998:	4628      	mov	r0, r5
 801699a:	47b0      	blx	r6
 801699c:	4602      	mov	r2, r0
 801699e:	1c50      	adds	r0, r2, #1
 80169a0:	d1c9      	bne.n	8016936 <__sflush_r+0x32>
 80169a2:	682b      	ldr	r3, [r5, #0]
 80169a4:	2b00      	cmp	r3, #0
 80169a6:	d0c6      	beq.n	8016936 <__sflush_r+0x32>
 80169a8:	2b1d      	cmp	r3, #29
 80169aa:	d001      	beq.n	80169b0 <__sflush_r+0xac>
 80169ac:	2b16      	cmp	r3, #22
 80169ae:	d11e      	bne.n	80169ee <__sflush_r+0xea>
 80169b0:	602f      	str	r7, [r5, #0]
 80169b2:	2000      	movs	r0, #0
 80169b4:	e022      	b.n	80169fc <__sflush_r+0xf8>
 80169b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80169ba:	b21b      	sxth	r3, r3
 80169bc:	e01b      	b.n	80169f6 <__sflush_r+0xf2>
 80169be:	690f      	ldr	r7, [r1, #16]
 80169c0:	2f00      	cmp	r7, #0
 80169c2:	d0f6      	beq.n	80169b2 <__sflush_r+0xae>
 80169c4:	0793      	lsls	r3, r2, #30
 80169c6:	680e      	ldr	r6, [r1, #0]
 80169c8:	bf08      	it	eq
 80169ca:	694b      	ldreq	r3, [r1, #20]
 80169cc:	600f      	str	r7, [r1, #0]
 80169ce:	bf18      	it	ne
 80169d0:	2300      	movne	r3, #0
 80169d2:	eba6 0807 	sub.w	r8, r6, r7
 80169d6:	608b      	str	r3, [r1, #8]
 80169d8:	f1b8 0f00 	cmp.w	r8, #0
 80169dc:	dde9      	ble.n	80169b2 <__sflush_r+0xae>
 80169de:	6a21      	ldr	r1, [r4, #32]
 80169e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80169e2:	4643      	mov	r3, r8
 80169e4:	463a      	mov	r2, r7
 80169e6:	4628      	mov	r0, r5
 80169e8:	47b0      	blx	r6
 80169ea:	2800      	cmp	r0, #0
 80169ec:	dc08      	bgt.n	8016a00 <__sflush_r+0xfc>
 80169ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80169f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80169f6:	81a3      	strh	r3, [r4, #12]
 80169f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80169fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a00:	4407      	add	r7, r0
 8016a02:	eba8 0800 	sub.w	r8, r8, r0
 8016a06:	e7e7      	b.n	80169d8 <__sflush_r+0xd4>
 8016a08:	20400001 	.word	0x20400001

08016a0c <_fflush_r>:
 8016a0c:	b538      	push	{r3, r4, r5, lr}
 8016a0e:	690b      	ldr	r3, [r1, #16]
 8016a10:	4605      	mov	r5, r0
 8016a12:	460c      	mov	r4, r1
 8016a14:	b913      	cbnz	r3, 8016a1c <_fflush_r+0x10>
 8016a16:	2500      	movs	r5, #0
 8016a18:	4628      	mov	r0, r5
 8016a1a:	bd38      	pop	{r3, r4, r5, pc}
 8016a1c:	b118      	cbz	r0, 8016a26 <_fflush_r+0x1a>
 8016a1e:	6a03      	ldr	r3, [r0, #32]
 8016a20:	b90b      	cbnz	r3, 8016a26 <_fflush_r+0x1a>
 8016a22:	f7fd ff47 	bl	80148b4 <__sinit>
 8016a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016a2a:	2b00      	cmp	r3, #0
 8016a2c:	d0f3      	beq.n	8016a16 <_fflush_r+0xa>
 8016a2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016a30:	07d0      	lsls	r0, r2, #31
 8016a32:	d404      	bmi.n	8016a3e <_fflush_r+0x32>
 8016a34:	0599      	lsls	r1, r3, #22
 8016a36:	d402      	bmi.n	8016a3e <_fflush_r+0x32>
 8016a38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016a3a:	f7fe fa56 	bl	8014eea <__retarget_lock_acquire_recursive>
 8016a3e:	4628      	mov	r0, r5
 8016a40:	4621      	mov	r1, r4
 8016a42:	f7ff ff5f 	bl	8016904 <__sflush_r>
 8016a46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016a48:	07da      	lsls	r2, r3, #31
 8016a4a:	4605      	mov	r5, r0
 8016a4c:	d4e4      	bmi.n	8016a18 <_fflush_r+0xc>
 8016a4e:	89a3      	ldrh	r3, [r4, #12]
 8016a50:	059b      	lsls	r3, r3, #22
 8016a52:	d4e1      	bmi.n	8016a18 <_fflush_r+0xc>
 8016a54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016a56:	f7fe fa49 	bl	8014eec <__retarget_lock_release_recursive>
 8016a5a:	e7dd      	b.n	8016a18 <_fflush_r+0xc>

08016a5c <__swhatbuf_r>:
 8016a5c:	b570      	push	{r4, r5, r6, lr}
 8016a5e:	460c      	mov	r4, r1
 8016a60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016a64:	2900      	cmp	r1, #0
 8016a66:	b096      	sub	sp, #88	@ 0x58
 8016a68:	4615      	mov	r5, r2
 8016a6a:	461e      	mov	r6, r3
 8016a6c:	da0d      	bge.n	8016a8a <__swhatbuf_r+0x2e>
 8016a6e:	89a3      	ldrh	r3, [r4, #12]
 8016a70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016a74:	f04f 0100 	mov.w	r1, #0
 8016a78:	bf14      	ite	ne
 8016a7a:	2340      	movne	r3, #64	@ 0x40
 8016a7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016a80:	2000      	movs	r0, #0
 8016a82:	6031      	str	r1, [r6, #0]
 8016a84:	602b      	str	r3, [r5, #0]
 8016a86:	b016      	add	sp, #88	@ 0x58
 8016a88:	bd70      	pop	{r4, r5, r6, pc}
 8016a8a:	466a      	mov	r2, sp
 8016a8c:	f000 f862 	bl	8016b54 <_fstat_r>
 8016a90:	2800      	cmp	r0, #0
 8016a92:	dbec      	blt.n	8016a6e <__swhatbuf_r+0x12>
 8016a94:	9901      	ldr	r1, [sp, #4]
 8016a96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016a9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016a9e:	4259      	negs	r1, r3
 8016aa0:	4159      	adcs	r1, r3
 8016aa2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016aa6:	e7eb      	b.n	8016a80 <__swhatbuf_r+0x24>

08016aa8 <__smakebuf_r>:
 8016aa8:	898b      	ldrh	r3, [r1, #12]
 8016aaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016aac:	079d      	lsls	r5, r3, #30
 8016aae:	4606      	mov	r6, r0
 8016ab0:	460c      	mov	r4, r1
 8016ab2:	d507      	bpl.n	8016ac4 <__smakebuf_r+0x1c>
 8016ab4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016ab8:	6023      	str	r3, [r4, #0]
 8016aba:	6123      	str	r3, [r4, #16]
 8016abc:	2301      	movs	r3, #1
 8016abe:	6163      	str	r3, [r4, #20]
 8016ac0:	b003      	add	sp, #12
 8016ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ac4:	ab01      	add	r3, sp, #4
 8016ac6:	466a      	mov	r2, sp
 8016ac8:	f7ff ffc8 	bl	8016a5c <__swhatbuf_r>
 8016acc:	9f00      	ldr	r7, [sp, #0]
 8016ace:	4605      	mov	r5, r0
 8016ad0:	4639      	mov	r1, r7
 8016ad2:	4630      	mov	r0, r6
 8016ad4:	f7ff f876 	bl	8015bc4 <_malloc_r>
 8016ad8:	b948      	cbnz	r0, 8016aee <__smakebuf_r+0x46>
 8016ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016ade:	059a      	lsls	r2, r3, #22
 8016ae0:	d4ee      	bmi.n	8016ac0 <__smakebuf_r+0x18>
 8016ae2:	f023 0303 	bic.w	r3, r3, #3
 8016ae6:	f043 0302 	orr.w	r3, r3, #2
 8016aea:	81a3      	strh	r3, [r4, #12]
 8016aec:	e7e2      	b.n	8016ab4 <__smakebuf_r+0xc>
 8016aee:	89a3      	ldrh	r3, [r4, #12]
 8016af0:	6020      	str	r0, [r4, #0]
 8016af2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016af6:	81a3      	strh	r3, [r4, #12]
 8016af8:	9b01      	ldr	r3, [sp, #4]
 8016afa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8016afe:	b15b      	cbz	r3, 8016b18 <__smakebuf_r+0x70>
 8016b00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016b04:	4630      	mov	r0, r6
 8016b06:	f000 f837 	bl	8016b78 <_isatty_r>
 8016b0a:	b128      	cbz	r0, 8016b18 <__smakebuf_r+0x70>
 8016b0c:	89a3      	ldrh	r3, [r4, #12]
 8016b0e:	f023 0303 	bic.w	r3, r3, #3
 8016b12:	f043 0301 	orr.w	r3, r3, #1
 8016b16:	81a3      	strh	r3, [r4, #12]
 8016b18:	89a3      	ldrh	r3, [r4, #12]
 8016b1a:	431d      	orrs	r5, r3
 8016b1c:	81a5      	strh	r5, [r4, #12]
 8016b1e:	e7cf      	b.n	8016ac0 <__smakebuf_r+0x18>

08016b20 <memmove>:
 8016b20:	4288      	cmp	r0, r1
 8016b22:	b510      	push	{r4, lr}
 8016b24:	eb01 0402 	add.w	r4, r1, r2
 8016b28:	d902      	bls.n	8016b30 <memmove+0x10>
 8016b2a:	4284      	cmp	r4, r0
 8016b2c:	4623      	mov	r3, r4
 8016b2e:	d807      	bhi.n	8016b40 <memmove+0x20>
 8016b30:	1e43      	subs	r3, r0, #1
 8016b32:	42a1      	cmp	r1, r4
 8016b34:	d008      	beq.n	8016b48 <memmove+0x28>
 8016b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016b3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016b3e:	e7f8      	b.n	8016b32 <memmove+0x12>
 8016b40:	4402      	add	r2, r0
 8016b42:	4601      	mov	r1, r0
 8016b44:	428a      	cmp	r2, r1
 8016b46:	d100      	bne.n	8016b4a <memmove+0x2a>
 8016b48:	bd10      	pop	{r4, pc}
 8016b4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016b4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016b52:	e7f7      	b.n	8016b44 <memmove+0x24>

08016b54 <_fstat_r>:
 8016b54:	b538      	push	{r3, r4, r5, lr}
 8016b56:	4d07      	ldr	r5, [pc, #28]	@ (8016b74 <_fstat_r+0x20>)
 8016b58:	2300      	movs	r3, #0
 8016b5a:	4604      	mov	r4, r0
 8016b5c:	4608      	mov	r0, r1
 8016b5e:	4611      	mov	r1, r2
 8016b60:	602b      	str	r3, [r5, #0]
 8016b62:	f7eb fc2b 	bl	80023bc <_fstat>
 8016b66:	1c43      	adds	r3, r0, #1
 8016b68:	d102      	bne.n	8016b70 <_fstat_r+0x1c>
 8016b6a:	682b      	ldr	r3, [r5, #0]
 8016b6c:	b103      	cbz	r3, 8016b70 <_fstat_r+0x1c>
 8016b6e:	6023      	str	r3, [r4, #0]
 8016b70:	bd38      	pop	{r3, r4, r5, pc}
 8016b72:	bf00      	nop
 8016b74:	24002a60 	.word	0x24002a60

08016b78 <_isatty_r>:
 8016b78:	b538      	push	{r3, r4, r5, lr}
 8016b7a:	4d06      	ldr	r5, [pc, #24]	@ (8016b94 <_isatty_r+0x1c>)
 8016b7c:	2300      	movs	r3, #0
 8016b7e:	4604      	mov	r4, r0
 8016b80:	4608      	mov	r0, r1
 8016b82:	602b      	str	r3, [r5, #0]
 8016b84:	f7eb fc2a 	bl	80023dc <_isatty>
 8016b88:	1c43      	adds	r3, r0, #1
 8016b8a:	d102      	bne.n	8016b92 <_isatty_r+0x1a>
 8016b8c:	682b      	ldr	r3, [r5, #0]
 8016b8e:	b103      	cbz	r3, 8016b92 <_isatty_r+0x1a>
 8016b90:	6023      	str	r3, [r4, #0]
 8016b92:	bd38      	pop	{r3, r4, r5, pc}
 8016b94:	24002a60 	.word	0x24002a60

08016b98 <_sbrk_r>:
 8016b98:	b538      	push	{r3, r4, r5, lr}
 8016b9a:	4d06      	ldr	r5, [pc, #24]	@ (8016bb4 <_sbrk_r+0x1c>)
 8016b9c:	2300      	movs	r3, #0
 8016b9e:	4604      	mov	r4, r0
 8016ba0:	4608      	mov	r0, r1
 8016ba2:	602b      	str	r3, [r5, #0]
 8016ba4:	f7eb fc32 	bl	800240c <_sbrk>
 8016ba8:	1c43      	adds	r3, r0, #1
 8016baa:	d102      	bne.n	8016bb2 <_sbrk_r+0x1a>
 8016bac:	682b      	ldr	r3, [r5, #0]
 8016bae:	b103      	cbz	r3, 8016bb2 <_sbrk_r+0x1a>
 8016bb0:	6023      	str	r3, [r4, #0]
 8016bb2:	bd38      	pop	{r3, r4, r5, pc}
 8016bb4:	24002a60 	.word	0x24002a60

08016bb8 <__assert_func>:
 8016bb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016bba:	4614      	mov	r4, r2
 8016bbc:	461a      	mov	r2, r3
 8016bbe:	4b09      	ldr	r3, [pc, #36]	@ (8016be4 <__assert_func+0x2c>)
 8016bc0:	681b      	ldr	r3, [r3, #0]
 8016bc2:	4605      	mov	r5, r0
 8016bc4:	68d8      	ldr	r0, [r3, #12]
 8016bc6:	b14c      	cbz	r4, 8016bdc <__assert_func+0x24>
 8016bc8:	4b07      	ldr	r3, [pc, #28]	@ (8016be8 <__assert_func+0x30>)
 8016bca:	9100      	str	r1, [sp, #0]
 8016bcc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016bd0:	4906      	ldr	r1, [pc, #24]	@ (8016bec <__assert_func+0x34>)
 8016bd2:	462b      	mov	r3, r5
 8016bd4:	f000 f870 	bl	8016cb8 <fiprintf>
 8016bd8:	f000 f880 	bl	8016cdc <abort>
 8016bdc:	4b04      	ldr	r3, [pc, #16]	@ (8016bf0 <__assert_func+0x38>)
 8016bde:	461c      	mov	r4, r3
 8016be0:	e7f3      	b.n	8016bca <__assert_func+0x12>
 8016be2:	bf00      	nop
 8016be4:	2400001c 	.word	0x2400001c
 8016be8:	080178f1 	.word	0x080178f1
 8016bec:	080178fe 	.word	0x080178fe
 8016bf0:	0801792c 	.word	0x0801792c

08016bf4 <_calloc_r>:
 8016bf4:	b570      	push	{r4, r5, r6, lr}
 8016bf6:	fba1 5402 	umull	r5, r4, r1, r2
 8016bfa:	b934      	cbnz	r4, 8016c0a <_calloc_r+0x16>
 8016bfc:	4629      	mov	r1, r5
 8016bfe:	f7fe ffe1 	bl	8015bc4 <_malloc_r>
 8016c02:	4606      	mov	r6, r0
 8016c04:	b928      	cbnz	r0, 8016c12 <_calloc_r+0x1e>
 8016c06:	4630      	mov	r0, r6
 8016c08:	bd70      	pop	{r4, r5, r6, pc}
 8016c0a:	220c      	movs	r2, #12
 8016c0c:	6002      	str	r2, [r0, #0]
 8016c0e:	2600      	movs	r6, #0
 8016c10:	e7f9      	b.n	8016c06 <_calloc_r+0x12>
 8016c12:	462a      	mov	r2, r5
 8016c14:	4621      	mov	r1, r4
 8016c16:	f7fe f8df 	bl	8014dd8 <memset>
 8016c1a:	e7f4      	b.n	8016c06 <_calloc_r+0x12>

08016c1c <__ascii_mbtowc>:
 8016c1c:	b082      	sub	sp, #8
 8016c1e:	b901      	cbnz	r1, 8016c22 <__ascii_mbtowc+0x6>
 8016c20:	a901      	add	r1, sp, #4
 8016c22:	b142      	cbz	r2, 8016c36 <__ascii_mbtowc+0x1a>
 8016c24:	b14b      	cbz	r3, 8016c3a <__ascii_mbtowc+0x1e>
 8016c26:	7813      	ldrb	r3, [r2, #0]
 8016c28:	600b      	str	r3, [r1, #0]
 8016c2a:	7812      	ldrb	r2, [r2, #0]
 8016c2c:	1e10      	subs	r0, r2, #0
 8016c2e:	bf18      	it	ne
 8016c30:	2001      	movne	r0, #1
 8016c32:	b002      	add	sp, #8
 8016c34:	4770      	bx	lr
 8016c36:	4610      	mov	r0, r2
 8016c38:	e7fb      	b.n	8016c32 <__ascii_mbtowc+0x16>
 8016c3a:	f06f 0001 	mvn.w	r0, #1
 8016c3e:	e7f8      	b.n	8016c32 <__ascii_mbtowc+0x16>

08016c40 <_realloc_r>:
 8016c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016c44:	4607      	mov	r7, r0
 8016c46:	4614      	mov	r4, r2
 8016c48:	460d      	mov	r5, r1
 8016c4a:	b921      	cbnz	r1, 8016c56 <_realloc_r+0x16>
 8016c4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016c50:	4611      	mov	r1, r2
 8016c52:	f7fe bfb7 	b.w	8015bc4 <_malloc_r>
 8016c56:	b92a      	cbnz	r2, 8016c64 <_realloc_r+0x24>
 8016c58:	f7fe ff40 	bl	8015adc <_free_r>
 8016c5c:	4625      	mov	r5, r4
 8016c5e:	4628      	mov	r0, r5
 8016c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c64:	f000 f841 	bl	8016cea <_malloc_usable_size_r>
 8016c68:	4284      	cmp	r4, r0
 8016c6a:	4606      	mov	r6, r0
 8016c6c:	d802      	bhi.n	8016c74 <_realloc_r+0x34>
 8016c6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016c72:	d8f4      	bhi.n	8016c5e <_realloc_r+0x1e>
 8016c74:	4621      	mov	r1, r4
 8016c76:	4638      	mov	r0, r7
 8016c78:	f7fe ffa4 	bl	8015bc4 <_malloc_r>
 8016c7c:	4680      	mov	r8, r0
 8016c7e:	b908      	cbnz	r0, 8016c84 <_realloc_r+0x44>
 8016c80:	4645      	mov	r5, r8
 8016c82:	e7ec      	b.n	8016c5e <_realloc_r+0x1e>
 8016c84:	42b4      	cmp	r4, r6
 8016c86:	4622      	mov	r2, r4
 8016c88:	4629      	mov	r1, r5
 8016c8a:	bf28      	it	cs
 8016c8c:	4632      	movcs	r2, r6
 8016c8e:	f7fe f92e 	bl	8014eee <memcpy>
 8016c92:	4629      	mov	r1, r5
 8016c94:	4638      	mov	r0, r7
 8016c96:	f7fe ff21 	bl	8015adc <_free_r>
 8016c9a:	e7f1      	b.n	8016c80 <_realloc_r+0x40>

08016c9c <__ascii_wctomb>:
 8016c9c:	4603      	mov	r3, r0
 8016c9e:	4608      	mov	r0, r1
 8016ca0:	b141      	cbz	r1, 8016cb4 <__ascii_wctomb+0x18>
 8016ca2:	2aff      	cmp	r2, #255	@ 0xff
 8016ca4:	d904      	bls.n	8016cb0 <__ascii_wctomb+0x14>
 8016ca6:	228a      	movs	r2, #138	@ 0x8a
 8016ca8:	601a      	str	r2, [r3, #0]
 8016caa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016cae:	4770      	bx	lr
 8016cb0:	700a      	strb	r2, [r1, #0]
 8016cb2:	2001      	movs	r0, #1
 8016cb4:	4770      	bx	lr
	...

08016cb8 <fiprintf>:
 8016cb8:	b40e      	push	{r1, r2, r3}
 8016cba:	b503      	push	{r0, r1, lr}
 8016cbc:	4601      	mov	r1, r0
 8016cbe:	ab03      	add	r3, sp, #12
 8016cc0:	4805      	ldr	r0, [pc, #20]	@ (8016cd8 <fiprintf+0x20>)
 8016cc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016cc6:	6800      	ldr	r0, [r0, #0]
 8016cc8:	9301      	str	r3, [sp, #4]
 8016cca:	f7ff fd03 	bl	80166d4 <_vfiprintf_r>
 8016cce:	b002      	add	sp, #8
 8016cd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8016cd4:	b003      	add	sp, #12
 8016cd6:	4770      	bx	lr
 8016cd8:	2400001c 	.word	0x2400001c

08016cdc <abort>:
 8016cdc:	b508      	push	{r3, lr}
 8016cde:	2006      	movs	r0, #6
 8016ce0:	f000 f834 	bl	8016d4c <raise>
 8016ce4:	2001      	movs	r0, #1
 8016ce6:	f7eb fb19 	bl	800231c <_exit>

08016cea <_malloc_usable_size_r>:
 8016cea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016cee:	1f18      	subs	r0, r3, #4
 8016cf0:	2b00      	cmp	r3, #0
 8016cf2:	bfbc      	itt	lt
 8016cf4:	580b      	ldrlt	r3, [r1, r0]
 8016cf6:	18c0      	addlt	r0, r0, r3
 8016cf8:	4770      	bx	lr

08016cfa <_raise_r>:
 8016cfa:	291f      	cmp	r1, #31
 8016cfc:	b538      	push	{r3, r4, r5, lr}
 8016cfe:	4605      	mov	r5, r0
 8016d00:	460c      	mov	r4, r1
 8016d02:	d904      	bls.n	8016d0e <_raise_r+0x14>
 8016d04:	2316      	movs	r3, #22
 8016d06:	6003      	str	r3, [r0, #0]
 8016d08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016d0c:	bd38      	pop	{r3, r4, r5, pc}
 8016d0e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016d10:	b112      	cbz	r2, 8016d18 <_raise_r+0x1e>
 8016d12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016d16:	b94b      	cbnz	r3, 8016d2c <_raise_r+0x32>
 8016d18:	4628      	mov	r0, r5
 8016d1a:	f000 f831 	bl	8016d80 <_getpid_r>
 8016d1e:	4622      	mov	r2, r4
 8016d20:	4601      	mov	r1, r0
 8016d22:	4628      	mov	r0, r5
 8016d24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016d28:	f000 b818 	b.w	8016d5c <_kill_r>
 8016d2c:	2b01      	cmp	r3, #1
 8016d2e:	d00a      	beq.n	8016d46 <_raise_r+0x4c>
 8016d30:	1c59      	adds	r1, r3, #1
 8016d32:	d103      	bne.n	8016d3c <_raise_r+0x42>
 8016d34:	2316      	movs	r3, #22
 8016d36:	6003      	str	r3, [r0, #0]
 8016d38:	2001      	movs	r0, #1
 8016d3a:	e7e7      	b.n	8016d0c <_raise_r+0x12>
 8016d3c:	2100      	movs	r1, #0
 8016d3e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016d42:	4620      	mov	r0, r4
 8016d44:	4798      	blx	r3
 8016d46:	2000      	movs	r0, #0
 8016d48:	e7e0      	b.n	8016d0c <_raise_r+0x12>
	...

08016d4c <raise>:
 8016d4c:	4b02      	ldr	r3, [pc, #8]	@ (8016d58 <raise+0xc>)
 8016d4e:	4601      	mov	r1, r0
 8016d50:	6818      	ldr	r0, [r3, #0]
 8016d52:	f7ff bfd2 	b.w	8016cfa <_raise_r>
 8016d56:	bf00      	nop
 8016d58:	2400001c 	.word	0x2400001c

08016d5c <_kill_r>:
 8016d5c:	b538      	push	{r3, r4, r5, lr}
 8016d5e:	4d07      	ldr	r5, [pc, #28]	@ (8016d7c <_kill_r+0x20>)
 8016d60:	2300      	movs	r3, #0
 8016d62:	4604      	mov	r4, r0
 8016d64:	4608      	mov	r0, r1
 8016d66:	4611      	mov	r1, r2
 8016d68:	602b      	str	r3, [r5, #0]
 8016d6a:	f7eb fac7 	bl	80022fc <_kill>
 8016d6e:	1c43      	adds	r3, r0, #1
 8016d70:	d102      	bne.n	8016d78 <_kill_r+0x1c>
 8016d72:	682b      	ldr	r3, [r5, #0]
 8016d74:	b103      	cbz	r3, 8016d78 <_kill_r+0x1c>
 8016d76:	6023      	str	r3, [r4, #0]
 8016d78:	bd38      	pop	{r3, r4, r5, pc}
 8016d7a:	bf00      	nop
 8016d7c:	24002a60 	.word	0x24002a60

08016d80 <_getpid_r>:
 8016d80:	f7eb bab4 	b.w	80022ec <_getpid>

08016d84 <_init>:
 8016d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d86:	bf00      	nop
 8016d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016d8a:	bc08      	pop	{r3}
 8016d8c:	469e      	mov	lr, r3
 8016d8e:	4770      	bx	lr

08016d90 <_fini>:
 8016d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d92:	bf00      	nop
 8016d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016d96:	bc08      	pop	{r3}
 8016d98:	469e      	mov	lr, r3
 8016d9a:	4770      	bx	lr
