Magic 271485
Revision Verdi3_L-2016.06-1

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 33 1920 979 271 124

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/home/kathy/exc_br_stall_test/test/Exceptions/04_1/SystemChip.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
windowTimeUnit 1ns

; waveform viewport range
zoom 0.000000 833.250000 1n
cursor 0.000000
marker 0.000000

; user define markers
; userMarker time_pos marker_name color linestyle
; visible top row signal index
top 0
; marker line index
markerPos 0

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByRising


addGroup "SYS"
activeDirFile "" "/home/kathy/exc_br_stall_test/test/Exceptions/04_1/SystemChip.fsdb"
addSignal -h 16 /Testbench/DesignTop/KAB_CORE/Sys_Clock
addSignal -h 16 -holdScope Sys_Reset
addSignal -h 16 -holdScope KIU_IntReq
addSignal -h 15 -holdScope StallReq
addSignal -h 16 -UNSIGNED -HEX -holdScope PC_IF_In[31:0]
addSignal -h 16 -holdScope Sys_Stall
addSignal -h 16 -UNSIGNED -HEX -holdScope PC_IF_Out[31:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope PC_RR_Out[31:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope PC_EX_Out[31:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope PC_MA_Out[31:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope PC_WB_Out[31:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope I_Mem_Data_I[31:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope IR_RR_Out[31:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope IR_EX_Out[31:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope IR_MA_Out[31:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope IR_WB_Out[31:0]
addSubGroup "SYS-EXC"
addSignal -h 16 /Testbench/DesignTop/KAB_CORE/ExcReq_IF
addSignal -h 16 -holdScope ExcReq_RR
addSignal -h 16 -holdScope ExcReq_EX
addSignal -h 16 -holdScope ExcReq_MA
addSignal -h 16 -holdScope Sys_ExcAckIF
addSignal -h 16 -holdScope Sys_ExcAckRR
addSignal -h 16 -holdScope Sys_ExcAckEX
addSignal -h 16 -holdScope Sys_ExcAckMA
addSignal -h 16 -holdScope Sys_FlushIF
addSignal -h 16 -holdScope Sys_FlushRR
addSignal -h 16 -holdScope Sys_FlushEX
addSignal -h 16 -holdScope Sys_FlushMA
endSubGroup "SYS-EXC"
addGroup "D-MEM" -e FALSE
addSignal -h 16 /Testbench/DesignTop/KAB_CORE/DM/Clock
addSignal -h 16 -UNSIGNED -HEX -holdScope Addr[29:0]
addSignal -h 16 -holdScope En_R
addSignal -h 16 -UNSIGNED -HEX -holdScope Data_R[31:0]
addSignal -h 16 -holdScope En_W
addSignal -h 16 -UNSIGNED -HEX -holdScope Data_W[31:0]
addGroup "RF (W)" -e FALSE
addSignal -h 16 /Testbench/DesignTop/KAB_CORE/RF/Clock
addSignal -h 16 -holdScope EnW
addSignal -h 16 -UNSIGNED -UDEC -holdScope AddrW[4:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope DataW[31:0]
addGroup "RF (R)" -e FALSE
addSignal -h 16 /Testbench/DesignTop/KAB_CORE/RF/EnX
addSignal -h 16 -UNSIGNED -HEX -holdScope AddrX[4:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope DataX[31:0]
addSignal -h 16 -UNSIGNED -HEX /Testbench/DesignTop/KAB_CORE/BypassXSel[1:0]
addSignal -h 16 -UNSIGNED -HEX -holdScope RF_ChX_Data[31:0]
addSignal -h 16 /Testbench/DesignTop/KAB_CORE/RF/EnY
addSignal -h 16 -UNSIGNED -HEX -holdScope AddrY[4:0]
addSignal -h 16 -UNSIGNED -HEX /Testbench/DesignTop/KAB_CORE/BypassYSel[1:0]
addSignal -h 16 -UNSIGNED -HEX /Testbench/DesignTop/KAB_CORE/RF/DataY[31:0]
addSignal -h 16 -UNSIGNED -HEX /Testbench/DesignTop/KAB_CORE/RF_ChY_Data[31:0]
addGroup "G8"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm
activeDirFile "" "/home/kathy/exc_br_stall_test/test/Exceptions/04_1/SystemChip.fsdb"

GETSIGNALFORM_SCOPE_HIERARCHY_BEGIN
getSignalForm close

"/IO_AddressTable"
"/Testbench"
"/Testbench/DesignTop"
"/Testbench/DesignTop/KAB_IO"
"/Testbench/DesignTop/KAB_IO/UART"

SCOPE_LIST_BEGIN
"/IO_AddressTable"
"/Testbench/DesignTop/KAB_CORE"
"/Testbench"
"/Testbench/DesignTop"
"/Testbench/DesignTop/KAB_CORE/RF"
"/Testbench/DesignTop/KAB_CORE/DM"
"/Testbench/DesignTop/KAB_IO/BKD"
"/Testbench/DesignTop/KAB_IO"
"/Testbench/DesignTop/KAB_IO/EIC"
"/Testbench/DesignTop/KAB_IO/Sys_RegInterface"
"/Testbench/DesignTop/KAB_IO/UART/IO_Interface"
"/Testbench/DesignTop/KAB_IO/UART"
"/Testbench/DesignTop/KAB_IO/IOIF"
"/Testbench/DesignTop/KAB_IO/IOIF/HSHK"
"/Testbench/DesignTop/KAB_IO/UART/TX"
SCOPE_LIST_END

GETSIGNALFORM_SCOPE_HIERARCHY_END


