

================================================================
== Vitis HLS Report for 'FFT_Pipeline_FFT_label1'
================================================================
* Date:           Fri Feb  4 03:54:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.721 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label1  |       20|       20|         6|          1|          1|    16|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 9 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 10 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_3"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %index"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.83>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i5 %i_3" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i, i5 16" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 16 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i, i5 1" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 18 'add' 'i_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv.i, void %FFT0.exit.preheader.exitStub" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 19 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%index_load = load i32 %index"   --->   Operation 20 'load' 'index_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%Ulimit = trunc i32 %index_load"   --->   Operation 21 'trunc' 'Ulimit' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%Llimit = xor i5 %Ulimit, i5 16" [../vhls/fixed/fft.cpp:29->../vhls/fixed/fft.cpp:66]   --->   Operation 22 'xor' 'Llimit' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %index_load" [../vhls/fixed/fft.cpp:30->../vhls/fixed/fft.cpp:66]   --->   Operation 23 'zext' 'zext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_x_M_real_V = getelementptr i10 %W_M_real_V, i64 0, i64 %zext_ln30" [../vhls/fixed/fft.cpp:30->../vhls/fixed/fft.cpp:66]   --->   Operation 24 'getelementptr' 'p_x_M_real_V' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_x_M_imag_V = getelementptr i9 %W_M_imag_V, i64 0, i64 %zext_ln30" [../vhls/fixed/fft.cpp:30->../vhls/fixed/fft.cpp:66]   --->   Operation 25 'getelementptr' 'p_x_M_imag_V' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %Llimit" [../vhls/fixed/fft.cpp:30->../vhls/fixed/fft.cpp:66]   --->   Operation 26 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%r_V = load i4 %p_x_M_real_V"   --->   Operation 27 'load' 'r_V' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%r_V_1 = load i4 %p_x_M_imag_V"   --->   Operation 28 'load' 'r_V_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_OUT4_M_real_V_addr = getelementptr i16 %data_OUT4_M_real_V, i64 0, i64 %zext_ln30_1"   --->   Operation 29 'getelementptr' 'data_OUT4_M_real_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%data_OUT4_M_real_V_load = load i5 %data_OUT4_M_real_V_addr"   --->   Operation 30 'load' 'data_OUT4_M_real_V_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_OUT4_M_imag_V_addr = getelementptr i16 %data_OUT4_M_imag_V, i64 0, i64 %zext_ln30_1"   --->   Operation 31 'getelementptr' 'data_OUT4_M_imag_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%data_OUT4_M_imag_V_load = load i5 %data_OUT4_M_imag_V_addr"   --->   Operation 32 'load' 'data_OUT4_M_imag_V_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_slt  i32 %index_load, i32 15" [../vhls/fixed/fft.cpp:33->../vhls/fixed/fft.cpp:66]   --->   Operation 33 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln26)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%butterfly_span = add i32 %index_load, i32 1" [../vhls/fixed/fft.cpp:34->../vhls/fixed/fft.cpp:66]   --->   Operation 34 'add' 'butterfly_span' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.69ns)   --->   "%butterfly_span_1 = select i1 %icmp_ln33, i32 %butterfly_span, i32 0" [../vhls/fixed/fft.cpp:33->../vhls/fixed/fft.cpp:66]   --->   Operation 35 'select' 'butterfly_span_1' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %i_4, i5 %i_3" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 36 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %butterfly_span_1, i32 %index" [../vhls/fixed/fft.cpp:33->../vhls/fixed/fft.cpp:66]   --->   Operation 37 'store' 'store_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%r_V = load i4 %p_x_M_real_V"   --->   Operation 38 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%r_V_1 = load i4 %p_x_M_imag_V"   --->   Operation 39 'load' 'r_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%data_OUT4_M_real_V_load = load i5 %data_OUT4_M_real_V_addr"   --->   Operation 40 'load' 'data_OUT4_M_real_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i16 %data_OUT4_M_real_V_load"   --->   Operation 41 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i10 %r_V"   --->   Operation 42 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%data_OUT4_M_imag_V_load = load i5 %data_OUT4_M_imag_V_addr"   --->   Operation 43 'load' 'data_OUT4_M_imag_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i16 %data_OUT4_M_imag_V_load"   --->   Operation 44 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 45 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 46 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i9 %r_V_1"   --->   Operation 47 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 48 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 49 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 50 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3"   --->   Operation 51 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 52 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 52 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 53 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 54 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3"   --->   Operation 55 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 56 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 57 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 58 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i24 %mul_ln712, i24 %mul_ln1246"   --->   Operation 58 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 59 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3"   --->   Operation 60 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i24 %mul_ln712_1, i24 %mul_ln1245"   --->   Operation 61 'add' 'ret_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %Ulimit" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 62 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%data_OUT4_M_real_V_addr_1 = getelementptr i16 %data_OUT4_M_real_V, i64 0, i64 %zext_ln31"   --->   Operation 63 'getelementptr' 'data_OUT4_M_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (2.32ns)   --->   "%p_r_M_real_V = load i5 %data_OUT4_M_real_V_addr_1"   --->   Operation 64 'load' 'p_r_M_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%data_OUT4_M_imag_V_addr_1 = getelementptr i16 %data_OUT4_M_imag_V, i64 0, i64 %zext_ln31"   --->   Operation 65 'getelementptr' 'data_OUT4_M_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (2.32ns)   --->   "%p_r_M_imag_V = load i5 %data_OUT4_M_imag_V_addr_1"   --->   Operation 66 'load' 'p_r_M_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.72>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../vhls/fixed/fft.cpp:25->../vhls/fixed/fft.cpp:66]   --->   Operation 67 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i24 %mul_ln712, i24 %mul_ln1246"   --->   Operation 68 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%p_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 69 'partselect' 'p_r_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i24 %mul_ln712_1, i24 %mul_ln1245"   --->   Operation 70 'add' 'ret_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_1, i32 8, i32 23"   --->   Operation 71 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (2.32ns)   --->   "%p_r_M_real_V = load i5 %data_OUT4_M_real_V_addr_1"   --->   Operation 72 'load' 'p_r_M_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 73 [1/2] (2.32ns)   --->   "%p_r_M_imag_V = load i5 %data_OUT4_M_imag_V_addr_1"   --->   Operation 73 'load' 'p_r_M_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 74 [1/1] (2.07ns)   --->   "%p_r_M_real_V_1 = sub i16 %p_r_M_real_V, i16 %p_r_V"   --->   Operation 74 'sub' 'p_r_M_real_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_1 = sub i16 %p_r_M_imag_V, i16 %trunc_ln1"   --->   Operation 75 'sub' 'p_r_M_imag_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%xout_M_real_V_addr = getelementptr i16 %xout_M_real_V, i64 0, i64 %zext_ln30_1" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 76 'getelementptr' 'xout_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln31 = store i16 %p_r_M_real_V_1, i5 %xout_M_real_V_addr" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 77 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%xout_M_imag_V_addr = getelementptr i16 %xout_M_imag_V, i64 0, i64 %zext_ln30_1" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 78 'getelementptr' 'xout_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln31 = store i16 %p_r_M_imag_V_1, i5 %xout_M_imag_V_addr" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 79 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 80 [1/1] (2.07ns)   --->   "%p_r_M_real_V_2 = add i16 %p_r_M_real_V, i16 %p_r_V"   --->   Operation 80 'add' 'p_r_M_real_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_2 = add i16 %p_r_M_imag_V, i16 %trunc_ln1"   --->   Operation 81 'add' 'p_r_M_imag_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%xout_M_real_V_addr_1 = getelementptr i16 %xout_M_real_V, i64 0, i64 %zext_ln31" [../vhls/fixed/fft.cpp:32->../vhls/fixed/fft.cpp:66]   --->   Operation 82 'getelementptr' 'xout_M_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln32 = store i16 %p_r_M_real_V_2, i5 %xout_M_real_V_addr_1" [../vhls/fixed/fft.cpp:32->../vhls/fixed/fft.cpp:66]   --->   Operation 83 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%xout_M_imag_V_addr_1 = getelementptr i16 %xout_M_imag_V, i64 0, i64 %zext_ln31" [../vhls/fixed/fft.cpp:32->../vhls/fixed/fft.cpp:66]   --->   Operation 84 'getelementptr' 'xout_M_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln32 = store i16 %p_r_M_imag_V_2, i5 %xout_M_imag_V_addr_1" [../vhls/fixed/fft.cpp:32->../vhls/fixed/fft.cpp:66]   --->   Operation 85 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [9]  (1.59 ns)

 <State 2>: 4.84ns
The critical path consists of the following:
	'load' operation ('index_load') on local variable 'index' [20]  (0 ns)
	'add' operation ('butterfly_span', ../vhls/fixed/fft.cpp:34->../vhls/fixed/fft.cpp:66) [64]  (2.55 ns)
	'select' operation ('butterfly_span', ../vhls/fixed/fft.cpp:33->../vhls/fixed/fft.cpp:66) [65]  (0.698 ns)
	'store' operation ('store_ln33', ../vhls/fixed/fft.cpp:33->../vhls/fixed/fft.cpp:66) of variable 'butterfly_span', ../vhls/fixed/fft.cpp:33->../vhls/fixed/fft.cpp:66 on local variable 'index' [67]  (1.59 ns)

 <State 3>: 4.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'W_M_real_V' [28]  (2.32 ns)
	'mul' operation of DSP[38] ('mul_ln712') [38]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('mul_ln712') [38]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('mul_ln712') [38]  (2.15 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('data_OUT4_M_real_V_addr_1') [47]  (0 ns)
	'load' operation ('__r._M_real.V') on array 'data_OUT4_M_real_V' [48]  (2.32 ns)

 <State 7>: 6.72ns
The critical path consists of the following:
	'load' operation ('__r._M_real.V') on array 'data_OUT4_M_real_V' [48]  (2.32 ns)
	'sub' operation ('__r._M_real.V') [51]  (2.08 ns)
	'store' operation ('store_ln31', ../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66) of variable '__r._M_real.V' on array 'xout_M_real_V' [54]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
