;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, @165
	ADD @-0, @532
	SUB @121, @165
	JMP 100, -101
	JMZ -101, @-20
	SPL @12, #200
	MOV -1, <-20
	SUB @100, @2
	SUB #361, @970
	SUB #361, @970
	DJN 5, #32
	ADD <215, 63
	SPL 5, #32
	SUB #61, @970
	SPL 5, #32
	SPL 5, #32
	SUB @0, @2
	SUB @0, @2
	SLT -700, -0
	SUB 100, -101
	DJN -1, @-20
	SLT 150, 638
	DAT #0, <502
	ADD <215, 63
	SPL 0, <402
	SLT 150, <630
	JMP 215, 63
	SUB 12, @10
	MOV @5, @32
	SUB 12, @10
	ADD 30, 9
	SUB #361, @970
	DJN 5, #32
	ADD <215, 63
	SPL @300, 90
	SUB #0, -40
	SPL 3, 20
	DJN 100, #2
	ADD <215, 63
	SLT 0, 402
	SLT 150, 638
	SUB 0, 702
	JMN @12, #200
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
