{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1526925587403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1526925587406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 19:59:47 2018 " "Processing started: Mon May 21 19:59:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1526925587406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1526925587406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sound -c Sound " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1526925587407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1526925587884 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sound EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1526925588170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1526925588248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1526925588248 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1526925588505 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925589005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925589005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925589005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925589005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925589005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925589005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925589005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925589005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925589005 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1526925589005 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 3343 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925589011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 3345 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925589011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 3347 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925589011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 3349 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925589011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 3351 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925589011 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1526925589011 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1526925589014 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1526925589032 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1526925591414 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sound.sdc " "Synopsys Design Constraints File file not found: 'Sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1526925591416 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1526925591416 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1526925591433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1526925591434 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1526925591435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1526925591513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard_decoder:inst2\|shiftreg\[4\] " "Destination node keyboard_decoder:inst2\|shiftreg\[4\]" {  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 34 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_decoder:inst2|shiftreg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 100 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1526925591513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard_decoder:inst2\|shiftreg\[7\] " "Destination node keyboard_decoder:inst2\|shiftreg\[7\]" {  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 34 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_decoder:inst2|shiftreg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1526925591513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard_decoder:inst2\|shiftreg\[6\] " "Destination node keyboard_decoder:inst2\|shiftreg\[6\]" {  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 34 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_decoder:inst2|shiftreg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 98 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1526925591513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard_decoder:inst2\|shiftreg\[5\] " "Destination node keyboard_decoder:inst2\|shiftreg\[5\]" {  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 34 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_decoder:inst2|shiftreg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 99 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1526925591513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard_decoder:inst2\|shiftreg\[2\] " "Destination node keyboard_decoder:inst2\|shiftreg\[2\]" {  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 34 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_decoder:inst2|shiftreg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 102 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1526925591513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard_decoder:inst2\|shiftreg\[1\] " "Destination node keyboard_decoder:inst2\|shiftreg\[1\]" {  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 34 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_decoder:inst2|shiftreg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 103 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1526925591513 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1526925591513 ""}  } { { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { { 264 8 176 280 "clk" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 3330 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1526925591513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard_decoder:inst2\|Equal1~1  " "Automatically promoted node keyboard_decoder:inst2\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1526925591516 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard_decoder:inst2\|Equal1~2 " "Destination node keyboard_decoder:inst2\|Equal1~2" {  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_decoder:inst2|Equal1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 2766 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1526925591516 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1526925591516 ""}  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard_decoder:inst2|Equal1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 2765 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1526925591516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1526925592186 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1526925592188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1526925592189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1526925592191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1526925592194 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1526925592196 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1526925592844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Embedded multiplier block " "Packed 40 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1526925593428 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1526925593428 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925593507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1526925596677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925597259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1526925597271 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1526925601577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925601578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1526925602716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1526925606560 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1526925606560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925609131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1526925609133 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1526925609133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1526925609278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1526925609799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1526925609895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1526925610411 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925611085 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { { 264 8 176 280 "clk" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925612652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstn 3.3-V LVTTL M23 " "Pin rstn uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { rstn } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rstn" } } } } { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { { 280 8 176 296 "rstn" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925612652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { { 312 8 176 328 "SW" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925612652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { { 312 8 176 328 "SW" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 26 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925612652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { { 312 8 176 328 "SW" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925612652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adcdat 3.3-V LVTTL D2 " "Pin adcdat uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { adcdat } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adcdat" } } } } { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { { 280 1336 1504 296 "adcdat" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adcdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925612652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { { 464 8 176 480 "PS2_CLK" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925612652 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { { 480 8 176 496 "PS2_DAT" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925612652 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1526925612652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/TSIU03/Audio_Project/Sound.fit.smsg " "Generated suppressed messages file H:/TSIU03/Audio_Project/Sound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1526925612923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1139 " "Peak virtual memory: 1139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1526925614146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 20:00:14 2018 " "Processing ended: Mon May 21 20:00:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1526925614146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1526925614146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1526925614146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1526925614146 ""}
