// Seed: 3921853064
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output supply1 id_2
);
  integer id_4;
  initial id_4 = id_0;
  parameter id_5 = -1;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_4 = -1 - id_5;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    output tri1 id_2
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4
);
  tri0 [1 : -1] id_6;
  assign id_6 = -1'b0;
  bit   id_7;
  logic id_8;
  ;
  always id_7 = id_6;
  logic id_9, id_10 = id_1;
  localparam id_11 = 1;
  logic id_12;
  wire  id_13;
  assign id_7 = id_10;
  wire [-1 'b0 : 1] id_14, id_15;
  parameter id_16 = id_11;
  wire id_17;
  always @(posedge "" << -1) @(posedge id_6);
endmodule
