IP Upgrade report for dmb1test
Wed Jul 18 13:31:16 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed Jul 18 13:31:16 2018           ;
; Quartus Prime Version        ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                ; dmb1test                                    ;
; Top-level Entity Name        ; top                                         ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                          ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; Entity Name  ; Component Name ; Version ; Original Source File                    ; Generation File Path ; New Source File                         ; Message ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; SYS_GCLK     ; altclkctrl     ; 16.0    ; SYS_GCLK/synthesis/SYS_GCLK.qip         ; SYS_GCLK.qsys        ; SYS_GCLK/synthesis/SYS_GCLK.qip         ;         ;
; SYS_PLL      ; altera_pll     ; 16.0    ; SYS_PLL.qip                             ; SYS_PLL.v            ; SYS_PLL.qip                             ;         ;
; DAT_FIFO     ; FIFO           ; 16.0    ; DAT_FIFO.qip                            ; DAT_FIFO.v           ; DAT_FIFO.qip                            ;         ;
; TestRO       ; Qsys           ; 16.0    ; TestRO/synthesis/TestRO.qip             ; TestRO.qsys          ; TestRO/synthesis/TestRO.qip             ;         ;
; ADC_PLL      ; altera_pll     ; 16.0    ; ADC_PLL.qip                             ; ADC_PLL.v            ; ADC_PLL.qip                             ;         ;
; ADCINCLKCTRL ; altclkctrl     ; 16.0    ; ADCINCLKCTRL/synthesis/ADCINCLKCTRL.qip ; ADCINCLKCTRL.qsys    ; ADCINCLKCTRL/synthesis/ADCINCLKCTRL.qip ;         ;
; SPICMD_FIFO  ; FIFO           ; 16.0    ; SPICMD_FIFO.qip                         ; SPICMD_FIFO.v        ; SPICMD_FIFO.qip                         ;         ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "SYS_GCLK.qsys" to "SYS_GCLK.BAK.qsys"
Info (11902): Backing up file "SYS_GCLK/synthesis/SYS_GCLK.v" to "SYS_GCLK.BAK.v"
Info (11837): Started upgrading IP component altclkctrl with file "SYS_GCLK.qsys"
Info: 2018.07.18.13:28:51 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2018.07.18.13:28:51 Info: Finished upgrading the ip cores
Info: 2018.07.18.13:28:57 Info: Saving generation log to C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK
Info: 2018.07.18.13:28:57 Info: Starting: Create simulation model
Info: 2018.07.18.13:28:57 Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\SYS_GCLK.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\SYS_GCLK\simulation --family="Cyclone V" --part=5CEFA7F23I7
Info: 2018.07.18.13:28:57 Info: Loading CommTest_2ADC_dev
Info: 2018.07.18.13:28:57 Info: Reading input file
Info: 2018.07.18.13:28:57 Info: Adding altclkctrl_0 [altclkctrl 18.0]
Info: 2018.07.18.13:28:57 Info: Parameterizing module altclkctrl_0
Info: 2018.07.18.13:28:57 Info: Building connections
Info: 2018.07.18.13:28:57 Info: Parameterizing connections
Info: 2018.07.18.13:28:57 Info: Validating
Info: 2018.07.18.13:28:57 Info: Done reading input file
Info: 2018.07.18.13:28:57 Info: SYS_GCLK.altclkctrl_0: Targeting device family: Cyclone V.
Info: 2018.07.18.13:28:57 Info: SYS_GCLK.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2018.07.18.13:28:57 Info: SYS_GCLK.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.
Info: 2018.07.18.13:28:58 Info: SYS_GCLK: Generating SYS_GCLK "SYS_GCLK" for SIM_VERILOG
Info: 2018.07.18.13:28:58 Info: altclkctrl_0: Generating top-level entity SYS_GCLK_altclkctrl_0.
Info: 2018.07.18.13:28:59 Info: altclkctrl_0: "SYS_GCLK" instantiated altclkctrl "altclkctrl_0"
Info: 2018.07.18.13:28:59 Info: SYS_GCLK: Done "SYS_GCLK" with 2 modules, 2 files
Info: 2018.07.18.13:28:59 Info: qsys-generate succeeded.
Info: 2018.07.18.13:28:59 Info: Finished: Create simulation model
Info: 2018.07.18.13:28:59 Info: Starting: Create Modelsim Project.
Info: 2018.07.18.13:28:59 Info: sim-script-gen --spd=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\SYS_GCLK\SYS_GCLK.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation
Info: 2018.07.18.13:28:59 Info: Doing: ip-make-simscript --spd=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\SYS_GCLK\SYS_GCLK.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation
Info: 2018.07.18.13:29:03 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation
Info: 2018.07.18.13:29:03 Info:     mentor
Info: 2018.07.18.13:29:03 Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation
Info: 2018.07.18.13:29:03 Info:     synopsys/vcs
Info: 2018.07.18.13:29:03 Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation
Info: 2018.07.18.13:29:03 Info:     synopsys/vcsmx
Info: 2018.07.18.13:29:03 Info:     synopsys/vcsmx
Info: 2018.07.18.13:29:03 Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation
Info: 2018.07.18.13:29:03 Info:     cadence
Info: 2018.07.18.13:29:03 Info:     cadence
Info: 2018.07.18.13:29:03 Info:     cadence
Info: 2018.07.18.13:29:03 Info:     1 .cds.lib files in cadence/cds_libs
Info: 2018.07.18.13:29:03 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation
Info: 2018.07.18.13:29:03 Info:     aldec
Info: 2018.07.18.13:29:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation
Info: 2018.07.18.13:29:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2018.07.18.13:29:03 Info: Finished: Create Modelsim Project.
Info: 2018.07.18.13:29:03 Info: Starting: Create block symbol file (.bsf)
Info: 2018.07.18.13:29:03 Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\SYS_GCLK.qsys --block-symbol-file --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\SYS_GCLK --family="Cyclone V" --part=5CEFA7F23I7
Info: 2018.07.18.13:29:03 Info: Loading CommTest_2ADC_dev
Info: 2018.07.18.13:29:03 Info: Reading input file
Info: 2018.07.18.13:29:03 Info: Adding altclkctrl_0 [altclkctrl 18.0]
Info: 2018.07.18.13:29:03 Info: Parameterizing module altclkctrl_0
Info: 2018.07.18.13:29:03 Info: Building connections
Info: 2018.07.18.13:29:03 Info: Parameterizing connections
Info: 2018.07.18.13:29:03 Info: Validating
Info: 2018.07.18.13:29:03 Info: Done reading input file
Info: 2018.07.18.13:29:04 Info: SYS_GCLK.altclkctrl_0: Targeting device family: Cyclone V.
Info: 2018.07.18.13:29:04 Info: SYS_GCLK.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2018.07.18.13:29:04 Info: SYS_GCLK.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.
Info: 2018.07.18.13:29:04 Info: qsys-generate succeeded.
Info: 2018.07.18.13:29:04 Info: Finished: Create block symbol file (.bsf)
Info: 2018.07.18.13:29:04 Info:
Info: 2018.07.18.13:29:04 Info: Starting: Create HDL design files for synthesis
Info: 2018.07.18.13:29:04 Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\SYS_GCLK.qsys --synthesis=VERILOG --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\SYS_GCLK\synthesis --family="Cyclone V" --part=5CEFA7F23I7
Info: 2018.07.18.13:29:04 Info: Loading CommTest_2ADC_dev
Info: 2018.07.18.13:29:05 Info: Reading input file
Info: 2018.07.18.13:29:05 Info: Adding altclkctrl_0 [altclkctrl 18.0]
Info: 2018.07.18.13:29:05 Info: Parameterizing module altclkctrl_0
Info: 2018.07.18.13:29:05 Info: Building connections
Info: 2018.07.18.13:29:05 Info: Parameterizing connections
Info: 2018.07.18.13:29:05 Info: Validating
Info: 2018.07.18.13:29:05 Info: Done reading input file
Info: 2018.07.18.13:29:05 Info: SYS_GCLK.altclkctrl_0: Targeting device family: Cyclone V.
Info: 2018.07.18.13:29:05 Info: SYS_GCLK.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2018.07.18.13:29:05 Info: SYS_GCLK.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.
Info: 2018.07.18.13:29:05 Info: SYS_GCLK: Generating SYS_GCLK "SYS_GCLK" for QUARTUS_SYNTH
Info: 2018.07.18.13:29:05 Info: altclkctrl_0: Generating top-level entity SYS_GCLK_altclkctrl_0.
Info: 2018.07.18.13:29:05 Info: altclkctrl_0: "SYS_GCLK" instantiated altclkctrl "altclkctrl_0"
Info: 2018.07.18.13:29:05 Info: SYS_GCLK: Done "SYS_GCLK" with 2 modules, 2 files
Info: 2018.07.18.13:29:05 Info: qsys-generate succeeded.
Info: 2018.07.18.13:29:05 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "SYS_PLL.v" to "SYS_PLL.BAK.v"
Info (11837): Started upgrading IP component altera_pll with file "SYS_PLL.v"
Info (11902): Backing up file "DAT_FIFO.v" to "DAT_FIFO.BAK.v"
Info (11837): Started upgrading IP component FIFO with file "DAT_FIFO.v"
Info (11902): Backing up file "TestRO.qsys" to "TestRO.BAK.qsys"
Info (11902): Backing up file "TestRO/synthesis/TestRO.v" to "TestRO.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "TestRO.qsys"
Info: 2018.07.18.13:29:55 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2018.07.18.13:29:55 Info: Finished upgrading the ip cores
Info: 2018.07.18.13:30:01 Info: Saving generation log to C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO
Info: 2018.07.18.13:30:01 Info: Starting: Create simulation model
Info: 2018.07.18.13:30:01 Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO\simulation --family="Cyclone V" --part=5CEFA7F23I7
Info: 2018.07.18.13:30:01 Info: Loading CommTest_2ADC_dev
Info: 2018.07.18.13:30:01 Info: Reading input file
Info: 2018.07.18.13:30:01 Info: Adding clk_0 [clock_source 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module clk_0
Info: 2018.07.18.13:30:01 Info: Adding dacctrl [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module dacctrl
Info: 2018.07.18.13:30:01 Info: Adding ext_rst [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module ext_rst
Info: 2018.07.18.13:30:01 Info: Adding exttrg_0 [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module exttrg_0
Info: 2018.07.18.13:30:01 Info: Adding fifo_0 [altera_avalon_fifo 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module fifo_0
Info: 2018.07.18.13:30:01 Info: Adding fifo_1 [altera_avalon_fifo 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module fifo_1
Info: 2018.07.18.13:30:01 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module jtag_uart_0
Info: 2018.07.18.13:30:01 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module nios2_gen2_0
Info: 2018.07.18.13:30:01 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module onchip_memory2_0
Info: 2018.07.18.13:30:01 Info: Adding version_info [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module version_info
Info: 2018.07.18.13:30:01 Info: Adding write_en_pio [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:01 Info: Parameterizing module write_en_pio
Info: 2018.07.18.13:30:01 Info: Building connections
Info: 2018.07.18.13:30:01 Info: Parameterizing connections
Info: 2018.07.18.13:30:01 Info: Validating
Info: 2018.07.18.13:30:02 Info: Done reading input file
Info: 2018.07.18.13:30:02 Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2018.07.18.13:30:02 Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.07.18.13:30:02 Info: TestRO: Generating TestRO "TestRO" for SIM_VERILOG
Info: 2018.07.18.13:30:07 Info: dacctrl: Starting RTL generation for module 'TestRO_dacctrl'
Info: 2018.07.18.13:30:07 Info: dacctrl:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_dacctrl --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen//TestRO_dacctrl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen
Info: 2018.07.18.13:30:08 Info: dacctrl: Done RTL generation for module 'TestRO_dacctrl'
Info: 2018.07.18.13:30:08 Info: dacctrl: "TestRO" instantiated altera_avalon_pio "dacctrl"
Info: 2018.07.18.13:30:08 Info: ext_rst: Starting RTL generation for module 'TestRO_ext_rst'
Info: 2018.07.18.13:30:08 Info: ext_rst:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_ext_rst --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen//TestRO_ext_rst_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen
Info: 2018.07.18.13:30:09 Info: ext_rst: Done RTL generation for module 'TestRO_ext_rst'
Info: 2018.07.18.13:30:09 Info: ext_rst: "TestRO" instantiated altera_avalon_pio "ext_rst"
Info: 2018.07.18.13:30:09 Info: fifo_0: Starting RTL generation for module 'TestRO_fifo_0'
Info: 2018.07.18.13:30:09 Info: fifo_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=TestRO_fifo_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen//TestRO_fifo_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen
Info: 2018.07.18.13:30:09 Info: fifo_0: Done RTL generation for module 'TestRO_fifo_0'
Info: 2018.07.18.13:30:09 Info: fifo_0: "TestRO" instantiated altera_avalon_fifo "fifo_0"
Info: 2018.07.18.13:30:09 Info: jtag_uart_0: Starting RTL generation for module 'TestRO_jtag_uart_0'
Info: 2018.07.18.13:30:09 Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TestRO_jtag_uart_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen//TestRO_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen
Info: 2018.07.18.13:30:10 Info: jtag_uart_0: Done RTL generation for module 'TestRO_jtag_uart_0'
Info: 2018.07.18.13:30:10 Info: jtag_uart_0: "TestRO" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2018.07.18.13:30:10 Info: nios2_gen2_0: "TestRO" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2018.07.18.13:30:10 Info: onchip_memory2_0: Starting RTL generation for module 'TestRO_onchip_memory2_0'
Info: 2018.07.18.13:30:10 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TestRO_onchip_memory2_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen//TestRO_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen
Info: 2018.07.18.13:30:11 Info: onchip_memory2_0: Done RTL generation for module 'TestRO_onchip_memory2_0'
Info: 2018.07.18.13:30:11 Info: onchip_memory2_0: "TestRO" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2018.07.18.13:30:11 Info: version_info: Starting RTL generation for module 'TestRO_version_info'
Info: 2018.07.18.13:30:11 Info: version_info:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_version_info --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen//TestRO_version_info_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen
Info: 2018.07.18.13:30:11 Info: version_info: Done RTL generation for module 'TestRO_version_info'
Info: 2018.07.18.13:30:11 Info: version_info: "TestRO" instantiated altera_avalon_pio "version_info"
Info: 2018.07.18.13:30:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:14 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:14 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:14 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:14 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:14 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:14 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:14 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:14 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:14 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:16 Info: mm_interconnect_0: "TestRO" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.07.18.13:30:16 Info: irq_mapper: "TestRO" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.07.18.13:30:16 Info: rst_controller: "TestRO" instantiated altera_reset_controller "rst_controller"
Info: 2018.07.18.13:30:16 Info: cpu: Starting RTL generation for module 'TestRO_nios2_gen2_0_cpu'
Info: 2018.07.18.13:30:16 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TestRO_nios2_gen2_0_cpu --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen//TestRO_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:17 (*) Starting Nios II generation
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:17 (*)   Checking for plaintext license.
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Plaintext license not found.
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   No license required to generate encrypted Nios II
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Elaborating CPU configuration settings
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Creating all objects for CPU
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:19 (*)   Creating 'C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen/
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:19 (*)   Generating RTL from CPU objects
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:19 (*)   Creating plain-text RTL
Info: 2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:20 (*) Done Nios II generation
Info: 2018.07.18.13:30:20 Info: cpu: Done RTL generation for module 'TestRO_nios2_gen2_0_cpu'
Info: 2018.07.18.13:30:20 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2018.07.18.13:30:20 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2018.07.18.13:30:20 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2018.07.18.13:30:20 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2018.07.18.13:30:20 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2018.07.18.13:30:20 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2018.07.18.13:30:20 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.07.18.13:30:20 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2018.07.18.13:30:20 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.07.18.13:30:20 Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: 2018.07.18.13:30:20 Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: 2018.07.18.13:30:20 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.07.18.13:30:20 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2018.07.18.13:30:20 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.07.18.13:30:20 Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: 2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules
Info: 2018.07.18.13:30:20 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.07.18.13:30:20 Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: 2018.07.18.13:30:20 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules
Info: 2018.07.18.13:30:20 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules
Info: 2018.07.18.13:30:20 Info: onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_cmd_width_adapter"
Info: 2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules
Info: 2018.07.18.13:30:20 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.07.18.13:30:20 Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: 2018.07.18.13:30:20 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.07.18.13:30:20 Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: 2018.07.18.13:30:20 Info: TestRO: Done "TestRO" with 35 modules, 57 files
Info: 2018.07.18.13:30:20 Info: qsys-generate succeeded.
Info: 2018.07.18.13:30:20 Info: Finished: Create simulation model
Info: 2018.07.18.13:30:20 Info: Starting: Create Modelsim Project.
Info: 2018.07.18.13:30:20 Info: sim-script-gen --spd=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO\TestRO.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation
Info: 2018.07.18.13:30:20 Info: Doing: ip-make-simscript --spd=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO\TestRO.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation
Info: 2018.07.18.13:30:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation
Info: 2018.07.18.13:30:21 Info:     mentor
Info: 2018.07.18.13:30:21 Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation
Info: 2018.07.18.13:30:21 Info:     synopsys/vcs
Info: 2018.07.18.13:30:21 Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation
Info: 2018.07.18.13:30:21 Info:     synopsys/vcsmx
Info: 2018.07.18.13:30:21 Info:     synopsys/vcsmx
Info: 2018.07.18.13:30:21 Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation
Info: 2018.07.18.13:30:21 Info:     cadence
Info: 2018.07.18.13:30:21 Info:     cadence
Info: 2018.07.18.13:30:21 Info:     cadence
Info: 2018.07.18.13:30:21 Info:     33 .cds.lib files in cadence/cds_libs
Info: 2018.07.18.13:30:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation
Info: 2018.07.18.13:30:21 Info:     aldec
Info: 2018.07.18.13:30:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation
Info: 2018.07.18.13:30:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2018.07.18.13:30:21 Info: Finished: Create Modelsim Project.
Info: 2018.07.18.13:30:21 Info: Starting: Create block symbol file (.bsf)
Info: 2018.07.18.13:30:21 Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO.qsys --block-symbol-file --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO --family="Cyclone V" --part=5CEFA7F23I7
Info: 2018.07.18.13:30:21 Info: Loading CommTest_2ADC_dev
Info: 2018.07.18.13:30:21 Info: Reading input file
Info: 2018.07.18.13:30:21 Info: Adding clk_0 [clock_source 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module clk_0
Info: 2018.07.18.13:30:21 Info: Adding dacctrl [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module dacctrl
Info: 2018.07.18.13:30:21 Info: Adding ext_rst [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module ext_rst
Info: 2018.07.18.13:30:21 Info: Adding exttrg_0 [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module exttrg_0
Info: 2018.07.18.13:30:21 Info: Adding fifo_0 [altera_avalon_fifo 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module fifo_0
Info: 2018.07.18.13:30:21 Info: Adding fifo_1 [altera_avalon_fifo 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module fifo_1
Info: 2018.07.18.13:30:21 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module jtag_uart_0
Info: 2018.07.18.13:30:21 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module nios2_gen2_0
Info: 2018.07.18.13:30:21 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module onchip_memory2_0
Info: 2018.07.18.13:30:21 Info: Adding version_info [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module version_info
Info: 2018.07.18.13:30:21 Info: Adding write_en_pio [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:21 Info: Parameterizing module write_en_pio
Info: 2018.07.18.13:30:21 Info: Building connections
Info: 2018.07.18.13:30:21 Info: Parameterizing connections
Info: 2018.07.18.13:30:21 Info: Validating
Info: 2018.07.18.13:30:22 Info: Done reading input file
Info: 2018.07.18.13:30:22 Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2018.07.18.13:30:22 Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.07.18.13:30:22 Info: qsys-generate succeeded.
Info: 2018.07.18.13:30:22 Info: Finished: Create block symbol file (.bsf)
Info: 2018.07.18.13:30:22 Info:
Info: 2018.07.18.13:30:22 Info: Starting: Create HDL design files for synthesis
Info: 2018.07.18.13:30:22 Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO.qsys --synthesis=VERILOG --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\TestRO\synthesis --family="Cyclone V" --part=5CEFA7F23I7
Info: 2018.07.18.13:30:22 Info: Loading CommTest_2ADC_dev
Info: 2018.07.18.13:30:22 Info: Reading input file
Info: 2018.07.18.13:30:22 Info: Adding clk_0 [clock_source 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module clk_0
Info: 2018.07.18.13:30:22 Info: Adding dacctrl [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module dacctrl
Info: 2018.07.18.13:30:22 Info: Adding ext_rst [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module ext_rst
Info: 2018.07.18.13:30:22 Info: Adding exttrg_0 [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module exttrg_0
Info: 2018.07.18.13:30:22 Info: Adding fifo_0 [altera_avalon_fifo 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module fifo_0
Info: 2018.07.18.13:30:22 Info: Adding fifo_1 [altera_avalon_fifo 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module fifo_1
Info: 2018.07.18.13:30:22 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module jtag_uart_0
Info: 2018.07.18.13:30:22 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module nios2_gen2_0
Info: 2018.07.18.13:30:22 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module onchip_memory2_0
Info: 2018.07.18.13:30:22 Info: Adding version_info [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module version_info
Info: 2018.07.18.13:30:22 Info: Adding write_en_pio [altera_avalon_pio 18.0]
Info: 2018.07.18.13:30:22 Info: Parameterizing module write_en_pio
Info: 2018.07.18.13:30:22 Info: Building connections
Info: 2018.07.18.13:30:22 Info: Parameterizing connections
Info: 2018.07.18.13:30:22 Info: Validating
Info: 2018.07.18.13:30:23 Info: Done reading input file
Info: 2018.07.18.13:30:23 Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2018.07.18.13:30:23 Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.07.18.13:30:23 Info: TestRO: Generating TestRO "TestRO" for QUARTUS_SYNTH
Info: 2018.07.18.13:30:26 Info: dacctrl: Starting RTL generation for module 'TestRO_dacctrl'
Info: 2018.07.18.13:30:26 Info: dacctrl:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_dacctrl --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0033_dacctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0033_dacctrl_gen/
Info: 2018.07.18.13:30:26 Info: dacctrl: Done RTL generation for module 'TestRO_dacctrl'
Info: 2018.07.18.13:30:26 Info: dacctrl: "TestRO" instantiated altera_avalon_pio "dacctrl"
Info: 2018.07.18.13:30:26 Info: ext_rst: Starting RTL generation for module 'TestRO_ext_rst'
Info: 2018.07.18.13:30:26 Info: ext_rst:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_ext_rst --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0034_ext_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0034_ext_rst_gen/
Info: 2018.07.18.13:30:27 Info: ext_rst: Done RTL generation for module 'TestRO_ext_rst'
Info: 2018.07.18.13:30:27 Info: ext_rst: "TestRO" instantiated altera_avalon_pio "ext_rst"
Info: 2018.07.18.13:30:27 Info: fifo_0: Starting RTL generation for module 'TestRO_fifo_0'
Info: 2018.07.18.13:30:27 Info: fifo_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=TestRO_fifo_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0035_fifo_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0035_fifo_0_gen/
Info: 2018.07.18.13:30:27 Info: fifo_0: Done RTL generation for module 'TestRO_fifo_0'
Info: 2018.07.18.13:30:27 Info: fifo_0: "TestRO" instantiated altera_avalon_fifo "fifo_0"
Info: 2018.07.18.13:30:27 Info: jtag_uart_0: Starting RTL generation for module 'TestRO_jtag_uart_0'
Info: 2018.07.18.13:30:27 Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TestRO_jtag_uart_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0036_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0036_jtag_uart_0_gen/
Info: 2018.07.18.13:30:27 Info: jtag_uart_0: Done RTL generation for module 'TestRO_jtag_uart_0'
Info: 2018.07.18.13:30:27 Info: jtag_uart_0: "TestRO" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2018.07.18.13:30:27 Info: nios2_gen2_0: "TestRO" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2018.07.18.13:30:27 Info: onchip_memory2_0: Starting RTL generation for module 'TestRO_onchip_memory2_0'
Info: 2018.07.18.13:30:27 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TestRO_onchip_memory2_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0037_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0037_onchip_memory2_0_gen/
Info: 2018.07.18.13:30:29 Info: onchip_memory2_0: Done RTL generation for module 'TestRO_onchip_memory2_0'
Info: 2018.07.18.13:30:29 Info: onchip_memory2_0: "TestRO" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2018.07.18.13:30:29 Info: version_info: Starting RTL generation for module 'TestRO_version_info'
Info: 2018.07.18.13:30:29 Info: version_info:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_version_info --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0038_version_info_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0038_version_info_gen/
Info: 2018.07.18.13:30:29 Info: version_info: Done RTL generation for module 'TestRO_version_info'
Info: 2018.07.18.13:30:29 Info: version_info: "TestRO" instantiated altera_avalon_pio "version_info"
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:31 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:32 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:32 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2018.07.18.13:30:33 Info: mm_interconnect_0: "TestRO" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.07.18.13:30:33 Info: irq_mapper: "TestRO" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.07.18.13:30:33 Info: rst_controller: "TestRO" instantiated altera_reset_controller "rst_controller"
Info: 2018.07.18.13:30:33 Info: cpu: Starting RTL generation for module 'TestRO_nios2_gen2_0_cpu'
Info: 2018.07.18.13:30:33 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TestRO_nios2_gen2_0_cpu --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0041_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0041_cpu_gen/
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*) Starting Nios II generation
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Checking for plaintext license.
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Plaintext license not found.
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   No license required to generate encrypted Nios II
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Elaborating CPU configuration settings
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Creating all objects for CPU
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:35 (*)   Generating RTL from CPU objects
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:35 (*)   Creating plain-text RTL
Info: 2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:36 (*) Done Nios II generation
Info: 2018.07.18.13:30:36 Info: cpu: Done RTL generation for module 'TestRO_nios2_gen2_0_cpu'
Info: 2018.07.18.13:30:36 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2018.07.18.13:30:36 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2018.07.18.13:30:36 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2018.07.18.13:30:36 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2018.07.18.13:30:36 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2018.07.18.13:30:36 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2018.07.18.13:30:36 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.07.18.13:30:36 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2018.07.18.13:30:36 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.07.18.13:30:36 Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: 2018.07.18.13:30:36 Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: 2018.07.18.13:30:36 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.07.18.13:30:36 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2018.07.18.13:30:36 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.07.18.13:30:36 Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: 2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules
Info: 2018.07.18.13:30:36 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.07.18.13:30:36 Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: 2018.07.18.13:30:36 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules
Info: 2018.07.18.13:30:36 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules
Info: 2018.07.18.13:30:36 Info: onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_cmd_width_adapter"
Info: 2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules
Info: 2018.07.18.13:30:36 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.07.18.13:30:36 Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: 2018.07.18.13:30:36 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.07.18.13:30:36 Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: 2018.07.18.13:30:36 Info: TestRO: Done "TestRO" with 35 modules, 50 files
Info: 2018.07.18.13:30:37 Info: qsys-generate succeeded.
Info: 2018.07.18.13:30:37 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "ADC_PLL.v" to "ADC_PLL.BAK.v"
Info (11837): Started upgrading IP component altera_pll with file "ADC_PLL.v"
Info (11902): Backing up file "ADCINCLKCTRL.qsys" to "ADCINCLKCTRL.BAK.qsys"
Info (11902): Backing up file "ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v" to "ADCINCLKCTRL.BAK.v"
Info (11837): Started upgrading IP component altclkctrl with file "ADCINCLKCTRL.qsys"
Info: 2018.07.18.13:31:07 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2018.07.18.13:31:07 Info: Finished upgrading the ip cores
Info: 2018.07.18.13:31:12 Info: Saving generation log to C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL
Info: 2018.07.18.13:31:12 Info: Starting: Create simulation model
Info: 2018.07.18.13:31:12 Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\ADCINCLKCTRL.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\ADCINCLKCTRL\simulation --family="Cyclone V" --part=5CEFA7F23I7
Info: 2018.07.18.13:31:12 Info: Loading CommTest_2ADC_dev
Info: 2018.07.18.13:31:12 Info: Reading input file
Info: 2018.07.18.13:31:12 Info: Adding altclkctrl_0 [altclkctrl 18.0]
Info: 2018.07.18.13:31:12 Info: Parameterizing module altclkctrl_0
Info: 2018.07.18.13:31:12 Info: Building connections
Info: 2018.07.18.13:31:12 Info: Parameterizing connections
Info: 2018.07.18.13:31:12 Info: Validating
Info: 2018.07.18.13:31:12 Info: Done reading input file
Info: 2018.07.18.13:31:12 Info: ADCINCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V.
Info: 2018.07.18.13:31:12 Info: ADCINCLKCTRL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2018.07.18.13:31:12 Info: ADCINCLKCTRL.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.
Info: 2018.07.18.13:31:12 Info: ADCINCLKCTRL: Generating ADCINCLKCTRL "ADCINCLKCTRL" for SIM_VERILOG
Info: 2018.07.18.13:31:13 Info: altclkctrl_0: Generating top-level entity ADCINCLKCTRL_altclkctrl_0.
Info: 2018.07.18.13:31:13 Info: altclkctrl_0: "ADCINCLKCTRL" instantiated altclkctrl "altclkctrl_0"
Info: 2018.07.18.13:31:13 Info: ADCINCLKCTRL: Done "ADCINCLKCTRL" with 2 modules, 2 files
Info: 2018.07.18.13:31:13 Info: qsys-generate succeeded.
Info: 2018.07.18.13:31:13 Info: Finished: Create simulation model
Info: 2018.07.18.13:31:13 Info: Starting: Create Modelsim Project.
Info: 2018.07.18.13:31:13 Info: sim-script-gen --spd=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\ADCINCLKCTRL\ADCINCLKCTRL.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation
Info: 2018.07.18.13:31:13 Info: Doing: ip-make-simscript --spd=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\ADCINCLKCTRL\ADCINCLKCTRL.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation
Info: 2018.07.18.13:31:14 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation
Info: 2018.07.18.13:31:14 Info:     mentor
Info: 2018.07.18.13:31:14 Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation
Info: 2018.07.18.13:31:14 Info:     synopsys/vcs
Info: 2018.07.18.13:31:14 Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation
Info: 2018.07.18.13:31:14 Info:     synopsys/vcsmx
Info: 2018.07.18.13:31:14 Info:     synopsys/vcsmx
Info: 2018.07.18.13:31:14 Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation
Info: 2018.07.18.13:31:14 Info:     cadence
Info: 2018.07.18.13:31:14 Info:     cadence
Info: 2018.07.18.13:31:14 Info:     cadence
Info: 2018.07.18.13:31:14 Info:     1 .cds.lib files in cadence/cds_libs
Info: 2018.07.18.13:31:14 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation
Info: 2018.07.18.13:31:14 Info:     aldec
Info: 2018.07.18.13:31:14 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation
Info: 2018.07.18.13:31:14 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2018.07.18.13:31:14 Info: Finished: Create Modelsim Project.
Info: 2018.07.18.13:31:14 Info: Starting: Create block symbol file (.bsf)
Info: 2018.07.18.13:31:14 Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\ADCINCLKCTRL.qsys --block-symbol-file --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\ADCINCLKCTRL --family="Cyclone V" --part=5CEFA7F23I7
Info: 2018.07.18.13:31:14 Info: Loading CommTest_2ADC_dev
Info: 2018.07.18.13:31:14 Info: Reading input file
Info: 2018.07.18.13:31:14 Info: Adding altclkctrl_0 [altclkctrl 18.0]
Info: 2018.07.18.13:31:14 Info: Parameterizing module altclkctrl_0
Info: 2018.07.18.13:31:14 Info: Building connections
Info: 2018.07.18.13:31:14 Info: Parameterizing connections
Info: 2018.07.18.13:31:14 Info: Validating
Info: 2018.07.18.13:31:14 Info: Done reading input file
Info: 2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V.
Info: 2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.
Info: 2018.07.18.13:31:14 Info: qsys-generate succeeded.
Info: 2018.07.18.13:31:14 Info: Finished: Create block symbol file (.bsf)
Info: 2018.07.18.13:31:14 Info:
Info: 2018.07.18.13:31:14 Info: Starting: Create HDL design files for synthesis
Info: 2018.07.18.13:31:14 Info: qsys-generate C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\ADCINCLKCTRL.qsys --synthesis=VERILOG --output-directory=C:\Users\icecube\WorkSpace\Altera\D-Egg_fw\CommTest_2ADC_dev\ADCINCLKCTRL\synthesis --family="Cyclone V" --part=5CEFA7F23I7
Info: 2018.07.18.13:31:14 Info: Loading CommTest_2ADC_dev
Info: 2018.07.18.13:31:14 Info: Reading input file
Info: 2018.07.18.13:31:14 Info: Adding altclkctrl_0 [altclkctrl 18.0]
Info: 2018.07.18.13:31:14 Info: Parameterizing module altclkctrl_0
Info: 2018.07.18.13:31:14 Info: Building connections
Info: 2018.07.18.13:31:14 Info: Parameterizing connections
Info: 2018.07.18.13:31:14 Info: Validating
Info: 2018.07.18.13:31:14 Info: Done reading input file
Info: 2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V.
Info: 2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.
Info: 2018.07.18.13:31:15 Info: ADCINCLKCTRL: Generating ADCINCLKCTRL "ADCINCLKCTRL" for QUARTUS_SYNTH
Info: 2018.07.18.13:31:15 Info: altclkctrl_0: Generating top-level entity ADCINCLKCTRL_altclkctrl_0.
Info: 2018.07.18.13:31:15 Info: altclkctrl_0: "ADCINCLKCTRL" instantiated altclkctrl "altclkctrl_0"
Info: 2018.07.18.13:31:15 Info: ADCINCLKCTRL: Done "ADCINCLKCTRL" with 2 modules, 2 files
Info: 2018.07.18.13:31:15 Info: qsys-generate succeeded.
Info: 2018.07.18.13:31:15 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "SPICMD_FIFO.v" to "SPICMD_FIFO.BAK.v"
Info (11837): Started upgrading IP component FIFO with file "SPICMD_FIFO.v"
Info (11131): Completed upgrading IP component altclkctrl with file "SYS_GCLK.qsys"
Info (11131): Completed upgrading IP component altera_pll with file "SYS_PLL.v"
Info (11131): Completed upgrading IP component FIFO with file "DAT_FIFO.v"
Info (11131): Completed upgrading IP component Qsys with file "TestRO.qsys"
Info (11131): Completed upgrading IP component altera_pll with file "ADC_PLL.v"
Info (11131): Completed upgrading IP component altclkctrl with file "ADCINCLKCTRL.qsys"
Info (11131): Completed upgrading IP component FIFO with file "SPICMD_FIFO.v"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Wed Jul 18 13:31:17 2018
    Info: Elapsed time: 00:02:44
    Info: Total CPU time (on all processors): 00:03:09


