
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1412 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 436.137 ; gain = 98.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/new/main.vhd:58]
INFO: [Synth 8-3491] module 'ALU' declared at 'E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/ALU.vhd:6' bound to instance 'alu0' of component 'ALU' [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/new/main.vhd:93]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/ALU.vhd:17]
INFO: [Synth 8-226] default block is never used [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/ALU.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/ALU.vhd:17]
INFO: [Synth 8-3491] module 'control_unit' declared at 'E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/control_unit.vhd:4' bound to instance 'controlUnit0' of component 'control_unit' [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/new/main.vhd:95]
INFO: [Synth 8-638] synthesizing module 'control_unit' [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/control_unit.vhd:28]
INFO: [Synth 8-226] default block is never used [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/control_unit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (2#1) [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/control_unit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'main' (3#1) [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/new/main.vhd:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 492.250 ; gain = 154.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 492.250 ; gain = 154.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 492.250 ; gain = 154.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'p_s_reg' in module 'control_unit'
INFO: [Synth 8-5544] ROM "RST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CMD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LDIR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LDPC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'IN2_reg' [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/ALU.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'IN1_reg' [E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/ALU.vhd:29]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                        000010000 |                             0000
                      s1 |                        000000010 |                             0001
                      s8 |                        000100000 |                             1000
                      s2 |                        000001000 |                             0010
                      s3 |                        000000001 |                             0011
                      s4 |                        000000100 |                             0100
                      s5 |                        100000000 |                             0101
                      s6 |                        010000000 |                             0110
                      s7 |                        001000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_s_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 492.250 ; gain = 154.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	  21 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      9 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (alu0/IN2_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN2_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN2_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN2_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN2_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN2_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN1_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN1_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN1_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN1_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN1_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu0/IN1_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |     3|
|4     |LUT3   |     6|
|5     |LUT4   |    10|
|6     |LUT5   |     8|
|7     |LUT6   |    56|
|8     |FDCE   |     8|
|9     |FDPE   |     1|
|10    |IBUF   |    36|
|11    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   152|
|2     |  alu0         |ALU          |     4|
|3     |  controlUnit0 |control_unit |    92|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 656.105 ; gain = 318.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 656.105 ; gain = 318.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 656.105 ; gain = 318.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 763.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 763.020 ; gain = 438.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.020 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 27 02:24:20 2024...
