

================================================================
== Vitis HLS Report for 'evalPos'
================================================================
* Date:           Sun Jun 23 03:47:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        evalPos
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.647 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      423|      423|  2.115 us|  2.115 us|  424|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_evalPos_Pipeline_VITIS_LOOP_12_1_fu_76  |evalPos_Pipeline_VITIS_LOOP_12_1  |      416|      416|  2.080 us|  2.080 us|  416|  416|       no|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     5|     1121|    1292|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       72|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     5|     1193|    1364|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_evalPos_Pipeline_VITIS_LOOP_12_1_fu_76  |evalPos_Pipeline_VITIS_LOOP_12_1  |        0|   5|  1121|  1292|    0|
    |sitofp_32ns_32_4_no_dsp_1_U16               |sitofp_32ns_32_4_no_dsp_1         |        0|   0|     0|     0|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                       |                                  |        0|   5|  1121|  1292|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  49|          9|    1|          9|
    |grp_fu_85_ce  |   9|          2|    1|          2|
    |grp_fu_85_p0  |  14|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         |  72|         14|   34|        107|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   8|   0|    8|          0|
    |conv16_i_reg_123                                         |  32|   0|   32|          0|
    |grp_evalPos_Pipeline_VITIS_LOOP_12_1_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln16_reg_128                                       |  31|   0|   31|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  72|   0|   72|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       evalPos|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       evalPos|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       evalPos|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       evalPos|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       evalPos|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       evalPos|  return value|
|board_address0         |  out|    6|   ap_memory|         board|         array|
|board_ce0              |  out|    1|   ap_memory|         board|         array|
|board_q0               |   in|   32|   ap_memory|         board|         array|
|color                  |   in|   32|     ap_none|         color|       pointer|
|profile                |   in|   32|     ap_none|       profile|       pointer|
|rawMoveCount_address0  |  out|    6|   ap_memory|  rawMoveCount|         array|
|rawMoveCount_ce0       |  out|    1|   ap_memory|  rawMoveCount|         array|
|rawMoveCount_we0       |  out|    1|   ap_memory|  rawMoveCount|         array|
|rawMoveCount_d0        |  out|   32|   ap_memory|  rawMoveCount|         array|
|rawMoveCount_q0        |   in|   32|   ap_memory|  rawMoveCount|         array|
|rawMoveCount_address1  |  out|    6|   ap_memory|  rawMoveCount|         array|
|rawMoveCount_ce1       |  out|    1|   ap_memory|  rawMoveCount|         array|
|rawMoveCount_we1       |  out|    1|   ap_memory|  rawMoveCount|         array|
|rawMoveCount_d1        |  out|   32|   ap_memory|  rawMoveCount|         array|
|rawMoveCount_q1        |   in|   32|   ap_memory|  rawMoveCount|         array|
|pm_2_address0          |  out|    1|   ap_memory|          pm_2|         array|
|pm_2_ce0               |  out|    1|   ap_memory|          pm_2|         array|
|pm_2_q0                |   in|   32|   ap_memory|          pm_2|         array|
|res                    |  out|   32|      ap_vld|           res|       pointer|
|res_ap_vld             |  out|    1|      ap_vld|           res|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%centralityValue_loc = alloca i64 1"   --->   Operation 9 'alloca' 'centralityValue_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%profile_s = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %profile" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:10]   --->   Operation 10 'read' 'profile_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idxprom7 = zext i32 %profile_s" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:10]   --->   Operation 11 'zext' 'idxprom7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pm_2_addr = getelementptr i32 %pm_2, i64 0, i64 %idxprom7" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 12 'getelementptr' 'pm_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.73ns)   --->   "%pm_2_load = load i1 %pm_2_addr" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 13 'load' 'pm_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 14 [1/2] (0.73ns)   --->   "%pm_2_load = load i1 %pm_2_addr" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 14 'load' 'pm_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 15 [4/4] (2.91ns)   --->   "%conv16_i = sitofp i32 %pm_2_load" [HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 15 'sitofp' 'conv16_i' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 16 [3/4] (2.91ns)   --->   "%conv16_i = sitofp i32 %pm_2_load" [HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 16 'sitofp' 'conv16_i' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 17 [2/4] (2.91ns)   --->   "%conv16_i = sitofp i32 %pm_2_load" [HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 17 'sitofp' 'conv16_i' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 18 [1/4] (2.91ns)   --->   "%conv16_i = sitofp i32 %pm_2_load" [HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 18 'sitofp' 'conv16_i' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%color_s = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %color" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:9]   --->   Operation 19 'read' 'color_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %color_s" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:16]   --->   Operation 20 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln16 = call void @evalPos_Pipeline_VITIS_LOOP_12_1, i32 %board, i31 %trunc_ln16, i32 %conv16_i, i32 %centralityValue_loc" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:16]   --->   Operation 21 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln16 = call void @evalPos_Pipeline_VITIS_LOOP_12_1, i32 %board, i31 %trunc_ln16, i32 %conv16_i, i32 %centralityValue_loc" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:16]   --->   Operation 22 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:4]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %board, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %board"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %color"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %color, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %profile"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %profile, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rawMoveCount, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rawMoveCount"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pm_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pm_2"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%centralityValue_loc_load = load i32 %centralityValue_loc"   --->   Operation 36 'load' 'centralityValue_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %centralityValue_loc_load" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:26]   --->   Operation 37 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %res, i32 %bitcast_ln26" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:26]   --->   Operation 38 'write' 'write_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:27]   --->   Operation 39 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ board]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ color]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ profile]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rawMoveCount]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ pm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
centralityValue_loc      (alloca       ) [ 001111111]
profile_s                (read         ) [ 000000000]
idxprom7                 (zext         ) [ 000000000]
pm_2_addr                (getelementptr) [ 001000000]
pm_2_load                (load         ) [ 000111000]
conv16_i                 (sitofp       ) [ 000000110]
color_s                  (read         ) [ 000000000]
trunc_ln16               (trunc        ) [ 000000010]
call_ln16                (call         ) [ 000000000]
spectopmodule_ln4        (spectopmodule) [ 000000000]
specinterface_ln0        (specinterface) [ 000000000]
specbitsmap_ln0          (specbitsmap  ) [ 000000000]
specbitsmap_ln0          (specbitsmap  ) [ 000000000]
specinterface_ln0        (specinterface) [ 000000000]
specbitsmap_ln0          (specbitsmap  ) [ 000000000]
specinterface_ln0        (specinterface) [ 000000000]
specinterface_ln0        (specinterface) [ 000000000]
specbitsmap_ln0          (specbitsmap  ) [ 000000000]
specinterface_ln0        (specinterface) [ 000000000]
specbitsmap_ln0          (specbitsmap  ) [ 000000000]
specinterface_ln0        (specinterface) [ 000000000]
specbitsmap_ln0          (specbitsmap  ) [ 000000000]
centralityValue_loc_load (load         ) [ 000000000]
bitcast_ln26             (bitcast      ) [ 000000000]
write_ln26               (write        ) [ 000000000]
ret_ln27                 (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="board">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="board"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="color">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="profile">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="profile"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rawMoveCount">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rawMoveCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pm_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pm_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="evalPos_Pipeline_VITIS_LOOP_12_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="centralityValue_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="centralityValue_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="profile_s_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="profile_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="color_s_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_s/6 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln26_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/8 "/>
</bind>
</comp>

<comp id="63" class="1004" name="pm_2_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pm_2_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pm_2_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_evalPos_Pipeline_VITIS_LOOP_12_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="31" slack="0"/>
<pin id="80" dir="0" index="3" bw="32" slack="1"/>
<pin id="81" dir="0" index="4" bw="32" slack="5"/>
<pin id="82" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv16_i/2 conv2_i/2 conv15_i/3 conv_i/11 "/>
</bind>
</comp>

<comp id="89" class="1004" name="idxprom7_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom7/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln16_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="centralityValue_loc_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="7"/>
<pin id="101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="centralityValue_loc_load/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="bitcast_ln26_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/8 "/>
</bind>
</comp>

<comp id="107" class="1005" name="centralityValue_loc_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="5"/>
<pin id="109" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="centralityValue_loc "/>
</bind>
</comp>

<comp id="113" class="1005" name="pm_2_addr_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pm_2_addr "/>
</bind>
</comp>

<comp id="118" class="1005" name="pm_2_load_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pm_2_load "/>
</bind>
</comp>

<comp id="123" class="1005" name="conv16_i_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv16_i "/>
</bind>
</comp>

<comp id="128" class="1005" name="trunc_ln16_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="1"/>
<pin id="130" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="38" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="70" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="44" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="97"><net_src comp="50" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="110"><net_src comp="40" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="116"><net_src comp="63" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="121"><net_src comp="70" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="126"><net_src comp="85" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="131"><net_src comp="94" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {8 }
 - Input state : 
	Port: evalPos : board | {6 7 }
	Port: evalPos : color | {6 }
	Port: evalPos : profile | {1 }
	Port: evalPos : pm_2 | {1 2 }
  - Chain level:
	State 1
		pm_2_addr : 1
		pm_2_load : 2
	State 2
		conv16_i : 1
	State 3
	State 4
	State 5
	State 6
		call_ln16 : 1
	State 7
	State 8
		bitcast_ln26 : 1
		write_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_evalPos_Pipeline_VITIS_LOOP_12_1_fu_76 |    5    | 4.39286 |   1050  |   1017  |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   read   |            profile_s_read_fu_44            |    0    |    0    |    0    |    0    |
|          |             color_s_read_fu_50             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   write  |           write_ln26_write_fu_56           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_85                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   zext   |               idxprom7_fu_89               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   trunc  |              trunc_ln16_fu_94              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    5    | 4.39286 |   1050  |   1017  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|centralityValue_loc_reg_107|   32   |
|      conv16_i_reg_123     |   32   |
|     pm_2_addr_reg_113     |    1   |
|     pm_2_load_reg_118     |   32   |
|     trunc_ln16_reg_128    |   31   |
+---------------------------+--------+
|           Total           |   128  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_70              |  p0  |   2  |   1  |    2   ||    9    |
| grp_evalPos_Pipeline_VITIS_LOOP_12_1_fu_76 |  p2  |   2  |  31  |   62   ||    9    |
|                  grp_fu_85                 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   128  ||   1.38  ||    27   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    4   |  1050  |  1017  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |  1178  |  1044  |
+-----------+--------+--------+--------+--------+
