********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.82
BUILT  : May  4 2024
DATE   : 2024-05-06.04:34:43
COMMAND: -synth -top memory_test -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl +libext+.v+.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/memory_test.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_single_port_ram.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_simple_dual_port_ram_single_clock.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_simple_dual_port_ram_dual_clock.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_true_dual_port_ram_single_clock.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_true_dual_port_ram_dual_clock.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_single_port_rom.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_dual_port_rom.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_mixed_width_ram.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_mixed_width_true_dual_port_ram.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_mixed_width_true_dual_port_ram_new_rw.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_byte_enabled_simple_dual_port_ram.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_byte_enabled_true_dual_port_ram.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_single_port_ram_MLAB.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_async_ram_MLAB.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_single_port_ram_M144K.v -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_async_ram_MLAB.v:1:1: Compile module "work@infer_async_ram_MLAB".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_byte_enabled_simple_dual_port_ram.sv:6:1: Compile module "work@infer_byte_enabled_simple_dual_port_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_byte_enabled_true_dual_port_ram.sv:9:1: Compile module "work@infer_byte_enabled_true_dual_port_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_dual_port_rom.v:4:1: Compile module "work@infer_dual_port_rom".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_ram.sv:8:1: Compile module "work@infer_mixed_width_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_true_dual_port_ram.sv:15:1: Compile module "work@infer_mixed_width_true_dual_port_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_true_dual_port_ram_new_rw.sv:15:1: Compile module "work@infer_mixed_width_true_dual_port_ram_new_rw".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_simple_dual_port_ram_dual_clock.v:5:1: Compile module "work@infer_simple_dual_port_ram_dual_clock".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_simple_dual_port_ram_single_clock.v:5:1: Compile module "work@infer_simple_dual_port_ram_single_clock".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram.v:4:1: Compile module "work@infer_single_port_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram_M144K.v:4:1: Compile module "work@infer_single_port_ram_M144K".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram_MLAB.v:4:1: Compile module "work@infer_single_port_ram_MLAB".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_rom.v:4:1: Compile module "work@infer_single_port_rom".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_true_dual_port_ram_dual_clock.v:4:1: Compile module "work@infer_true_dual_port_ram_dual_clock".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_true_dual_port_ram_single_clock.v:4:1: Compile module "work@infer_true_dual_port_ram_single_clock".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/memory_test.v:17:1: Compile module "work@memory_test".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_async_ram_MLAB.v:9:32: Implicit port type (wire) for "data_out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_byte_enabled_true_dual_port_ram.sv:25:28: Implicit port type (wire) for "data_out1",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram.v:10:28: Implicit port type (wire) for "q".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram_M144K.v:10:28: Implicit port type (wire) for "q".
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_ram.sv:31:3: Compile generate block "work@memory_test.inst07.genblk1".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/memory_test.v:17:1: Top level module "work@memory_test".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 17.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 9
