
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003305                       # Number of seconds simulated
sim_ticks                                  3305048592                       # Number of ticks simulated
final_tick                               574807971711                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 390857                       # Simulator instruction rate (inst/s)
host_op_rate                                   502977                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 300730                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919708                       # Number of bytes of host memory used
host_seconds                                 10990.10                       # Real time elapsed on the host
sim_insts                                  4295560525                       # Number of instructions simulated
sim_ops                                    5527762904                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       205184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       104064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        86784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       147328                       # Number of bytes read from this memory
system.physmem.bytes_read::total               550656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       232320                       # Number of bytes written to this memory
system.physmem.bytes_written::total            232320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1603                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          813                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          678                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1151                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4302                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1815                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1815                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       580929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62081992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       542201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31486375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       580929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     26258010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       503472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44576652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               166610561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       580929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       542201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       580929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       503472                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2207532                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70292461                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70292461                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70292461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       580929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62081992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       542201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31486375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       580929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     26258010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       503472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44576652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              236903022                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7925777                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871675                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508351                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185163                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1417791                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374518                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207608                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3381540                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15964292                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871675                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582126                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907231                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        395921                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667418                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7787007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.362526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4498505     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163543      2.10%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298568      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280887      3.61%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457231      5.87%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475695      6.11%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114142      1.47%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86075      1.11%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1412361     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7787007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362321                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.014224                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491109                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       382702                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180087                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12786                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720313                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313624                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          729                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17867754                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720313                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3640254                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         135154                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44003                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3042490                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204784                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17384439                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69410                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23088191                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79144980                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79144980                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8175141                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2034                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547970                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2668138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       581989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9524                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196730                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16437774                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13839497                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18286                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5007679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13725917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7787007                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777255                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840135                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2722697     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448683     18.60%     53.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257528     16.15%     69.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773211      9.93%     79.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806270     10.35%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473666      6.08%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210400      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56101      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38451      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7787007                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54457     66.01%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17927     21.73%     87.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10115     12.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10859728     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109598      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374286     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494885      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13839497                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.746138                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82499                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005961                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35566785                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21447503                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13379026                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13921996                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34286                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       783184                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143048                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720313                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          73701                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6090                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16439778                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19790                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2668138                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       581989                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207607                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13575198                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280051                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264298                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762579                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048748                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482528                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712791                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13394541                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13379026                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218657                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20095849                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688040                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408973                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5068069                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185452                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7066694                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.309542                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3271301     46.29%     46.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493537     21.13%     67.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833439     11.79%     79.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283805      4.02%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272640      3.86%     87.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113835      1.61%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298010      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88863      1.26%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411264      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7066694                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411264                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23095277                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33600649                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 138770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.792578                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.792578                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.261706                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.261706                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62771992                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17545112                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18390381                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7925777                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2915658                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2377603                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196245                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1223844                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1133345                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          312771                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8730                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2913620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16012607                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2915658                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1446116                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3551286                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040734                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        503932                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1437717                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94764                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7810996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.539944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4259710     54.53%     54.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          234896      3.01%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          435022      5.57%     63.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          437215      5.60%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          270421      3.46%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          217043      2.78%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          135065      1.73%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          127373      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1694251     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7810996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367870                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.020320                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3039382                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       498671                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3410165                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        20939                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841838                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       492496                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19197279                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841838                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3260710                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          93687                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       104351                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3205587                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       304819                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18504686                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        126605                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26003751                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86301976                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86301976                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16003431                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10000320                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3280                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1576                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           853333                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1710717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       870797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11206                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       343707                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17433243                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13861135                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27572                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5935305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18144766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7810996                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892986                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2687622     34.41%     34.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1682902     21.55%     55.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1141268     14.61%     70.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       731197      9.36%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       768581      9.84%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       370671      4.75%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       294221      3.77%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67171      0.86%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67363      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7810996                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85986     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16339     13.79%     86.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16153     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11597332     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186029      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1575      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1341207      9.68%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       734992      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13861135                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.748868                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118478                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008547                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35679316                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23371742                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13541120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13979613                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43757                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       667643                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          173                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       210055                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841838                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          48620                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8489                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17436402                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        34121                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1710717                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       870797                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1576                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6718                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121719                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109642                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231361                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13675364                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1279053                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       185771                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1997301                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1938566                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            718248                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725429                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13545490                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13541120                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8625052                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24748300                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708491                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348511                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9320091                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11475381                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5961073                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198350                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6969158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.646595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144982                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2660809     38.18%     38.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1944795     27.91%     66.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       807236     11.58%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       402270      5.77%     83.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       403348      5.79%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163612      2.35%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       165571      2.38%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87710      1.26%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       333807      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6969158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9320091                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11475381                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1703816                       # Number of memory references committed
system.switch_cpus1.commit.loads              1043074                       # Number of loads committed
system.switch_cpus1.commit.membars               1576                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1656229                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10338464                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       236632                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       333807                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24071805                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35715322                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 114781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9320091                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11475381                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9320091                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850397                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850397                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175921                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175921                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61423920                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18820335                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17639378                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3152                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7925777                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2977588                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2431216                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       199815                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1237804                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1170155                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          305595                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8805                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3076070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16164971                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2977588                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1475750                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3502948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1040207                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        479011                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1497669                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        77712                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7896796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.530449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4393848     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          285988      3.62%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          432764      5.48%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          298080      3.77%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          209290      2.65%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          202470      2.56%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          122266      1.55%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          263141      3.33%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1688949     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7896796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375684                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.039544                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3165625                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       500334                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3343556                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48718                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        838550                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       499362                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19347453                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        838550                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3344265                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47607                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       196488                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3210111                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       259764                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18763560                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        107829                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        89014                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26326688                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87323639                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87323639                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16152777                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10173856                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3358                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1611                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           779406                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1718444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       876626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10526                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       224031                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17477239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3215                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13946383                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28093                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5856288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17892096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7896796                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766081                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919642                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2851590     36.11%     36.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1585224     20.07%     56.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1113411     14.10%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       751390      9.52%     79.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       767759      9.72%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       365150      4.62%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       326284      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62227      0.79%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73761      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7896796                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          75677     70.73%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15055     14.07%     84.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16268     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11664550     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       175894      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1605      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1370357      9.83%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       733977      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13946383                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759623                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             107000                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007672                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35924651                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23336780                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13557652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14053383                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44162                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       668802                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          601                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209035                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        838550                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25192                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4690                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17480456                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1718444                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       876626                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1611                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230421                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13688498                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1281210                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       257881                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1996996                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1945863                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            715786                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727086                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13563632                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13557652                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8775766                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24926276                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710577                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352069                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9391451                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11576439                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5904001                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       201225                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7058246                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.640130                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2723262     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2012372     28.51%     67.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       760858     10.78%     77.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426785      6.05%     83.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       356702      5.05%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       160138      2.27%     91.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       152814      2.17%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104906      1.49%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       360409      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7058246                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9391451                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11576439                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1717230                       # Number of memory references committed
system.switch_cpus2.commit.loads              1049639                       # Number of loads committed
system.switch_cpus2.commit.membars               1604                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1679545                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10421884                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239460                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       360409                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24178277                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35800025                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9391451                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11576439                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9391451                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843935                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843935                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184925                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184925                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61477416                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18857563                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17791268                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3208                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7925777                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2880480                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2344354                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193667                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1219591                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1131187                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          295104                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8591                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3181781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15734625                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2880480                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1426291                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3302666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         992835                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        504979                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1554424                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        76873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7785426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.489433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4482760     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          177694      2.28%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          230536      2.96%     62.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          349735      4.49%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          338568      4.35%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          258071      3.31%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152461      1.96%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          230878      2.97%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1564723     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7785426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363432                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.985247                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3287945                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       494488                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3181925                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25272                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        795794                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       487053                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          222                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18815810                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        795794                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3463004                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         103767                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       135013                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3028027                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259819                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18263734                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           62                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        112770                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81448                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25456304                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85040026                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85040026                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15773257                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9682952                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3735                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2075                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           738407                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1692507                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       893342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17286                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       274335                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16969677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3578                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13648548                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25888                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5548762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16868256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          498                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7785426                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.753089                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897767                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2719440     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1707029     21.93%     56.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1096669     14.09%     70.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       753227      9.67%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       706124      9.07%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       374336      4.81%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       277072      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82340      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69189      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7785426                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66917     69.29%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13605     14.09%     83.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16055     16.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11357081     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192936      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1540      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1347719      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       749272      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13648548                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.722045                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96577                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007076                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35204983                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22522099                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13261887                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13745125                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46596                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       651634                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          216                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226259                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        795794                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          62929                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9401                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16973255                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       111609                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1692507                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       893342                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2038                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109425                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227190                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13383789                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1267911                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       264755                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2000067                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1874611                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            732156                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.688641                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13265575                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13261887                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8517410                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23911167                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.673260                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356211                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9237730                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11353807                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5619432                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3080                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196540                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6989632                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.624378                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152032                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2706542     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2003850     28.67%     67.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       738795     10.57%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       422229      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       351315      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       170856      2.44%     91.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174220      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        73780      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       348045      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6989632                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9237730                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11353807                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1707940                       # Number of memory references committed
system.switch_cpus3.commit.loads              1040860                       # Number of loads committed
system.switch_cpus3.commit.membars               1540                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1628535                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10233841                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231701                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       348045                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23614826                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34742845                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 140351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9237730                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11353807                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9237730                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.857979                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.857979                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.165530                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.165530                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60225379                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18317293                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17381286                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3080                       # number of misc regfile writes
system.l2.replacements                           4303                       # number of replacements
system.l2.tagsinuse                      16383.932210                       # Cycle average of tags in use
system.l2.total_refs                           619314                       # Total number of references to valid blocks.
system.l2.sampled_refs                          20687                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.937352                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           210.409983                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.918763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    825.541316                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.958303                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    406.782979                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.954639                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    326.391284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    588.653233                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4640.834259                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3077.971139                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2333.381251                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3917.164806                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012842                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.050387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024828                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000913                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.019921                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.035929                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.283254                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.187864                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.142418                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.239085                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3429                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2878                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2441                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3658                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12406                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4476                       # number of Writeback hits
system.l2.Writeback_hits::total                  4476                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3429                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2878                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2441                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3658                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12406                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3429                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2878                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2441                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3658                       # number of overall hits
system.l2.overall_hits::total                   12406                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1603                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          813                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          678                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1150                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4301                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1603                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          813                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          678                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1151                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4302                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1603                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          813                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          678                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1151                       # number of overall misses
system.l2.overall_misses::total                  4302                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       798771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     98170618                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       714086                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     53860687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       781327                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     43090915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       867050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     69148366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       267431820                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        41313                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         41313                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       798771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     98170618                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       714086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     53860687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       781327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     43090915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       867050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     69189679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        267473133                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       798771                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     98170618                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       714086                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     53860687                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       781327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     43090915                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       867050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     69189679                       # number of overall miss cycles
system.l2.overall_miss_latency::total       267473133                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3119                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16707                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4476                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4476                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5032                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3691                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16708                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5032                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3691                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16708                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.318561                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.220266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.217377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.239185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.257437                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.318561                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.220266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.217377                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.239343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257481                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.318561                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.220266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.217377                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.239343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257481                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53251.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61241.807860                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51006.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 66249.307503                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 52088.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63555.921829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 66696.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60129.013913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62178.986282                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        41313                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        41313                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53251.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61241.807860                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51006.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 66249.307503                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 52088.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63555.921829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 66696.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60112.666377                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62174.135983                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53251.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61241.807860                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51006.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 66249.307503                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 52088.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63555.921829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 66696.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60112.666377                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62174.135983                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1815                       # number of writebacks
system.l2.writebacks::total                      1815                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1603                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          813                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          678                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4301                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4302                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       713518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     88876618                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       633228                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     49155544                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       695244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     39166671                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       789746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     62460607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    242491176                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        35863                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        35863                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       713518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     88876618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       633228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     49155544                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       695244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     39166671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       789746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     62496470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    242527039                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       713518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     88876618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       633228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     49155544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       695244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     39166671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       789746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     62496470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    242527039                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.318561                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.220266                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.217377                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.239185                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.257437                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.318561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.220266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.217377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.239343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.318561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.220266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.217377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.239343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257481                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47567.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55443.928883                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45230.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 60461.923739                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46349.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57767.951327                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 60749.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54313.571304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56380.185073                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        35863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        35863                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47567.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55443.928883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45230.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 60461.923739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 46349.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57767.951327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 60749.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54297.541268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56375.415853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47567.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55443.928883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45230.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 60461.923739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 46349.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57767.951327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 60749.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54297.541268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56375.415853                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.918737                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699513                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848154.083026                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.918737                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023908                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868460                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667399                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667399                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667399                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667399                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667399                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667399                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       993733                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       993733                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       993733                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       993733                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       993733                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       993733                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667418                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667418                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667418                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667418                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667418                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667418                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52301.736842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52301.736842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52301.736842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52301.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52301.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52301.736842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       815969                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       815969                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       815969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       815969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       815969                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       815969                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54397.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54397.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54397.933333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54397.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54397.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54397.933333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5032                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935989                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5288                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42347.955560                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.027840                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.972160                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067632                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067632                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504572                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504572                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504572                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504572                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16293                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16293                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16293                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16293                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16293                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16293                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    751774238                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    751774238                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    751774238                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    751774238                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    751774238                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    751774238                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083925                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083925                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007818                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007818                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006463                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006463                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006463                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006463                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46140.934021                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46140.934021                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46140.934021                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46140.934021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46140.934021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46140.934021                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          889                       # number of writebacks
system.cpu0.dcache.writebacks::total              889                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11261                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11261                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11261                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11261                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11261                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11261                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5032                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5032                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5032                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5032                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5032                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    127546718                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    127546718                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    127546718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    127546718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    127546718                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    127546718                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001996                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001996                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001996                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001996                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25347.122019                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25347.122019                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25347.122019                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25347.122019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25347.122019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25347.122019                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958273                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086077385                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345739.492441                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958273                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1437701                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1437701                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1437701                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1437701                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1437701                       # number of overall hits
system.cpu1.icache.overall_hits::total        1437701                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       914747                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       914747                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       914747                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       914747                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       914747                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       914747                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1437717                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1437717                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1437717                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1437717                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1437717                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1437717                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57171.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57171.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57171.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57171.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57171.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57171.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       747413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       747413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       747413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       747413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       747413                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       747413                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53386.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53386.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53386.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53386.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53386.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53386.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3691                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166192767                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3947                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              42106.097542                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.979160                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.020840                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855387                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144613                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       975532                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         975532                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       657641                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        657641                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1576                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1576                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1576                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1576                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1633173                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1633173                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1633173                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1633173                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9693                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9693                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9693                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9693                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9693                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9693                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    364878143                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    364878143                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    364878143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    364878143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    364878143                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    364878143                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       985225                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       985225                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       657641                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       657641                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1642866                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1642866                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1642866                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1642866                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009838                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009838                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005900                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005900                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37643.468792                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37643.468792                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37643.468792                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37643.468792                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37643.468792                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37643.468792                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          808                       # number of writebacks
system.cpu1.dcache.writebacks::total              808                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6002                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6002                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6002                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3691                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3691                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3691                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3691                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3691                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     75662761                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75662761                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     75662761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     75662761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     75662761                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     75662761                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20499.257925                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20499.257925                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20499.257925                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20499.257925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20499.257925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20499.257925                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.954612                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089438938                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2363208.108460                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.954612                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023966                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738709                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1497651                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1497651                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1497651                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1497651                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1497651                       # number of overall hits
system.cpu2.icache.overall_hits::total        1497651                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1004585                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1004585                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1004585                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1004585                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1004585                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1004585                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1497669                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1497669                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1497669                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1497669                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1497669                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1497669                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55810.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55810.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55810.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55810.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55810.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55810.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       800156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       800156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       800156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       800156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       800156                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       800156                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53343.733333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53343.733333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53343.733333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53343.733333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53343.733333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53343.733333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3119                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161228451                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3375                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              47771.392889                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.682862                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.317138                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830792                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169208                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       975186                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         975186                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       664382                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        664382                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1610                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1610                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1604                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1604                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1639568                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1639568                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1639568                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1639568                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6384                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6384                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6384                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6384                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6384                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6384                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    199292380                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    199292380                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    199292380                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    199292380                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    199292380                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    199292380                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       981570                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       981570                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       664382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       664382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1645952                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1645952                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1645952                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1645952                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006504                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006504                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003879                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31217.478070                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31217.478070                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31217.478070                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31217.478070                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31217.478070                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31217.478070                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          718                       # number of writebacks
system.cpu2.dcache.writebacks::total              718                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3265                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3265                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3265                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3265                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3119                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3119                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3119                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3119                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3119                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3119                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     64733815                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     64733815                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     64733815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     64733815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     64733815                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     64733815                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20754.669766                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20754.669766                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20754.669766                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20754.669766                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20754.669766                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20754.669766                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970231                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086607599                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190741.127016                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970231                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1554404                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1554404                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1554404                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1554404                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1554404                       # number of overall hits
system.cpu3.icache.overall_hits::total        1554404                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1300417                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1300417                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1300417                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1300417                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1300417                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1300417                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1554424                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1554424                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1554424                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1554424                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1554424                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1554424                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 65020.850000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65020.850000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 65020.850000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65020.850000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 65020.850000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65020.850000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       881390                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       881390                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       881390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       881390                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       881390                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       881390                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 67799.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67799.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 67799.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67799.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 67799.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67799.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4809                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170712579                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5065                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33704.359131                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.357544                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.642456                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884209                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115791                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       964559                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         964559                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       663680                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        663680                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1621                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1621                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1540                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1540                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1628239                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1628239                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1628239                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1628239                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12253                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12253                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          235                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12488                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12488                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12488                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12488                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    486622341                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    486622341                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     14631108                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     14631108                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    501253449                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    501253449                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    501253449                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    501253449                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       976812                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       976812                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       663915                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       663915                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1540                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1540                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1640727                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1640727                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1640727                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1640727                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012544                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012544                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000354                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000354                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007611                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007611                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007611                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007611                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39714.546723                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39714.546723                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 62260.034043                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62260.034043                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 40138.809177                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 40138.809177                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 40138.809177                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40138.809177                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       116084                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 38694.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2061                       # number of writebacks
system.cpu3.dcache.writebacks::total             2061                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7445                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7445                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          234                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7679                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7679                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7679                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7679                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4808                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4808                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4809                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4809                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4809                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4809                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    102899820                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    102899820                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        42313                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        42313                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    102942133                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    102942133                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    102942133                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    102942133                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21401.792845                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21401.792845                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        42313                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        42313                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21406.141194                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21406.141194                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21406.141194                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21406.141194                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
