;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -27, <-20
	DJN -1, @-20
	CMP 270, 0
	SUB 21, -0
	CMP 300, 90
	DJN 210, 60
	MOV -1, <-30
	JMN 500, <-700
	SUB 0, 0
	CMP 27, -0
	CMP 270, 0
	CMP 270, 0
	SPL 107, @-1
	SUB <0, @2
	ADD 210, 30
	SLT 30, 9
	SUB @-127, 100
	JMN 500, <-700
	SUB -530, -9
	JMN 500, <-700
	SUB 0, 0
	MOV -27, <-20
	SUB <121, 106
	SUB @121, <133
	SUB @121, <103
	SUB 5, <2
	SUB <121, 106
	SUB <121, 106
	SUB 2, @540
	SLT 127, 0
	JMZ <130, 9
	JMZ <130, 9
	JMZ <130, 9
	CMP 27, -0
	MOV -1, <-30
	ADD 272, 60
	SPL 0, <402
	DJN -81, @-20
	SUB @-127, 100
	SUB @-127, 100
	CMP 250, 420
	CMP -207, <-120
	SUB -12, 0
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	CMP -207, <-120
	DJN -1, @-20
	CMP 270, 0
