
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use IEEE.STD_LOGIC_ARITH.ALL;


entity Counter_syc is
    port (
        clk     : in  std_logic;
        reset   : in  std_logic;
        enable  : in  std_logic;
        count   : out std_logic_vector(3 downto 0)
    );
end entity Counter_syc;     



architecture Behavioral of Counter_syc is
    signal s_counter_reg : std_logic_vector(3 downto 0);   

begin
	process_counter:  process(clk, reset)
    	  begin       
              if clk'event and clk = '1' then
                 if reset = '1' then
                      s_counter_reg <=(others=>'0');
                  elsif enable = '1' then
                       s_counter_reg <= s_counter_reg + 1;   
                 end if;
              end if;
        end process process_counter;    

  count <= s_counter_reg;
     
end architecture Behavioral;