Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : processor
Version: J-2014.09-SP4
Date   : Fri Mar 11 21:12:58 2016
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                           34
Number of nets:                          2762
Number of cells:                         2597
Number of combinational cells:           2271
Number of sequential cells:               324
Number of macros/black boxes:               0
Number of buf/inv:                        283
Number of references:                      60

Combinational area:              32953.073699
Buf/Inv area:                     2718.578436
Noncombinational area:           17702.400894
Macro/Black Box area:                0.000000
Net Interconnect area:           23369.845768

Total cell area:                 50655.474593
Total area:                      74025.320361

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------
processor                         50655.4746    100.0   4989.8633   2107.1080  0.0000  processor
ramx                              40143.0620     79.2  26239.3516  13903.7104  0.0000  ram
regfilex                           3415.4413      6.7   1723.8588   1691.5825  0.0000  regfile
--------------------------------  ----------  -------  ----------  ----------  ------  ---------
Total                                                  32953.0737  17702.4009  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                       Estimated  Perc. of
  Module               Implem.  Count       Area cell area
  -------------------- -------  ----- ---------- ---------
  DP_OP_174J2_122_9563     str      1   830.0339      1.6%
  DW01_add             apparch      2   239.1495      0.5%
  DW_cmp               apparch     17   582.4358      1.1%
  DW_leftsh               astr      1   535.9893      1.1%
  DW_rbsh                 astr      1   412.9844      0.8%
  DW_rightsh              astr      1   429.7576      0.8%
  -------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                   1   830.0339      1.6%
  Total:                           23  3030.3504      6.0%

Subtotal of datapath(DP_OP) cell area:  830.0339  1.6%  (estimated)
Total synthetic cell area:              3030.3504  6.0%  (estimated)

1
