#
# 1. Modify this file to fit your own environment.
# 2. Copy this file synopsys_dc.setup to .synopsys_dc.setup
#    and put this file in tool's invoking directory or your home directory.
#	

set company {CIC}
set designer {Student}

set search_path      "/cad/CBDK/CBDK_TN40G_Arm/CBDK_TSMC40_core_Arm_v2.0/CIC/SynopsysDC/db/ /cad/synopsys/synthesis/2022.03/dw/examples/ ./SRAM_lib/ ../RgbdVoAsic_All $search_path"
set target_library   "/cad/CBDK/CBDK_TN40G_Arm/CBDK_TSMC40_core_Arm_v2.0/CIC/SynopsysDC/db/sc9_base_lvt/sc9_cln40g_base_lvt_ss_typical_max_0p81v_125c.db \
                      /cad/CBDK/CBDK_TN40G_Arm/CBDK_TSMC40_core_Arm_v2.0/CIC/SynopsysDC/db/sc9_base_lvt/sc9_cln40g_base_lvt_ff_typical_min_0p99v_m40c.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_dp_desc_8_nldm_ff_0p99v_0p99v_125c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_dp_desc_8_nldm_ff_0p99v_0p99v_m40c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_dp_desc_8_nldm_ss_0p81v_0p81v_125c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_dp_desc_8_nldm_ss_0p81v_0p81v_m40c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_dp_dstFrame_nldm_ff_0p99v_0p99v_125c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_dp_dstFrame_nldm_ff_0p99v_0p99v_m40c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_dp_dstFrame_nldm_ss_0p81v_0p81v_125c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_dp_dstFrame_nldm_ss_0p81v_0p81v_m40c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_lb_FAST_nldm_ff_0p99v_0p99v_125c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_lb_FAST_nldm_ff_0p99v_0p99v_m40c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_lb_FAST_nldm_ss_0p81v_0p81v_125c_syn.db \
                      /project/dr325/pa49/pa4904/pylin_0513/02_SYN/SRAM_lib/sram_lb_FAST_nldm_ss_0p81v_0p81v_m40c_syn.db \
                     "
set link_library     "* $target_library dw_foundation.sldb"
set symbol_library   "generic.sdb"
set synthetic_library "dw_foundation.sldb"
set default_schematic_options {-size infinite}

set hdlin_translate_off_skip_text "TRUE"
set edifout_netlist_only "TRUE"
set verilogout_no_tri true

set hdlin_enable_presto_for_vhdl "TRUE"
set sh_enable_line_editing true
set sh_line_editing_mode emacs
history keep 100
alias h history

set bus_inference_style {%s[%d]}
set bus_naming_style {%s[%d]}
set hdlout_internal_busses true
change_names -hierarchy -rule verilog
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
define_name_rules name_rule -case_insensitive
change_names -hierarchy -rules name_rule

