- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [[TableGen] Define single instruction allowing Reg/Imm operands or split to multiple instructions instead?](https://discourse.llvm.org/t/tablegen-define-single-instruction-allowing-reg-imm-operands-or-split-to-multiple-instructions-instead/65174#post_4)
- [Configure script breakage with the new -Werror=implicit-function-declaration](https://discourse.llvm.org/t/configure-script-breakage-with-the-new-werror-implicit-function-declaration/65213#post_4)
- [[RFC] Vector Masking Representation in MLIR](https://discourse.llvm.org/t/rfc-vector-masking-representation-in-mlir/64964#post_12)
- [[RFC] Tensilica Xtensa &lpar;ESP32&rpar; backend](https://discourse.llvm.org/t/rfc-tensilica-xtensa-esp32-backend/57835#post_7)
- [[RFC][MemRef] Adding Realloc Op](https://discourse.llvm.org/t/rfc-memref-adding-realloc-op/65132#post_8)
<!-- DISCOURSE-LLVM:END -->
