# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ECE216BNew.srcs/sources_1/new/EntityLib.v" \
"../../../../ECE216BNew.srcs/sources_1/new/ArrayTop.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" \
"../../../../ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" \
"../../../../ECE216BNew.srcs/sim_1/new/Hw3Hw_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
