// Seed: 978130442
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5
);
  supply1 id_7;
  always @(negedge 1) id_7 = 1 <-> (1) - id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    input tri0 id_3,
    input wand id_4,
    output wor id_5,
    input tri id_6,
    input wand id_7,
    output supply0 id_8
);
  tri0 id_10;
  xnor (id_5, id_0, id_7, id_1, id_6, id_10, id_4, id_3);
  assign id_10 = 1;
  module_0(
      id_5, id_0, id_5, id_1, id_4, id_0
  );
endmodule
