/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 328 208)
	(text "Control_Word_Register" (rect 5 0 141 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Lo_Hi_In" (rect 0 0 51 19)(font "Intel Clear" (font_size 8)))
		(text "Lo_Hi_In" (rect 21 27 72 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "A_Addr_In [9 .. 0]" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "A_Addr_In [9 .. 0]" (rect 21 43 124 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 59 44 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "Type_Reg_In[6_.._0]" (rect 0 0 122 19)(font "Intel Clear" (font_size 8)))
		(text "Type_Reg_In[6_.._0]" (rect 21 75 143 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "B_Reg_In[5 .. 0]" (rect 0 0 93 19)(font "Intel Clear" (font_size 8)))
		(text "B_Reg_In[5 .. 0]" (rect 21 91 114 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "Mem_Reg_In[1 .. 0]" (rect 0 0 114 19)(font "Intel Clear" (font_size 8)))
		(text "Mem_Reg_In[1 .. 0]" (rect 21 107 135 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "K_Reg_In" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "K_Reg_In" (rect 21 123 76 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "ALU_SH_In[5 .. 0]" (rect 0 0 105 19)(font "Intel Clear" (font_size 8)))
		(text "ALU_SH_In[5 .. 0]" (rect 21 139 126 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "C_Reg_In[5 .. 0]" (rect 0 0 93 19)(font "Intel Clear" (font_size 8)))
		(text "C_Reg_In[5 .. 0]" (rect 21 155 114 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 312 32)
		(output)
		(text "Lo_Hi_Out" (rect 0 0 62 19)(font "Intel Clear" (font_size 8)))
		(text "Lo_Hi_Out" (rect 229 27 291 46)(font "Intel Clear" (font_size 8)))
		(line (pt 312 32)(pt 296 32))
	)
	(port
		(pt 312 48)
		(output)
		(text "A_Addr_Out [9 .. 0]" (rect 0 0 114 19)(font "Intel Clear" (font_size 8)))
		(text "A_Addr_Out [9 .. 0]" (rect 177 43 291 62)(font "Intel Clear" (font_size 8)))
		(line (pt 312 48)(pt 296 48)(line_width 3))
	)
	(port
		(pt 312 64)
		(output)
		(text "Type_Reg_Out[6_.._0]" (rect 0 0 133 19)(font "Intel Clear" (font_size 8)))
		(text "Type_Reg_Out[6_.._0]" (rect 158 59 291 78)(font "Intel Clear" (font_size 8)))
		(line (pt 312 64)(pt 296 64)(line_width 3))
	)
	(port
		(pt 312 80)
		(output)
		(text "B_Reg_Out[5 .. 0]" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "B_Reg_Out[5 .. 0]" (rect 188 75 291 94)(font "Intel Clear" (font_size 8)))
		(line (pt 312 80)(pt 296 80)(line_width 3))
	)
	(port
		(pt 312 96)
		(output)
		(text "Mem_Reg_Out[1 .. 0]" (rect 0 0 125 19)(font "Intel Clear" (font_size 8)))
		(text "Mem_Reg_Out[1 .. 0]" (rect 166 91 291 110)(font "Intel Clear" (font_size 8)))
		(line (pt 312 96)(pt 296 96)(line_width 3))
	)
	(port
		(pt 312 112)
		(output)
		(text "K_Reg_Out" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "K_Reg_Out" (rect 225 107 291 126)(font "Intel Clear" (font_size 8)))
		(line (pt 312 112)(pt 296 112))
	)
	(port
		(pt 312 128)
		(output)
		(text "ALU_SH_Out[5 .. 0]" (rect 0 0 115 19)(font "Intel Clear" (font_size 8)))
		(text "ALU_SH_Out[5 .. 0]" (rect 176 123 291 142)(font "Intel Clear" (font_size 8)))
		(line (pt 312 128)(pt 296 128)(line_width 3))
	)
	(port
		(pt 312 144)
		(output)
		(text "C_Reg_Out[5_.._0]" (rect 0 0 110 19)(font "Intel Clear" (font_size 8)))
		(text "C_Reg_Out[5_.._0]" (rect 181 139 291 158)(font "Intel Clear" (font_size 8)))
		(line (pt 312 144)(pt 296 144)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 296 176))
	)
)
