


# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of d_ff checking with test bench to check dut

---

## âœ… Day 70 - d_ff checking with test bench to check dut

![D_ff](./images/tb_d_scematic.png)
 

**Description:**  
 run 1000ns
 1 |  0
 2 |  1
 3 |  2
 4 |  3
 5 |  4
 0 |  5
 1 |  0
 2 |  1
 3 |  2
 4 |  3
 5 |  4
 6 |  5
 7 |  6
 8 |  7
 9 |  8
 0 |  9
 1 |  0
 2 |  1
 3 |  2
 4 |  3
 5 |  4
 6 |  5
 7 |  6
 8 |  7
 9 |  8
 0 |  9
 1 |  0
 2 |  1
 3 |  2
 4 |  3
 5 |  4
 6 |  5
 7 |  6
 8 |  7
 9 |  8
 0 |  9
 1 |  0
 2 |  1
 3 |  2
 4 |  3
 5 |  4
 6 |  5
 7 |  6
 8 |  7
 9 |  8
 0 |  9
 1 |  0
 2 |  1
 3 |  2
 4 |  3
 5 |  4
 6 |  5
 7 |  6
 8 |  7
 9 |  8
 0 |  9
 1 |  0
 2 |  1
 3 |  2
 4 |  3
 5 |  4
 6 |  5
 7 |  6
 8 |  7
 9 |  8
 0 |  9
 1 |  0
 2 |  1
 3 |  2
 4 |  3
 5 |  4
 6 |  5
 7 |  6
 8 |  7
 9 |  8
 0 |  9
 1 |  0
 2 |  1
 3 |  2
 4 |  3
 5 |  4
 6 |  5
 7 |  6
 

 
### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/tb_d_sim.png)

**Description:**  
simulation results.
simualtion results of EVEN COUNTER
