Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Wed Feb  5 15:38:05 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_synth/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 4.908ns (24.401%)  route 15.206ns (75.599%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=11)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/icache_ex_valid_q_reg[1]_i_56[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___101/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___104/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___105/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_185/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/i___29_i_185_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_6/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/i___29_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_2/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
                         LUT5 (Prop_lut5_I3_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, unplaced)        0.505     8.719    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.843 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, unplaced)       0.563     9.406    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.116     9.522 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, unplaced)        0.499    10.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I2_O)        0.124    10.145 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, unplaced)        0.511    10.656    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.780 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, unplaced)         0.449    11.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
                         LUT4 (Prop_lut4_I3_O)        0.124    11.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, unplaced)         0.920    12.273    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.397 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9/O
                         net (fo=1, unplaced)         0.000    12.397    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.939    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.985    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.109 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, unplaced)         0.490    14.599    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q[0]_i_1__0/O
                         net (fo=40, unplaced)        0.526    15.249    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]
                         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, unplaced)         0.460    15.833    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    15.957 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=1, unplaced)         0.449    16.406    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
                         LUT5 (Prop_lut5_I4_O)        0.124    16.530 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=5, unplaced)         0.477    17.007    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.131 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236/O
                         net (fo=9, unplaced)         0.490    17.621    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.124    17.745 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__3/O
                         net (fo=2, unplaced)         0.800    18.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_4[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    22.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17323, unplaced)     0.439    22.755    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    23.286    
                         clock uncertainty           -0.082    23.204    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.638    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  4.093    




