#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  1 13:12:23 2021
# Process ID: 32078
# Current directory: /home/ukallakuri/hardware_design/designs/ARL_phase3
# Command line: vivado
# Log file: /home/ukallakuri/hardware_design/designs/ARL_phase3/vivado.log
# Journal file: /home/ukallakuri/hardware_design/designs/ARL_phase3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6412.922 ; gain = 158.609 ; free physical = 3372 ; free virtual = 6320
update_compile_order -fileset sources_1
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 1445 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.50 . Memory (MB): peak = 7418.887 ; gain = 9.000 ; free physical = 2260 ; free virtual = 5370
Restored from archive | CPU: 0.540000 secs | Memory: 11.683266 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.50 . Memory (MB): peak = 7418.887 ; gain = 9.000 ; free physical = 2260 ; free virtual = 5370
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7418.887 ; gain = 0.000 ; free physical = 2261 ; free virtual = 5371
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 7623.570 ; gain = 1102.012 ; free physical = 2135 ; free virtual = 5256
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7623.570 ; gain = 0.000 ; free physical = 2132 ; free virtual = 5262
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl
run_program: Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 7623.570 ; gain = 0.000 ; free physical = 2136 ; free virtual = 5258
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_top_temp_tb_func_impl -key {Post-Implementation:sim_1:Functional:design_top_temp_tb} -tclbatch {design_top_temp_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_top_temp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_top_temp_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:01 ; elapsed = 00:01:04 . Memory (MB): peak = 7647.188 ; gain = 1125.629 ; free physical = 2043 ; free virtual = 5177
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim/design_top_temp_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-311] analyzing module debounce_logic_0
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_top_temp_tb_func_impl xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.reg_b
Compiling module xil_defaultlib.mmcm_drp_rcf_0628
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.top_mmcme2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.cntr_tst
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.uart_txm_ex
Compiling module xil_defaultlib.uart_tx_wrapper
Compiling module xil_defaultlib.design_top_temp
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_func_impl
run_program: Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 7656.191 ; gain = 0.000 ; free physical = 2081 ; free virtual = 5219
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 7656.191 ; gain = 0.000 ; free physical = 2081 ; free virtual = 5219
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 7656.191 ; gain = 0.000 ; free physical = 2030 ; free virtual = 5159
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 7656.191 ; gain = 0.000 ; free physical = 2017 ; free virtual = 5164
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 13:16:19 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 13:18:24 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 13:18:24 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A7DC66A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8207.414 ; gain = 0.000 ; free physical = 1741 ; free virtual = 4542
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203343721A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8229.840 ; gain = 0.000 ; free physical = 1613 ; free virtual = 4453
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 13:30:29 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 13:30:29 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_top_temp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_top_temp_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/buff_cal_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buff_cal_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/cntr_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_tst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/debounce_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/design_top_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/manchester_rx_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_rx_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/manchester_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/manchester_tx_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/manchester_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchester_tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/mmcm_drp_rcf_0628.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmcm_drp_rcf_0628
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/reg_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/sp_ram_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/top_mmcme2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mmcme2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/uart_tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/uart_txm_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_top_temp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_top_temp_tb_behav xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk20M' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/top.v:156]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.25,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=60.0,...
Compiling module xil_defaultlib.reg_b(CLKFBOUT_MULT=60,CLKFBOUT_...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mmcm_drp_rcf_0628(CLKFBOUT_MULT=...
Compiling module xil_defaultlib.top_mmcme2
Compiling module xil_defaultlib.debounce_logic_default
Compiling module xil_defaultlib.debounce_logic(clock_frequency=1...
Compiling module xil_defaultlib.cntr_tst
Compiling module xil_defaultlib.manchester_tx_m
Compiling module xil_defaultlib.manchester_tx_top
Compiling module xil_defaultlib.sp_ram_sim
Compiling module xil_defaultlib.buff_cal_wrapper
Compiling module xil_defaultlib.manchester_rx_m_default
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.uart_txm_ex(DATAWIDTH=64,BITCOUN...
Compiling module xil_defaultlib.uart_tx_wrapper(DATAWIDTH=64,BIT...
Compiling module xil_defaultlib.design_top_temp_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_top_temp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_top_temp_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/behav/xsim/xsim.dir/design_top_temp_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug  1 13:36:08 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8368.770 ; gain = 0.000 ; free physical = 1384 ; free virtual = 4498
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_top_temp_tb_behav -key {Behavioral:sim_1:Functional:design_top_temp_tb} -tclbatch {design_top_temp_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_top_temp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
mmcm_count_calc- divide:3c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00007800, precision: 00000001
round_frac: 00007800
mmcm_phase-divide: 60,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div: 60 dc:     50000 phase:          0 ht:30 lt:30 ed:0 nc:0 mx:0 dt: 0 pm:0
mmcm_frac_count_calc- divide:3c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00007800, precision: 00000001
round_frac: 00007800
mmcm_phase-divide: 60,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
DADDR Reg1 075d
DADDR Reg2 0800
DADDR Reg Shared 30
- 60.   0 p          0>>  :DADDR_9_15 frac30to28.frac_en.wf_r_frac.dt:000          10_00000000:DADDR_7_13 pm_f_frac_filtered_29to27.wf_f_frac_26:000000000:DADDR_8_14.pm_r_frac_filt_15to13.ht_frac.lt_frac:000000000001110100011101:
filter_lookup: 0010010000
lock_lookup: 1111111111001111101011111010010000000001
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:0c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00001800, precision: 00000001
round_frac: 00001800
mmcm_phase-divide: 12,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div: 12 dc:     50000 phase:          0 ht: 6 lt: 6 ed:0 nc:0 mx:0 dt: 0 pm:0
mmcm_frac_count_calc- divide:0c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00001800, precision: 00000001
round_frac: 00001800
mmcm_phase-divide: 12,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
DADDR Reg1 0145
DADDR Reg2 0800
DADDR Reg Shared 30
- 12.   0 p          0>>  :DADDR_9_15 frac30to28.frac_en.wf_r_frac.dt:000          10_00000000:DADDR_7_13 pm_f_frac_filtered_29to27.wf_f_frac_26:000000000:DADDR_8_14.pm_r_frac_filt_15to13.ht_frac.lt_frac:000000000000010100000101:
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_top_temp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 8386.402 ; gain = 17.633 ; free physical = 1355 ; free virtual = 4485
run all
mmcm_count_calc- divide:3c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00007800, precision: 00000001
round_frac: 00007800
mmcm_phase-divide: 60,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div: 60 dc:     50000 phase:          0 ht:30 lt:30 ed:0 nc:0 mx:0 dt: 0 pm:0
mmcm_frac_count_calc- divide:3c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00007800, precision: 00000001
round_frac: 00007800
mmcm_phase-divide: 60,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
DADDR Reg1 075d
DADDR Reg2 0800
DADDR Reg Shared 30
- 60.   0 p          0>>  :DADDR_9_15 frac30to28.frac_en.wf_r_frac.dt:000          10_00000000:DADDR_7_13 pm_f_frac_filtered_29to27.wf_f_frac_26:000000000:DADDR_8_14.pm_r_frac_filt_15to13.ht_frac.lt_frac:000000000001110100011101:
filter_lookup: 0010010000
lock_lookup: 1111111111001111101011111010010000000001
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:28, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00005000, precision: 00000001
round_frac: 00005000
mmcm_phase-divide: 40,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div: 40 dc:     50000 phase:          0 ht:20 lt:20 ed:0 nc:0 mx:0 dt: 0 pm:0
mmcm_frac_count_calc- divide:28, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00005000, precision: 00000001
round_frac: 00005000
mmcm_phase-divide: 40,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
DADDR Reg1 04d3
DADDR Reg2 0800
DADDR Reg Shared 30
- 40.   0 p          0>>  :DADDR_9_15 frac30to28.frac_en.wf_r_frac.dt:000          10_00000000:DADDR_7_13 pm_f_frac_filtered_29to27.wf_f_frac_26:000000000:DADDR_8_14.pm_r_frac_filt_15to13.ht_frac.lt_frac:000000000001001100010011:
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 13:37:46 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 13:37:46 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 13:45:04 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 13:45:04 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203343721A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8459.621 ; gain = 0.000 ; free physical = 1861 ; free virtual = 4425
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A7DC66A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8459.621 ; gain = 0.000 ; free physical = 1785 ; free virtual = 4350
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 14:15:17 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 14:15:17 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 14:21:44 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 14:21:44 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A7DC66A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8541.660 ; gain = 0.000 ; free physical = 1954 ; free virtual = 4085
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203343721A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8541.660 ; gain = 0.000 ; free physical = 1937 ; free virtual = 4092
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 14:38:44 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 14:38:44 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 14:45:39 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 14:45:39 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203343721A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8637.707 ; gain = 0.000 ; free physical = 1753 ; free virtual = 3958
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A7DC66A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8637.707 ; gain = 0.000 ; free physical = 1845 ; free virtual = 4056
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Aug  1 15:39:21 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Sun Aug  1 15:39:22 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A7DC66A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8653.848 ; gain = 0.000 ; free physical = 2302 ; free virtual = 3818
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203343721A
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_slave.bit} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/bit_files/test/top_master.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8653.848 ; gain = 0.000 ; free physical = 2170 ; free virtual = 3712
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
update_compile_order -fileset sources_1
open_hw
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug  2 09:55:35 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Mon Aug  2 09:55:35 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug  2 10:18:12 2021] Launched synth_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/synth_1/runme.log
[Mon Aug  2 10:18:12 2021] Launched impl_1...
Run output will be captured here: /home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.runs/impl_1/runme.log
