#
#	l_fpsp.h 1.2 5/1/91
#

#		Copyright (C) Motorola, Inc. 1991
#			All Rights Reserved
#
#	For details on the license for this file, please see the
#	file, README, in this same directory.

#	l_fpsp.h --- stack frame offsets for library version of FPSP
#
#	This file is derived from fpsp.h.  All equates that refer
#	to the fsave frame and it's bits are removed with the
#	exception of ETEMP, WBTEMP, DTAG and STAG which are simulated
#	in the library version.  Equates for the exception frame are
#	also not needed.  Some of the equates that are only used in
#	the kernel version of the FPSP are left in to minimize the
#	differences between this file and the original.
#
#	The library routines use the same source files as the regular
#	kernel mode code so they expect the same setup.  That is, you
#	must create enough space on the stack for all save areas and
#	work variables that are needed, and save any registers that
#	your compiler does not treat as scratch registers on return
#	from function calls.
#	
#	The worst case setup is:
#
#		link	a6,#-LOCAL_SIZE
#		movem.l	d0-d1/a0-a1,USER_DA(a6)
#		fmovem.x fp0-fp3,USER_FP0(a6)
#		fmovem.l fpsr/fpcr,USER_FPSR(a6)
#
#	After initialization, the stack looks like this:
#
#	A7 --->	+-------------------------------+
#		|				|
#		|	FPSP Local Variables	|
#		|	     including		|
#		|	  saved registers	|
#		|				|
#		+-------------------------------+
#	A6 --->	|	Saved A6		|
#		+-------------------------------+
#		|	Return PC		|
#		+-------------------------------+
#		|	Arguments to 		|
#		|	an FPSP library		|
#		|	package			|
#		|				|
#
#	Positive offsets from A6 refer to the input arguments.  Negative
#	offsets refer to the Local Variable area.
#
#	On exit, execute:
#
#		movem.l	USER_DA(a6),d0-d1/a0-a1
#		fmovem.x USER_FP0(a6),fp0-fp3
#		fmove.l	USER_FPSR(a6),fpsr/fpcr
#		unlk	a6
#		rts
#
#	Many 68K C compilers treat a0/a1/d0/d1/fp0/fp1 as scratch so
#	a simplified setup/exit is possible:
#
#		link	a6,#-LOCAL_SIZE
#		fmovem.x fp2-fp3,USER_FP2(a6)
#		fmove.l	fpsr/fpcr,USER_FPSR(a6)
#
#		[call appropriate emulation routine]
#
#		fmovem.x USER_FP2(a6),fp2-fp3
#		fmove.l	USER_FPSR(a6),fpsr/fpcr
#		unlk	a6
#		rts
#
#	Note that you must still save fp2/fp3 because the FPSP emulation
#	routines expect fp0-fp3 as scratch registers.  For all monadic
#	entry points, the caller should save the fpcr in d1 and zero the
#	real fpcr before calling the emulation routine.  On return, the
#	monadic emulation code will place the value supplied in d1 back
#	into the fpcr and do a single floating point operation so that
#	the final result will be correctly rounded and any specified
#	exceptions will be generated.
#
#----------------------------------------------------------------------
#
#	Local Variables on the stack
#
	set		LOCAL_SIZE,228	# bytes needed for local variables
	set		LV,-LOCAL_SIZE	# convenient base value
#
	set		USER_DA,LV+0	# save space for D0-D1,A0-A1
	set		USER_D0,LV+0	# saved user D0
	set		USER_D1,LV+4	# saved user D1
	set		USER_A0,LV+8	# saved user A0
	set		USER_A1,LV+12	# saved user A1
	set		USER_FP0,LV+16	# saved user FP0
	set		USER_FP1,LV+28	# saved user FP1
	set		USER_FP2,LV+40	# saved user FP2
	set		USER_FP3,LV+52	# saved user FP3
	set		USER_FPCR,LV+64	# saved user FPCR
	set		FPCR_ENABLE,USER_FPCR+2	# FPCR exception enable 
	set		FPCR_MODE,USER_FPCR+3	# FPCR rounding mode control
	set		USER_FPSR,LV+68	# saved user FPSR
	set		FPSR_CC,USER_FPSR+0	# FPSR condition code
	set		FPSR_QBYTE,USER_FPSR+1	# FPSR quotient
	set		FPSR_EXCEPT,USER_FPSR+2	# FPSR exception
	set		FPSR_AEXCEPT,USER_FPSR+3	# FPSR accrued exception
	set		USER_FPIAR,LV+72	# saved user FPIAR
	set		FP_SCR1,LV+76	# room for a temporary float value
	set		FP_SCR2,LV+92	# room for a temporary float value
	set		L_SCR1,LV+108	# room for a temporary long value
	set		L_SCR2,LV+112	# room for a temporary long value
	set		STORE_FLG,LV+116
	set		BINDEC_FLG,LV+117	# used in bindec
	set		DNRM_FLG,LV+118	# used in res_func
	set		RES_FLG,LV+119	# used in res_func
	set		DY_MO_FLG,LV+120	# dyadic/monadic flag
	set		UFLG_TMP,LV+121	# temporary for uflag errata
	set		CU_ONLY,LV+122	# cu-only flag
	set		VER_TMP,LV+123	# temp holding for version number
	set		L_SCR3,LV+124	# room for a temporary long value
	set		FP_SCR3,LV+128	# room for a temporary float value
	set		FP_SCR4,LV+144	# room for a temporary float value
	set		FP_SCR5,LV+160	# room for a temporary float value
	set		FP_SCR6,LV+176
#
#--------------------------------------------------------------------------
#
	set		STAG,LV+192	# source tag (1 byte)
#
	set		DTAG,LV+193	# dest tag (1 byte)
#
	set		FPTEMP,LV+196	# fptemp (12 bytes)
	set		FPTEMP_EX,FPTEMP	# fptemp sign and exponent (2 bytes)
	set		FPTEMP_HI,FPTEMP+4	# fptemp mantissa [63:32] (4 bytes)
	set		FPTEMP_LO,FPTEMP+8	# fptemp mantissa [31:00] (4 bytes)
#
	set		FPTEMP_SGN,FPTEMP+2	# used to store sign
#
	set		ETEMP,LV+208	# etemp (12 bytes)
	set		ETEMP_EX,ETEMP	# etemp sign and exponent (2 bytes)
	set		ETEMP_HI,ETEMP+4	# etemp mantissa [63:32] (4 bytes)
	set		ETEMP_LO,ETEMP+8	# etemp mantissa [31:00] (4 bytes)
#
	set		ETEMP_SGN,ETEMP+2	# used to store sign
#
#--------------------------------------------------------------------------
#
#	FPSR/FPCR bits
#
	set		neg_bit,3	# negative result
	set		z_bit,2		# zero result
	set		inf_bit,1	# infinity result
	set		nan_bit,0	# not-a-number result
#
	set		q_sn_bit,7	# sign bit of quotient byte
#
	set		bsun_bit,7	# branch on unordered
	set		snan_bit,6	# signalling nan
	set		operr_bit,5	# operand error
	set		ovfl_bit,4	# overflow
	set		unfl_bit,3	# underflow
	set		dz_bit,2	# divide by zero
	set		inex2_bit,1	# inexact result 2
	set		inex1_bit,0	# inexact result 1
#
	set		aiop_bit,7	# accrued illegal operation
	set		aovfl_bit,6	# accrued overflow
	set		aunfl_bit,5	# accrued underflow
	set		adz_bit,4	# accrued divide by zero
	set		ainex_bit,3	# accrued inexact
#
#	FPSR individual bit masks
#
	set		neg_mask,0x08000000
	set		z_mask,0x04000000
	set		inf_mask,0x02000000
	set		nan_mask,0x01000000
#
	set		bsun_mask,0x00008000
	set		snan_mask,0x00004000
	set		operr_mask,0x00002000
	set		ovfl_mask,0x00001000
	set		unfl_mask,0x00000800
	set		dz_mask,0x00000400
	set		inex2_mask,0x00000200
	set		inex1_mask,0x00000100
#
	set		aiop_mask,0x00000080	# accrued illegal operation
	set		aovfl_mask,0x00000040	# accrued overflow
	set		aunfl_mask,0x00000020	# accrued underflow
	set		adz_mask,0x00000010	# accrued divide by zero
	set		ainex_mask,0x00000008	# accrued inexact
#
#	FPSR combinations used in the FPSP
#
	set		dzinf_mask,inf_mask+dz_mask+adz_mask
	set		opnan_mask,nan_mask+operr_mask+aiop_mask
	set		nzi_mask,0x01ffffff	# clears N, Z, and I
	set		unfinx_mask,unfl_mask+inex2_mask+aunfl_mask+ainex_mask
	set		unf2inx_mask,unfl_mask+inex2_mask+ainex_mask
	set		ovfinx_mask,ovfl_mask+inex2_mask+aovfl_mask+ainex_mask
	set		inx1a_mask,inex1_mask+ainex_mask
	set		inx2a_mask,inex2_mask+ainex_mask
	set		snaniop_mask,nan_mask+snan_mask+aiop_mask
	set		naniop_mask,nan_mask+aiop_mask
	set		neginf_mask,neg_mask+inf_mask
	set		infaiop_mask,inf_mask+aiop_mask
	set		negz_mask,neg_mask+z_mask
	set		opaop_mask,operr_mask+aiop_mask
	set		unfl_inx_mask,unfl_mask+aunfl_mask+ainex_mask
	set		ovfl_inx_mask,ovfl_mask+aovfl_mask+ainex_mask
#
#--------------------------------------------------------------------------
#
#	FPCR rounding modes
#
	set		x_mode,0x00	# round to extended
	set		s_mode,0x40	# round to single
	set		d_mode,0x80	# round to double
#
	set		rn_mode,0x00	# round nearest
	set		rz_mode,0x10	# round to zero
	set		rm_mode,0x20	# round to minus infinity
	set		rp_mode,0x30	# round to plus infinity
#
#--------------------------------------------------------------------------
#
#	Miscellaneous equates
#
	set		signan_bit,6	# signalling nan bit in mantissa
	set		sign_bit,7
#
	set		rnd_stky_bit,29	# round/sticky bit of mantissa
#				this can only be used if in a data register
	set		LOCAL_EX,0
	set		LOCAL_SGN,2
	set		LOCAL_HI,4
	set		LOCAL_LO,8
	set		LOCAL_GRS,12	# valid ONLY for FP_SCR1, FP_SCR2
#
#
	set		norm_tag,0x00	# tag bits in {7:5} position
	set		zero_tag,0x20
	set		inf_tag,0x40
	set		nan_tag,0x60
	set		dnrm_tag,0x80
#
	set		dbl_thresh,0x3C01
	set		sgl_thresh,0x3F81
#
