$date
	Thu Oct 06 20:25:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ $end
$var wire 32 ! extend [31:0] $end
$var parameter 32 " width $end
$var reg 32 # instruct [31:0] $end
$scope module IG $end
$var wire 32 $ instruct [31:0] $end
$var parameter 32 % width $end
$var reg 32 & extend [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 %
b100000 "
$end
#0
$dumpvars
b100 &
b10010100000010010010011 $
b10010100000010010010011 #
b100 !
$end
#100
b11111111111111111111111111111100 !
b11111111111111111111111111111100 &
b11111111110010100010010010000011 #
b11111111110010100010010010000011 $
#200
b11111110100110100010111000100011 #
b11111110100110100010111000100011 $
#300
b11111111010110100000110011100011 #
b11111111010110100000110011100011 $
#400
b10010001101000101 !
b10010001101000101 &
b10010001101000101101000110111 #
b10010001101000101101000110111 $
#500
b1110 !
b1110 &
b1110000000000000011101111 #
b1110000000000000011101111 $
#600
