Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date         : Sun Oct 17 18:46:35 2021
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.193        0.000                      0                 3900        0.027        0.000                      0                 3900        9.020        0.000                       0                  2005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.193        0.000                      0                 3900        0.027        0.000                      0                 3900        9.020        0.000                       0                  2005  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.193ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.642ns (15.281%)  route 3.559ns (84.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.634     2.928    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.536     4.982    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X56Y86         LUT3 (Prop_lut3_I1_O)        0.124     5.106 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_24/O
                         net (fo=2, routed)           2.023     7.129    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[16]
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.690    22.869    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.229    23.099    
                         clock uncertainty           -0.302    22.796    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -5.474    17.322    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.322    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 10.193    

Slack (MET) :             10.260ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.642ns (15.046%)  route 3.625ns (84.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.634     2.928    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.736     5.182    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X58Y86         LUT3 (Prop_lut3_I1_O)        0.124     5.306 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_18/O
                         net (fo=2, routed)           1.889     7.195    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[22]
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.690    22.869    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.229    23.099    
                         clock uncertainty           -0.302    22.796    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_D[8])
                                                     -5.342    17.454    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.454    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 10.260    

Slack (MET) :             10.508ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.642ns (15.975%)  route 3.377ns (84.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.634     2.928    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.536     4.982    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X56Y86         LUT3 (Prop_lut3_I1_O)        0.124     5.106 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_24/O
                         net (fo=2, routed)           1.840     6.947    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[16]
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.690    22.869    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.229    23.099    
                         clock uncertainty           -0.302    22.796    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -5.342    17.454    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.454    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                 10.508    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.642ns (19.439%)  route 2.661ns (80.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 22.748 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.844     3.138    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.619     5.275    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X38Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.399 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           1.041     6.441    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.569    22.748    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.129    22.877    
                         clock uncertainty           -0.302    22.575    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557    17.018    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.609ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.642ns (16.960%)  route 3.143ns (83.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.634     2.928    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.736     5.182    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X58Y86         LUT3 (Prop_lut3_I1_O)        0.124     5.306 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_18/O
                         net (fo=2, routed)           1.407     6.713    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[22]
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.690    22.869    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.229    23.099    
                         clock uncertainty           -0.302    22.796    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -5.474    17.322    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.322    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                 10.609    

Slack (MET) :             10.615ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.580ns (15.695%)  route 3.115ns (84.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.635     2.929    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X53Y87         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=19, routed)          1.834     5.219    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[1]
    SLICE_X67Y87         LUT6 (Prop_lut6_I2_O)        0.124     5.343 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           1.281     6.624    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.690    22.869    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.229    23.099    
                         clock uncertainty           -0.302    22.796    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557    17.239    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                 10.615    

Slack (MET) :             10.640ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.642ns (17.099%)  route 3.113ns (82.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.634     2.928    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.755     5.201    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X58Y86         LUT3 (Prop_lut3_I1_O)        0.124     5.325 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_32/O
                         net (fo=1, routed)           1.358     6.683    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[8]
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.690    22.869    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.229    23.099    
                         clock uncertainty           -0.302    22.796    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -5.474    17.322    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.322    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 10.640    

Slack (MET) :             10.647ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.642ns (17.130%)  route 3.106ns (82.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.634     2.928    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.736     5.182    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X58Y85         LUT3 (Prop_lut3_I1_O)        0.124     5.306 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_40/O
                         net (fo=1, routed)           1.370     6.676    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[0]
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.690    22.869    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.229    23.099    
                         clock uncertainty           -0.302    22.796    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -5.474    17.322    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.322    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 10.647    

Slack (MET) :             10.658ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.580ns (15.882%)  route 3.072ns (84.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.635     2.929    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X53Y87         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=19, routed)          1.834     5.219    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[1]
    SLICE_X67Y87         LUT6 (Prop_lut6_I2_O)        0.124     5.343 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           1.238     6.581    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.690    22.869    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.229    23.099    
                         clock uncertainty           -0.302    22.796    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557    17.239    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 10.658    

Slack (MET) :             10.688ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.642ns (17.321%)  route 3.064ns (82.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.634     2.928    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.393     4.839    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X56Y85         LUT3 (Prop_lut3_I1_O)        0.124     4.963 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_25/O
                         net (fo=2, routed)           1.672     6.634    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[15]
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        1.690    22.869    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.229    23.099    
                         clock uncertainty           -0.302    22.796    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -5.474    17.322    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         17.322    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 10.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/angles_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/angles_load_reg_518_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.552     0.888    design_1_i/cordiccart2pol_0/inst/angles_U/ap_clk
    SLICE_X50Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/angles_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/cordiccart2pol_0/inst/angles_U/q0_reg[6]/Q
                         net (fo=1, routed)           0.159     1.195    design_1_i/cordiccart2pol_0/inst/angles_U_n_17
    SLICE_X49Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/angles_load_reg_518_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.824     1.190    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X49Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/angles_load_reg_518_reg[6]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.013     1.168    design_1_i/cordiccart2pol_0/inst/angles_load_reg_518_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/mul2_reg_540_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.651%)  route 0.233ns (62.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.549     0.885    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X47Y81         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/mul2_reg_540_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/cordiccart2pol_0/inst/mul2_reg_540_reg[17]/Q
                         net (fo=1, routed)           0.233     1.259    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[31]_0[17]
    SLICE_X50Y83         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.813     1.179    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[17]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.063     1.207    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/mul2_reg_540_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.726%)  route 0.243ns (63.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.547     0.883    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X48Y80         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/mul2_reg_540_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/cordiccart2pol_0/inst/mul2_reg_540_reg[19]/Q
                         net (fo=1, routed)           0.243     1.267    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[31]_0[19]
    SLICE_X52Y83         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.813     1.179    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X52Y83         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[19]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.070     1.214    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/mul2_reg_540_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.288%)  route 0.215ns (56.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.550     0.886    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X46Y82         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/mul2_reg_540_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/cordiccart2pol_0/inst/mul2_reg_540_reg[18]/Q
                         net (fo=1, routed)           0.215     1.264    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[31]_0[18]
    SLICE_X50Y83         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.813     1.179    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[18]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.063     1.207    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.557     0.893    design_1_i/cordiccart2pol_0/inst/control_s_axi_U/ap_clk
    SLICE_X32Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[6]/Q
                         net (fo=1, routed)           0.113     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.674%)  route 0.266ns (65.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.551     0.887    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[27]/Q
                         net (fo=7, routed)           0.266     1.293    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[4]
    SLICE_X51Y88         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.818     1.184    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X51Y88         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/angles_U/q0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/angles_load_reg_518_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.173%)  route 0.211ns (58.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.552     0.888    design_1_i/cordiccart2pol_0/inst/angles_U/ap_clk
    SLICE_X50Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/angles_U/q0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/cordiccart2pol_0/inst/angles_U/q0_reg[4]/Q
                         net (fo=1, routed)           0.211     1.247    design_1_i/cordiccart2pol_0/inst/angles_U_n_19
    SLICE_X48Y92         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/angles_load_reg_518_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.823     1.189    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X48Y92         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/angles_load_reg_518_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.017     1.171    design_1_i/cordiccart2pol_0/inst/angles_load_reg_518_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.556%)  route 0.279ns (66.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.551     0.887    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[29]/Q
                         net (fo=7, routed)           0.279     1.307    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[6]
    SLICE_X53Y88         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.818     1.184    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X53Y88         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.076     1.225    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.061%)  route 0.256ns (57.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.547     0.883    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclk
    SLICE_X51Y83         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=4, routed)           0.256     1.280    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/CARRYS_OUT[0]
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.325 r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/det_state[1]
    SLICE_X48Y86         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2015, routed)        0.819     1.185    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X48Y86         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y13     design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y16     design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         20.000      17.455     DSP48_X2Y38     design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         20.000      17.455     DSP48_X3Y34     design_1_i/cordiccart2pol_0/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         20.000      17.455     DSP48_X2Y33     design_1_i/cordiccart2pol_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         20.000      17.455     DSP48_X2Y30     design_1_i/cordiccart2pol_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U4/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X2Y10     design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X2Y14     design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X2Y15     design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X36Y82    design_1_i/cordiccart2pol_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl3/CLK



