-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gemm_relu_row_wise_relu_stage_0_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v15_ce0 : OUT STD_LOGIC;
    v15_we0 : OUT STD_LOGIC;
    v15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v441_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    v441_empty_n : IN STD_LOGIC;
    v441_read : OUT STD_LOGIC );
end;


architecture behav of gemm_relu_row_wise_relu_stage_0_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln65_fu_83_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln65_reg_110 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln54_fu_71_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_cast_fu_92_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_cast_reg_115 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal v18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal v18_ce0 : STD_LOGIC;
    signal v18_we0 : STD_LOGIC;
    signal v18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_idle : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_ready : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v441_read : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_ce0 : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_we0 : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_idle : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_ready : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_ce0 : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_we0 : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_ce0 : STD_LOGIC;
    signal grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i1_fu_40 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln54_fu_77_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gemm_relu_row_wise_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v441_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        v441_empty_n : IN STD_LOGIC;
        v441_read : OUT STD_LOGIC;
        v18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        v18_ce0 : OUT STD_LOGIC;
        v18_we0 : OUT STD_LOGIC;
        v18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gemm_relu_row_wise_relu_stage_0_1_Pipeline_l_S_j_0_j1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln65 : IN STD_LOGIC_VECTOR (11 downto 0);
        v15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v15_ce0 : OUT STD_LOGIC;
        v15_we0 : OUT STD_LOGIC;
        v15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        v18_ce0 : OUT STD_LOGIC;
        v18_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gemm_relu_row_wise_relu_stage_0_1_v18 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    v18_U : component gemm_relu_row_wise_relu_stage_0_1_v18
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v18_address0,
        ce0 => v18_ce0,
        we0 => v18_we0,
        d0 => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_d0,
        q0 => v18_q0);

    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48 : component gemm_relu_row_wise_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start,
        ap_done => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done,
        ap_idle => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_idle,
        ap_ready => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_ready,
        v441_dout => v441_dout,
        v441_empty_n => v441_empty_n,
        v441_read => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v441_read,
        v18_address0 => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_address0,
        v18_ce0 => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_ce0,
        v18_we0 => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_we0,
        v18_d0 => grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_d0);

    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55 : component gemm_relu_row_wise_relu_stage_0_1_Pipeline_l_S_j_0_j1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start,
        ap_done => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done,
        ap_idle => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_idle,
        ap_ready => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_ready,
        zext_ln65 => tmp_3_cast_reg_115,
        v15_address0 => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_address0,
        v15_ce0 => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_ce0,
        v15_we0 => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_we0,
        v15_d0 => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_d0,
        v18_address0 => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_address0,
        v18_ce0 => grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_ce0,
        v18_q0 => v18_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln54_fu_71_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln54_fu_71_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_ready = ap_const_logic_1)) then 
                    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_ready = ap_const_logic_1)) then 
                    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i1_fu_40_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i1_fu_40 <= ap_const_lv7_0;
            elsif (((icmp_ln54_fu_71_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i1_fu_40 <= add_ln54_fu_77_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    tmp_3_cast_reg_115(11 downto 6) <= tmp_3_cast_fu_92_p3(11 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln54_fu_71_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln65_reg_110 <= trunc_ln65_fu_83_p1;
            end if;
        end if;
    end process;
    tmp_3_cast_reg_115(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln54_fu_71_p2, grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done, grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln54_fu_71_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln54_fu_77_p2 <= std_logic_vector(unsigned(i1_fu_40) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done)
    begin
        if ((grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done)
    begin
        if ((grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln54_fu_71_p2)
    begin
        if (((icmp_ln54_fu_71_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln54_fu_71_p2)
    begin
        if (((icmp_ln54_fu_71_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start <= grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg;
    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start <= grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg;
    icmp_ln54_fu_71_p2 <= "1" when (i1_fu_40 = ap_const_lv7_40) else "0";
    tmp_3_cast_fu_92_p3 <= (trunc_ln65_reg_110 & ap_const_lv6_0);
    trunc_ln65_fu_83_p1 <= i1_fu_40(6 - 1 downto 0);
    v15_address0 <= grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_address0;
    v15_ce0 <= grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_ce0;
    v15_d0 <= grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_d0;
    v15_we0 <= grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_we0;

    v18_address0_assign_proc : process(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_address0, grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v18_address0 <= grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v18_address0 <= grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_address0;
        else 
            v18_address0 <= "XXXXXX";
        end if; 
    end process;


    v18_ce0_assign_proc : process(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_ce0, grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v18_ce0 <= grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v18_ce0 <= grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_ce0;
        else 
            v18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v18_we0_assign_proc : process(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v18_we0 <= grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_we0;
        else 
            v18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v441_read_assign_proc : process(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v441_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v441_read <= grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v441_read;
        else 
            v441_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
