<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title>Register Descriptions</title>
    </head>
    <body>
        <h1>Register Descriptions</h1>
        <h2><a name="sectionStart"></a>DW_apb_i2c_mem_map/DW_apb_i2c_addr_block1 Registers</h2>
        <p>DW_apb_i2c address block
Follow the link for the register to see a detailed description of the register.</p><a name="regtable"></a>
        <p class="tableTitle" MadCap:autonum="Table 1. ">Registers for Address Block: DW_apb_i2c_mem_map/DW_apb_i2c_addr_block1</p>
        <table summary="Registers for Address Block: DW_apb_i2c_mem_map/DW_apb_i2c_addr_block1" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Register</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Offset</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON" class="olink">IC_CON</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Control Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR" class="olink">IC_TAR</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x4</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Target Address Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SAR" class="olink">IC_SAR</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Target Device Address Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_MADDR" class="olink">IC_HS_MADDR</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C High Speed Controller Mode Code Address Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD" class="olink">IC_DATA_CMD</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x10</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Rx/Tx Data Buffer and Command Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_HCNT" class="olink">IC_SS_SCL_HCNT</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x14</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Standard Speed I2C Clock SCL High Count Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_LCNT" class="olink">IC_SS_SCL_LCNT</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x18</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Standard Speed I2C Clock SCL Low Count Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_HCNT" class="olink">IC_FS_SCL_HCNT</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Fast Mode or Fast Mode Plus I2C Clock SCL High Count Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_LCNT" class="olink">IC_FS_SCL_LCNT</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x20</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Fast Mode or Fast Mode Plus I2C Clock SCL Low Count Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_HCNT" class="olink">IC_HS_SCL_HCNT</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x24</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>High Speed I2C Clock SCL High Count Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_LCNT" class="olink">IC_HS_SCL_LCNT</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x28</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>High Speed I2C Clock SCL Low Count Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT" class="olink">IC_INTR_STAT</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x2c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Interrupt Status Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK" class="olink">IC_INTR_MASK</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x30</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Interrupt Mask Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT" class="olink">IC_RAW_INTR_STAT</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x34</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Raw Interrupt Status Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RX_TL" class="olink">IC_RX_TL</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x38</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Receive FIFO Threshold Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_TL" class="olink">IC_TX_TL</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x3c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Transmit FIFO Threshold Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_INTR" class="olink">IC_CLR_INTR</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x40</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear Combined and Individual Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_UNDER" class="olink">IC_CLR_RX_UNDER</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x44</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear RX_UNDER Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_OVER" class="olink">IC_CLR_RX_OVER</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x48</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear RX_OVER Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_OVER" class="olink">IC_CLR_TX_OVER</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x4c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear TX_OVER Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RD_REQ" class="olink">IC_CLR_RD_REQ</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x50</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear RD_REQ Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_ABRT" class="olink">IC_CLR_TX_ABRT</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x54</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear TX_ABRT Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_DONE" class="olink">IC_CLR_RX_DONE</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x58</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear RX_DONE Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_ACTIVITY" class="olink">IC_CLR_ACTIVITY</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x5c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear ACTIVITY Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_STOP_DET" class="olink">IC_CLR_STOP_DET</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x60</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear STOP_DET Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_START_DET" class="olink">IC_CLR_START_DET</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x64</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear START_DET Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_GEN_CALL" class="olink">IC_CLR_GEN_CALL</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x68</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Clear GEN_CALL Interrupt Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE" class="olink">IC_ENABLE</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x6c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C ENABLE Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS" class="olink">IC_STATUS</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x70</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C STATUS Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TXFLR" class="olink">IC_TXFLR</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x74</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Transmit FIFO Level Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RXFLR" class="olink">IC_RXFLR</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x78</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Receive FIFO Level Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD" class="olink">IC_SDA_HOLD</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x7c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C SDA Hold Time Length Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE" class="olink">IC_TX_ABRT_SOURCE</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x80</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Transmit Terminate Source Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DMA_CR" class="olink">IC_DMA_CR</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x88</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>DMA Control Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DMA_TDLR" class="olink">IC_DMA_TDLR</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x8c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>DMA Transmit Data Level Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DMA_RDLR" class="olink">IC_DMA_RDLR</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x90</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>DMA Receive Data Level Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_SETUP" class="olink">IC_SDA_SETUP</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x94</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C SDA Setup Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ACK_GENERAL_CALL" class="olink">IC_ACK_GENERAL_CALL</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x98</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C ACK General Call Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS" class="olink">IC_ENABLE_STATUS</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x9c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Enable Status Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SPKLEN" class="olink">IC_FS_SPKLEN</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xa0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C SS, FS or FM+ spike suppression limit</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SPKLEN" class="olink">IC_HS_SPKLEN</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xa4</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C HS spike suppression limit register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_REG_TIMEOUT_RST" class="olink">REG_TIMEOUT_RST</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xf0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Register timeout counter reset value</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1" class="olink">IC_COMP_PARAM_1</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xf4</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Component Parameter Register 1</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_VERSION" class="olink">IC_COMP_VERSION</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xf8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>I2C Component Version Register</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1"><a href="details.html#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_TYPE" class="olink">IC_COMP_TYPE</a>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>I2C Component Type Register</p>
                    </td>
                </tr>
            </tbody>
        </table>
    </body>
</html>