Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:36:47 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/dut_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.536ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.972ns (39.040%)  route 3.079ns (60.960%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          1.162     5.299    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.423 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_7/O
                         net (fo=1, routed)           0.601     6.024    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_19
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 -3.536    

Slack (VIOLATED) :        -3.525ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.313ns (45.889%)  route 2.727ns (54.111%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.010 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.010    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2_n_3
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.264 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10/CO[0]
                         net (fo=1, routed)           0.318     3.582    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10_n_6
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.367     3.949 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.302     4.251    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3_n_3
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124     4.375 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1/O
                         net (fo=97, routed)          0.971     5.346    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1_n_3
    SLICE_X37Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.470 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_27_comp/O
                         net (fo=1, routed)           0.544     6.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_39
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                 -3.525    

Slack (VIOLATED) :        -3.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.743ns (34.914%)  route 3.249ns (65.086%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.754 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/O[3]
                         net (fo=1, routed)           0.316     3.070    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[19]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.307     3.377 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_9/O
                         net (fo=2, routed)           0.560     3.937    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_9_n_3
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.061 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_4/O
                         net (fo=88, routed)          1.190     5.250    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_4_n_3
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.374 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_9/O
                         net (fo=1, routed)           0.591     5.965    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_21
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                 -3.477    

Slack (VIOLATED) :        -3.385ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 2.313ns (47.202%)  route 2.587ns (52.798%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.010 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.010    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2_n_3
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.264 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10/CO[0]
                         net (fo=1, routed)           0.318     3.582    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10_n_6
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.367     3.949 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.302     4.251    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3_n_3
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124     4.375 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1/O
                         net (fo=97, routed)          0.806     5.181    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1_n_3
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     5.305 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_20/O
                         net (fo=1, routed)           0.568     5.873    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_32
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 -3.385    

Slack (VIOLATED) :        -3.367ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.972ns (40.396%)  route 2.910ns (59.604%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          0.988     5.126    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X37Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.250 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_28/O
                         net (fo=1, routed)           0.605     5.855    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_40
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 -3.367    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[31]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.313ns (47.514%)  route 2.555ns (52.486%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.010 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.010    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2_n_3
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.264 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10/CO[0]
                         net (fo=1, routed)           0.318     3.582    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10_n_6
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.367     3.949 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.302     4.251    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3_n_3
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124     4.375 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1/O
                         net (fo=97, routed)          0.765     5.140    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1_n_3
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.264 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_1/O
                         net (fo=1, routed)           0.577     5.841    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_13
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[31])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.972ns (40.702%)  route 2.873ns (59.298%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          1.021     5.158    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.282 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_3/O
                         net (fo=1, routed)           0.536     5.818    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_15
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[29])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.972ns (40.852%)  route 2.855ns (59.148%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          0.962     5.099    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X33Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.223 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_2/O
                         net (fo=1, routed)           0.577     5.800    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_14
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 -3.312    

Slack (VIOLATED) :        -3.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.972ns (40.885%)  route 2.851ns (59.115%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          0.991     5.129    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X37Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.253 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_13/O
                         net (fo=1, routed)           0.543     5.796    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_25
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                 -3.308    

Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 2.313ns (47.971%)  route 2.509ns (52.029%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.010 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.010    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2_n_3
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.264 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10/CO[0]
                         net (fo=1, routed)           0.318     3.582    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10_n_6
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.367     3.949 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.302     4.251    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3_n_3
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124     4.375 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1/O
                         net (fo=97, routed)          0.893     5.268    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1_n_3
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124     5.392 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_30/O
                         net (fo=1, routed)           0.402     5.795    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_42
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[2])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                 -3.307    




