|IITB_RISC23
input_vector[0] => carry_zero_flag:inst_carry_zero_flag.clock
input_vector[0] => p5_enable.CLK
input_vector[0] => reg_en[0].CLK
input_vector[0] => reg_en[1].CLK
input_vector[0] => reg_en[2].CLK
input_vector[0] => reg_en[3].CLK
input_vector[0] => reg_en[4].CLK
input_vector[0] => reg_en[5].CLK
input_vector[0] => reg_en[6].CLK
input_vector[0] => reg_en[7].CLK
input_vector[0] => \register_enable_process:temp[0].CLK
input_vector[0] => \register_enable_process:temp[1].CLK
input_vector[0] => \register_enable_process:temp[2].CLK
input_vector[0] => \register_enable_process:temp[3].CLK
input_vector[0] => \register_enable_process:temp[4].CLK
input_vector[0] => \register_enable_process:temp[5].CLK
input_vector[0] => \register_enable_process:temp[6].CLK
input_vector[0] => \register_enable_process:temp[7].CLK
input_vector[0] => \register_enable_process:temp[8].CLK
input_vector[0] => \register_enable_process:temp[9].CLK
input_vector[0] => \register_enable_process:temp[10].CLK
input_vector[0] => \register_enable_process:temp[11].CLK
input_vector[0] => \register_enable_process:temp[12].CLK
input_vector[0] => \register_enable_process:temp[13].CLK
input_vector[0] => \register_enable_process:temp[14].CLK
input_vector[0] => \register_enable_process:temp[15].CLK
input_vector[0] => \register_enable_process:temp[16].CLK
input_vector[0] => \register_enable_process:temp[17].CLK
input_vector[0] => \register_enable_process:temp[18].CLK
input_vector[0] => \register_enable_process:temp[19].CLK
input_vector[0] => \register_enable_process:temp[20].CLK
input_vector[0] => \register_enable_process:temp[21].CLK
input_vector[0] => \register_enable_process:temp[22].CLK
input_vector[0] => \register_enable_process:temp[23].CLK
input_vector[0] => \register_enable_process:temp[24].CLK
input_vector[0] => \register_enable_process:temp[25].CLK
input_vector[0] => \register_enable_process:temp[26].CLK
input_vector[0] => \register_enable_process:temp[27].CLK
input_vector[0] => \register_enable_process:temp[28].CLK
input_vector[0] => \register_enable_process:temp[29].CLK
input_vector[0] => \register_enable_process:temp[30].CLK
input_vector[0] => \register_enable_process:temp[31].CLK
input_vector[0] => data_memory:inst_data_memory.clock
input_vector[0] => register_file:inst_register_file.clock
input_vector[0] => pipeline_reg1:inst_pipeline_reg1.clock
input_vector[0] => pipeline_reg2:inst_pipeline_reg2.clock
input_vector[0] => pipeline_reg3:inst_pipeline_reg3.clock
input_vector[0] => pipeline_reg4:inst_pipeline_reg4.clock
input_vector[0] => pipeline_reg5:inst_pipeline_reg5.clock
output_vector[0] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[0]
output_vector[1] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[1]
output_vector[2] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[2]
output_vector[3] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[3]
output_vector[4] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[4]
output_vector[5] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[5]
output_vector[6] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[6]
output_vector[7] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[7]
output_vector[8] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[8]
output_vector[9] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[9]
output_vector[10] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[10]
output_vector[11] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[11]
output_vector[12] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[12]
output_vector[13] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[13]
output_vector[14] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[14]
output_vector[15] << pipeline_reg5:inst_pipeline_reg5.p5_alu_c_out[15]


|IITB_RISC23|adderpc:inst_adderpc
pc_old[0] => Add0.IN32
pc_old[1] => Add0.IN31
pc_old[2] => Add0.IN30
pc_old[3] => Add0.IN29
pc_old[4] => Add0.IN28
pc_old[5] => Add0.IN27
pc_old[6] => Add0.IN26
pc_old[7] => Add0.IN25
pc_old[8] => Add0.IN24
pc_old[9] => Add0.IN23
pc_old[10] => Add0.IN22
pc_old[11] => Add0.IN21
pc_old[12] => Add0.IN20
pc_old[13] => Add0.IN19
pc_old[14] => Add0.IN18
pc_old[15] => Add0.IN17
pc_new[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_new[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC23|alu:inst_alu
alu_a[0] => Add0.IN16
alu_a[0] => alu_c.IN0
alu_a[1] => Add0.IN15
alu_a[1] => alu_c.IN0
alu_a[2] => Add0.IN14
alu_a[2] => alu_c.IN0
alu_a[3] => Add0.IN13
alu_a[3] => alu_c.IN0
alu_a[4] => Add0.IN12
alu_a[4] => alu_c.IN0
alu_a[5] => Add0.IN11
alu_a[5] => alu_c.IN0
alu_a[6] => Add0.IN10
alu_a[6] => alu_c.IN0
alu_a[7] => Add0.IN9
alu_a[7] => alu_c.IN0
alu_a[8] => Add0.IN8
alu_a[8] => alu_c.IN0
alu_a[9] => Add0.IN7
alu_a[9] => alu_c.IN0
alu_a[10] => Add0.IN6
alu_a[10] => alu_c.IN0
alu_a[11] => Add0.IN5
alu_a[11] => alu_c.IN0
alu_a[12] => Add0.IN4
alu_a[12] => alu_c.IN0
alu_a[13] => Add0.IN3
alu_a[13] => alu_c.IN0
alu_a[14] => Add0.IN2
alu_a[14] => alu_c.IN0
alu_a[15] => Add0.IN1
alu_a[15] => alu_c.IN0
alu_b[0] => Add0.IN32
alu_b[0] => alu_c.IN1
alu_b[1] => Add0.IN31
alu_b[1] => alu_c.IN1
alu_b[2] => Add0.IN30
alu_b[2] => alu_c.IN1
alu_b[3] => Add0.IN29
alu_b[3] => alu_c.IN1
alu_b[4] => Add0.IN28
alu_b[4] => alu_c.IN1
alu_b[5] => Add0.IN27
alu_b[5] => alu_c.IN1
alu_b[6] => Add0.IN26
alu_b[6] => alu_c.IN1
alu_b[7] => Add0.IN25
alu_b[7] => alu_c.IN1
alu_b[8] => Add0.IN24
alu_b[8] => alu_c.IN1
alu_b[9] => Add0.IN23
alu_b[9] => alu_c.IN1
alu_b[10] => Add0.IN22
alu_b[10] => alu_c.IN1
alu_b[11] => Add0.IN21
alu_b[11] => alu_c.IN1
alu_b[12] => Add0.IN20
alu_b[12] => alu_c.IN1
alu_b[13] => Add0.IN19
alu_b[13] => alu_c.IN1
alu_b[14] => Add0.IN18
alu_b[14] => alu_c.IN1
alu_b[15] => Add0.IN17
alu_b[15] => alu_c.IN1
alu_c[0] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[1] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[2] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[3] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[4] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[5] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[6] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[7] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[8] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[9] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[10] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[11] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[12] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[13] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[14] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_c[15] <= alu_c.DB_MAX_OUTPUT_PORT_TYPE
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => alu_c.OUTPUTSELECT
alu_ir[0] => carry_out.OUTPUTSELECT
carry_out <= carry_out.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC23|adder:inst_adder
adder_a[0] => Add0.IN16
adder_a[1] => Add0.IN15
adder_a[2] => Add0.IN14
adder_a[3] => Add0.IN13
adder_a[4] => Add0.IN12
adder_a[5] => Add0.IN11
adder_a[6] => Add0.IN10
adder_a[7] => Add0.IN9
adder_a[8] => Add0.IN8
adder_a[9] => Add0.IN7
adder_a[10] => Add0.IN6
adder_a[11] => Add0.IN5
adder_a[12] => Add0.IN4
adder_a[13] => Add0.IN3
adder_a[14] => Add0.IN2
adder_a[15] => Add0.IN1
adder_b[0] => Add0.IN32
adder_b[1] => Add0.IN31
adder_b[2] => Add0.IN30
adder_b[3] => Add0.IN29
adder_b[4] => Add0.IN28
adder_b[5] => Add0.IN27
adder_b[6] => Add0.IN26
adder_b[7] => Add0.IN25
adder_b[8] => Add0.IN24
adder_b[9] => Add0.IN23
adder_b[10] => Add0.IN22
adder_b[11] => Add0.IN21
adder_b[12] => Add0.IN20
adder_b[13] => Add0.IN19
adder_b[14] => Add0.IN18
adder_b[15] => Add0.IN17
adder_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adder_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC23|comparator:inst_comparator
comp_ip_1[0] => LessThan0.IN16
comp_ip_1[0] => Equal0.IN15
comp_ip_1[1] => LessThan0.IN15
comp_ip_1[1] => Equal0.IN14
comp_ip_1[2] => LessThan0.IN14
comp_ip_1[2] => Equal0.IN13
comp_ip_1[3] => LessThan0.IN13
comp_ip_1[3] => Equal0.IN12
comp_ip_1[4] => LessThan0.IN12
comp_ip_1[4] => Equal0.IN11
comp_ip_1[5] => LessThan0.IN11
comp_ip_1[5] => Equal0.IN10
comp_ip_1[6] => LessThan0.IN10
comp_ip_1[6] => Equal0.IN9
comp_ip_1[7] => LessThan0.IN9
comp_ip_1[7] => Equal0.IN8
comp_ip_1[8] => LessThan0.IN8
comp_ip_1[8] => Equal0.IN7
comp_ip_1[9] => LessThan0.IN7
comp_ip_1[9] => Equal0.IN6
comp_ip_1[10] => LessThan0.IN6
comp_ip_1[10] => Equal0.IN5
comp_ip_1[11] => LessThan0.IN5
comp_ip_1[11] => Equal0.IN4
comp_ip_1[12] => LessThan0.IN4
comp_ip_1[12] => Equal0.IN3
comp_ip_1[13] => LessThan0.IN3
comp_ip_1[13] => Equal0.IN2
comp_ip_1[14] => LessThan0.IN2
comp_ip_1[14] => Equal0.IN1
comp_ip_1[15] => LessThan0.IN1
comp_ip_1[15] => Equal0.IN0
comp_ip_2[0] => LessThan0.IN32
comp_ip_2[0] => Equal0.IN31
comp_ip_2[1] => LessThan0.IN31
comp_ip_2[1] => Equal0.IN30
comp_ip_2[2] => LessThan0.IN30
comp_ip_2[2] => Equal0.IN29
comp_ip_2[3] => LessThan0.IN29
comp_ip_2[3] => Equal0.IN28
comp_ip_2[4] => LessThan0.IN28
comp_ip_2[4] => Equal0.IN27
comp_ip_2[5] => LessThan0.IN27
comp_ip_2[5] => Equal0.IN26
comp_ip_2[6] => LessThan0.IN26
comp_ip_2[6] => Equal0.IN25
comp_ip_2[7] => LessThan0.IN25
comp_ip_2[7] => Equal0.IN24
comp_ip_2[8] => LessThan0.IN24
comp_ip_2[8] => Equal0.IN23
comp_ip_2[9] => LessThan0.IN23
comp_ip_2[9] => Equal0.IN22
comp_ip_2[10] => LessThan0.IN22
comp_ip_2[10] => Equal0.IN21
comp_ip_2[11] => LessThan0.IN21
comp_ip_2[11] => Equal0.IN20
comp_ip_2[12] => LessThan0.IN20
comp_ip_2[12] => Equal0.IN19
comp_ip_2[13] => LessThan0.IN19
comp_ip_2[13] => Equal0.IN18
comp_ip_2[14] => LessThan0.IN18
comp_ip_2[14] => Equal0.IN17
comp_ip_2[15] => LessThan0.IN17
comp_ip_2[15] => Equal0.IN16
ltout <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
eout <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC23|b_complement:inst_b_complement
cmp_ip[0] => cmp_op[0].DATAIN
cmp_ip[1] => cmp_op[1].DATAIN
cmp_ip[2] => cmp_op[2].DATAIN
cmp_ip[3] => cmp_op[3].DATAIN
cmp_ip[4] => cmp_op[4].DATAIN
cmp_ip[5] => cmp_op[5].DATAIN
cmp_ip[6] => cmp_op[6].DATAIN
cmp_ip[7] => cmp_op[7].DATAIN
cmp_ip[8] => cmp_op[8].DATAIN
cmp_ip[9] => cmp_op[9].DATAIN
cmp_ip[10] => cmp_op[10].DATAIN
cmp_ip[11] => cmp_op[11].DATAIN
cmp_ip[12] => cmp_op[12].DATAIN
cmp_ip[13] => cmp_op[13].DATAIN
cmp_ip[14] => cmp_op[14].DATAIN
cmp_ip[15] => cmp_op[15].DATAIN
cmp_op[0] <= cmp_ip[0].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[1] <= cmp_ip[1].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[2] <= cmp_ip[2].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[3] <= cmp_ip[3].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[4] <= cmp_ip[4].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[5] <= cmp_ip[5].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[6] <= cmp_ip[6].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[7] <= cmp_ip[7].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[8] <= cmp_ip[8].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[9] <= cmp_ip[9].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[10] <= cmp_ip[10].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[11] <= cmp_ip[11].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[12] <= cmp_ip[12].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[13] <= cmp_ip[13].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[14] <= cmp_ip[14].DB_MAX_OUTPUT_PORT_TYPE
cmp_op[15] <= cmp_ip[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC23|carry_zero_flag:inst_carry_zero_flag
alu_op[0] => Equal0.IN31
alu_op[1] => Equal0.IN30
alu_op[2] => Equal0.IN29
alu_op[3] => Equal0.IN28
alu_op[4] => Equal0.IN27
alu_op[5] => Equal0.IN26
alu_op[6] => Equal0.IN25
alu_op[7] => Equal0.IN24
alu_op[8] => Equal0.IN23
alu_op[9] => Equal0.IN22
alu_op[10] => Equal0.IN21
alu_op[11] => Equal0.IN20
alu_op[12] => Equal0.IN19
alu_op[13] => Equal0.IN18
alu_op[14] => Equal0.IN17
alu_op[15] => Equal0.IN16
zero_in <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
carry_in => carry_flag~reg0.DATAIN
zero_en => zero_flag~reg0.ENA
carry_en => carry_flag~reg0.ENA
zero_flag <= zero_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
carry_flag <= carry_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => carry_flag~reg0.CLK
clock => zero_flag~reg0.CLK
reset => carry_flag~reg0.ACLR
reset => zero_flag~reg0.ACLR


|IITB_RISC23|data_memory:inst_data_memory
read_addr[0] => data_mem.RADDR
read_addr[1] => data_mem.RADDR1
read_addr[2] => data_mem.RADDR2
read_addr[3] => data_mem.RADDR3
read_addr[4] => data_mem.RADDR4
read_addr[5] => data_mem.RADDR5
read_addr[6] => data_mem.RADDR6
read_addr[7] => data_mem.RADDR7
read_addr[8] => data_mem.RADDR8
read_addr[9] => data_mem.RADDR9
read_addr[10] => data_mem.RADDR10
read_addr[11] => data_mem.RADDR11
read_addr[12] => data_mem.RADDR12
read_addr[13] => data_mem.RADDR13
read_addr[14] => data_mem.RADDR14
read_addr[15] => data_mem.RADDR15
read_data[0] <= data_mem.DATAOUT
read_data[1] <= data_mem.DATAOUT1
read_data[2] <= data_mem.DATAOUT2
read_data[3] <= data_mem.DATAOUT3
read_data[4] <= data_mem.DATAOUT4
read_data[5] <= data_mem.DATAOUT5
read_data[6] <= data_mem.DATAOUT6
read_data[7] <= data_mem.DATAOUT7
read_data[8] <= data_mem.DATAOUT8
read_data[9] <= data_mem.DATAOUT9
read_data[10] <= data_mem.DATAOUT10
read_data[11] <= data_mem.DATAOUT11
read_data[12] <= data_mem.DATAOUT12
read_data[13] <= data_mem.DATAOUT13
read_data[14] <= data_mem.DATAOUT14
read_data[15] <= data_mem.DATAOUT15
write_addr[0] => data_mem~15.DATAIN
write_addr[0] => data_mem.WADDR
write_addr[1] => data_mem~14.DATAIN
write_addr[1] => data_mem.WADDR1
write_addr[2] => data_mem~13.DATAIN
write_addr[2] => data_mem.WADDR2
write_addr[3] => data_mem~12.DATAIN
write_addr[3] => data_mem.WADDR3
write_addr[4] => data_mem~11.DATAIN
write_addr[4] => data_mem.WADDR4
write_addr[5] => data_mem~10.DATAIN
write_addr[5] => data_mem.WADDR5
write_addr[6] => data_mem~9.DATAIN
write_addr[6] => data_mem.WADDR6
write_addr[7] => data_mem~8.DATAIN
write_addr[7] => data_mem.WADDR7
write_addr[8] => data_mem~7.DATAIN
write_addr[8] => data_mem.WADDR8
write_addr[9] => data_mem~6.DATAIN
write_addr[9] => data_mem.WADDR9
write_addr[10] => data_mem~5.DATAIN
write_addr[10] => data_mem.WADDR10
write_addr[11] => data_mem~4.DATAIN
write_addr[11] => data_mem.WADDR11
write_addr[12] => data_mem~3.DATAIN
write_addr[12] => data_mem.WADDR12
write_addr[13] => data_mem~2.DATAIN
write_addr[13] => data_mem.WADDR13
write_addr[14] => data_mem~1.DATAIN
write_addr[14] => data_mem.WADDR14
write_addr[15] => data_mem~0.DATAIN
write_addr[15] => data_mem.WADDR15
write_data[0] => data_mem~31.DATAIN
write_data[0] => data_mem.DATAIN
write_data[1] => data_mem~30.DATAIN
write_data[1] => data_mem.DATAIN1
write_data[2] => data_mem~29.DATAIN
write_data[2] => data_mem.DATAIN2
write_data[3] => data_mem~28.DATAIN
write_data[3] => data_mem.DATAIN3
write_data[4] => data_mem~27.DATAIN
write_data[4] => data_mem.DATAIN4
write_data[5] => data_mem~26.DATAIN
write_data[5] => data_mem.DATAIN5
write_data[6] => data_mem~25.DATAIN
write_data[6] => data_mem.DATAIN6
write_data[7] => data_mem~24.DATAIN
write_data[7] => data_mem.DATAIN7
write_data[8] => data_mem~23.DATAIN
write_data[8] => data_mem.DATAIN8
write_data[9] => data_mem~22.DATAIN
write_data[9] => data_mem.DATAIN9
write_data[10] => data_mem~21.DATAIN
write_data[10] => data_mem.DATAIN10
write_data[11] => data_mem~20.DATAIN
write_data[11] => data_mem.DATAIN11
write_data[12] => data_mem~19.DATAIN
write_data[12] => data_mem.DATAIN12
write_data[13] => data_mem~18.DATAIN
write_data[13] => data_mem.DATAIN13
write_data[14] => data_mem~17.DATAIN
write_data[14] => data_mem.DATAIN14
write_data[15] => data_mem~16.DATAIN
write_data[15] => data_mem.DATAIN15
write_en => data_mem~32.DATAIN
write_en => data_mem.WE
clock => data_mem~32.CLK
clock => data_mem~0.CLK
clock => data_mem~1.CLK
clock => data_mem~2.CLK
clock => data_mem~3.CLK
clock => data_mem~4.CLK
clock => data_mem~5.CLK
clock => data_mem~6.CLK
clock => data_mem~7.CLK
clock => data_mem~8.CLK
clock => data_mem~9.CLK
clock => data_mem~10.CLK
clock => data_mem~11.CLK
clock => data_mem~12.CLK
clock => data_mem~13.CLK
clock => data_mem~14.CLK
clock => data_mem~15.CLK
clock => data_mem~16.CLK
clock => data_mem~17.CLK
clock => data_mem~18.CLK
clock => data_mem~19.CLK
clock => data_mem~20.CLK
clock => data_mem~21.CLK
clock => data_mem~22.CLK
clock => data_mem~23.CLK
clock => data_mem~24.CLK
clock => data_mem~25.CLK
clock => data_mem~26.CLK
clock => data_mem~27.CLK
clock => data_mem~28.CLK
clock => data_mem~29.CLK
clock => data_mem~30.CLK
clock => data_mem~31.CLK
clock => data_mem.CLK0


|IITB_RISC23|ir_memory:inst_ir_memory
pc_input[0] => ir_mem.RADDR
pc_input[1] => ir_mem.RADDR1
pc_input[2] => ir_mem.RADDR2
pc_input[3] => ir_mem.RADDR3
pc_input[4] => ir_mem.RADDR4
pc_input[5] => ir_mem.RADDR5
pc_input[6] => ir_mem.RADDR6
pc_input[7] => ir_mem.RADDR7
pc_input[8] => ir_mem.RADDR8
pc_input[9] => ir_mem.RADDR9
pc_input[10] => ir_mem.RADDR10
pc_input[11] => ir_mem.RADDR11
pc_input[12] => ir_mem.RADDR12
pc_input[13] => ir_mem.RADDR13
pc_input[14] => ir_mem.RADDR14
pc_input[15] => ir_mem.RADDR15
ir[0] <= ir_mem.DATAOUT
ir[1] <= ir_mem.DATAOUT1
ir[2] <= ir_mem.DATAOUT2
ir[3] <= ir_mem.DATAOUT3
ir[4] <= ir_mem.DATAOUT4
ir[5] <= ir_mem.DATAOUT5
ir[6] <= ir_mem.DATAOUT6
ir[7] <= ir_mem.DATAOUT7
ir[8] <= ir_mem.DATAOUT8
ir[9] <= ir_mem.DATAOUT9
ir[10] <= ir_mem.DATAOUT10
ir[11] <= ir_mem.DATAOUT11
ir[12] <= ir_mem.DATAOUT12
ir[13] <= ir_mem.DATAOUT13
ir[14] <= ir_mem.DATAOUT14
ir[15] <= ir_mem.DATAOUT15


|IITB_RISC23|ir_decoder:inst_ir_decoder
ir_in[0] => ir_op_imm9[0].DATAIN
ir_in[0] => ir_op_carry_zero[0].DATAIN
ir_in[0] => ir_op_imm6[0].DATAIN
ir_in[1] => ir_op_imm9[1].DATAIN
ir_in[1] => ir_op_carry_zero[1].DATAIN
ir_in[1] => ir_op_imm6[1].DATAIN
ir_in[2] => ir_op_imm9[2].DATAIN
ir_in[2] => ir_op_complement.DATAIN
ir_in[2] => ir_op_imm6[2].DATAIN
ir_in[3] => ir_op_ra.DATAB
ir_in[3] => ir_op_ra.DATAB
ir_in[3] => ir_op_rb.DATAB
ir_in[3] => ir_op_rb.DATAB
ir_in[3] => ir_op_rc.DATAA
ir_in[3] => ir_op_rc.DATAB
ir_in[3] => ir_op_imm6[3].DATAIN
ir_in[3] => ir_op_imm9[3].DATAIN
ir_in[4] => ir_op_ra.DATAB
ir_in[4] => ir_op_ra.DATAB
ir_in[4] => ir_op_rb.DATAB
ir_in[4] => ir_op_rb.DATAB
ir_in[4] => ir_op_rc.DATAA
ir_in[4] => ir_op_rc.DATAB
ir_in[4] => ir_op_imm6[4].DATAIN
ir_in[4] => ir_op_imm9[4].DATAIN
ir_in[5] => ir_op_ra.DATAB
ir_in[5] => ir_op_ra.DATAB
ir_in[5] => ir_op_rb.DATAB
ir_in[5] => ir_op_rb.DATAB
ir_in[5] => ir_op_rc.DATAA
ir_in[5] => ir_op_rc.DATAB
ir_in[5] => ir_op_imm6[5].DATAIN
ir_in[5] => ir_op_imm9[5].DATAIN
ir_in[6] => ir_op_ra.DATAB
ir_in[6] => ir_op_ra.DATAB
ir_in[6] => ir_op_rb.DATAA
ir_in[6] => ir_op_rb.DATAB
ir_in[6] => ir_op_rc.DATAB
ir_in[6] => ir_op_imm9[6].DATAIN
ir_in[7] => ir_op_ra.DATAB
ir_in[7] => ir_op_ra.DATAB
ir_in[7] => ir_op_rb.DATAA
ir_in[7] => ir_op_rb.DATAB
ir_in[7] => ir_op_rc.DATAB
ir_in[7] => ir_op_imm9[7].DATAIN
ir_in[8] => ir_op_ra.DATAB
ir_in[8] => ir_op_ra.DATAB
ir_in[8] => ir_op_rb.DATAA
ir_in[8] => ir_op_rb.DATAB
ir_in[8] => ir_op_rc.DATAB
ir_in[8] => ir_op_imm9[8].DATAIN
ir_in[9] => ir_op_ra.DATAA
ir_in[9] => ir_op_ra.DATAB
ir_in[9] => ir_op_ra.DATAB
ir_in[9] => ir_op_rb.DATAB
ir_in[9] => ir_op_rc.DATAB
ir_in[9] => ir_op_rc.DATAB
ir_in[9] => ir_op_rc.DATAB
ir_in[10] => ir_op_ra.DATAA
ir_in[10] => ir_op_ra.DATAB
ir_in[10] => ir_op_ra.DATAB
ir_in[10] => ir_op_rb.DATAB
ir_in[10] => ir_op_rc.DATAB
ir_in[10] => ir_op_rc.DATAB
ir_in[10] => ir_op_rc.DATAB
ir_in[11] => ir_op_ra.DATAA
ir_in[11] => ir_op_ra.DATAB
ir_in[11] => ir_op_ra.DATAB
ir_in[11] => ir_op_rb.DATAB
ir_in[11] => ir_op_rc.DATAB
ir_in[11] => ir_op_rc.DATAB
ir_in[11] => ir_op_rc.DATAB
ir_in[12] => ir_op_opcode[0].DATAIN
ir_in[12] => Equal0.IN3
ir_in[12] => Equal1.IN3
ir_in[12] => Equal2.IN2
ir_in[12] => Equal3.IN3
ir_in[12] => Equal4.IN2
ir_in[12] => Equal5.IN3
ir_in[12] => Equal6.IN3
ir_in[12] => Equal7.IN1
ir_in[12] => Equal8.IN3
ir_in[13] => ir_op_opcode[1].DATAIN
ir_in[13] => Equal0.IN2
ir_in[13] => Equal1.IN2
ir_in[13] => Equal2.IN1
ir_in[13] => Equal3.IN1
ir_in[13] => Equal4.IN1
ir_in[13] => Equal5.IN1
ir_in[13] => Equal6.IN2
ir_in[13] => Equal7.IN0
ir_in[13] => Equal8.IN0
ir_in[14] => ir_op_opcode[2].DATAIN
ir_in[14] => Equal0.IN1
ir_in[14] => Equal1.IN1
ir_in[14] => Equal2.IN3
ir_in[14] => Equal3.IN2
ir_in[14] => Equal4.IN0
ir_in[14] => Equal5.IN0
ir_in[14] => Equal6.IN0
ir_in[14] => Equal7.IN3
ir_in[14] => Equal8.IN2
ir_in[15] => ir_op_opcode[3].DATAIN
ir_in[15] => Equal0.IN0
ir_in[15] => Equal1.IN0
ir_in[15] => Equal2.IN0
ir_in[15] => Equal3.IN0
ir_in[15] => Equal4.IN3
ir_in[15] => Equal5.IN2
ir_in[15] => Equal6.IN1
ir_in[15] => Equal7.IN2
ir_in[15] => Equal8.IN1
ir_op_opcode[0] <= ir_in[12].DB_MAX_OUTPUT_PORT_TYPE
ir_op_opcode[1] <= ir_in[13].DB_MAX_OUTPUT_PORT_TYPE
ir_op_opcode[2] <= ir_in[14].DB_MAX_OUTPUT_PORT_TYPE
ir_op_opcode[3] <= ir_in[15].DB_MAX_OUTPUT_PORT_TYPE
ir_op_ra[0] <= ir_op_ra.DB_MAX_OUTPUT_PORT_TYPE
ir_op_ra[1] <= ir_op_ra.DB_MAX_OUTPUT_PORT_TYPE
ir_op_ra[2] <= ir_op_ra.DB_MAX_OUTPUT_PORT_TYPE
ir_op_rb[0] <= ir_op_rb.DB_MAX_OUTPUT_PORT_TYPE
ir_op_rb[1] <= ir_op_rb.DB_MAX_OUTPUT_PORT_TYPE
ir_op_rb[2] <= ir_op_rb.DB_MAX_OUTPUT_PORT_TYPE
ir_op_rc[0] <= ir_op_rc.DB_MAX_OUTPUT_PORT_TYPE
ir_op_rc[1] <= ir_op_rc.DB_MAX_OUTPUT_PORT_TYPE
ir_op_rc[2] <= ir_op_rc.DB_MAX_OUTPUT_PORT_TYPE
ir_op_complement <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
ir_op_carry_zero[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
ir_op_carry_zero[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm6[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm6[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm6[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm6[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm6[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm6[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm9[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm9[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm9[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm9[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm9[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm9[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm9[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm9[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
ir_op_imm9[8] <= ir_in[8].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC23|register_file:inst_register_file
reg_a1[0] => Equal0.IN5
reg_a1[0] => Mux0.IN2
reg_a1[0] => Mux1.IN2
reg_a1[0] => Mux2.IN2
reg_a1[0] => Mux3.IN2
reg_a1[0] => Mux4.IN2
reg_a1[0] => Mux5.IN2
reg_a1[0] => Mux6.IN2
reg_a1[0] => Mux7.IN2
reg_a1[0] => Mux8.IN2
reg_a1[0] => Mux9.IN2
reg_a1[0] => Mux10.IN2
reg_a1[0] => Mux11.IN2
reg_a1[0] => Mux12.IN2
reg_a1[0] => Mux13.IN2
reg_a1[0] => Mux14.IN2
reg_a1[0] => Mux15.IN2
reg_a1[1] => Equal0.IN4
reg_a1[1] => Mux0.IN1
reg_a1[1] => Mux1.IN1
reg_a1[1] => Mux2.IN1
reg_a1[1] => Mux3.IN1
reg_a1[1] => Mux4.IN1
reg_a1[1] => Mux5.IN1
reg_a1[1] => Mux6.IN1
reg_a1[1] => Mux7.IN1
reg_a1[1] => Mux8.IN1
reg_a1[1] => Mux9.IN1
reg_a1[1] => Mux10.IN1
reg_a1[1] => Mux11.IN1
reg_a1[1] => Mux12.IN1
reg_a1[1] => Mux13.IN1
reg_a1[1] => Mux14.IN1
reg_a1[1] => Mux15.IN1
reg_a1[2] => Equal0.IN3
reg_a1[2] => Mux0.IN0
reg_a1[2] => Mux1.IN0
reg_a1[2] => Mux2.IN0
reg_a1[2] => Mux3.IN0
reg_a1[2] => Mux4.IN0
reg_a1[2] => Mux5.IN0
reg_a1[2] => Mux6.IN0
reg_a1[2] => Mux7.IN0
reg_a1[2] => Mux8.IN0
reg_a1[2] => Mux9.IN0
reg_a1[2] => Mux10.IN0
reg_a1[2] => Mux11.IN0
reg_a1[2] => Mux12.IN0
reg_a1[2] => Mux13.IN0
reg_a1[2] => Mux14.IN0
reg_a1[2] => Mux15.IN0
reg_a2[0] => Equal1.IN5
reg_a2[0] => Mux16.IN2
reg_a2[0] => Mux17.IN2
reg_a2[0] => Mux18.IN2
reg_a2[0] => Mux19.IN2
reg_a2[0] => Mux20.IN2
reg_a2[0] => Mux21.IN2
reg_a2[0] => Mux22.IN2
reg_a2[0] => Mux23.IN2
reg_a2[0] => Mux24.IN2
reg_a2[0] => Mux25.IN2
reg_a2[0] => Mux26.IN2
reg_a2[0] => Mux27.IN2
reg_a2[0] => Mux28.IN2
reg_a2[0] => Mux29.IN2
reg_a2[0] => Mux30.IN2
reg_a2[0] => Mux31.IN2
reg_a2[1] => Equal1.IN4
reg_a2[1] => Mux16.IN1
reg_a2[1] => Mux17.IN1
reg_a2[1] => Mux18.IN1
reg_a2[1] => Mux19.IN1
reg_a2[1] => Mux20.IN1
reg_a2[1] => Mux21.IN1
reg_a2[1] => Mux22.IN1
reg_a2[1] => Mux23.IN1
reg_a2[1] => Mux24.IN1
reg_a2[1] => Mux25.IN1
reg_a2[1] => Mux26.IN1
reg_a2[1] => Mux27.IN1
reg_a2[1] => Mux28.IN1
reg_a2[1] => Mux29.IN1
reg_a2[1] => Mux30.IN1
reg_a2[1] => Mux31.IN1
reg_a2[2] => Equal1.IN3
reg_a2[2] => Mux16.IN0
reg_a2[2] => Mux17.IN0
reg_a2[2] => Mux18.IN0
reg_a2[2] => Mux19.IN0
reg_a2[2] => Mux20.IN0
reg_a2[2] => Mux21.IN0
reg_a2[2] => Mux22.IN0
reg_a2[2] => Mux23.IN0
reg_a2[2] => Mux24.IN0
reg_a2[2] => Mux25.IN0
reg_a2[2] => Mux26.IN0
reg_a2[2] => Mux27.IN0
reg_a2[2] => Mux28.IN0
reg_a2[2] => Mux29.IN0
reg_a2[2] => Mux30.IN0
reg_a2[2] => Mux31.IN0
reg_a3[0] => Mux32.IN2
reg_a3[0] => Decoder0.IN2
reg_a3[1] => Mux32.IN1
reg_a3[1] => Decoder0.IN1
reg_a3[2] => Mux32.IN0
reg_a3[2] => Decoder0.IN0
reg_en[0] => Mux32.IN10
reg_en[0] => PC[15].ENA
reg_en[0] => PC[14].ENA
reg_en[0] => PC[13].ENA
reg_en[0] => PC[12].ENA
reg_en[0] => PC[11].ENA
reg_en[0] => PC[10].ENA
reg_en[0] => PC[9].ENA
reg_en[0] => PC[8].ENA
reg_en[0] => PC[7].ENA
reg_en[0] => PC[6].ENA
reg_en[0] => PC[5].ENA
reg_en[0] => PC[4].ENA
reg_en[0] => PC[3].ENA
reg_en[0] => PC[2].ENA
reg_en[0] => PC[1].ENA
reg_en[0] => PC[0].ENA
reg_en[1] => Mux32.IN9
reg_en[2] => Mux32.IN8
reg_en[3] => Mux32.IN7
reg_en[4] => Mux32.IN6
reg_en[5] => Mux32.IN5
reg_en[6] => Mux32.IN4
reg_en[7] => Mux32.IN3
reg_d3[0] => registers.DATAB
reg_d3[0] => registers.DATAB
reg_d3[0] => registers.DATAB
reg_d3[0] => registers.DATAB
reg_d3[0] => registers.DATAB
reg_d3[0] => registers.DATAB
reg_d3[0] => registers.DATAB
reg_d3[0] => registers.DATAB
reg_d3[1] => registers.DATAB
reg_d3[1] => registers.DATAB
reg_d3[1] => registers.DATAB
reg_d3[1] => registers.DATAB
reg_d3[1] => registers.DATAB
reg_d3[1] => registers.DATAB
reg_d3[1] => registers.DATAB
reg_d3[1] => registers.DATAB
reg_d3[2] => registers.DATAB
reg_d3[2] => registers.DATAB
reg_d3[2] => registers.DATAB
reg_d3[2] => registers.DATAB
reg_d3[2] => registers.DATAB
reg_d3[2] => registers.DATAB
reg_d3[2] => registers.DATAB
reg_d3[2] => registers.DATAB
reg_d3[3] => registers.DATAB
reg_d3[3] => registers.DATAB
reg_d3[3] => registers.DATAB
reg_d3[3] => registers.DATAB
reg_d3[3] => registers.DATAB
reg_d3[3] => registers.DATAB
reg_d3[3] => registers.DATAB
reg_d3[3] => registers.DATAB
reg_d3[4] => registers.DATAB
reg_d3[4] => registers.DATAB
reg_d3[4] => registers.DATAB
reg_d3[4] => registers.DATAB
reg_d3[4] => registers.DATAB
reg_d3[4] => registers.DATAB
reg_d3[4] => registers.DATAB
reg_d3[4] => registers.DATAB
reg_d3[5] => registers.DATAB
reg_d3[5] => registers.DATAB
reg_d3[5] => registers.DATAB
reg_d3[5] => registers.DATAB
reg_d3[5] => registers.DATAB
reg_d3[5] => registers.DATAB
reg_d3[5] => registers.DATAB
reg_d3[5] => registers.DATAB
reg_d3[6] => registers.DATAB
reg_d3[6] => registers.DATAB
reg_d3[6] => registers.DATAB
reg_d3[6] => registers.DATAB
reg_d3[6] => registers.DATAB
reg_d3[6] => registers.DATAB
reg_d3[6] => registers.DATAB
reg_d3[6] => registers.DATAB
reg_d3[7] => registers.DATAB
reg_d3[7] => registers.DATAB
reg_d3[7] => registers.DATAB
reg_d3[7] => registers.DATAB
reg_d3[7] => registers.DATAB
reg_d3[7] => registers.DATAB
reg_d3[7] => registers.DATAB
reg_d3[7] => registers.DATAB
reg_d3[8] => registers.DATAB
reg_d3[8] => registers.DATAB
reg_d3[8] => registers.DATAB
reg_d3[8] => registers.DATAB
reg_d3[8] => registers.DATAB
reg_d3[8] => registers.DATAB
reg_d3[8] => registers.DATAB
reg_d3[8] => registers.DATAB
reg_d3[9] => registers.DATAB
reg_d3[9] => registers.DATAB
reg_d3[9] => registers.DATAB
reg_d3[9] => registers.DATAB
reg_d3[9] => registers.DATAB
reg_d3[9] => registers.DATAB
reg_d3[9] => registers.DATAB
reg_d3[9] => registers.DATAB
reg_d3[10] => registers.DATAB
reg_d3[10] => registers.DATAB
reg_d3[10] => registers.DATAB
reg_d3[10] => registers.DATAB
reg_d3[10] => registers.DATAB
reg_d3[10] => registers.DATAB
reg_d3[10] => registers.DATAB
reg_d3[10] => registers.DATAB
reg_d3[11] => registers.DATAB
reg_d3[11] => registers.DATAB
reg_d3[11] => registers.DATAB
reg_d3[11] => registers.DATAB
reg_d3[11] => registers.DATAB
reg_d3[11] => registers.DATAB
reg_d3[11] => registers.DATAB
reg_d3[11] => registers.DATAB
reg_d3[12] => registers.DATAB
reg_d3[12] => registers.DATAB
reg_d3[12] => registers.DATAB
reg_d3[12] => registers.DATAB
reg_d3[12] => registers.DATAB
reg_d3[12] => registers.DATAB
reg_d3[12] => registers.DATAB
reg_d3[12] => registers.DATAB
reg_d3[13] => registers.DATAB
reg_d3[13] => registers.DATAB
reg_d3[13] => registers.DATAB
reg_d3[13] => registers.DATAB
reg_d3[13] => registers.DATAB
reg_d3[13] => registers.DATAB
reg_d3[13] => registers.DATAB
reg_d3[13] => registers.DATAB
reg_d3[14] => registers.DATAB
reg_d3[14] => registers.DATAB
reg_d3[14] => registers.DATAB
reg_d3[14] => registers.DATAB
reg_d3[14] => registers.DATAB
reg_d3[14] => registers.DATAB
reg_d3[14] => registers.DATAB
reg_d3[14] => registers.DATAB
reg_d3[15] => registers.DATAB
reg_d3[15] => registers.DATAB
reg_d3[15] => registers.DATAB
reg_d3[15] => registers.DATAB
reg_d3[15] => registers.DATAB
reg_d3[15] => registers.DATAB
reg_d3[15] => registers.DATAB
reg_d3[15] => registers.DATAB
reg_d1[0] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[1] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[2] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[3] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[4] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[5] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[6] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[7] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[8] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[9] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[10] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[11] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[12] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[13] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[14] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d1[15] <= reg_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[0] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[1] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[2] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[3] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[4] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[5] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[6] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[7] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[8] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[9] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[10] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[11] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[12] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[13] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[14] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
reg_d2[15] <= reg_d2.DB_MAX_OUTPUT_PORT_TYPE
pc_in[0] => PC[0].DATAIN
pc_in[1] => PC[1].DATAIN
pc_in[2] => PC[2].DATAIN
pc_in[3] => PC[3].DATAIN
pc_in[4] => PC[4].DATAIN
pc_in[5] => PC[5].DATAIN
pc_in[6] => PC[6].DATAIN
pc_in[7] => PC[7].DATAIN
pc_in[8] => PC[8].DATAIN
pc_in[9] => PC[9].DATAIN
pc_in[10] => PC[10].DATAIN
pc_in[11] => PC[11].DATAIN
pc_in[12] => PC[12].DATAIN
pc_in[13] => PC[13].DATAIN
pc_in[14] => PC[14].DATAIN
pc_in[15] => PC[15].DATAIN
pc_out[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[7][8].CLK
clock => registers[7][9].CLK
clock => registers[7][10].CLK
clock => registers[7][11].CLK
clock => registers[7][12].CLK
clock => registers[7][13].CLK
clock => registers[7][14].CLK
clock => registers[7][15].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[6][8].CLK
clock => registers[6][9].CLK
clock => registers[6][10].CLK
clock => registers[6][11].CLK
clock => registers[6][12].CLK
clock => registers[6][13].CLK
clock => registers[6][14].CLK
clock => registers[6][15].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[5][8].CLK
clock => registers[5][9].CLK
clock => registers[5][10].CLK
clock => registers[5][11].CLK
clock => registers[5][12].CLK
clock => registers[5][13].CLK
clock => registers[5][14].CLK
clock => registers[5][15].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[4][8].CLK
clock => registers[4][9].CLK
clock => registers[4][10].CLK
clock => registers[4][11].CLK
clock => registers[4][12].CLK
clock => registers[4][13].CLK
clock => registers[4][14].CLK
clock => registers[4][15].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[3][8].CLK
clock => registers[3][9].CLK
clock => registers[3][10].CLK
clock => registers[3][11].CLK
clock => registers[3][12].CLK
clock => registers[3][13].CLK
clock => registers[3][14].CLK
clock => registers[3][15].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[2][8].CLK
clock => registers[2][9].CLK
clock => registers[2][10].CLK
clock => registers[2][11].CLK
clock => registers[2][12].CLK
clock => registers[2][13].CLK
clock => registers[2][14].CLK
clock => registers[2][15].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[1][8].CLK
clock => registers[1][9].CLK
clock => registers[1][10].CLK
clock => registers[1][11].CLK
clock => registers[1][12].CLK
clock => registers[1][13].CLK
clock => registers[1][14].CLK
clock => registers[1][15].CLK
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
clock => registers[0][8].CLK
clock => registers[0][9].CLK
clock => registers[0][10].CLK
clock => registers[0][11].CLK
clock => registers[0][12].CLK
clock => registers[0][13].CLK
clock => registers[0][14].CLK
clock => registers[0][15].CLK
clock => PC[0].CLK
clock => PC[1].CLK
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
clock => PC[10].CLK
clock => PC[11].CLK
clock => PC[12].CLK
clock => PC[13].CLK
clock => PC[14].CLK
clock => PC[15].CLK
reset => registers[7][0].ACLR
reset => registers[7][1].ACLR
reset => registers[7][2].ACLR
reset => registers[7][3].ACLR
reset => registers[7][4].ACLR
reset => registers[7][5].ACLR
reset => registers[7][6].ACLR
reset => registers[7][7].ACLR
reset => registers[7][8].ACLR
reset => registers[7][9].ACLR
reset => registers[7][10].ACLR
reset => registers[7][11].ACLR
reset => registers[7][12].ACLR
reset => registers[7][13].ACLR
reset => registers[7][14].ACLR
reset => registers[7][15].ACLR
reset => registers[6][0].ACLR
reset => registers[6][1].ACLR
reset => registers[6][2].ACLR
reset => registers[6][3].ACLR
reset => registers[6][4].ACLR
reset => registers[6][5].ACLR
reset => registers[6][6].ACLR
reset => registers[6][7].ACLR
reset => registers[6][8].ACLR
reset => registers[6][9].ACLR
reset => registers[6][10].ACLR
reset => registers[6][11].ACLR
reset => registers[6][12].ACLR
reset => registers[6][13].ACLR
reset => registers[6][14].ACLR
reset => registers[6][15].ACLR
reset => registers[5][0].ACLR
reset => registers[5][1].ACLR
reset => registers[5][2].ACLR
reset => registers[5][3].ACLR
reset => registers[5][4].ACLR
reset => registers[5][5].ACLR
reset => registers[5][6].ACLR
reset => registers[5][7].ACLR
reset => registers[5][8].ACLR
reset => registers[5][9].ACLR
reset => registers[5][10].ACLR
reset => registers[5][11].ACLR
reset => registers[5][12].ACLR
reset => registers[5][13].ACLR
reset => registers[5][14].ACLR
reset => registers[5][15].ACLR
reset => registers[4][0].ACLR
reset => registers[4][1].ACLR
reset => registers[4][2].ACLR
reset => registers[4][3].ACLR
reset => registers[4][4].ACLR
reset => registers[4][5].ACLR
reset => registers[4][6].ACLR
reset => registers[4][7].ACLR
reset => registers[4][8].ACLR
reset => registers[4][9].ACLR
reset => registers[4][10].ACLR
reset => registers[4][11].ACLR
reset => registers[4][12].ACLR
reset => registers[4][13].ACLR
reset => registers[4][14].ACLR
reset => registers[4][15].ACLR
reset => registers[3][0].ACLR
reset => registers[3][1].ACLR
reset => registers[3][2].ACLR
reset => registers[3][3].ACLR
reset => registers[3][4].ACLR
reset => registers[3][5].ACLR
reset => registers[3][6].ACLR
reset => registers[3][7].ACLR
reset => registers[3][8].ACLR
reset => registers[3][9].ACLR
reset => registers[3][10].ACLR
reset => registers[3][11].ACLR
reset => registers[3][12].ACLR
reset => registers[3][13].ACLR
reset => registers[3][14].ACLR
reset => registers[3][15].ACLR
reset => registers[2][0].ACLR
reset => registers[2][1].ACLR
reset => registers[2][2].ACLR
reset => registers[2][3].ACLR
reset => registers[2][4].ACLR
reset => registers[2][5].ACLR
reset => registers[2][6].ACLR
reset => registers[2][7].ACLR
reset => registers[2][8].ACLR
reset => registers[2][9].ACLR
reset => registers[2][10].ACLR
reset => registers[2][11].ACLR
reset => registers[2][12].ACLR
reset => registers[2][13].ACLR
reset => registers[2][14].ACLR
reset => registers[2][15].ACLR
reset => registers[1][0].ACLR
reset => registers[1][1].ACLR
reset => registers[1][2].ACLR
reset => registers[1][3].ACLR
reset => registers[1][4].ACLR
reset => registers[1][5].ACLR
reset => registers[1][6].ACLR
reset => registers[1][7].ACLR
reset => registers[1][8].ACLR
reset => registers[1][9].ACLR
reset => registers[1][10].ACLR
reset => registers[1][11].ACLR
reset => registers[1][12].ACLR
reset => registers[1][13].ACLR
reset => registers[1][14].ACLR
reset => registers[1][15].ACLR
reset => registers[0][0].ACLR
reset => registers[0][1].ACLR
reset => registers[0][2].ACLR
reset => registers[0][3].ACLR
reset => registers[0][4].ACLR
reset => registers[0][5].ACLR
reset => registers[0][6].ACLR
reset => registers[0][7].ACLR
reset => registers[0][8].ACLR
reset => registers[0][9].ACLR
reset => registers[0][10].ACLR
reset => registers[0][11].ACLR
reset => registers[0][12].ACLR
reset => registers[0][13].ACLR
reset => registers[0][14].ACLR
reset => registers[0][15].ACLR
reset => PC[0].ACLR
reset => PC[1].ACLR
reset => PC[2].ACLR
reset => PC[3].ACLR
reset => PC[4].ACLR
reset => PC[5].ACLR
reset => PC[6].ACLR
reset => PC[7].ACLR
reset => PC[8].ACLR
reset => PC[9].ACLR
reset => PC[10].ACLR
reset => PC[11].ACLR
reset => PC[12].ACLR
reset => PC[13].ACLR
reset => PC[14].ACLR
reset => PC[15].ACLR


|IITB_RISC23|sign_7_extender:inst_se7
se_ip_7[0] => se_op_7[0].DATAIN
se_ip_7[1] => se_op_7[1].DATAIN
se_ip_7[2] => se_op_7[2].DATAIN
se_ip_7[3] => se_op_7[3].DATAIN
se_ip_7[4] => se_op_7[4].DATAIN
se_ip_7[5] => se_op_7[5].DATAIN
se_ip_7[6] => se_op_7[6].DATAIN
se_ip_7[7] => se_op_7[7].DATAIN
se_ip_7[8] => se_op_7[8].DATAIN
se_op_7[0] <= se_ip_7[0].DB_MAX_OUTPUT_PORT_TYPE
se_op_7[1] <= se_ip_7[1].DB_MAX_OUTPUT_PORT_TYPE
se_op_7[2] <= se_ip_7[2].DB_MAX_OUTPUT_PORT_TYPE
se_op_7[3] <= se_ip_7[3].DB_MAX_OUTPUT_PORT_TYPE
se_op_7[4] <= se_ip_7[4].DB_MAX_OUTPUT_PORT_TYPE
se_op_7[5] <= se_ip_7[5].DB_MAX_OUTPUT_PORT_TYPE
se_op_7[6] <= se_ip_7[6].DB_MAX_OUTPUT_PORT_TYPE
se_op_7[7] <= se_ip_7[7].DB_MAX_OUTPUT_PORT_TYPE
se_op_7[8] <= se_ip_7[8].DB_MAX_OUTPUT_PORT_TYPE
se_op_7[9] <= <GND>
se_op_7[10] <= <GND>
se_op_7[11] <= <GND>
se_op_7[12] <= <GND>
se_op_7[13] <= <GND>
se_op_7[14] <= <GND>
se_op_7[15] <= <GND>


|IITB_RISC23|sign_10_extender:inst_se10
se_ip_10[0] => se_op_10[0].DATAIN
se_ip_10[1] => se_op_10[1].DATAIN
se_ip_10[2] => se_op_10[2].DATAIN
se_ip_10[3] => se_op_10[3].DATAIN
se_ip_10[4] => se_op_10[4].DATAIN
se_ip_10[5] => se_op_10[5].DATAIN
se_op_10[0] <= se_ip_10[0].DB_MAX_OUTPUT_PORT_TYPE
se_op_10[1] <= se_ip_10[1].DB_MAX_OUTPUT_PORT_TYPE
se_op_10[2] <= se_ip_10[2].DB_MAX_OUTPUT_PORT_TYPE
se_op_10[3] <= se_ip_10[3].DB_MAX_OUTPUT_PORT_TYPE
se_op_10[4] <= se_ip_10[4].DB_MAX_OUTPUT_PORT_TYPE
se_op_10[5] <= se_ip_10[5].DB_MAX_OUTPUT_PORT_TYPE
se_op_10[6] <= <GND>
se_op_10[7] <= <GND>
se_op_10[8] <= <GND>
se_op_10[9] <= <GND>
se_op_10[10] <= <GND>
se_op_10[11] <= <GND>
se_op_10[12] <= <GND>
se_op_10[13] <= <GND>
se_op_10[14] <= <GND>
se_op_10[15] <= <GND>


|IITB_RISC23|pipeline_reg1:inst_pipeline_reg1
p1_ir_in[0] => p1_ir_out[0]~reg0.DATAIN
p1_ir_in[1] => p1_ir_out[1]~reg0.DATAIN
p1_ir_in[2] => p1_ir_out[2]~reg0.DATAIN
p1_ir_in[3] => p1_ir_out[3]~reg0.DATAIN
p1_ir_in[4] => p1_ir_out[4]~reg0.DATAIN
p1_ir_in[5] => p1_ir_out[5]~reg0.DATAIN
p1_ir_in[6] => p1_ir_out[6]~reg0.DATAIN
p1_ir_in[7] => p1_ir_out[7]~reg0.DATAIN
p1_ir_in[8] => p1_ir_out[8]~reg0.DATAIN
p1_ir_in[9] => p1_ir_out[9]~reg0.DATAIN
p1_ir_in[10] => p1_ir_out[10]~reg0.DATAIN
p1_ir_in[11] => p1_ir_out[11]~reg0.DATAIN
p1_ir_in[12] => p1_ir_out[12]~reg0.DATAIN
p1_ir_in[13] => p1_ir_out[13]~reg0.DATAIN
p1_ir_in[14] => p1_ir_out[14]~reg0.DATAIN
p1_ir_in[15] => p1_ir_out[15]~reg0.DATAIN
p1_pc_in[0] => p1_pc_out[0]~reg0.DATAIN
p1_pc_in[1] => p1_pc_out[1]~reg0.DATAIN
p1_pc_in[2] => p1_pc_out[2]~reg0.DATAIN
p1_pc_in[3] => p1_pc_out[3]~reg0.DATAIN
p1_pc_in[4] => p1_pc_out[4]~reg0.DATAIN
p1_pc_in[5] => p1_pc_out[5]~reg0.DATAIN
p1_pc_in[6] => p1_pc_out[6]~reg0.DATAIN
p1_pc_in[7] => p1_pc_out[7]~reg0.DATAIN
p1_pc_in[8] => p1_pc_out[8]~reg0.DATAIN
p1_pc_in[9] => p1_pc_out[9]~reg0.DATAIN
p1_pc_in[10] => p1_pc_out[10]~reg0.DATAIN
p1_pc_in[11] => p1_pc_out[11]~reg0.DATAIN
p1_pc_in[12] => p1_pc_out[12]~reg0.DATAIN
p1_pc_in[13] => p1_pc_out[13]~reg0.DATAIN
p1_pc_in[14] => p1_pc_out[14]~reg0.DATAIN
p1_pc_in[15] => p1_pc_out[15]~reg0.DATAIN
p1_ir_out[0] <= p1_ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[1] <= p1_ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[2] <= p1_ir_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[3] <= p1_ir_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[4] <= p1_ir_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[5] <= p1_ir_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[6] <= p1_ir_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[7] <= p1_ir_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[8] <= p1_ir_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[9] <= p1_ir_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[10] <= p1_ir_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[11] <= p1_ir_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[12] <= p1_ir_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[13] <= p1_ir_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[14] <= p1_ir_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_ir_out[15] <= p1_ir_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[0] <= p1_pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[1] <= p1_pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[2] <= p1_pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[3] <= p1_pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[4] <= p1_pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[5] <= p1_pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[6] <= p1_pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[7] <= p1_pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[8] <= p1_pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[9] <= p1_pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[10] <= p1_pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[11] <= p1_pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[12] <= p1_pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[13] <= p1_pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[14] <= p1_pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_pc_out[15] <= p1_pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_en => p1_pc_out[0]~reg0.ENA
p1_en => p1_pc_out[1]~reg0.ENA
p1_en => p1_pc_out[2]~reg0.ENA
p1_en => p1_pc_out[3]~reg0.ENA
p1_en => p1_pc_out[4]~reg0.ENA
p1_en => p1_pc_out[5]~reg0.ENA
p1_en => p1_pc_out[6]~reg0.ENA
p1_en => p1_pc_out[7]~reg0.ENA
p1_en => p1_pc_out[8]~reg0.ENA
p1_en => p1_pc_out[9]~reg0.ENA
p1_en => p1_pc_out[10]~reg0.ENA
p1_en => p1_pc_out[11]~reg0.ENA
p1_en => p1_pc_out[12]~reg0.ENA
p1_en => p1_pc_out[13]~reg0.ENA
p1_en => p1_pc_out[14]~reg0.ENA
p1_en => p1_pc_out[15]~reg0.ENA
p1_en => p1_ir_out[0]~reg0.ENA
p1_en => p1_ir_out[1]~reg0.ENA
p1_en => p1_ir_out[2]~reg0.ENA
p1_en => p1_ir_out[3]~reg0.ENA
p1_en => p1_ir_out[4]~reg0.ENA
p1_en => p1_ir_out[5]~reg0.ENA
p1_en => p1_ir_out[6]~reg0.ENA
p1_en => p1_ir_out[7]~reg0.ENA
p1_en => p1_ir_out[8]~reg0.ENA
p1_en => p1_ir_out[9]~reg0.ENA
p1_en => p1_ir_out[10]~reg0.ENA
p1_en => p1_ir_out[11]~reg0.ENA
p1_en => p1_ir_out[12]~reg0.ENA
p1_en => p1_ir_out[13]~reg0.ENA
p1_en => p1_ir_out[14]~reg0.ENA
p1_en => p1_ir_out[15]~reg0.ENA
clock => p1_pc_out[0]~reg0.CLK
clock => p1_pc_out[1]~reg0.CLK
clock => p1_pc_out[2]~reg0.CLK
clock => p1_pc_out[3]~reg0.CLK
clock => p1_pc_out[4]~reg0.CLK
clock => p1_pc_out[5]~reg0.CLK
clock => p1_pc_out[6]~reg0.CLK
clock => p1_pc_out[7]~reg0.CLK
clock => p1_pc_out[8]~reg0.CLK
clock => p1_pc_out[9]~reg0.CLK
clock => p1_pc_out[10]~reg0.CLK
clock => p1_pc_out[11]~reg0.CLK
clock => p1_pc_out[12]~reg0.CLK
clock => p1_pc_out[13]~reg0.CLK
clock => p1_pc_out[14]~reg0.CLK
clock => p1_pc_out[15]~reg0.CLK
clock => p1_ir_out[0]~reg0.CLK
clock => p1_ir_out[1]~reg0.CLK
clock => p1_ir_out[2]~reg0.CLK
clock => p1_ir_out[3]~reg0.CLK
clock => p1_ir_out[4]~reg0.CLK
clock => p1_ir_out[5]~reg0.CLK
clock => p1_ir_out[6]~reg0.CLK
clock => p1_ir_out[7]~reg0.CLK
clock => p1_ir_out[8]~reg0.CLK
clock => p1_ir_out[9]~reg0.CLK
clock => p1_ir_out[10]~reg0.CLK
clock => p1_ir_out[11]~reg0.CLK
clock => p1_ir_out[12]~reg0.CLK
clock => p1_ir_out[13]~reg0.CLK
clock => p1_ir_out[14]~reg0.CLK
clock => p1_ir_out[15]~reg0.CLK


|IITB_RISC23|pipeline_reg2:inst_pipeline_reg2
p2_ra_in[0] => p2_ra_out[0]~reg0.DATAIN
p2_ra_in[1] => p2_ra_out[1]~reg0.DATAIN
p2_ra_in[2] => p2_ra_out[2]~reg0.DATAIN
p2_rb_in[0] => p2_rb_out[0]~reg0.DATAIN
p2_rb_in[1] => p2_rb_out[1]~reg0.DATAIN
p2_rb_in[2] => p2_rb_out[2]~reg0.DATAIN
p2_rc_in[0] => p2_rc_out[0]~reg0.DATAIN
p2_rc_in[1] => p2_rc_out[1]~reg0.DATAIN
p2_rc_in[2] => p2_rc_out[2]~reg0.DATAIN
p2_opcode_in[0] => p2_opcode_out[0]~reg0.DATAIN
p2_opcode_in[1] => p2_opcode_out[1]~reg0.DATAIN
p2_opcode_in[2] => p2_opcode_out[2]~reg0.DATAIN
p2_opcode_in[3] => p2_opcode_out[3]~reg0.DATAIN
p2_complement_in => p2_complement_out~reg0.DATAIN
p2_cz_in[0] => p2_cz_out[0]~reg0.DATAIN
p2_cz_in[1] => p2_cz_out[1]~reg0.DATAIN
p2_se7_in[0] => p2_se7_out[0]~reg0.DATAIN
p2_se7_in[1] => p2_se7_out[1]~reg0.DATAIN
p2_se7_in[2] => p2_se7_out[2]~reg0.DATAIN
p2_se7_in[3] => p2_se7_out[3]~reg0.DATAIN
p2_se7_in[4] => p2_se7_out[4]~reg0.DATAIN
p2_se7_in[5] => p2_se7_out[5]~reg0.DATAIN
p2_se7_in[6] => p2_se7_out[6]~reg0.DATAIN
p2_se7_in[7] => p2_se7_out[7]~reg0.DATAIN
p2_se7_in[8] => p2_se7_out[8]~reg0.DATAIN
p2_se7_in[9] => p2_se7_out[9]~reg0.DATAIN
p2_se7_in[10] => p2_se7_out[10]~reg0.DATAIN
p2_se7_in[11] => p2_se7_out[11]~reg0.DATAIN
p2_se7_in[12] => p2_se7_out[12]~reg0.DATAIN
p2_se7_in[13] => p2_se7_out[13]~reg0.DATAIN
p2_se7_in[14] => p2_se7_out[14]~reg0.DATAIN
p2_se7_in[15] => p2_se7_out[15]~reg0.DATAIN
p2_se10_in[0] => p2_se10_out[0]~reg0.DATAIN
p2_se10_in[1] => p2_se10_out[1]~reg0.DATAIN
p2_se10_in[2] => p2_se10_out[2]~reg0.DATAIN
p2_se10_in[3] => p2_se10_out[3]~reg0.DATAIN
p2_se10_in[4] => p2_se10_out[4]~reg0.DATAIN
p2_se10_in[5] => p2_se10_out[5]~reg0.DATAIN
p2_se10_in[6] => p2_se10_out[6]~reg0.DATAIN
p2_se10_in[7] => p2_se10_out[7]~reg0.DATAIN
p2_se10_in[8] => p2_se10_out[8]~reg0.DATAIN
p2_se10_in[9] => p2_se10_out[9]~reg0.DATAIN
p2_se10_in[10] => p2_se10_out[10]~reg0.DATAIN
p2_se10_in[11] => p2_se10_out[11]~reg0.DATAIN
p2_se10_in[12] => p2_se10_out[12]~reg0.DATAIN
p2_se10_in[13] => p2_se10_out[13]~reg0.DATAIN
p2_se10_in[14] => p2_se10_out[14]~reg0.DATAIN
p2_se10_in[15] => p2_se10_out[15]~reg0.DATAIN
p2_pc_in[0] => p2_pc_out[0]~reg0.DATAIN
p2_pc_in[1] => p2_pc_out[1]~reg0.DATAIN
p2_pc_in[2] => p2_pc_out[2]~reg0.DATAIN
p2_pc_in[3] => p2_pc_out[3]~reg0.DATAIN
p2_pc_in[4] => p2_pc_out[4]~reg0.DATAIN
p2_pc_in[5] => p2_pc_out[5]~reg0.DATAIN
p2_pc_in[6] => p2_pc_out[6]~reg0.DATAIN
p2_pc_in[7] => p2_pc_out[7]~reg0.DATAIN
p2_pc_in[8] => p2_pc_out[8]~reg0.DATAIN
p2_pc_in[9] => p2_pc_out[9]~reg0.DATAIN
p2_pc_in[10] => p2_pc_out[10]~reg0.DATAIN
p2_pc_in[11] => p2_pc_out[11]~reg0.DATAIN
p2_pc_in[12] => p2_pc_out[12]~reg0.DATAIN
p2_pc_in[13] => p2_pc_out[13]~reg0.DATAIN
p2_pc_in[14] => p2_pc_out[14]~reg0.DATAIN
p2_pc_in[15] => p2_pc_out[15]~reg0.DATAIN
p2_ra_out[0] <= p2_ra_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_ra_out[1] <= p2_ra_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_ra_out[2] <= p2_ra_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_rb_out[0] <= p2_rb_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_rb_out[1] <= p2_rb_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_rb_out[2] <= p2_rb_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_rc_out[0] <= p2_rc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_rc_out[1] <= p2_rc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_rc_out[2] <= p2_rc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_opcode_out[0] <= p2_opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_opcode_out[1] <= p2_opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_opcode_out[2] <= p2_opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_opcode_out[3] <= p2_opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_complement_out <= p2_complement_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_cz_out[0] <= p2_cz_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_cz_out[1] <= p2_cz_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[0] <= p2_se7_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[1] <= p2_se7_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[2] <= p2_se7_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[3] <= p2_se7_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[4] <= p2_se7_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[5] <= p2_se7_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[6] <= p2_se7_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[7] <= p2_se7_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[8] <= p2_se7_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[9] <= p2_se7_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[10] <= p2_se7_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[11] <= p2_se7_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[12] <= p2_se7_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[13] <= p2_se7_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[14] <= p2_se7_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se7_out[15] <= p2_se7_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[0] <= p2_se10_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[1] <= p2_se10_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[2] <= p2_se10_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[3] <= p2_se10_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[4] <= p2_se10_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[5] <= p2_se10_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[6] <= p2_se10_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[7] <= p2_se10_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[8] <= p2_se10_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[9] <= p2_se10_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[10] <= p2_se10_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[11] <= p2_se10_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[12] <= p2_se10_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[13] <= p2_se10_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[14] <= p2_se10_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_se10_out[15] <= p2_se10_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[0] <= p2_pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[1] <= p2_pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[2] <= p2_pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[3] <= p2_pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[4] <= p2_pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[5] <= p2_pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[6] <= p2_pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[7] <= p2_pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[8] <= p2_pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[9] <= p2_pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[10] <= p2_pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[11] <= p2_pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[12] <= p2_pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[13] <= p2_pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[14] <= p2_pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_pc_out[15] <= p2_pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_en => p2_pc_out[0]~reg0.ENA
p2_en => p2_pc_out[1]~reg0.ENA
p2_en => p2_pc_out[2]~reg0.ENA
p2_en => p2_pc_out[3]~reg0.ENA
p2_en => p2_pc_out[4]~reg0.ENA
p2_en => p2_pc_out[5]~reg0.ENA
p2_en => p2_pc_out[6]~reg0.ENA
p2_en => p2_pc_out[7]~reg0.ENA
p2_en => p2_pc_out[8]~reg0.ENA
p2_en => p2_pc_out[9]~reg0.ENA
p2_en => p2_pc_out[10]~reg0.ENA
p2_en => p2_pc_out[11]~reg0.ENA
p2_en => p2_pc_out[12]~reg0.ENA
p2_en => p2_pc_out[13]~reg0.ENA
p2_en => p2_pc_out[14]~reg0.ENA
p2_en => p2_pc_out[15]~reg0.ENA
p2_en => p2_se10_out[0]~reg0.ENA
p2_en => p2_se10_out[1]~reg0.ENA
p2_en => p2_se10_out[2]~reg0.ENA
p2_en => p2_se10_out[3]~reg0.ENA
p2_en => p2_se10_out[4]~reg0.ENA
p2_en => p2_se10_out[5]~reg0.ENA
p2_en => p2_se10_out[6]~reg0.ENA
p2_en => p2_se10_out[7]~reg0.ENA
p2_en => p2_se10_out[8]~reg0.ENA
p2_en => p2_se10_out[9]~reg0.ENA
p2_en => p2_se10_out[10]~reg0.ENA
p2_en => p2_se10_out[11]~reg0.ENA
p2_en => p2_se10_out[12]~reg0.ENA
p2_en => p2_se10_out[13]~reg0.ENA
p2_en => p2_se10_out[14]~reg0.ENA
p2_en => p2_se10_out[15]~reg0.ENA
p2_en => p2_se7_out[0]~reg0.ENA
p2_en => p2_se7_out[1]~reg0.ENA
p2_en => p2_se7_out[2]~reg0.ENA
p2_en => p2_se7_out[3]~reg0.ENA
p2_en => p2_se7_out[4]~reg0.ENA
p2_en => p2_se7_out[5]~reg0.ENA
p2_en => p2_se7_out[6]~reg0.ENA
p2_en => p2_se7_out[7]~reg0.ENA
p2_en => p2_se7_out[8]~reg0.ENA
p2_en => p2_se7_out[9]~reg0.ENA
p2_en => p2_se7_out[10]~reg0.ENA
p2_en => p2_se7_out[11]~reg0.ENA
p2_en => p2_se7_out[12]~reg0.ENA
p2_en => p2_se7_out[13]~reg0.ENA
p2_en => p2_se7_out[14]~reg0.ENA
p2_en => p2_se7_out[15]~reg0.ENA
p2_en => p2_cz_out[0]~reg0.ENA
p2_en => p2_cz_out[1]~reg0.ENA
p2_en => p2_complement_out~reg0.ENA
p2_en => p2_opcode_out[0]~reg0.ENA
p2_en => p2_opcode_out[1]~reg0.ENA
p2_en => p2_opcode_out[2]~reg0.ENA
p2_en => p2_opcode_out[3]~reg0.ENA
p2_en => p2_rc_out[0]~reg0.ENA
p2_en => p2_rc_out[1]~reg0.ENA
p2_en => p2_rc_out[2]~reg0.ENA
p2_en => p2_rb_out[0]~reg0.ENA
p2_en => p2_rb_out[1]~reg0.ENA
p2_en => p2_rb_out[2]~reg0.ENA
p2_en => p2_ra_out[0]~reg0.ENA
p2_en => p2_ra_out[1]~reg0.ENA
p2_en => p2_ra_out[2]~reg0.ENA
clock => p2_pc_out[0]~reg0.CLK
clock => p2_pc_out[1]~reg0.CLK
clock => p2_pc_out[2]~reg0.CLK
clock => p2_pc_out[3]~reg0.CLK
clock => p2_pc_out[4]~reg0.CLK
clock => p2_pc_out[5]~reg0.CLK
clock => p2_pc_out[6]~reg0.CLK
clock => p2_pc_out[7]~reg0.CLK
clock => p2_pc_out[8]~reg0.CLK
clock => p2_pc_out[9]~reg0.CLK
clock => p2_pc_out[10]~reg0.CLK
clock => p2_pc_out[11]~reg0.CLK
clock => p2_pc_out[12]~reg0.CLK
clock => p2_pc_out[13]~reg0.CLK
clock => p2_pc_out[14]~reg0.CLK
clock => p2_pc_out[15]~reg0.CLK
clock => p2_se10_out[0]~reg0.CLK
clock => p2_se10_out[1]~reg0.CLK
clock => p2_se10_out[2]~reg0.CLK
clock => p2_se10_out[3]~reg0.CLK
clock => p2_se10_out[4]~reg0.CLK
clock => p2_se10_out[5]~reg0.CLK
clock => p2_se10_out[6]~reg0.CLK
clock => p2_se10_out[7]~reg0.CLK
clock => p2_se10_out[8]~reg0.CLK
clock => p2_se10_out[9]~reg0.CLK
clock => p2_se10_out[10]~reg0.CLK
clock => p2_se10_out[11]~reg0.CLK
clock => p2_se10_out[12]~reg0.CLK
clock => p2_se10_out[13]~reg0.CLK
clock => p2_se10_out[14]~reg0.CLK
clock => p2_se10_out[15]~reg0.CLK
clock => p2_se7_out[0]~reg0.CLK
clock => p2_se7_out[1]~reg0.CLK
clock => p2_se7_out[2]~reg0.CLK
clock => p2_se7_out[3]~reg0.CLK
clock => p2_se7_out[4]~reg0.CLK
clock => p2_se7_out[5]~reg0.CLK
clock => p2_se7_out[6]~reg0.CLK
clock => p2_se7_out[7]~reg0.CLK
clock => p2_se7_out[8]~reg0.CLK
clock => p2_se7_out[9]~reg0.CLK
clock => p2_se7_out[10]~reg0.CLK
clock => p2_se7_out[11]~reg0.CLK
clock => p2_se7_out[12]~reg0.CLK
clock => p2_se7_out[13]~reg0.CLK
clock => p2_se7_out[14]~reg0.CLK
clock => p2_se7_out[15]~reg0.CLK
clock => p2_cz_out[0]~reg0.CLK
clock => p2_cz_out[1]~reg0.CLK
clock => p2_complement_out~reg0.CLK
clock => p2_opcode_out[0]~reg0.CLK
clock => p2_opcode_out[1]~reg0.CLK
clock => p2_opcode_out[2]~reg0.CLK
clock => p2_opcode_out[3]~reg0.CLK
clock => p2_rc_out[0]~reg0.CLK
clock => p2_rc_out[1]~reg0.CLK
clock => p2_rc_out[2]~reg0.CLK
clock => p2_rb_out[0]~reg0.CLK
clock => p2_rb_out[1]~reg0.CLK
clock => p2_rb_out[2]~reg0.CLK
clock => p2_ra_out[0]~reg0.CLK
clock => p2_ra_out[1]~reg0.CLK
clock => p2_ra_out[2]~reg0.CLK


|IITB_RISC23|pipeline_reg3:inst_pipeline_reg3
p3_rc_in[0] => p3_rc_out[0]~reg0.DATAIN
p3_rc_in[1] => p3_rc_out[1]~reg0.DATAIN
p3_rc_in[2] => p3_rc_out[2]~reg0.DATAIN
p3_rf_d1_in[0] => p3_rf_d1_out[0]~reg0.DATAIN
p3_rf_d1_in[1] => p3_rf_d1_out[1]~reg0.DATAIN
p3_rf_d1_in[2] => p3_rf_d1_out[2]~reg0.DATAIN
p3_rf_d1_in[3] => p3_rf_d1_out[3]~reg0.DATAIN
p3_rf_d1_in[4] => p3_rf_d1_out[4]~reg0.DATAIN
p3_rf_d1_in[5] => p3_rf_d1_out[5]~reg0.DATAIN
p3_rf_d1_in[6] => p3_rf_d1_out[6]~reg0.DATAIN
p3_rf_d1_in[7] => p3_rf_d1_out[7]~reg0.DATAIN
p3_rf_d1_in[8] => p3_rf_d1_out[8]~reg0.DATAIN
p3_rf_d1_in[9] => p3_rf_d1_out[9]~reg0.DATAIN
p3_rf_d1_in[10] => p3_rf_d1_out[10]~reg0.DATAIN
p3_rf_d1_in[11] => p3_rf_d1_out[11]~reg0.DATAIN
p3_rf_d1_in[12] => p3_rf_d1_out[12]~reg0.DATAIN
p3_rf_d1_in[13] => p3_rf_d1_out[13]~reg0.DATAIN
p3_rf_d1_in[14] => p3_rf_d1_out[14]~reg0.DATAIN
p3_rf_d1_in[15] => p3_rf_d1_out[15]~reg0.DATAIN
p3_rf_d2_in[0] => p3_rf_d2_out[0]~reg0.DATAIN
p3_rf_d2_in[1] => p3_rf_d2_out[1]~reg0.DATAIN
p3_rf_d2_in[2] => p3_rf_d2_out[2]~reg0.DATAIN
p3_rf_d2_in[3] => p3_rf_d2_out[3]~reg0.DATAIN
p3_rf_d2_in[4] => p3_rf_d2_out[4]~reg0.DATAIN
p3_rf_d2_in[5] => p3_rf_d2_out[5]~reg0.DATAIN
p3_rf_d2_in[6] => p3_rf_d2_out[6]~reg0.DATAIN
p3_rf_d2_in[7] => p3_rf_d2_out[7]~reg0.DATAIN
p3_rf_d2_in[8] => p3_rf_d2_out[8]~reg0.DATAIN
p3_rf_d2_in[9] => p3_rf_d2_out[9]~reg0.DATAIN
p3_rf_d2_in[10] => p3_rf_d2_out[10]~reg0.DATAIN
p3_rf_d2_in[11] => p3_rf_d2_out[11]~reg0.DATAIN
p3_rf_d2_in[12] => p3_rf_d2_out[12]~reg0.DATAIN
p3_rf_d2_in[13] => p3_rf_d2_out[13]~reg0.DATAIN
p3_rf_d2_in[14] => p3_rf_d2_out[14]~reg0.DATAIN
p3_rf_d2_in[15] => p3_rf_d2_out[15]~reg0.DATAIN
p3_opcode_in[0] => p3_opcode_out[0]~reg0.DATAIN
p3_opcode_in[1] => p3_opcode_out[1]~reg0.DATAIN
p3_opcode_in[2] => p3_opcode_out[2]~reg0.DATAIN
p3_opcode_in[3] => p3_opcode_out[3]~reg0.DATAIN
p3_complement_in => p3_complement_out~reg0.DATAIN
p3_cz_in[0] => p3_cz_out[0]~reg0.DATAIN
p3_cz_in[1] => p3_cz_out[1]~reg0.DATAIN
p3_se7_in[0] => p3_se7_out[0]~reg0.DATAIN
p3_se7_in[1] => p3_se7_out[1]~reg0.DATAIN
p3_se7_in[2] => p3_se7_out[2]~reg0.DATAIN
p3_se7_in[3] => p3_se7_out[3]~reg0.DATAIN
p3_se7_in[4] => p3_se7_out[4]~reg0.DATAIN
p3_se7_in[5] => p3_se7_out[5]~reg0.DATAIN
p3_se7_in[6] => p3_se7_out[6]~reg0.DATAIN
p3_se7_in[7] => p3_se7_out[7]~reg0.DATAIN
p3_se7_in[8] => p3_se7_out[8]~reg0.DATAIN
p3_se7_in[9] => p3_se7_out[9]~reg0.DATAIN
p3_se7_in[10] => p3_se7_out[10]~reg0.DATAIN
p3_se7_in[11] => p3_se7_out[11]~reg0.DATAIN
p3_se7_in[12] => p3_se7_out[12]~reg0.DATAIN
p3_se7_in[13] => p3_se7_out[13]~reg0.DATAIN
p3_se7_in[14] => p3_se7_out[14]~reg0.DATAIN
p3_se7_in[15] => p3_se7_out[15]~reg0.DATAIN
p3_se10_in[0] => p3_se10_out[0]~reg0.DATAIN
p3_se10_in[1] => p3_se10_out[1]~reg0.DATAIN
p3_se10_in[2] => p3_se10_out[2]~reg0.DATAIN
p3_se10_in[3] => p3_se10_out[3]~reg0.DATAIN
p3_se10_in[4] => p3_se10_out[4]~reg0.DATAIN
p3_se10_in[5] => p3_se10_out[5]~reg0.DATAIN
p3_se10_in[6] => p3_se10_out[6]~reg0.DATAIN
p3_se10_in[7] => p3_se10_out[7]~reg0.DATAIN
p3_se10_in[8] => p3_se10_out[8]~reg0.DATAIN
p3_se10_in[9] => p3_se10_out[9]~reg0.DATAIN
p3_se10_in[10] => p3_se10_out[10]~reg0.DATAIN
p3_se10_in[11] => p3_se10_out[11]~reg0.DATAIN
p3_se10_in[12] => p3_se10_out[12]~reg0.DATAIN
p3_se10_in[13] => p3_se10_out[13]~reg0.DATAIN
p3_se10_in[14] => p3_se10_out[14]~reg0.DATAIN
p3_se10_in[15] => p3_se10_out[15]~reg0.DATAIN
p3_pc_in[0] => p3_pc_out[0]~reg0.DATAIN
p3_pc_in[1] => p3_pc_out[1]~reg0.DATAIN
p3_pc_in[2] => p3_pc_out[2]~reg0.DATAIN
p3_pc_in[3] => p3_pc_out[3]~reg0.DATAIN
p3_pc_in[4] => p3_pc_out[4]~reg0.DATAIN
p3_pc_in[5] => p3_pc_out[5]~reg0.DATAIN
p3_pc_in[6] => p3_pc_out[6]~reg0.DATAIN
p3_pc_in[7] => p3_pc_out[7]~reg0.DATAIN
p3_pc_in[8] => p3_pc_out[8]~reg0.DATAIN
p3_pc_in[9] => p3_pc_out[9]~reg0.DATAIN
p3_pc_in[10] => p3_pc_out[10]~reg0.DATAIN
p3_pc_in[11] => p3_pc_out[11]~reg0.DATAIN
p3_pc_in[12] => p3_pc_out[12]~reg0.DATAIN
p3_pc_in[13] => p3_pc_out[13]~reg0.DATAIN
p3_pc_in[14] => p3_pc_out[14]~reg0.DATAIN
p3_pc_in[15] => p3_pc_out[15]~reg0.DATAIN
p3_ra_in[0] => p3_ra_out[0]~reg0.DATAIN
p3_ra_in[1] => p3_ra_out[1]~reg0.DATAIN
p3_ra_in[2] => p3_ra_out[2]~reg0.DATAIN
p3_rb_in[0] => p3_rb_out[0]~reg0.DATAIN
p3_rb_in[1] => p3_rb_out[1]~reg0.DATAIN
p3_rb_in[2] => p3_rb_out[2]~reg0.DATAIN
p3_rc_out[0] <= p3_rc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rc_out[1] <= p3_rc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rc_out[2] <= p3_rc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[0] <= p3_rf_d1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[1] <= p3_rf_d1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[2] <= p3_rf_d1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[3] <= p3_rf_d1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[4] <= p3_rf_d1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[5] <= p3_rf_d1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[6] <= p3_rf_d1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[7] <= p3_rf_d1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[8] <= p3_rf_d1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[9] <= p3_rf_d1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[10] <= p3_rf_d1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[11] <= p3_rf_d1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[12] <= p3_rf_d1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[13] <= p3_rf_d1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[14] <= p3_rf_d1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d1_out[15] <= p3_rf_d1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[0] <= p3_rf_d2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[1] <= p3_rf_d2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[2] <= p3_rf_d2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[3] <= p3_rf_d2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[4] <= p3_rf_d2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[5] <= p3_rf_d2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[6] <= p3_rf_d2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[7] <= p3_rf_d2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[8] <= p3_rf_d2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[9] <= p3_rf_d2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[10] <= p3_rf_d2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[11] <= p3_rf_d2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[12] <= p3_rf_d2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[13] <= p3_rf_d2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[14] <= p3_rf_d2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rf_d2_out[15] <= p3_rf_d2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode_out[0] <= p3_opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode_out[1] <= p3_opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode_out[2] <= p3_opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_opcode_out[3] <= p3_opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_complement_out <= p3_complement_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_cz_out[0] <= p3_cz_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_cz_out[1] <= p3_cz_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[0] <= p3_se7_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[1] <= p3_se7_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[2] <= p3_se7_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[3] <= p3_se7_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[4] <= p3_se7_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[5] <= p3_se7_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[6] <= p3_se7_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[7] <= p3_se7_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[8] <= p3_se7_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[9] <= p3_se7_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[10] <= p3_se7_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[11] <= p3_se7_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[12] <= p3_se7_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[13] <= p3_se7_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[14] <= p3_se7_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se7_out[15] <= p3_se7_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[0] <= p3_se10_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[1] <= p3_se10_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[2] <= p3_se10_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[3] <= p3_se10_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[4] <= p3_se10_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[5] <= p3_se10_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[6] <= p3_se10_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[7] <= p3_se10_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[8] <= p3_se10_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[9] <= p3_se10_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[10] <= p3_se10_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[11] <= p3_se10_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[12] <= p3_se10_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[13] <= p3_se10_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[14] <= p3_se10_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_se10_out[15] <= p3_se10_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[0] <= p3_pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[1] <= p3_pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[2] <= p3_pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[3] <= p3_pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[4] <= p3_pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[5] <= p3_pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[6] <= p3_pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[7] <= p3_pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[8] <= p3_pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[9] <= p3_pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[10] <= p3_pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[11] <= p3_pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[12] <= p3_pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[13] <= p3_pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[14] <= p3_pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_pc_out[15] <= p3_pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_ra_out[0] <= p3_ra_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_ra_out[1] <= p3_ra_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_ra_out[2] <= p3_ra_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rb_out[0] <= p3_rb_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rb_out[1] <= p3_rb_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_rb_out[2] <= p3_rb_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p3_en => p3_rb_out[0]~reg0.ENA
p3_en => p3_rb_out[1]~reg0.ENA
p3_en => p3_rb_out[2]~reg0.ENA
p3_en => p3_ra_out[0]~reg0.ENA
p3_en => p3_ra_out[1]~reg0.ENA
p3_en => p3_ra_out[2]~reg0.ENA
p3_en => p3_pc_out[0]~reg0.ENA
p3_en => p3_pc_out[1]~reg0.ENA
p3_en => p3_pc_out[2]~reg0.ENA
p3_en => p3_pc_out[3]~reg0.ENA
p3_en => p3_pc_out[4]~reg0.ENA
p3_en => p3_pc_out[5]~reg0.ENA
p3_en => p3_pc_out[6]~reg0.ENA
p3_en => p3_pc_out[7]~reg0.ENA
p3_en => p3_pc_out[8]~reg0.ENA
p3_en => p3_pc_out[9]~reg0.ENA
p3_en => p3_pc_out[10]~reg0.ENA
p3_en => p3_pc_out[11]~reg0.ENA
p3_en => p3_pc_out[12]~reg0.ENA
p3_en => p3_pc_out[13]~reg0.ENA
p3_en => p3_pc_out[14]~reg0.ENA
p3_en => p3_pc_out[15]~reg0.ENA
p3_en => p3_se10_out[0]~reg0.ENA
p3_en => p3_se10_out[1]~reg0.ENA
p3_en => p3_se10_out[2]~reg0.ENA
p3_en => p3_se10_out[3]~reg0.ENA
p3_en => p3_se10_out[4]~reg0.ENA
p3_en => p3_se10_out[5]~reg0.ENA
p3_en => p3_se10_out[6]~reg0.ENA
p3_en => p3_se10_out[7]~reg0.ENA
p3_en => p3_se10_out[8]~reg0.ENA
p3_en => p3_se10_out[9]~reg0.ENA
p3_en => p3_se10_out[10]~reg0.ENA
p3_en => p3_se10_out[11]~reg0.ENA
p3_en => p3_se10_out[12]~reg0.ENA
p3_en => p3_se10_out[13]~reg0.ENA
p3_en => p3_se10_out[14]~reg0.ENA
p3_en => p3_se10_out[15]~reg0.ENA
p3_en => p3_se7_out[0]~reg0.ENA
p3_en => p3_se7_out[1]~reg0.ENA
p3_en => p3_se7_out[2]~reg0.ENA
p3_en => p3_se7_out[3]~reg0.ENA
p3_en => p3_se7_out[4]~reg0.ENA
p3_en => p3_se7_out[5]~reg0.ENA
p3_en => p3_se7_out[6]~reg0.ENA
p3_en => p3_se7_out[7]~reg0.ENA
p3_en => p3_se7_out[8]~reg0.ENA
p3_en => p3_se7_out[9]~reg0.ENA
p3_en => p3_se7_out[10]~reg0.ENA
p3_en => p3_se7_out[11]~reg0.ENA
p3_en => p3_se7_out[12]~reg0.ENA
p3_en => p3_se7_out[13]~reg0.ENA
p3_en => p3_se7_out[14]~reg0.ENA
p3_en => p3_se7_out[15]~reg0.ENA
p3_en => p3_cz_out[0]~reg0.ENA
p3_en => p3_cz_out[1]~reg0.ENA
p3_en => p3_complement_out~reg0.ENA
p3_en => p3_opcode_out[0]~reg0.ENA
p3_en => p3_opcode_out[1]~reg0.ENA
p3_en => p3_opcode_out[2]~reg0.ENA
p3_en => p3_opcode_out[3]~reg0.ENA
p3_en => p3_rf_d2_out[0]~reg0.ENA
p3_en => p3_rf_d2_out[1]~reg0.ENA
p3_en => p3_rf_d2_out[2]~reg0.ENA
p3_en => p3_rf_d2_out[3]~reg0.ENA
p3_en => p3_rf_d2_out[4]~reg0.ENA
p3_en => p3_rf_d2_out[5]~reg0.ENA
p3_en => p3_rf_d2_out[6]~reg0.ENA
p3_en => p3_rf_d2_out[7]~reg0.ENA
p3_en => p3_rf_d2_out[8]~reg0.ENA
p3_en => p3_rf_d2_out[9]~reg0.ENA
p3_en => p3_rf_d2_out[10]~reg0.ENA
p3_en => p3_rf_d2_out[11]~reg0.ENA
p3_en => p3_rf_d2_out[12]~reg0.ENA
p3_en => p3_rf_d2_out[13]~reg0.ENA
p3_en => p3_rf_d2_out[14]~reg0.ENA
p3_en => p3_rf_d2_out[15]~reg0.ENA
p3_en => p3_rf_d1_out[0]~reg0.ENA
p3_en => p3_rf_d1_out[1]~reg0.ENA
p3_en => p3_rf_d1_out[2]~reg0.ENA
p3_en => p3_rf_d1_out[3]~reg0.ENA
p3_en => p3_rf_d1_out[4]~reg0.ENA
p3_en => p3_rf_d1_out[5]~reg0.ENA
p3_en => p3_rf_d1_out[6]~reg0.ENA
p3_en => p3_rf_d1_out[7]~reg0.ENA
p3_en => p3_rf_d1_out[8]~reg0.ENA
p3_en => p3_rf_d1_out[9]~reg0.ENA
p3_en => p3_rf_d1_out[10]~reg0.ENA
p3_en => p3_rf_d1_out[11]~reg0.ENA
p3_en => p3_rf_d1_out[12]~reg0.ENA
p3_en => p3_rf_d1_out[13]~reg0.ENA
p3_en => p3_rf_d1_out[14]~reg0.ENA
p3_en => p3_rf_d1_out[15]~reg0.ENA
p3_en => p3_rc_out[0]~reg0.ENA
p3_en => p3_rc_out[1]~reg0.ENA
p3_en => p3_rc_out[2]~reg0.ENA
clock => p3_rb_out[0]~reg0.CLK
clock => p3_rb_out[1]~reg0.CLK
clock => p3_rb_out[2]~reg0.CLK
clock => p3_ra_out[0]~reg0.CLK
clock => p3_ra_out[1]~reg0.CLK
clock => p3_ra_out[2]~reg0.CLK
clock => p3_pc_out[0]~reg0.CLK
clock => p3_pc_out[1]~reg0.CLK
clock => p3_pc_out[2]~reg0.CLK
clock => p3_pc_out[3]~reg0.CLK
clock => p3_pc_out[4]~reg0.CLK
clock => p3_pc_out[5]~reg0.CLK
clock => p3_pc_out[6]~reg0.CLK
clock => p3_pc_out[7]~reg0.CLK
clock => p3_pc_out[8]~reg0.CLK
clock => p3_pc_out[9]~reg0.CLK
clock => p3_pc_out[10]~reg0.CLK
clock => p3_pc_out[11]~reg0.CLK
clock => p3_pc_out[12]~reg0.CLK
clock => p3_pc_out[13]~reg0.CLK
clock => p3_pc_out[14]~reg0.CLK
clock => p3_pc_out[15]~reg0.CLK
clock => p3_se10_out[0]~reg0.CLK
clock => p3_se10_out[1]~reg0.CLK
clock => p3_se10_out[2]~reg0.CLK
clock => p3_se10_out[3]~reg0.CLK
clock => p3_se10_out[4]~reg0.CLK
clock => p3_se10_out[5]~reg0.CLK
clock => p3_se10_out[6]~reg0.CLK
clock => p3_se10_out[7]~reg0.CLK
clock => p3_se10_out[8]~reg0.CLK
clock => p3_se10_out[9]~reg0.CLK
clock => p3_se10_out[10]~reg0.CLK
clock => p3_se10_out[11]~reg0.CLK
clock => p3_se10_out[12]~reg0.CLK
clock => p3_se10_out[13]~reg0.CLK
clock => p3_se10_out[14]~reg0.CLK
clock => p3_se10_out[15]~reg0.CLK
clock => p3_se7_out[0]~reg0.CLK
clock => p3_se7_out[1]~reg0.CLK
clock => p3_se7_out[2]~reg0.CLK
clock => p3_se7_out[3]~reg0.CLK
clock => p3_se7_out[4]~reg0.CLK
clock => p3_se7_out[5]~reg0.CLK
clock => p3_se7_out[6]~reg0.CLK
clock => p3_se7_out[7]~reg0.CLK
clock => p3_se7_out[8]~reg0.CLK
clock => p3_se7_out[9]~reg0.CLK
clock => p3_se7_out[10]~reg0.CLK
clock => p3_se7_out[11]~reg0.CLK
clock => p3_se7_out[12]~reg0.CLK
clock => p3_se7_out[13]~reg0.CLK
clock => p3_se7_out[14]~reg0.CLK
clock => p3_se7_out[15]~reg0.CLK
clock => p3_cz_out[0]~reg0.CLK
clock => p3_cz_out[1]~reg0.CLK
clock => p3_complement_out~reg0.CLK
clock => p3_opcode_out[0]~reg0.CLK
clock => p3_opcode_out[1]~reg0.CLK
clock => p3_opcode_out[2]~reg0.CLK
clock => p3_opcode_out[3]~reg0.CLK
clock => p3_rf_d2_out[0]~reg0.CLK
clock => p3_rf_d2_out[1]~reg0.CLK
clock => p3_rf_d2_out[2]~reg0.CLK
clock => p3_rf_d2_out[3]~reg0.CLK
clock => p3_rf_d2_out[4]~reg0.CLK
clock => p3_rf_d2_out[5]~reg0.CLK
clock => p3_rf_d2_out[6]~reg0.CLK
clock => p3_rf_d2_out[7]~reg0.CLK
clock => p3_rf_d2_out[8]~reg0.CLK
clock => p3_rf_d2_out[9]~reg0.CLK
clock => p3_rf_d2_out[10]~reg0.CLK
clock => p3_rf_d2_out[11]~reg0.CLK
clock => p3_rf_d2_out[12]~reg0.CLK
clock => p3_rf_d2_out[13]~reg0.CLK
clock => p3_rf_d2_out[14]~reg0.CLK
clock => p3_rf_d2_out[15]~reg0.CLK
clock => p3_rf_d1_out[0]~reg0.CLK
clock => p3_rf_d1_out[1]~reg0.CLK
clock => p3_rf_d1_out[2]~reg0.CLK
clock => p3_rf_d1_out[3]~reg0.CLK
clock => p3_rf_d1_out[4]~reg0.CLK
clock => p3_rf_d1_out[5]~reg0.CLK
clock => p3_rf_d1_out[6]~reg0.CLK
clock => p3_rf_d1_out[7]~reg0.CLK
clock => p3_rf_d1_out[8]~reg0.CLK
clock => p3_rf_d1_out[9]~reg0.CLK
clock => p3_rf_d1_out[10]~reg0.CLK
clock => p3_rf_d1_out[11]~reg0.CLK
clock => p3_rf_d1_out[12]~reg0.CLK
clock => p3_rf_d1_out[13]~reg0.CLK
clock => p3_rf_d1_out[14]~reg0.CLK
clock => p3_rf_d1_out[15]~reg0.CLK
clock => p3_rc_out[0]~reg0.CLK
clock => p3_rc_out[1]~reg0.CLK
clock => p3_rc_out[2]~reg0.CLK


|IITB_RISC23|pipeline_reg4:inst_pipeline_reg4
p4_rc_in[0] => p4_rc_out[0]~reg0.DATAIN
p4_rc_in[1] => p4_rc_out[1]~reg0.DATAIN
p4_rc_in[2] => p4_rc_out[2]~reg0.DATAIN
p4_alu_c_in[0] => p4_alu_c_out[0]~reg0.DATAIN
p4_alu_c_in[1] => p4_alu_c_out[1]~reg0.DATAIN
p4_alu_c_in[2] => p4_alu_c_out[2]~reg0.DATAIN
p4_alu_c_in[3] => p4_alu_c_out[3]~reg0.DATAIN
p4_alu_c_in[4] => p4_alu_c_out[4]~reg0.DATAIN
p4_alu_c_in[5] => p4_alu_c_out[5]~reg0.DATAIN
p4_alu_c_in[6] => p4_alu_c_out[6]~reg0.DATAIN
p4_alu_c_in[7] => p4_alu_c_out[7]~reg0.DATAIN
p4_alu_c_in[8] => p4_alu_c_out[8]~reg0.DATAIN
p4_alu_c_in[9] => p4_alu_c_out[9]~reg0.DATAIN
p4_alu_c_in[10] => p4_alu_c_out[10]~reg0.DATAIN
p4_alu_c_in[11] => p4_alu_c_out[11]~reg0.DATAIN
p4_alu_c_in[12] => p4_alu_c_out[12]~reg0.DATAIN
p4_alu_c_in[13] => p4_alu_c_out[13]~reg0.DATAIN
p4_alu_c_in[14] => p4_alu_c_out[14]~reg0.DATAIN
p4_alu_c_in[15] => p4_alu_c_out[15]~reg0.DATAIN
p4_opcode_in[0] => p4_opcode_out[0]~reg0.DATAIN
p4_opcode_in[1] => p4_opcode_out[1]~reg0.DATAIN
p4_opcode_in[2] => p4_opcode_out[2]~reg0.DATAIN
p4_opcode_in[3] => p4_opcode_out[3]~reg0.DATAIN
p4_complement_in => p4_complement_out~reg0.DATAIN
p4_cz_in[0] => p4_cz_out[0]~reg0.DATAIN
p4_cz_in[1] => p4_cz_out[1]~reg0.DATAIN
p4_carry_flag_in => p4_carry_flag_out~reg0.DATAIN
p4_zero_flag_in => p4_zero_flag_out~reg0.DATAIN
p4_se7_in[0] => p4_se7_out[0]~reg0.DATAIN
p4_se7_in[1] => p4_se7_out[1]~reg0.DATAIN
p4_se7_in[2] => p4_se7_out[2]~reg0.DATAIN
p4_se7_in[3] => p4_se7_out[3]~reg0.DATAIN
p4_se7_in[4] => p4_se7_out[4]~reg0.DATAIN
p4_se7_in[5] => p4_se7_out[5]~reg0.DATAIN
p4_se7_in[6] => p4_se7_out[6]~reg0.DATAIN
p4_se7_in[7] => p4_se7_out[7]~reg0.DATAIN
p4_se7_in[8] => p4_se7_out[8]~reg0.DATAIN
p4_se7_in[9] => p4_se7_out[9]~reg0.DATAIN
p4_se7_in[10] => p4_se7_out[10]~reg0.DATAIN
p4_se7_in[11] => p4_se7_out[11]~reg0.DATAIN
p4_se7_in[12] => p4_se7_out[12]~reg0.DATAIN
p4_se7_in[13] => p4_se7_out[13]~reg0.DATAIN
p4_se7_in[14] => p4_se7_out[14]~reg0.DATAIN
p4_se7_in[15] => p4_se7_out[15]~reg0.DATAIN
p4_se10_in[0] => p4_se10_out[0]~reg0.DATAIN
p4_se10_in[1] => p4_se10_out[1]~reg0.DATAIN
p4_se10_in[2] => p4_se10_out[2]~reg0.DATAIN
p4_se10_in[3] => p4_se10_out[3]~reg0.DATAIN
p4_se10_in[4] => p4_se10_out[4]~reg0.DATAIN
p4_se10_in[5] => p4_se10_out[5]~reg0.DATAIN
p4_se10_in[6] => p4_se10_out[6]~reg0.DATAIN
p4_se10_in[7] => p4_se10_out[7]~reg0.DATAIN
p4_se10_in[8] => p4_se10_out[8]~reg0.DATAIN
p4_se10_in[9] => p4_se10_out[9]~reg0.DATAIN
p4_se10_in[10] => p4_se10_out[10]~reg0.DATAIN
p4_se10_in[11] => p4_se10_out[11]~reg0.DATAIN
p4_se10_in[12] => p4_se10_out[12]~reg0.DATAIN
p4_se10_in[13] => p4_se10_out[13]~reg0.DATAIN
p4_se10_in[14] => p4_se10_out[14]~reg0.DATAIN
p4_se10_in[15] => p4_se10_out[15]~reg0.DATAIN
p4_rf_d2_in[0] => p4_rf_d2_out[0]~reg0.DATAIN
p4_rf_d2_in[1] => p4_rf_d2_out[1]~reg0.DATAIN
p4_rf_d2_in[2] => p4_rf_d2_out[2]~reg0.DATAIN
p4_rf_d2_in[3] => p4_rf_d2_out[3]~reg0.DATAIN
p4_rf_d2_in[4] => p4_rf_d2_out[4]~reg0.DATAIN
p4_rf_d2_in[5] => p4_rf_d2_out[5]~reg0.DATAIN
p4_rf_d2_in[6] => p4_rf_d2_out[6]~reg0.DATAIN
p4_rf_d2_in[7] => p4_rf_d2_out[7]~reg0.DATAIN
p4_rf_d2_in[8] => p4_rf_d2_out[8]~reg0.DATAIN
p4_rf_d2_in[9] => p4_rf_d2_out[9]~reg0.DATAIN
p4_rf_d2_in[10] => p4_rf_d2_out[10]~reg0.DATAIN
p4_rf_d2_in[11] => p4_rf_d2_out[11]~reg0.DATAIN
p4_rf_d2_in[12] => p4_rf_d2_out[12]~reg0.DATAIN
p4_rf_d2_in[13] => p4_rf_d2_out[13]~reg0.DATAIN
p4_rf_d2_in[14] => p4_rf_d2_out[14]~reg0.DATAIN
p4_rf_d2_in[15] => p4_rf_d2_out[15]~reg0.DATAIN
p4_less_than_flag_in => p4_less_than_flag_out~reg0.DATAIN
p4_equal_to_flag_in => p4_equal_to_flag_out~reg0.DATAIN
p4_ra_in[0] => p4_ra_out[0]~reg0.DATAIN
p4_ra_in[1] => p4_ra_out[1]~reg0.DATAIN
p4_ra_in[2] => p4_ra_out[2]~reg0.DATAIN
p4_rb_in[0] => p4_rb_out[0]~reg0.DATAIN
p4_rb_in[1] => p4_rb_out[1]~reg0.DATAIN
p4_rb_in[2] => p4_rb_out[2]~reg0.DATAIN
p4_rc_out[0] <= p4_rc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rc_out[1] <= p4_rc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rc_out[2] <= p4_rc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[0] <= p4_alu_c_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[1] <= p4_alu_c_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[2] <= p4_alu_c_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[3] <= p4_alu_c_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[4] <= p4_alu_c_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[5] <= p4_alu_c_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[6] <= p4_alu_c_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[7] <= p4_alu_c_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[8] <= p4_alu_c_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[9] <= p4_alu_c_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[10] <= p4_alu_c_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[11] <= p4_alu_c_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[12] <= p4_alu_c_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[13] <= p4_alu_c_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[14] <= p4_alu_c_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_alu_c_out[15] <= p4_alu_c_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_opcode_out[0] <= p4_opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_opcode_out[1] <= p4_opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_opcode_out[2] <= p4_opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_opcode_out[3] <= p4_opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_complement_out <= p4_complement_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_cz_out[0] <= p4_cz_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_cz_out[1] <= p4_cz_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_carry_flag_out <= p4_carry_flag_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_zero_flag_out <= p4_zero_flag_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[0] <= p4_se7_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[1] <= p4_se7_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[2] <= p4_se7_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[3] <= p4_se7_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[4] <= p4_se7_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[5] <= p4_se7_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[6] <= p4_se7_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[7] <= p4_se7_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[8] <= p4_se7_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[9] <= p4_se7_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[10] <= p4_se7_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[11] <= p4_se7_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[12] <= p4_se7_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[13] <= p4_se7_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[14] <= p4_se7_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se7_out[15] <= p4_se7_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[0] <= p4_se10_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[1] <= p4_se10_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[2] <= p4_se10_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[3] <= p4_se10_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[4] <= p4_se10_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[5] <= p4_se10_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[6] <= p4_se10_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[7] <= p4_se10_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[8] <= p4_se10_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[9] <= p4_se10_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[10] <= p4_se10_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[11] <= p4_se10_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[12] <= p4_se10_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[13] <= p4_se10_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[14] <= p4_se10_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_se10_out[15] <= p4_se10_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[0] <= p4_rf_d2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[1] <= p4_rf_d2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[2] <= p4_rf_d2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[3] <= p4_rf_d2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[4] <= p4_rf_d2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[5] <= p4_rf_d2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[6] <= p4_rf_d2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[7] <= p4_rf_d2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[8] <= p4_rf_d2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[9] <= p4_rf_d2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[10] <= p4_rf_d2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[11] <= p4_rf_d2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[12] <= p4_rf_d2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[13] <= p4_rf_d2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[14] <= p4_rf_d2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rf_d2_out[15] <= p4_rf_d2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_less_than_flag_out <= p4_less_than_flag_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_equal_to_flag_out <= p4_equal_to_flag_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_ra_out[0] <= p4_ra_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_ra_out[1] <= p4_ra_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_ra_out[2] <= p4_ra_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rb_out[0] <= p4_rb_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rb_out[1] <= p4_rb_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_rb_out[2] <= p4_rb_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p4_en => p4_rb_out[0]~reg0.ENA
p4_en => p4_rb_out[1]~reg0.ENA
p4_en => p4_rb_out[2]~reg0.ENA
p4_en => p4_ra_out[0]~reg0.ENA
p4_en => p4_ra_out[1]~reg0.ENA
p4_en => p4_ra_out[2]~reg0.ENA
p4_en => p4_equal_to_flag_out~reg0.ENA
p4_en => p4_less_than_flag_out~reg0.ENA
p4_en => p4_rf_d2_out[0]~reg0.ENA
p4_en => p4_rf_d2_out[1]~reg0.ENA
p4_en => p4_rf_d2_out[2]~reg0.ENA
p4_en => p4_rf_d2_out[3]~reg0.ENA
p4_en => p4_rf_d2_out[4]~reg0.ENA
p4_en => p4_rf_d2_out[5]~reg0.ENA
p4_en => p4_rf_d2_out[6]~reg0.ENA
p4_en => p4_rf_d2_out[7]~reg0.ENA
p4_en => p4_rf_d2_out[8]~reg0.ENA
p4_en => p4_rf_d2_out[9]~reg0.ENA
p4_en => p4_rf_d2_out[10]~reg0.ENA
p4_en => p4_rf_d2_out[11]~reg0.ENA
p4_en => p4_rf_d2_out[12]~reg0.ENA
p4_en => p4_rf_d2_out[13]~reg0.ENA
p4_en => p4_rf_d2_out[14]~reg0.ENA
p4_en => p4_rf_d2_out[15]~reg0.ENA
p4_en => p4_se10_out[0]~reg0.ENA
p4_en => p4_se10_out[1]~reg0.ENA
p4_en => p4_se10_out[2]~reg0.ENA
p4_en => p4_se10_out[3]~reg0.ENA
p4_en => p4_se10_out[4]~reg0.ENA
p4_en => p4_se10_out[5]~reg0.ENA
p4_en => p4_se10_out[6]~reg0.ENA
p4_en => p4_se10_out[7]~reg0.ENA
p4_en => p4_se10_out[8]~reg0.ENA
p4_en => p4_se10_out[9]~reg0.ENA
p4_en => p4_se10_out[10]~reg0.ENA
p4_en => p4_se10_out[11]~reg0.ENA
p4_en => p4_se10_out[12]~reg0.ENA
p4_en => p4_se10_out[13]~reg0.ENA
p4_en => p4_se10_out[14]~reg0.ENA
p4_en => p4_se10_out[15]~reg0.ENA
p4_en => p4_se7_out[0]~reg0.ENA
p4_en => p4_se7_out[1]~reg0.ENA
p4_en => p4_se7_out[2]~reg0.ENA
p4_en => p4_se7_out[3]~reg0.ENA
p4_en => p4_se7_out[4]~reg0.ENA
p4_en => p4_se7_out[5]~reg0.ENA
p4_en => p4_se7_out[6]~reg0.ENA
p4_en => p4_se7_out[7]~reg0.ENA
p4_en => p4_se7_out[8]~reg0.ENA
p4_en => p4_se7_out[9]~reg0.ENA
p4_en => p4_se7_out[10]~reg0.ENA
p4_en => p4_se7_out[11]~reg0.ENA
p4_en => p4_se7_out[12]~reg0.ENA
p4_en => p4_se7_out[13]~reg0.ENA
p4_en => p4_se7_out[14]~reg0.ENA
p4_en => p4_se7_out[15]~reg0.ENA
p4_en => p4_zero_flag_out~reg0.ENA
p4_en => p4_carry_flag_out~reg0.ENA
p4_en => p4_cz_out[0]~reg0.ENA
p4_en => p4_cz_out[1]~reg0.ENA
p4_en => p4_complement_out~reg0.ENA
p4_en => p4_opcode_out[0]~reg0.ENA
p4_en => p4_opcode_out[1]~reg0.ENA
p4_en => p4_opcode_out[2]~reg0.ENA
p4_en => p4_opcode_out[3]~reg0.ENA
p4_en => p4_alu_c_out[0]~reg0.ENA
p4_en => p4_alu_c_out[1]~reg0.ENA
p4_en => p4_alu_c_out[2]~reg0.ENA
p4_en => p4_alu_c_out[3]~reg0.ENA
p4_en => p4_alu_c_out[4]~reg0.ENA
p4_en => p4_alu_c_out[5]~reg0.ENA
p4_en => p4_alu_c_out[6]~reg0.ENA
p4_en => p4_alu_c_out[7]~reg0.ENA
p4_en => p4_alu_c_out[8]~reg0.ENA
p4_en => p4_alu_c_out[9]~reg0.ENA
p4_en => p4_alu_c_out[10]~reg0.ENA
p4_en => p4_alu_c_out[11]~reg0.ENA
p4_en => p4_alu_c_out[12]~reg0.ENA
p4_en => p4_alu_c_out[13]~reg0.ENA
p4_en => p4_alu_c_out[14]~reg0.ENA
p4_en => p4_alu_c_out[15]~reg0.ENA
p4_en => p4_rc_out[0]~reg0.ENA
p4_en => p4_rc_out[1]~reg0.ENA
p4_en => p4_rc_out[2]~reg0.ENA
clock => p4_rb_out[0]~reg0.CLK
clock => p4_rb_out[1]~reg0.CLK
clock => p4_rb_out[2]~reg0.CLK
clock => p4_ra_out[0]~reg0.CLK
clock => p4_ra_out[1]~reg0.CLK
clock => p4_ra_out[2]~reg0.CLK
clock => p4_equal_to_flag_out~reg0.CLK
clock => p4_less_than_flag_out~reg0.CLK
clock => p4_rf_d2_out[0]~reg0.CLK
clock => p4_rf_d2_out[1]~reg0.CLK
clock => p4_rf_d2_out[2]~reg0.CLK
clock => p4_rf_d2_out[3]~reg0.CLK
clock => p4_rf_d2_out[4]~reg0.CLK
clock => p4_rf_d2_out[5]~reg0.CLK
clock => p4_rf_d2_out[6]~reg0.CLK
clock => p4_rf_d2_out[7]~reg0.CLK
clock => p4_rf_d2_out[8]~reg0.CLK
clock => p4_rf_d2_out[9]~reg0.CLK
clock => p4_rf_d2_out[10]~reg0.CLK
clock => p4_rf_d2_out[11]~reg0.CLK
clock => p4_rf_d2_out[12]~reg0.CLK
clock => p4_rf_d2_out[13]~reg0.CLK
clock => p4_rf_d2_out[14]~reg0.CLK
clock => p4_rf_d2_out[15]~reg0.CLK
clock => p4_se10_out[0]~reg0.CLK
clock => p4_se10_out[1]~reg0.CLK
clock => p4_se10_out[2]~reg0.CLK
clock => p4_se10_out[3]~reg0.CLK
clock => p4_se10_out[4]~reg0.CLK
clock => p4_se10_out[5]~reg0.CLK
clock => p4_se10_out[6]~reg0.CLK
clock => p4_se10_out[7]~reg0.CLK
clock => p4_se10_out[8]~reg0.CLK
clock => p4_se10_out[9]~reg0.CLK
clock => p4_se10_out[10]~reg0.CLK
clock => p4_se10_out[11]~reg0.CLK
clock => p4_se10_out[12]~reg0.CLK
clock => p4_se10_out[13]~reg0.CLK
clock => p4_se10_out[14]~reg0.CLK
clock => p4_se10_out[15]~reg0.CLK
clock => p4_se7_out[0]~reg0.CLK
clock => p4_se7_out[1]~reg0.CLK
clock => p4_se7_out[2]~reg0.CLK
clock => p4_se7_out[3]~reg0.CLK
clock => p4_se7_out[4]~reg0.CLK
clock => p4_se7_out[5]~reg0.CLK
clock => p4_se7_out[6]~reg0.CLK
clock => p4_se7_out[7]~reg0.CLK
clock => p4_se7_out[8]~reg0.CLK
clock => p4_se7_out[9]~reg0.CLK
clock => p4_se7_out[10]~reg0.CLK
clock => p4_se7_out[11]~reg0.CLK
clock => p4_se7_out[12]~reg0.CLK
clock => p4_se7_out[13]~reg0.CLK
clock => p4_se7_out[14]~reg0.CLK
clock => p4_se7_out[15]~reg0.CLK
clock => p4_zero_flag_out~reg0.CLK
clock => p4_carry_flag_out~reg0.CLK
clock => p4_cz_out[0]~reg0.CLK
clock => p4_cz_out[1]~reg0.CLK
clock => p4_complement_out~reg0.CLK
clock => p4_opcode_out[0]~reg0.CLK
clock => p4_opcode_out[1]~reg0.CLK
clock => p4_opcode_out[2]~reg0.CLK
clock => p4_opcode_out[3]~reg0.CLK
clock => p4_alu_c_out[0]~reg0.CLK
clock => p4_alu_c_out[1]~reg0.CLK
clock => p4_alu_c_out[2]~reg0.CLK
clock => p4_alu_c_out[3]~reg0.CLK
clock => p4_alu_c_out[4]~reg0.CLK
clock => p4_alu_c_out[5]~reg0.CLK
clock => p4_alu_c_out[6]~reg0.CLK
clock => p4_alu_c_out[7]~reg0.CLK
clock => p4_alu_c_out[8]~reg0.CLK
clock => p4_alu_c_out[9]~reg0.CLK
clock => p4_alu_c_out[10]~reg0.CLK
clock => p4_alu_c_out[11]~reg0.CLK
clock => p4_alu_c_out[12]~reg0.CLK
clock => p4_alu_c_out[13]~reg0.CLK
clock => p4_alu_c_out[14]~reg0.CLK
clock => p4_alu_c_out[15]~reg0.CLK
clock => p4_rc_out[0]~reg0.CLK
clock => p4_rc_out[1]~reg0.CLK
clock => p4_rc_out[2]~reg0.CLK


|IITB_RISC23|pipeline_reg5:inst_pipeline_reg5
p5_rc_in[0] => p5_rc_out[0]~reg0.DATAIN
p5_rc_in[1] => p5_rc_out[1]~reg0.DATAIN
p5_rc_in[2] => p5_rc_out[2]~reg0.DATAIN
p5_alu_c_in[0] => p5_alu_c_out[0]~reg0.DATAIN
p5_alu_c_in[1] => p5_alu_c_out[1]~reg0.DATAIN
p5_alu_c_in[2] => p5_alu_c_out[2]~reg0.DATAIN
p5_alu_c_in[3] => p5_alu_c_out[3]~reg0.DATAIN
p5_alu_c_in[4] => p5_alu_c_out[4]~reg0.DATAIN
p5_alu_c_in[5] => p5_alu_c_out[5]~reg0.DATAIN
p5_alu_c_in[6] => p5_alu_c_out[6]~reg0.DATAIN
p5_alu_c_in[7] => p5_alu_c_out[7]~reg0.DATAIN
p5_alu_c_in[8] => p5_alu_c_out[8]~reg0.DATAIN
p5_alu_c_in[9] => p5_alu_c_out[9]~reg0.DATAIN
p5_alu_c_in[10] => p5_alu_c_out[10]~reg0.DATAIN
p5_alu_c_in[11] => p5_alu_c_out[11]~reg0.DATAIN
p5_alu_c_in[12] => p5_alu_c_out[12]~reg0.DATAIN
p5_alu_c_in[13] => p5_alu_c_out[13]~reg0.DATAIN
p5_alu_c_in[14] => p5_alu_c_out[14]~reg0.DATAIN
p5_alu_c_in[15] => p5_alu_c_out[15]~reg0.DATAIN
p5_opcode_in[0] => p5_opcode_out[0]~reg0.DATAIN
p5_opcode_in[1] => p5_opcode_out[1]~reg0.DATAIN
p5_opcode_in[2] => p5_opcode_out[2]~reg0.DATAIN
p5_opcode_in[3] => p5_opcode_out[3]~reg0.DATAIN
p5_complement_in => p5_complement_out~reg0.DATAIN
p5_cz_in[0] => p5_cz_out[0]~reg0.DATAIN
p5_cz_in[1] => p5_cz_out[1]~reg0.DATAIN
p5_carry_flag_in => p5_carry_flag_out~reg0.DATAIN
p5_zero_flag_in => p5_zero_flag_out~reg0.DATAIN
p5_se7_in[0] => p5_se7_out[0]~reg0.DATAIN
p5_se7_in[1] => p5_se7_out[1]~reg0.DATAIN
p5_se7_in[2] => p5_se7_out[2]~reg0.DATAIN
p5_se7_in[3] => p5_se7_out[3]~reg0.DATAIN
p5_se7_in[4] => p5_se7_out[4]~reg0.DATAIN
p5_se7_in[5] => p5_se7_out[5]~reg0.DATAIN
p5_se7_in[6] => p5_se7_out[6]~reg0.DATAIN
p5_se7_in[7] => p5_se7_out[7]~reg0.DATAIN
p5_se7_in[8] => p5_se7_out[8]~reg0.DATAIN
p5_se7_in[9] => p5_se7_out[9]~reg0.DATAIN
p5_se7_in[10] => p5_se7_out[10]~reg0.DATAIN
p5_se7_in[11] => p5_se7_out[11]~reg0.DATAIN
p5_se7_in[12] => p5_se7_out[12]~reg0.DATAIN
p5_se7_in[13] => p5_se7_out[13]~reg0.DATAIN
p5_se7_in[14] => p5_se7_out[14]~reg0.DATAIN
p5_se7_in[15] => p5_se7_out[15]~reg0.DATAIN
p5_se10_in[0] => p5_se10_out[0]~reg0.DATAIN
p5_se10_in[1] => p5_se10_out[1]~reg0.DATAIN
p5_se10_in[2] => p5_se10_out[2]~reg0.DATAIN
p5_se10_in[3] => p5_se10_out[3]~reg0.DATAIN
p5_se10_in[4] => p5_se10_out[4]~reg0.DATAIN
p5_se10_in[5] => p5_se10_out[5]~reg0.DATAIN
p5_se10_in[6] => p5_se10_out[6]~reg0.DATAIN
p5_se10_in[7] => p5_se10_out[7]~reg0.DATAIN
p5_se10_in[8] => p5_se10_out[8]~reg0.DATAIN
p5_se10_in[9] => p5_se10_out[9]~reg0.DATAIN
p5_se10_in[10] => p5_se10_out[10]~reg0.DATAIN
p5_se10_in[11] => p5_se10_out[11]~reg0.DATAIN
p5_se10_in[12] => p5_se10_out[12]~reg0.DATAIN
p5_se10_in[13] => p5_se10_out[13]~reg0.DATAIN
p5_se10_in[14] => p5_se10_out[14]~reg0.DATAIN
p5_se10_in[15] => p5_se10_out[15]~reg0.DATAIN
p5_memory_data_in[0] => p5_memory_data_out[0]~reg0.DATAIN
p5_memory_data_in[1] => p5_memory_data_out[1]~reg0.DATAIN
p5_memory_data_in[2] => p5_memory_data_out[2]~reg0.DATAIN
p5_memory_data_in[3] => p5_memory_data_out[3]~reg0.DATAIN
p5_memory_data_in[4] => p5_memory_data_out[4]~reg0.DATAIN
p5_memory_data_in[5] => p5_memory_data_out[5]~reg0.DATAIN
p5_memory_data_in[6] => p5_memory_data_out[6]~reg0.DATAIN
p5_memory_data_in[7] => p5_memory_data_out[7]~reg0.DATAIN
p5_memory_data_in[8] => p5_memory_data_out[8]~reg0.DATAIN
p5_memory_data_in[9] => p5_memory_data_out[9]~reg0.DATAIN
p5_memory_data_in[10] => p5_memory_data_out[10]~reg0.DATAIN
p5_memory_data_in[11] => p5_memory_data_out[11]~reg0.DATAIN
p5_memory_data_in[12] => p5_memory_data_out[12]~reg0.DATAIN
p5_memory_data_in[13] => p5_memory_data_out[13]~reg0.DATAIN
p5_memory_data_in[14] => p5_memory_data_out[14]~reg0.DATAIN
p5_memory_data_in[15] => p5_memory_data_out[15]~reg0.DATAIN
p5_less_than_flag_in => p5_less_than_flag_out~reg0.DATAIN
p5_equal_to_flag_in => p5_equal_to_flag_out~reg0.DATAIN
p5_rc_out[0] <= p5_rc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_rc_out[1] <= p5_rc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_rc_out[2] <= p5_rc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[0] <= p5_alu_c_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[1] <= p5_alu_c_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[2] <= p5_alu_c_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[3] <= p5_alu_c_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[4] <= p5_alu_c_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[5] <= p5_alu_c_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[6] <= p5_alu_c_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[7] <= p5_alu_c_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[8] <= p5_alu_c_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[9] <= p5_alu_c_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[10] <= p5_alu_c_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[11] <= p5_alu_c_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[12] <= p5_alu_c_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[13] <= p5_alu_c_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[14] <= p5_alu_c_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_alu_c_out[15] <= p5_alu_c_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_opcode_out[0] <= p5_opcode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_opcode_out[1] <= p5_opcode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_opcode_out[2] <= p5_opcode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_opcode_out[3] <= p5_opcode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_complement_out <= p5_complement_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_cz_out[0] <= p5_cz_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_cz_out[1] <= p5_cz_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_carry_flag_out <= p5_carry_flag_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_zero_flag_out <= p5_zero_flag_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[0] <= p5_se7_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[1] <= p5_se7_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[2] <= p5_se7_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[3] <= p5_se7_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[4] <= p5_se7_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[5] <= p5_se7_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[6] <= p5_se7_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[7] <= p5_se7_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[8] <= p5_se7_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[9] <= p5_se7_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[10] <= p5_se7_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[11] <= p5_se7_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[12] <= p5_se7_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[13] <= p5_se7_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[14] <= p5_se7_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se7_out[15] <= p5_se7_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[0] <= p5_se10_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[1] <= p5_se10_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[2] <= p5_se10_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[3] <= p5_se10_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[4] <= p5_se10_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[5] <= p5_se10_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[6] <= p5_se10_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[7] <= p5_se10_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[8] <= p5_se10_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[9] <= p5_se10_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[10] <= p5_se10_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[11] <= p5_se10_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[12] <= p5_se10_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[13] <= p5_se10_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[14] <= p5_se10_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_se10_out[15] <= p5_se10_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[0] <= p5_memory_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[1] <= p5_memory_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[2] <= p5_memory_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[3] <= p5_memory_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[4] <= p5_memory_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[5] <= p5_memory_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[6] <= p5_memory_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[7] <= p5_memory_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[8] <= p5_memory_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[9] <= p5_memory_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[10] <= p5_memory_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[11] <= p5_memory_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[12] <= p5_memory_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[13] <= p5_memory_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[14] <= p5_memory_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_memory_data_out[15] <= p5_memory_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_less_than_flag_out <= p5_less_than_flag_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_equal_to_flag_out <= p5_equal_to_flag_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
p5_en => p5_equal_to_flag_out~reg0.ENA
p5_en => p5_less_than_flag_out~reg0.ENA
p5_en => p5_memory_data_out[0]~reg0.ENA
p5_en => p5_memory_data_out[1]~reg0.ENA
p5_en => p5_memory_data_out[2]~reg0.ENA
p5_en => p5_memory_data_out[3]~reg0.ENA
p5_en => p5_memory_data_out[4]~reg0.ENA
p5_en => p5_memory_data_out[5]~reg0.ENA
p5_en => p5_memory_data_out[6]~reg0.ENA
p5_en => p5_memory_data_out[7]~reg0.ENA
p5_en => p5_memory_data_out[8]~reg0.ENA
p5_en => p5_memory_data_out[9]~reg0.ENA
p5_en => p5_memory_data_out[10]~reg0.ENA
p5_en => p5_memory_data_out[11]~reg0.ENA
p5_en => p5_memory_data_out[12]~reg0.ENA
p5_en => p5_memory_data_out[13]~reg0.ENA
p5_en => p5_memory_data_out[14]~reg0.ENA
p5_en => p5_memory_data_out[15]~reg0.ENA
p5_en => p5_se10_out[0]~reg0.ENA
p5_en => p5_se10_out[1]~reg0.ENA
p5_en => p5_se10_out[2]~reg0.ENA
p5_en => p5_se10_out[3]~reg0.ENA
p5_en => p5_se10_out[4]~reg0.ENA
p5_en => p5_se10_out[5]~reg0.ENA
p5_en => p5_se10_out[6]~reg0.ENA
p5_en => p5_se10_out[7]~reg0.ENA
p5_en => p5_se10_out[8]~reg0.ENA
p5_en => p5_se10_out[9]~reg0.ENA
p5_en => p5_se10_out[10]~reg0.ENA
p5_en => p5_se10_out[11]~reg0.ENA
p5_en => p5_se10_out[12]~reg0.ENA
p5_en => p5_se10_out[13]~reg0.ENA
p5_en => p5_se10_out[14]~reg0.ENA
p5_en => p5_se10_out[15]~reg0.ENA
p5_en => p5_se7_out[0]~reg0.ENA
p5_en => p5_se7_out[1]~reg0.ENA
p5_en => p5_se7_out[2]~reg0.ENA
p5_en => p5_se7_out[3]~reg0.ENA
p5_en => p5_se7_out[4]~reg0.ENA
p5_en => p5_se7_out[5]~reg0.ENA
p5_en => p5_se7_out[6]~reg0.ENA
p5_en => p5_se7_out[7]~reg0.ENA
p5_en => p5_se7_out[8]~reg0.ENA
p5_en => p5_se7_out[9]~reg0.ENA
p5_en => p5_se7_out[10]~reg0.ENA
p5_en => p5_se7_out[11]~reg0.ENA
p5_en => p5_se7_out[12]~reg0.ENA
p5_en => p5_se7_out[13]~reg0.ENA
p5_en => p5_se7_out[14]~reg0.ENA
p5_en => p5_se7_out[15]~reg0.ENA
p5_en => p5_zero_flag_out~reg0.ENA
p5_en => p5_carry_flag_out~reg0.ENA
p5_en => p5_cz_out[0]~reg0.ENA
p5_en => p5_cz_out[1]~reg0.ENA
p5_en => p5_complement_out~reg0.ENA
p5_en => p5_opcode_out[0]~reg0.ENA
p5_en => p5_opcode_out[1]~reg0.ENA
p5_en => p5_opcode_out[2]~reg0.ENA
p5_en => p5_opcode_out[3]~reg0.ENA
p5_en => p5_alu_c_out[0]~reg0.ENA
p5_en => p5_alu_c_out[1]~reg0.ENA
p5_en => p5_alu_c_out[2]~reg0.ENA
p5_en => p5_alu_c_out[3]~reg0.ENA
p5_en => p5_alu_c_out[4]~reg0.ENA
p5_en => p5_alu_c_out[5]~reg0.ENA
p5_en => p5_alu_c_out[6]~reg0.ENA
p5_en => p5_alu_c_out[7]~reg0.ENA
p5_en => p5_alu_c_out[8]~reg0.ENA
p5_en => p5_alu_c_out[9]~reg0.ENA
p5_en => p5_alu_c_out[10]~reg0.ENA
p5_en => p5_alu_c_out[11]~reg0.ENA
p5_en => p5_alu_c_out[12]~reg0.ENA
p5_en => p5_alu_c_out[13]~reg0.ENA
p5_en => p5_alu_c_out[14]~reg0.ENA
p5_en => p5_alu_c_out[15]~reg0.ENA
p5_en => p5_rc_out[0]~reg0.ENA
p5_en => p5_rc_out[1]~reg0.ENA
p5_en => p5_rc_out[2]~reg0.ENA
clock => p5_equal_to_flag_out~reg0.CLK
clock => p5_less_than_flag_out~reg0.CLK
clock => p5_memory_data_out[0]~reg0.CLK
clock => p5_memory_data_out[1]~reg0.CLK
clock => p5_memory_data_out[2]~reg0.CLK
clock => p5_memory_data_out[3]~reg0.CLK
clock => p5_memory_data_out[4]~reg0.CLK
clock => p5_memory_data_out[5]~reg0.CLK
clock => p5_memory_data_out[6]~reg0.CLK
clock => p5_memory_data_out[7]~reg0.CLK
clock => p5_memory_data_out[8]~reg0.CLK
clock => p5_memory_data_out[9]~reg0.CLK
clock => p5_memory_data_out[10]~reg0.CLK
clock => p5_memory_data_out[11]~reg0.CLK
clock => p5_memory_data_out[12]~reg0.CLK
clock => p5_memory_data_out[13]~reg0.CLK
clock => p5_memory_data_out[14]~reg0.CLK
clock => p5_memory_data_out[15]~reg0.CLK
clock => p5_se10_out[0]~reg0.CLK
clock => p5_se10_out[1]~reg0.CLK
clock => p5_se10_out[2]~reg0.CLK
clock => p5_se10_out[3]~reg0.CLK
clock => p5_se10_out[4]~reg0.CLK
clock => p5_se10_out[5]~reg0.CLK
clock => p5_se10_out[6]~reg0.CLK
clock => p5_se10_out[7]~reg0.CLK
clock => p5_se10_out[8]~reg0.CLK
clock => p5_se10_out[9]~reg0.CLK
clock => p5_se10_out[10]~reg0.CLK
clock => p5_se10_out[11]~reg0.CLK
clock => p5_se10_out[12]~reg0.CLK
clock => p5_se10_out[13]~reg0.CLK
clock => p5_se10_out[14]~reg0.CLK
clock => p5_se10_out[15]~reg0.CLK
clock => p5_se7_out[0]~reg0.CLK
clock => p5_se7_out[1]~reg0.CLK
clock => p5_se7_out[2]~reg0.CLK
clock => p5_se7_out[3]~reg0.CLK
clock => p5_se7_out[4]~reg0.CLK
clock => p5_se7_out[5]~reg0.CLK
clock => p5_se7_out[6]~reg0.CLK
clock => p5_se7_out[7]~reg0.CLK
clock => p5_se7_out[8]~reg0.CLK
clock => p5_se7_out[9]~reg0.CLK
clock => p5_se7_out[10]~reg0.CLK
clock => p5_se7_out[11]~reg0.CLK
clock => p5_se7_out[12]~reg0.CLK
clock => p5_se7_out[13]~reg0.CLK
clock => p5_se7_out[14]~reg0.CLK
clock => p5_se7_out[15]~reg0.CLK
clock => p5_zero_flag_out~reg0.CLK
clock => p5_carry_flag_out~reg0.CLK
clock => p5_cz_out[0]~reg0.CLK
clock => p5_cz_out[1]~reg0.CLK
clock => p5_complement_out~reg0.CLK
clock => p5_opcode_out[0]~reg0.CLK
clock => p5_opcode_out[1]~reg0.CLK
clock => p5_opcode_out[2]~reg0.CLK
clock => p5_opcode_out[3]~reg0.CLK
clock => p5_alu_c_out[0]~reg0.CLK
clock => p5_alu_c_out[1]~reg0.CLK
clock => p5_alu_c_out[2]~reg0.CLK
clock => p5_alu_c_out[3]~reg0.CLK
clock => p5_alu_c_out[4]~reg0.CLK
clock => p5_alu_c_out[5]~reg0.CLK
clock => p5_alu_c_out[6]~reg0.CLK
clock => p5_alu_c_out[7]~reg0.CLK
clock => p5_alu_c_out[8]~reg0.CLK
clock => p5_alu_c_out[9]~reg0.CLK
clock => p5_alu_c_out[10]~reg0.CLK
clock => p5_alu_c_out[11]~reg0.CLK
clock => p5_alu_c_out[12]~reg0.CLK
clock => p5_alu_c_out[13]~reg0.CLK
clock => p5_alu_c_out[14]~reg0.CLK
clock => p5_alu_c_out[15]~reg0.CLK
clock => p5_rc_out[0]~reg0.CLK
clock => p5_rc_out[1]~reg0.CLK
clock => p5_rc_out[2]~reg0.CLK


