{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604668638983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604668638983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 16:17:18 2020 " "Processing started: Fri Nov 06 16:17:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604668638983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668638983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAN -c CAN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAN -c CAN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668638983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604668639301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604668639301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCAL_ADDRESS local_address can_top.v(15) " "Verilog HDL Declaration information at can_top.v(15): object \"LOCAL_ADDRESS\" differs only in case from object \"local_address\" in the same scope" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_top.v 1 1 " "Found 1 design units, including 1 entities, in source file can_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_top " "Found entity 1: can_top" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604668645709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668645709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate " "Found entity 1: baud_rate" {  } { { "baud_rate.v" "" { Text "C:/hdl_projects/CAN/baud_rate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604668645711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668645711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_data TX_DATA can_tx.v(23) " "Verilog HDL Declaration information at can_tx.v(23): object \"tx_data\" differs only in case from object \"TX_DATA\" in the same scope" {  } { { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_tx " "Found entity 1: can_tx" {  } { { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604668645713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668645713 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/can_rx.v " "Can't analyze file -- file output_files/can_rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1604668645715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file can_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_crc " "Found entity 1: can_crc" {  } { { "can_crc.v" "" { Text "C:/hdl_projects/CAN/can_crc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604668645716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668645716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file can_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_clk " "Found entity 1: can_clk" {  } { { "can_clk.v" "" { Text "C:/hdl_projects/CAN/can_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604668645718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668645718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_message_type RX_MESSAGE_TYPE can_rx.v(151) " "Verilog HDL Declaration information at can_rx.v(151): object \"rx_message_type\" differs only in case from object \"RX_MESSAGE_TYPE\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_address_local RX_ADDRESS_LOCAL can_rx.v(152) " "Verilog HDL Declaration information at can_rx.v(152): object \"rx_address_local\" differs only in case from object \"RX_ADDRESS_LOCAL\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_address_remote RX_ADDRESS_REMOTE can_rx.v(153) " "Verilog HDL Declaration information at can_rx.v(153): object \"rx_address_remote\" differs only in case from object \"RX_ADDRESS_REMOTE\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_handshaking_p RX_HANDSHAKING_P can_rx.v(154) " "Verilog HDL Declaration information at can_rx.v(154): object \"rx_handshaking_p\" differs only in case from object \"RX_HANDSHAKING_P\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_atribute_reserved RX_ATRIBUTE_RESERVED can_rx.v(155) " "Verilog HDL Declaration information at can_rx.v(155): object \"rx_atribute_reserved\" differs only in case from object \"RX_ATRIBUTE_RESERVED\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_expand_count RX_EXPAND_COUNT can_rx.v(156) " "Verilog HDL Declaration information at can_rx.v(156): object \"rx_expand_count\" differs only in case from object \"RX_EXPAND_COUNT\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_cmd_data_sign RX_CMD_DATA_SIGN can_rx.v(157) " "Verilog HDL Declaration information at can_rx.v(157): object \"rx_cmd_data_sign\" differs only in case from object \"RX_CMD_DATA_SIGN\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_dlc RX_DLC can_rx.v(158) " "Verilog HDL Declaration information at can_rx.v(158): object \"rx_dlc\" differs only in case from object \"RX_DLC\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_data RX_DATA can_rx.v(26) " "Verilog HDL Declaration information at can_rx.v(26): object \"rx_data\" differs only in case from object \"RX_DATA\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_crc RX_CRC can_rx.v(159) " "Verilog HDL Declaration information at can_rx.v(159): object \"rx_crc\" differs only in case from object \"RX_CRC\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604668645720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_rx " "Found entity 1: can_rx" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604668645722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668645722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_test.v 1 1 " "Found 1 design units, including 1 entities, in source file can_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_test " "Found entity 1: can_test" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604668645723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668645723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmramif.v 1 1 " "Found 1 design units, including 1 entities, in source file pmramif.v" { { "Info" "ISGN_ENTITY_NAME" "1 PMRAMIF " "Found entity 1: PMRAMIF" {  } { { "pmramif.v" "" { Text "C:/hdl_projects/CAN/pmramif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604668645725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668645725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_lost_arbitrage can_top.v(330) " "Verilog HDL Implicit Net warning at can_top.v(330): created implicit net for \"tx_lost_arbitrage\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_acknowledged can_top.v(331) " "Verilog HDL Implicit Net warning at can_top.v(331): created implicit net for \"tx_acknowledged\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "can_clk_sync can_top.v(365) " "Verilog HDL Implicit Net warning at can_top.v(365): created implicit net for \"can_clk_sync\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 365 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_wr can_test.v(38) " "Verilog HDL Implicit Net warning at can_test.v(38): created implicit net for \"data_wr\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_wr can_test.v(39) " "Verilog HDL Implicit Net warning at can_test.v(39): created implicit net for \"addr_wr\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_en can_test.v(40) " "Verilog HDL Implicit Net warning at can_test.v(40): created implicit net for \"wr_en\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_done can_test.v(41) " "Verilog HDL Implicit Net warning at can_test.v(41): created implicit net for \"wr_done\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_busy can_test.v(42) " "Verilog HDL Implicit Net warning at can_test.v(42): created implicit net for \"wr_busy\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "can_test " "Elaborating entity \"can_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604668645796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_send can_test.v(17) " "Verilog HDL or VHDL warning at can_test.v(17): object \"tx_send\" assigned a value but never read" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645808 "|can_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_done 0 can_test.v(41) " "Net \"wr_done\" at can_test.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604668645808 "|can_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_busy 0 can_test.v(42) " "Net \"wr_busy\" at can_test.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604668645808 "|can_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_rx_rx can_test.v(12) " "Output port \"test_rx_rx\" at can_test.v(12) has no driver" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645808 "|can_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_sample can_test.v(15) " "Output port \"test_sample\" at can_test.v(15) has no driver" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645808 "|can_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_top can_top:can_top_inst " "Elaborating entity \"can_top\" for hierarchy \"can_top:can_top_inst\"" {  } { { "can_test.v" "can_top_inst" { Text "C:/hdl_projects/CAN/can_test.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_atribute can_top.v(93) " "Verilog HDL or VHDL warning at can_top.v(93): object \"tx_atribute\" assigned a value but never read" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645818 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_reg can_top.v(101) " "Verilog HDL or VHDL warning at can_top.v(101): object \"rx_data_reg\" assigned a value but never read" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645819 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "can_send_setting can_top.v(236) " "Verilog HDL or VHDL warning at can_top.v(236): object \"can_send_setting\" assigned a value but never read" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645819 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 can_top.v(82) " "Verilog HDL assignment warning at can_top.v(82): truncated value with size 4 to match size of target (3)" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604668645819 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_received can_top.v(30) " "Output port \"rx_received\" at can_top.v(30) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645826 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_clk_can can_top.v(59) " "Output port \"test_clk_can\" at can_top.v(59) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645826 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bit_stuffed can_top.v(64) " "Output port \"bit_stuffed\" at can_top.v(64) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645826 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_last_bit can_top.v(65) " "Output port \"test_last_bit\" at can_top.v(65) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645826 "|can_test|can_top:can_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_tx can_top:can_top_inst\|can_tx:can_tx_instance " "Elaborating entity \"can_tx\" for hierarchy \"can_top:can_top_inst\|can_tx:can_tx_instance\"" {  } { { "can_top.v" "can_tx_instance" { Text "C:/hdl_projects/CAN/can_top.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_crc can_top:can_top_inst\|can_tx:can_tx_instance\|can_crc:can_crc_instance " "Elaborating entity \"can_crc\" for hierarchy \"can_top:can_top_inst\|can_tx:can_tx_instance\|can_crc:can_crc_instance\"" {  } { { "can_tx.v" "can_crc_instance" { Text "C:/hdl_projects/CAN/can_tx.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_rx can_top:can_top_inst\|can_rx:can_rx_instance " "Elaborating entity \"can_rx\" for hierarchy \"can_top:can_top_inst\|can_rx:can_rx_instance\"" {  } { { "can_top.v" "can_rx_instance" { Text "C:/hdl_projects/CAN/can_top.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668645897 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_adress can_rx.v(90) " "Verilog HDL warning at can_rx.v(90): object local_adress used but never assigned" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_message_type can_rx.v(151) " "Verilog HDL or VHDL warning at can_rx.v(151): object \"rx_message_type\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_address_local can_rx.v(152) " "Verilog HDL or VHDL warning at can_rx.v(152): object \"rx_address_local\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_handshaking_p can_rx.v(154) " "Verilog HDL or VHDL warning at can_rx.v(154): object \"rx_handshaking_p\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_atribute_reserved can_rx.v(155) " "Verilog HDL or VHDL warning at can_rx.v(155): object \"rx_atribute_reserved\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_expand_count can_rx.v(156) " "Verilog HDL or VHDL warning at can_rx.v(156): object \"rx_expand_count\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_cmd_data_sign can_rx.v(157) " "Verilog HDL or VHDL warning at can_rx.v(157): object \"rx_cmd_data_sign\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_dlc can_rx.v(158) " "Verilog HDL or VHDL warning at can_rx.v(158): object \"rx_dlc\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_crc can_rx.v(159) " "Verilog HDL or VHDL warning at can_rx.v(159): object \"rx_crc\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_stuff_bit can_rx.v(167) " "Verilog HDL or VHDL warning at can_rx.v(167): object \"bit_stuff_bit\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604668645898 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "local_adress 0 can_rx.v(90) " "Net \"local_adress\" at can_rx.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604668645912 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "remote_address can_rx.v(21) " "Output port \"remote_address\" at can_rx.v(21) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645912 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "handshake can_rx.v(22) " "Output port \"handshake\" at can_rx.v(22) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645912 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "expand_count can_rx.v(23) " "Output port \"expand_count\" at can_rx.v(23) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645912 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cmd_data_sign can_rx.v(24) " "Output port \"cmd_data_sign\" at can_rx.v(24) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645912 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dlc can_rx.v(25) " "Output port \"dlc\" at can_rx.v(25) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604668645912 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_clk can_top:can_top_inst\|can_clk:can_clk_instance " "Elaborating entity \"can_clk\" for hierarchy \"can_top:can_top_inst\|can_clk:can_clk_instance\"" {  } { { "can_top.v" "can_clk_instance" { Text "C:/hdl_projects/CAN/can_top.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668646033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PMRAMIF PMRAMIF:PMRAMIF_inst " "Elaborating entity \"PMRAMIF\" for hierarchy \"PMRAMIF:PMRAMIF_inst\"" {  } { { "can_test.v" "PMRAMIF_inst" { Text "C:/hdl_projects/CAN/can_test.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668646042 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604668647023 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 236 -1 0 } } { "can_clk.v" "" { Text "C:/hdl_projects/CAN/can_clk.v" 24 -1 0 } } { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 67 -1 0 } } { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 116 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1604668647045 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1604668647045 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test_rx_rx GND " "Pin \"test_rx_rx\" is stuck at GND" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604668647319 "|can_test|test_rx_rx"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_sample GND " "Pin \"test_sample\" is stuck at GND" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604668647319 "|can_test|test_sample"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604668647319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604668647385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604668648010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/hdl_projects/CAN/output_files/CAN.map.smsg " "Generated suppressed messages file C:/hdl_projects/CAN/output_files/CAN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668648127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604668648324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604668648324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "427 " "Implemented 427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604668648519 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604668648519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "419 " "Implemented 419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604668648519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604668648519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604668648554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 16:17:28 2020 " "Processing ended: Fri Nov 06 16:17:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604668648554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604668648554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604668648554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604668648554 ""}
