{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667505082703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667505082703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 21:51:22 2022 " "Processing started: Thu Nov 03 21:51:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667505082703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667505082703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667505082703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667505082971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667505082971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rama " "Found design unit 1: ram-rama" {  } { { "ram.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667505090003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667505090003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667505090003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramex-arc " "Found design unit 1: ramex-arc" {  } { { "ramex.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ramex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667505090003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramex " "Found entity 1: ramex" {  } { { "ramex.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ramex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667505090003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667505090003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ramex " "Elaborating entity \"ramex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667505090071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:u1 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:u1\"" {  } { { "ramex.vhd" "u1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ramex.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667505090094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:u1 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:u1\"" {  } { { "ramex.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ramex.vhd" 18 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667505090094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:u1 " "Instantiated megafunction \"LPM_RAM_DQ:u1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE Memory.mif " "Parameter \"LPM_FILE\" = \"Memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667505090094 ""}  } { { "ramex.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ramex.vhd" 18 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667505090094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:u1\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:u1\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667505090110 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "ramex.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ramex.vhd" 18 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667505090110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:u1\|altram:sram LPM_RAM_DQ:u1 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:u1\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:u1\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "ramex.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ramex.vhd" 18 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667505090110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667505090126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:u1 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:u1\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "ramex.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/ramex.vhd" 18 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667505090150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s91 " "Found entity 1: altsyncram_1s91" {  } { { "db/altsyncram_1s91.tdf" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory2 - Synthesis - Quartus/db/altsyncram_1s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667505090174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667505090174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1s91 LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\|altsyncram_1s91:auto_generated " "Elaborating entity \"altsyncram_1s91\" for hierarchy \"LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\|altsyncram_1s91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667505090174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667505090547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667505090547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667505090587 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667505090587 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667505090587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667505090587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667505090602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 21:51:30 2022 " "Processing ended: Thu Nov 03 21:51:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667505090602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667505090602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667505090602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667505090602 ""}
