$comment
	File created using the following command:
		vcd file xor_gate.msim.vcd -direction
$end
$date
	Sat May 31 22:33:07 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module xor_gate_vhd_vec_tst $end
$var wire 1 ! INO1 $end
$var wire 1 " INO2 $end
$var wire 1 # OO $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_INO1 $end
$var wire 1 . ww_INO2 $end
$var wire 1 / ww_OO $end
$var wire 1 0 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 1 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 5 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 6 \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 7 \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 8 \OO~output_o\ $end
$var wire 1 9 \INO1~input_o\ $end
$var wire 1 : \INO2~input_o\ $end
$var wire 1 ; \orgate|OO~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
0/
05
z6
z7
08
09
0:
0;
00
01
02
03
04
$end
#500
1"
1.
1:
1;
18
1/
1#
#1000
0"
1!
0.
1-
19
0:
#1500
1"
1.
1:
0;
08
0/
0#
#2000
0"
0!
0.
0-
09
0:
#2500
1"
1.
1:
1;
18
1/
1#
#3000
0"
1!
0.
1-
19
0:
#3500
1"
1.
1:
0;
08
0/
0#
#4000
0"
0!
0.
0-
09
0:
#4500
1"
1.
1:
1;
18
1/
1#
#5000
0"
1!
0.
1-
19
0:
#5500
1"
1.
1:
0;
08
0/
0#
#6000
0"
0!
0.
0-
09
0:
#6500
1"
1.
1:
1;
18
1/
1#
#7000
0"
1!
0.
1-
19
0:
#7500
1"
1.
1:
0;
08
0/
0#
#8000
0"
0!
0.
0-
09
0:
#8500
1"
1.
1:
1;
18
1/
1#
#9000
0"
1!
0.
1-
19
0:
#9500
1"
1.
1:
0;
08
0/
0#
#10000
