// Seed: 2599039573
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wand id_3,
    output supply0 id_4,
    output wor id_5,
    input wor id_6,
    input tri0 id_7,
    output wand id_8,
    output tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    input wand id_12,
    input supply0 id_13,
    output wor id_14,
    input wor id_15,
    input wire id_16,
    output supply0 id_17,
    output tri id_18,
    input tri0 id_19,
    input supply0 id_20
);
  assign id_8  = id_11;
  assign id_10 = id_16;
  assign id_3  = 1'b0;
  wire id_22;
  wire id_23, id_24;
  wire id_25, id_26, id_27;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    output supply1 id_3
);
  id_5(
      1, 1, 1, 1
  ); module_0(
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2,
      id_2,
      id_3,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_2
  );
endmodule
