<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="zynq_soc_i/SINE_WAVE_ILA"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="zynq_soc_i/Sine_0_sine_out[11]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[10]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[9]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[8]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[7]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[6]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[5]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[4]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[3]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[2]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[1]"/>
        <net name="zynq_soc_i/Sine_0_sine_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="zynq_soc_i/SINE_WAVE_ILA"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="zynq_soc_i/Sine_0_freq_trig_so"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="zynq_soc_i/SINE_WAVE_ILA"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="zynq_soc_i/Sine_0_pwm_o"/>
      </nets>
    </probe>
  </probeset>
</probeData>
