[INF:CM0023] Creating log file ../../build/tests/TypeParamElab/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<273> s<272> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<49> s<2> l<1:1> el<1:7>
n<stream_arbiter_flushable> u<2> t<StringConst> p<49> s<39> l<1:8> el<1:32>
n<DATA_T> u<3> t<StringConst> p<7> s<6> l<2:25> el<2:31>
n<> u<4> t<IntVec_TypeLogic> p<5> l<2:34> el<2:39>
n<> u<5> t<Data_type> p<6> c<4> l<2:34> el<2:39>
n<> u<6> t<Constant_param_expression> p<7> c<5> l<2:34> el<2:39>
n<> u<7> t<Param_assignment> p<8> c<3> l<2:25> el<2:39>
n<> u<8> t<List_of_param_assignments> p<10> c<7> l<2:25> el<2:39>
n<> u<9> t<Type> p<10> s<8> l<2:15> el<2:19>
n<> u<10> t<Parameter_declaration> p<11> c<9> l<2:5> el<2:39>
n<> u<11> t<Parameter_port_declaration> p<39> c<10> s<26> l<2:5> el<2:39>
n<> u<12> t<IntegerAtomType_Int> p<13> l<3:15> el<3:22>
n<> u<13> t<Data_type> p<14> c<12> l<3:15> el<3:22>
n<> u<14> t<Data_type_or_implicit> p<25> c<13> s<24> l<3:15> el<3:22>
n<N_INP> u<15> t<StringConst> p<23> s<22> l<3:25> el<3:30>
n<1> u<16> t<IntConst> p<17> l<3:34> el<3:35>
n<> u<17> t<Primary_literal> p<18> c<16> l<3:34> el<3:35>
n<> u<18> t<Constant_primary> p<20> c<17> l<3:34> el<3:35>
n<> u<19> t<Unary_Minus> p<20> s<18> l<3:33> el<3:34>
n<> u<20> t<Constant_expression> p<21> c<19> l<3:33> el<3:35>
n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<3:33> el<3:35>
n<> u<22> t<Constant_param_expression> p<23> c<21> l<3:33> el<3:35>
n<> u<23> t<Param_assignment> p<24> c<15> l<3:25> el<3:35>
n<> u<24> t<List_of_param_assignments> p<25> c<23> l<3:25> el<3:35>
n<> u<25> t<Parameter_declaration> p<26> c<14> l<3:5> el<3:35>
n<> u<26> t<Parameter_port_declaration> p<39> c<25> s<38> l<3:5> el<3:35>
n<> u<27> t<Data_type_or_implicit> p<37> s<36> l<4:25> el<4:25>
n<ARBITER> u<28> t<StringConst> p<35> s<34> l<4:25> el<4:32>
n<"rr"> u<29> t<StringLiteral> p<30> l<4:35> el<4:39>
n<> u<30> t<Primary_literal> p<31> c<29> l<4:35> el<4:39>
n<> u<31> t<Constant_primary> p<32> c<30> l<4:35> el<4:39>
n<> u<32> t<Constant_expression> p<33> c<31> l<4:35> el<4:39>
n<> u<33> t<Constant_mintypmax_expression> p<34> c<32> l<4:35> el<4:39>
n<> u<34> t<Constant_param_expression> p<35> c<33> l<4:35> el<4:39>
n<> u<35> t<Param_assignment> p<36> c<28> l<4:25> el<4:39>
n<> u<36> t<List_of_param_assignments> p<37> c<35> l<4:25> el<4:39>
n<> u<37> t<Parameter_declaration> p<38> c<27> l<4:5> el<4:39>
n<> u<38> t<Parameter_port_declaration> p<39> c<37> l<4:5> el<4:39>
n<> u<39> t<Parameter_port_list> p<49> c<11> s<48> l<1:33> el<5:2>
n<> u<40> t<PortDir_Out> p<45> s<44> l<5:4> el<5:10>
n<DATA_T> u<41> t<StringConst> p<42> l<5:11> el<5:17>
n<> u<42> t<Data_type> p<43> c<41> l<5:11> el<5:17>
n<> u<43> t<Data_type_or_implicit> p<44> c<42> l<5:11> el<5:17>
n<> u<44> t<Net_port_type> p<45> c<43> l<5:11> el<5:17>
n<> u<45> t<Net_port_header> p<47> c<40> s<46> l<5:4> el<5:17>
n<oup_data_o> u<46> t<StringConst> p<47> l<5:30> el<5:40>
n<> u<47> t<Ansi_port_declaration> p<48> c<45> l<5:4> el<5:40>
n<> u<48> t<List_of_port_declarations> p<49> c<47> l<5:3> el<5:41>
n<> u<49> t<Module_ansi_header> p<50> c<1> l<1:1> el<5:42>
n<> u<50> t<Module_declaration> p<51> c<49> l<1:1> el<7:10>
n<> u<51> t<Description> p<272> c<50> s<131> l<1:1> el<7:10>
n<> u<52> t<Module_keyword> p<93> s<53> l<9:1> el<9:7>
n<stream_arbiter> u<53> t<StringConst> p<93> s<90> l<9:8> el<9:22>
n<DATA_T> u<54> t<StringConst> p<58> s<57> l<10:25> el<10:31>
n<> u<55> t<IntVec_TypeLogic> p<56> l<10:34> el<10:39>
n<> u<56> t<Data_type> p<57> c<55> l<10:34> el<10:39>
n<> u<57> t<Constant_param_expression> p<58> c<56> l<10:34> el<10:39>
n<> u<58> t<Param_assignment> p<59> c<54> l<10:25> el<10:39>
n<> u<59> t<List_of_param_assignments> p<61> c<58> l<10:25> el<10:39>
n<> u<60> t<Type> p<61> s<59> l<10:15> el<10:19>
n<> u<61> t<Parameter_declaration> p<62> c<60> l<10:5> el<10:39>
n<> u<62> t<Parameter_port_declaration> p<90> c<61> s<77> l<10:5> el<10:39>
n<> u<63> t<IntegerAtomType_Int> p<64> l<11:15> el<11:22>
n<> u<64> t<Data_type> p<65> c<63> l<11:15> el<11:22>
n<> u<65> t<Data_type_or_implicit> p<76> c<64> s<75> l<11:15> el<11:22>
n<N_INP> u<66> t<StringConst> p<74> s<73> l<11:25> el<11:30>
n<1> u<67> t<IntConst> p<68> l<11:34> el<11:35>
n<> u<68> t<Primary_literal> p<69> c<67> l<11:34> el<11:35>
n<> u<69> t<Constant_primary> p<71> c<68> l<11:34> el<11:35>
n<> u<70> t<Unary_Minus> p<71> s<69> l<11:33> el<11:34>
n<> u<71> t<Constant_expression> p<72> c<70> l<11:33> el<11:35>
n<> u<72> t<Constant_mintypmax_expression> p<73> c<71> l<11:33> el<11:35>
n<> u<73> t<Constant_param_expression> p<74> c<72> l<11:33> el<11:35>
n<> u<74> t<Param_assignment> p<75> c<66> l<11:25> el<11:35>
n<> u<75> t<List_of_param_assignments> p<76> c<74> l<11:25> el<11:35>
n<> u<76> t<Parameter_declaration> p<77> c<65> l<11:5> el<11:35>
n<> u<77> t<Parameter_port_declaration> p<90> c<76> s<89> l<11:5> el<11:35>
n<> u<78> t<Data_type_or_implicit> p<88> s<87> l<12:25> el<12:25>
n<ARBITER> u<79> t<StringConst> p<86> s<85> l<12:25> el<12:32>
n<"rr"> u<80> t<StringLiteral> p<81> l<12:35> el<12:39>
n<> u<81> t<Primary_literal> p<82> c<80> l<12:35> el<12:39>
n<> u<82> t<Constant_primary> p<83> c<81> l<12:35> el<12:39>
n<> u<83> t<Constant_expression> p<84> c<82> l<12:35> el<12:39>
n<> u<84> t<Constant_mintypmax_expression> p<85> c<83> l<12:35> el<12:39>
n<> u<85> t<Constant_param_expression> p<86> c<84> l<12:35> el<12:39>
n<> u<86> t<Param_assignment> p<87> c<79> l<12:25> el<12:39>
n<> u<87> t<List_of_param_assignments> p<88> c<86> l<12:25> el<12:39>
n<> u<88> t<Parameter_declaration> p<89> c<78> l<12:5> el<12:39>
n<> u<89> t<Parameter_port_declaration> p<90> c<88> l<12:5> el<12:39>
n<> u<90> t<Parameter_port_list> p<93> c<62> s<92> l<9:23> el<12:40>
n<> u<91> t<Port> p<92> l<12:42> el<12:42>
n<> u<92> t<List_of_ports> p<93> c<91> l<12:41> el<12:43>
n<> u<93> t<Module_nonansi_header> p<130> c<52> s<129> l<9:1> el<12:44>
n<stream_arbiter_flushable> u<94> t<StringConst> p<126> s<120> l<14:3> el<14:27>
n<DATA_T> u<95> t<StringConst> p<102> s<101> l<15:6> el<15:12>
n<DATA_T> u<96> t<StringConst> p<97> l<15:16> el<15:22>
n<> u<97> t<Primary_literal> p<98> c<96> l<15:16> el<15:22>
n<> u<98> t<Primary> p<99> c<97> l<15:16> el<15:22>
n<> u<99> t<Expression> p<100> c<98> l<15:16> el<15:22>
n<> u<100> t<Mintypmax_expression> p<101> c<99> l<15:16> el<15:22>
n<> u<101> t<Param_expression> p<102> c<100> l<15:16> el<15:22>
n<> u<102> t<Named_parameter_assignment> p<119> c<95> s<110> l<15:5> el<15:23>
n<N_INP> u<103> t<StringConst> p<110> s<109> l<16:6> el<16:11>
n<N_INP> u<104> t<StringConst> p<105> l<16:16> el<16:21>
n<> u<105> t<Primary_literal> p<106> c<104> l<16:16> el<16:21>
n<> u<106> t<Primary> p<107> c<105> l<16:16> el<16:21>
n<> u<107> t<Expression> p<108> c<106> l<16:16> el<16:21>
n<> u<108> t<Mintypmax_expression> p<109> c<107> l<16:16> el<16:21>
n<> u<109> t<Param_expression> p<110> c<108> l<16:16> el<16:21>
n<> u<110> t<Named_parameter_assignment> p<119> c<103> s<118> l<16:5> el<16:22>
n<ARBITER> u<111> t<StringConst> p<118> s<117> l<17:6> el<17:13>
n<ARBITER> u<112> t<StringConst> p<113> l<17:16> el<17:23>
n<> u<113> t<Primary_literal> p<114> c<112> l<17:16> el<17:23>
n<> u<114> t<Primary> p<115> c<113> l<17:16> el<17:23>
n<> u<115> t<Expression> p<116> c<114> l<17:16> el<17:23>
n<> u<116> t<Mintypmax_expression> p<117> c<115> l<17:16> el<17:23>
n<> u<117> t<Param_expression> p<118> c<116> l<17:16> el<17:23>
n<> u<118> t<Named_parameter_assignment> p<119> c<111> l<17:5> el<17:24>
n<> u<119> t<List_of_parameter_assignments> p<120> c<102> l<15:5> el<17:24>
n<> u<120> t<Parameter_value_assignment> p<126> c<119> s<125> l<14:28> el<18:4>
n<i_arb> u<121> t<StringConst> p<122> l<18:5> el<18:10>
n<> u<122> t<Name_of_instance> p<125> c<121> s<124> l<18:5> el<18:10>
n<> u<123> t<Ordered_port_connection> p<124> l<18:12> el<18:12>
n<> u<124> t<List_of_port_connections> p<125> c<123> l<18:12> el<18:12>
n<> u<125> t<Hierarchical_instance> p<126> c<122> l<18:5> el<18:13>
n<> u<126> t<Module_instantiation> p<127> c<94> l<14:3> el<18:14>
n<> u<127> t<Module_or_generate_item> p<128> c<126> l<14:3> el<18:14>
n<> u<128> t<Non_port_module_item> p<129> c<127> l<14:3> el<18:14>
n<> u<129> t<Module_item> p<130> c<128> l<14:3> el<18:14>
n<> u<130> t<Module_declaration> p<131> c<93> l<9:1> el<20:10>
n<> u<131> t<Description> p<272> c<130> s<271> l<9:1> el<20:10>
n<> u<132> t<Module_keyword> p<182> s<133> l<22:1> el<22:7>
n<axi_node_arbiter> u<133> t<StringConst> p<182> s<179> l<22:8> el<22:24>
n<> u<134> t<IntegerAtomType_Int> p<136> s<135> l<23:13> el<23:16>
n<> u<135> t<Signing_Unsigned> p<136> l<23:17> el<23:25>
n<> u<136> t<Data_type> p<137> c<134> l<23:13> el<23:25>
n<> u<137> t<Data_type_or_implicit> p<147> c<136> s<146> l<23:13> el<23:25>
n<AUX_WIDTH> u<138> t<StringConst> p<145> s<144> l<23:26> el<23:35>
n<5> u<139> t<IntConst> p<140> l<23:38> el<23:39>
n<> u<140> t<Primary_literal> p<141> c<139> l<23:38> el<23:39>
n<> u<141> t<Constant_primary> p<142> c<140> l<23:38> el<23:39>
n<> u<142> t<Constant_expression> p<143> c<141> l<23:38> el<23:39>
n<> u<143> t<Constant_mintypmax_expression> p<144> c<142> l<23:38> el<23:39>
n<> u<144> t<Constant_param_expression> p<145> c<143> l<23:38> el<23:39>
n<> u<145> t<Param_assignment> p<146> c<138> l<23:26> el<23:39>
n<> u<146> t<List_of_param_assignments> p<147> c<145> l<23:26> el<23:39>
n<> u<147> t<Parameter_declaration> p<148> c<137> l<23:3> el<23:39>
n<> u<148> t<Parameter_port_declaration> p<179> c<147> s<163> l<23:3> el<23:39>
n<> u<149> t<IntegerAtomType_Int> p<151> s<150> l<24:13> el<24:16>
n<> u<150> t<Signing_Unsigned> p<151> l<24:17> el<24:25>
n<> u<151> t<Data_type> p<152> c<149> l<24:13> el<24:25>
n<> u<152> t<Data_type_or_implicit> p<162> c<151> s<161> l<24:13> el<24:25>
n<ID_WIDTH> u<153> t<StringConst> p<160> s<159> l<24:26> el<24:34>
n<5> u<154> t<IntConst> p<155> l<24:37> el<24:38>
n<> u<155> t<Primary_literal> p<156> c<154> l<24:37> el<24:38>
n<> u<156> t<Constant_primary> p<157> c<155> l<24:37> el<24:38>
n<> u<157> t<Constant_expression> p<158> c<156> l<24:37> el<24:38>
n<> u<158> t<Constant_mintypmax_expression> p<159> c<157> l<24:37> el<24:38>
n<> u<159> t<Constant_param_expression> p<160> c<158> l<24:37> el<24:38>
n<> u<160> t<Param_assignment> p<161> c<153> l<24:26> el<24:38>
n<> u<161> t<List_of_param_assignments> p<162> c<160> l<24:26> el<24:38>
n<> u<162> t<Parameter_declaration> p<163> c<152> l<24:3> el<24:38>
n<> u<163> t<Parameter_port_declaration> p<179> c<162> s<178> l<24:3> el<24:38>
n<> u<164> t<IntegerAtomType_Int> p<166> s<165> l<25:13> el<25:16>
n<> u<165> t<Signing_Unsigned> p<166> l<25:17> el<25:25>
n<> u<166> t<Data_type> p<167> c<164> l<25:13> el<25:25>
n<> u<167> t<Data_type_or_implicit> p<177> c<166> s<176> l<25:13> el<25:25>
n<N_MASTER> u<168> t<StringConst> p<175> s<174> l<25:26> el<25:34>
n<10> u<169> t<IntConst> p<170> l<25:37> el<25:39>
n<> u<170> t<Primary_literal> p<171> c<169> l<25:37> el<25:39>
n<> u<171> t<Constant_primary> p<172> c<170> l<25:37> el<25:39>
n<> u<172> t<Constant_expression> p<173> c<171> l<25:37> el<25:39>
n<> u<173> t<Constant_mintypmax_expression> p<174> c<172> l<25:37> el<25:39>
n<> u<174> t<Constant_param_expression> p<175> c<173> l<25:37> el<25:39>
n<> u<175> t<Param_assignment> p<176> c<168> l<25:26> el<25:39>
n<> u<176> t<List_of_param_assignments> p<177> c<175> l<25:26> el<25:39>
n<> u<177> t<Parameter_declaration> p<178> c<167> l<25:3> el<25:39>
n<> u<178> t<Parameter_port_declaration> p<179> c<177> l<25:3> el<25:39>
n<> u<179> t<Parameter_port_list> p<182> c<148> s<181> l<22:25> el<25:40>
n<> u<180> t<Port> p<181> l<25:42> el<25:42>
n<> u<181> t<List_of_ports> p<182> c<180> l<25:41> el<25:43>
n<> u<182> t<Module_nonansi_header> p<270> c<132> s<241> l<22:1> el<25:44>
n<> u<183> t<Struct_keyword> p<184> l<27:11> el<27:17>
n<> u<184> t<Struct_union> p<232> c<183> s<185> l<27:11> el<27:17>
n<> u<185> t<Packed_keyword> p<232> s<208> l<27:18> el<27:24>
n<> u<186> t<IntVec_TypeLogic> p<203> s<202> l<28:5> el<28:10>
n<AUX_WIDTH> u<187> t<StringConst> p<188> l<28:12> el<28:21>
n<> u<188> t<Primary_literal> p<189> c<187> l<28:12> el<28:21>
n<> u<189> t<Constant_primary> p<190> c<188> l<28:12> el<28:21>
n<> u<190> t<Constant_expression> p<196> c<189> s<195> l<28:12> el<28:21>
n<1> u<191> t<IntConst> p<192> l<28:22> el<28:23>
n<> u<192> t<Primary_literal> p<193> c<191> l<28:22> el<28:23>
n<> u<193> t<Constant_primary> p<194> c<192> l<28:22> el<28:23>
n<> u<194> t<Constant_expression> p<196> c<193> l<28:22> el<28:23>
n<> u<195> t<BinOp_Minus> p<196> s<194> l<28:21> el<28:22>
n<> u<196> t<Constant_expression> p<201> c<190> s<200> l<28:12> el<28:23>
n<0> u<197> t<IntConst> p<198> l<28:24> el<28:25>
n<> u<198> t<Primary_literal> p<199> c<197> l<28:24> el<28:25>
n<> u<199> t<Constant_primary> p<200> c<198> l<28:24> el<28:25>
n<> u<200> t<Constant_expression> p<201> c<199> l<28:24> el<28:25>
n<> u<201> t<Constant_range> p<202> c<196> l<28:12> el<28:25>
n<> u<202> t<Packed_dimension> p<203> c<201> l<28:11> el<28:26>
n<> u<203> t<Data_type> p<204> c<186> l<28:5> el<28:26>
n<> u<204> t<Data_type_or_void> p<208> c<203> s<207> l<28:5> el<28:26>
n<aux> u<205> t<StringConst> p<206> l<28:27> el<28:30>
n<> u<206> t<Variable_decl_assignment> p<207> c<205> l<28:27> el<28:30>
n<> u<207> t<List_of_variable_decl_assignments> p<208> c<206> l<28:27> el<28:30>
n<> u<208> t<Struct_union_member> p<232> c<204> s<231> l<28:5> el<28:31>
n<> u<209> t<IntVec_TypeLogic> p<226> s<225> l<29:5> el<29:10>
n<ID_WIDTH> u<210> t<StringConst> p<211> l<29:12> el<29:20>
n<> u<211> t<Primary_literal> p<212> c<210> l<29:12> el<29:20>
n<> u<212> t<Constant_primary> p<213> c<211> l<29:12> el<29:20>
n<> u<213> t<Constant_expression> p<219> c<212> s<218> l<29:12> el<29:20>
n<1> u<214> t<IntConst> p<215> l<29:21> el<29:22>
n<> u<215> t<Primary_literal> p<216> c<214> l<29:21> el<29:22>
n<> u<216> t<Constant_primary> p<217> c<215> l<29:21> el<29:22>
n<> u<217> t<Constant_expression> p<219> c<216> l<29:21> el<29:22>
n<> u<218> t<BinOp_Minus> p<219> s<217> l<29:20> el<29:21>
n<> u<219> t<Constant_expression> p<224> c<213> s<223> l<29:12> el<29:22>
n<0> u<220> t<IntConst> p<221> l<29:23> el<29:24>
n<> u<221> t<Primary_literal> p<222> c<220> l<29:23> el<29:24>
n<> u<222> t<Constant_primary> p<223> c<221> l<29:23> el<29:24>
n<> u<223> t<Constant_expression> p<224> c<222> l<29:23> el<29:24>
n<> u<224> t<Constant_range> p<225> c<219> l<29:12> el<29:24>
n<> u<225> t<Packed_dimension> p<226> c<224> l<29:11> el<29:25>
n<> u<226> t<Data_type> p<227> c<209> l<29:5> el<29:25>
n<> u<227> t<Data_type_or_void> p<231> c<226> s<230> l<29:5> el<29:25>
n<id> u<228> t<StringConst> p<229> l<29:27> el<29:29>
n<> u<229> t<Variable_decl_assignment> p<230> c<228> l<29:27> el<29:29>
n<> u<230> t<List_of_variable_decl_assignments> p<231> c<229> l<29:27> el<29:29>
n<> u<231> t<Struct_union_member> p<232> c<227> l<29:5> el<29:30>
n<> u<232> t<Data_type> p<234> c<184> s<233> l<27:11> el<30:4>
n<axi_meta_t> u<233> t<StringConst> p<234> l<30:5> el<30:15>
n<> u<234> t<Type_declaration> p<235> c<232> l<27:3> el<30:16>
n<> u<235> t<Data_declaration> p<236> c<234> l<27:3> el<30:16>
n<> u<236> t<Package_or_generate_item_declaration> p<237> c<235> l<27:3> el<30:16>
n<> u<237> t<Module_or_generate_item_declaration> p<238> c<236> l<27:3> el<30:16>
n<> u<238> t<Module_common_item> p<239> c<237> l<27:3> el<30:16>
n<> u<239> t<Module_or_generate_item> p<240> c<238> l<27:3> el<30:16>
n<> u<240> t<Non_port_module_item> p<241> c<239> l<27:3> el<30:16>
n<> u<241> t<Module_item> p<270> c<240> s<269> l<27:3> el<30:16>
n<stream_arbiter> u<242> t<StringConst> p<266> s<260> l<32:2> el<32:16>
n<DATA_T> u<243> t<StringConst> p<250> s<249> l<33:6> el<33:12>
n<axi_meta_t> u<244> t<StringConst> p<245> l<33:14> el<33:24>
n<> u<245> t<Primary_literal> p<246> c<244> l<33:14> el<33:24>
n<> u<246> t<Primary> p<247> c<245> l<33:14> el<33:24>
n<> u<247> t<Expression> p<248> c<246> l<33:14> el<33:24>
n<> u<248> t<Mintypmax_expression> p<249> c<247> l<33:14> el<33:24>
n<> u<249> t<Param_expression> p<250> c<248> l<33:14> el<33:24>
n<> u<250> t<Named_parameter_assignment> p<259> c<243> s<258> l<33:5> el<33:25>
n<N_INP> u<251> t<StringConst> p<258> s<257> l<34:6> el<34:11>
n<N_MASTER> u<252> t<StringConst> p<253> l<34:14> el<34:22>
n<> u<253> t<Primary_literal> p<254> c<252> l<34:14> el<34:22>
n<> u<254> t<Primary> p<255> c<253> l<34:14> el<34:22>
n<> u<255> t<Expression> p<256> c<254> l<34:14> el<34:22>
n<> u<256> t<Mintypmax_expression> p<257> c<255> l<34:14> el<34:22>
n<> u<257> t<Param_expression> p<258> c<256> l<34:14> el<34:22>
n<> u<258> t<Named_parameter_assignment> p<259> c<251> l<34:5> el<34:23>
n<> u<259> t<List_of_parameter_assignments> p<260> c<250> l<33:5> el<34:23>
n<> u<260> t<Parameter_value_assignment> p<266> c<259> s<265> l<32:17> el<35:4>
n<i_arb_inp> u<261> t<StringConst> p<262> l<35:5> el<35:14>
n<> u<262> t<Name_of_instance> p<265> c<261> s<264> l<35:5> el<35:14>
n<> u<263> t<Ordered_port_connection> p<264> l<35:17> el<35:17>
n<> u<264> t<List_of_port_connections> p<265> c<263> l<35:17> el<35:17>
n<> u<265> t<Hierarchical_instance> p<266> c<262> l<35:5> el<35:18>
n<> u<266> t<Module_instantiation> p<267> c<242> l<32:2> el<35:19>
n<> u<267> t<Module_or_generate_item> p<268> c<266> l<32:2> el<35:19>
n<> u<268> t<Non_port_module_item> p<269> c<267> l<32:2> el<35:19>
n<> u<269> t<Module_item> p<270> c<268> l<32:2> el<35:19>
n<> u<270> t<Module_declaration> p<271> c<182> l<22:1> el<37:10>
n<> u<271> t<Description> p<272> c<270> l<22:1> el<37:10>
n<> u<272> t<Source_text> p<273> c<51> l<1:1> el<37:10>
n<> u<273> t<Top_level_rule> l<1:1> el<38:1>
[WRN:PA0205] dut.sv:1: No timescale set for "stream_arbiter_flushable".

[WRN:PA0205] dut.sv:9: No timescale set for "stream_arbiter".

[WRN:PA0205] dut.sv:22: No timescale set for "axi_node_arbiter".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:22: Compile module "work@axi_node_arbiter".

[INF:CP0303] dut.sv:9: Compile module "work@stream_arbiter".

[INF:CP0303] dut.sv:1: Compile module "work@stream_arbiter_flushable".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:22: Top level module "work@axi_node_arbiter".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/TypeParamElab/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/TypeParamElab/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/TypeParamElab/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@axi_node_arbiter)
|vpiElaborated:1
|vpiName:work@axi_node_arbiter
|uhdmallModules:
\_module: work@axi_node_arbiter (work@axi_node_arbiter) dut.sv:22:1: , endln:37:10, parent:work@axi_node_arbiter
  |vpiFullName:work@axi_node_arbiter
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35, parent:work@axi_node_arbiter
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:23:13, endln:23:16, parent:work@axi_node_arbiter.AUX_WIDTH
    |vpiName:AUX_WIDTH
    |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34, parent:work@axi_node_arbiter
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:24:13, endln:24:16, parent:work@axi_node_arbiter.ID_WIDTH
    |vpiName:ID_WIDTH
    |vpiFullName:work@axi_node_arbiter.ID_WIDTH
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34, parent:work@axi_node_arbiter
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:25:13, endln:25:16, parent:work@axi_node_arbiter.N_MASTER
    |vpiName:N_MASTER
    |vpiFullName:work@axi_node_arbiter.N_MASTER
  |vpiParamAssign:
  \_param_assign: , line:23:26, endln:23:39, parent:work@axi_node_arbiter
    |vpiRhs:
    \_constant: , line:23:38, endln:23:39
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:23:13, endln:23:16, parent:work@axi_node_arbiter.AUX_WIDTH
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35, parent:work@axi_node_arbiter
  |vpiParamAssign:
  \_param_assign: , line:24:26, endln:24:38, parent:work@axi_node_arbiter
    |vpiRhs:
    \_constant: , line:24:37, endln:24:38
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:24:13, endln:24:16, parent:work@axi_node_arbiter.ID_WIDTH
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34, parent:work@axi_node_arbiter
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:39, parent:work@axi_node_arbiter
    |vpiRhs:
    \_constant: , line:25:37, endln:25:39
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:25:13, endln:25:16, parent:work@axi_node_arbiter.N_MASTER
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34, parent:work@axi_node_arbiter
  |vpiTypedef:
  \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
    |vpiName:axi_meta_t
    |vpiInstance:
    \_module: work@axi_node_arbiter (work@axi_node_arbiter) dut.sv:22:1: , endln:37:10, parent:work@axi_node_arbiter
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (aux), line:28:27, endln:28:30, parent:axi_meta_t
      |vpiName:aux
      |vpiTypespec:
      \_logic_typespec: , line:28:5, endln:28:10
        |vpiRange:
        \_range: , line:28:12, endln:28:25, parent:axi_meta_t
          |vpiLeftRange:
          \_operation: , line:28:12, endln:28:23
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (axi_meta_t.AUX_WIDTH), line:28:12, endln:28:21, parent:axi_meta_t
              |vpiName:AUX_WIDTH
              |vpiFullName:axi_meta_t.AUX_WIDTH
            |vpiOperand:
            \_constant: , line:28:22, endln:28:23
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:28:24, endln:28:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiTypespecMember:
    \_typespec_member: (id), line:29:27, endln:29:29, parent:axi_meta_t
      |vpiName:id
      |vpiTypespec:
      \_logic_typespec: , line:29:5, endln:29:10
        |vpiRange:
        \_range: , line:29:12, endln:29:24, parent:axi_meta_t
          |vpiLeftRange:
          \_operation: , line:29:12, endln:29:22
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (axi_meta_t.ID_WIDTH), line:29:12, endln:29:20, parent:axi_meta_t
              |vpiName:ID_WIDTH
              |vpiFullName:axi_meta_t.ID_WIDTH
            |vpiOperand:
            \_constant: , line:29:21, endln:29:22
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:29:23, endln:29:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
  |vpiDefName:work@axi_node_arbiter
|uhdmallModules:
\_module: work@stream_arbiter (work@stream_arbiter) dut.sv:9:1: , endln:20:10, parent:work@axi_node_arbiter
  |vpiFullName:work@stream_arbiter
  |vpiParameter:
  \_type_parameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31, parent:work@stream_arbiter
    |vpiName:DATA_T
    |vpiFullName:work@stream_arbiter.DATA_T
    |vpiTypespec:
    \_logic_typespec: , line:10:34, endln:10:39, parent:work@stream_arbiter.DATA_T
  |vpiParameter:
  \_parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:30, parent:work@stream_arbiter
    |vpiTypespec:
    \_int_typespec: , line:11:15, endln:11:22, parent:work@stream_arbiter.N_INP
    |vpiName:N_INP
    |vpiFullName:work@stream_arbiter.N_INP
  |vpiParameter:
  \_parameter: (work@stream_arbiter.ARBITER), line:12:25, endln:12:32, parent:work@stream_arbiter
    |STRING:rr
    |vpiName:ARBITER
    |vpiFullName:work@stream_arbiter.ARBITER
  |vpiParamAssign:
  \_param_assign: , line:11:25, endln:11:35, parent:work@stream_arbiter
    |vpiRhs:
    \_operation: , line:11:33, endln:11:35
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:11:34, endln:11:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:30, parent:work@stream_arbiter
  |vpiParamAssign:
  \_param_assign: , line:12:25, endln:12:39, parent:work@stream_arbiter
    |vpiRhs:
    \_constant: , line:12:35, endln:12:39
      |vpiDecompile:rr
      |vpiSize:2
      |STRING:rr
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@stream_arbiter.ARBITER), line:12:25, endln:12:32, parent:work@stream_arbiter
  |vpiDefName:work@stream_arbiter
|uhdmallModules:
\_module: work@stream_arbiter_flushable (work@stream_arbiter_flushable) dut.sv:1:1: , endln:7:10, parent:work@axi_node_arbiter
  |vpiFullName:work@stream_arbiter_flushable
  |vpiParameter:
  \_type_parameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31, parent:work@stream_arbiter_flushable
    |vpiName:DATA_T
    |vpiFullName:work@stream_arbiter_flushable.DATA_T
    |vpiTypespec:
    \_logic_typespec: , line:2:34, endln:2:39, parent:work@stream_arbiter_flushable.DATA_T
  |vpiParameter:
  \_parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:30, parent:work@stream_arbiter_flushable
    |vpiTypespec:
    \_int_typespec: , line:3:15, endln:3:22, parent:work@stream_arbiter_flushable.N_INP
    |vpiName:N_INP
    |vpiFullName:work@stream_arbiter_flushable.N_INP
  |vpiParameter:
  \_parameter: (work@stream_arbiter_flushable.ARBITER), line:4:25, endln:4:32, parent:work@stream_arbiter_flushable
    |STRING:rr
    |vpiName:ARBITER
    |vpiFullName:work@stream_arbiter_flushable.ARBITER
  |vpiParamAssign:
  \_param_assign: , line:3:25, endln:3:35, parent:work@stream_arbiter_flushable
    |vpiRhs:
    \_operation: , line:3:33, endln:3:35
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:3:34, endln:3:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:30, parent:work@stream_arbiter_flushable
  |vpiParamAssign:
  \_param_assign: , line:4:25, endln:4:39, parent:work@stream_arbiter_flushable
    |vpiRhs:
    \_constant: , line:4:35, endln:4:39
      |vpiDecompile:rr
      |vpiSize:2
      |STRING:rr
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@stream_arbiter_flushable.ARBITER), line:4:25, endln:4:32, parent:work@stream_arbiter_flushable
  |vpiDefName:work@stream_arbiter_flushable
  |vpiNet:
  \_logic_net: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40, parent:work@stream_arbiter_flushable
    |vpiName:oup_data_o
    |vpiFullName:work@stream_arbiter_flushable.oup_data_o
  |vpiPort:
  \_port: (oup_data_o), line:5:30, endln:5:40, parent:work@stream_arbiter_flushable
    |vpiName:oup_data_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40, parent:work@stream_arbiter_flushable
|uhdmtopModules:
\_module: work@axi_node_arbiter (work@axi_node_arbiter) dut.sv:22:1: , endln:37:10
  |vpiName:work@axi_node_arbiter
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35, parent:work@axi_node_arbiter
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:23:13, endln:23:16, parent:work@axi_node_arbiter.AUX_WIDTH
    |vpiName:AUX_WIDTH
    |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34, parent:work@axi_node_arbiter
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:24:13, endln:24:16, parent:work@axi_node_arbiter.ID_WIDTH
    |vpiName:ID_WIDTH
    |vpiFullName:work@axi_node_arbiter.ID_WIDTH
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34, parent:work@axi_node_arbiter
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:25:13, endln:25:16, parent:work@axi_node_arbiter.N_MASTER
    |vpiName:N_MASTER
    |vpiFullName:work@axi_node_arbiter.N_MASTER
  |vpiParamAssign:
  \_param_assign: , line:23:26, endln:23:39, parent:work@axi_node_arbiter
    |vpiRhs:
    \_constant: , line:23:38, endln:23:39
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:23:13, endln:23:16, parent:work@axi_node_arbiter.AUX_WIDTH
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35, parent:work@axi_node_arbiter
  |vpiParamAssign:
  \_param_assign: , line:24:26, endln:24:38, parent:work@axi_node_arbiter
    |vpiRhs:
    \_constant: , line:24:37, endln:24:38
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:24:13, endln:24:16, parent:work@axi_node_arbiter.ID_WIDTH
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34, parent:work@axi_node_arbiter
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:39, parent:work@axi_node_arbiter
    |vpiRhs:
    \_constant: , line:25:37, endln:25:39
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:25:13, endln:25:16, parent:work@axi_node_arbiter.N_MASTER
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34, parent:work@axi_node_arbiter
  |vpiTypedef:
  \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
  |vpiDefName:work@axi_node_arbiter
  |vpiModule:
  \_module: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp) dut.sv:32:2: , endln:35:19, parent:work@axi_node_arbiter
    |vpiName:i_arb_inp
    |vpiFullName:work@axi_node_arbiter.i_arb_inp
    |vpiParameter:
    \_type_parameter: (work@axi_node_arbiter.i_arb_inp.DATA_T), parent:work@axi_node_arbiter.i_arb_inp
      |vpiName:DATA_T
      |vpiFullName:work@axi_node_arbiter.i_arb_inp.DATA_T
      |vpiTypespec:
      \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17, parent:work@axi_node_arbiter.i_arb_inp.DATA_T
        |vpiName:axi_meta_t
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (aux), line:28:27, endln:28:30, parent:axi_meta_t
          |vpiName:aux
          |vpiTypespec:
          \_logic_typespec: , line:28:5, endln:28:10, parent:aux
            |vpiRange:
            \_range: , line:28:12, endln:28:25
              |vpiLeftRange:
              \_operation: , line:28:12, endln:28:23
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@axi_node_arbiter.i_arb_inp.DATA_T.axi_meta_t.aux.AUX_WIDTH), line:28:12, endln:28:21
                  |vpiName:AUX_WIDTH
                  |vpiFullName:work@axi_node_arbiter.i_arb_inp.DATA_T.axi_meta_t.aux.AUX_WIDTH
                  |vpiActual:
                  \_constant: , line:23:38, endln:23:39
                |vpiOperand:
                \_constant: , line:28:22, endln:28:23
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:28:24, endln:28:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
        |vpiTypespecMember:
        \_typespec_member: (id), line:29:27, endln:29:29, parent:axi_meta_t
          |vpiName:id
          |vpiTypespec:
          \_logic_typespec: , line:29:5, endln:29:10, parent:id
            |vpiRange:
            \_range: , line:29:12, endln:29:24
              |vpiLeftRange:
              \_operation: , line:29:12, endln:29:22
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@axi_node_arbiter.i_arb_inp.DATA_T.axi_meta_t.id.ID_WIDTH), line:29:12, endln:29:20
                  |vpiName:ID_WIDTH
                  |vpiFullName:work@axi_node_arbiter.i_arb_inp.DATA_T.axi_meta_t.id.ID_WIDTH
                  |vpiActual:
                  \_constant: , line:24:37, endln:24:38
                |vpiOperand:
                \_constant: , line:29:21, endln:29:22
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:29:23, endln:29:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
    |vpiParameter:
    \_parameter: (work@axi_node_arbiter.i_arb_inp.N_INP), line:11:25, endln:11:30, parent:work@axi_node_arbiter.i_arb_inp
      |vpiTypespec:
      \_int_typespec: , line:11:15, endln:11:22, parent:work@axi_node_arbiter.i_arb_inp.N_INP
      |vpiName:N_INP
      |vpiFullName:work@axi_node_arbiter.i_arb_inp.N_INP
    |vpiParameter:
    \_parameter: (work@axi_node_arbiter.i_arb_inp.ARBITER), line:12:25, endln:12:32, parent:work@axi_node_arbiter.i_arb_inp
      |STRING:rr
      |vpiName:ARBITER
      |vpiFullName:work@axi_node_arbiter.i_arb_inp.ARBITER
    |vpiParamAssign:
    \_param_assign: , line:11:25, endln:11:35, parent:work@axi_node_arbiter.i_arb_inp
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:11:33, endln:11:35
        |vpiDecompile:10
        |vpiSize:32
        |UINT:10
        |vpiTypespec:
        \_int_typespec: , line:11:15, endln:11:22, parent:work@stream_arbiter.N_INP
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@axi_node_arbiter.i_arb_inp.N_INP), line:11:25, endln:11:30, parent:work@axi_node_arbiter.i_arb_inp
    |vpiParamAssign:
    \_param_assign: , line:12:25, endln:12:39, parent:work@axi_node_arbiter.i_arb_inp
      |vpiRhs:
      \_constant: , line:12:35, endln:12:39
        |vpiDecompile:rr
        |vpiSize:2
        |STRING:rr
        |vpiConstType:6
      |vpiLhs:
      \_parameter: (work@axi_node_arbiter.i_arb_inp.ARBITER), line:12:25, endln:12:32, parent:work@axi_node_arbiter.i_arb_inp
    |vpiDefName:work@stream_arbiter
    |vpiDefFile:dut.sv
    |vpiDefLineNo:9
    |vpiInstance:
    \_module: work@axi_node_arbiter (work@axi_node_arbiter) dut.sv:22:1: , endln:37:10
    |vpiModule:
    \_module: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb) dut.sv:14:3: , endln:18:14, parent:work@axi_node_arbiter.i_arb_inp
      |vpiName:i_arb
      |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb
      |vpiVariables:
      \_struct_var: (work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o), line:5:30, endln:5:40, parent:work@axi_node_arbiter.i_arb_inp.i_arb
        |vpiTypespec:
        \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17, parent:work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T
          |vpiName:axi_meta_t
          |vpiPacked:1
          |vpiTypespecMember:
          \_typespec_member: (aux), line:28:27, endln:28:30, parent:axi_meta_t
            |vpiName:aux
            |vpiTypespec:
            \_logic_typespec: , line:28:5, endln:28:10, parent:aux
              |vpiRange:
              \_range: , line:28:12, endln:28:25
                |vpiLeftRange:
                \_operation: , line:28:12, endln:28:23
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T.axi_meta_t.aux.AUX_WIDTH), line:28:12, endln:28:21
                    |vpiName:AUX_WIDTH
                    |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T.axi_meta_t.aux.AUX_WIDTH
                    |vpiActual:
                    \_constant: , line:23:38, endln:23:39
                  |vpiOperand:
                  \_constant: , line:28:22, endln:28:23
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:28:24, endln:28:25
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
          |vpiTypespecMember:
          \_typespec_member: (id), line:29:27, endln:29:29, parent:axi_meta_t
            |vpiName:id
            |vpiTypespec:
            \_logic_typespec: , line:29:5, endln:29:10, parent:id
              |vpiRange:
              \_range: , line:29:12, endln:29:24
                |vpiLeftRange:
                \_operation: , line:29:12, endln:29:22
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T.axi_meta_t.id.ID_WIDTH), line:29:12, endln:29:20
                    |vpiName:ID_WIDTH
                    |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T.axi_meta_t.id.ID_WIDTH
                    |vpiActual:
                    \_constant: , line:24:37, endln:24:38
                  |vpiOperand:
                  \_constant: , line:29:21, endln:29:22
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:29:23, endln:29:24
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
        |vpiName:oup_data_o
        |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o
        |vpiAutomatic:1
        |vpiVisibility:1
      |vpiParameter:
      \_type_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T), parent:work@axi_node_arbiter.i_arb_inp.i_arb
        |vpiName:DATA_T
        |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T
        |vpiTypespec:
        \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17, parent:work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T
      |vpiParameter:
      \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.N_INP), line:3:25, endln:3:30, parent:work@axi_node_arbiter.i_arb_inp.i_arb
        |vpiTypespec:
        \_int_typespec: , line:3:15, endln:3:22, parent:work@axi_node_arbiter.i_arb_inp.i_arb.N_INP
        |vpiName:N_INP
        |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.N_INP
      |vpiParameter:
      \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.ARBITER), line:4:25, endln:4:32, parent:work@axi_node_arbiter.i_arb_inp.i_arb
        |STRING:rr
        |vpiName:ARBITER
        |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.ARBITER
      |vpiParamAssign:
      \_param_assign: , line:3:25, endln:3:35, parent:work@axi_node_arbiter.i_arb_inp.i_arb
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:3:33, endln:3:35
          |vpiDecompile:10
          |vpiSize:32
          |UINT:10
          |vpiTypespec:
          \_int_typespec: , line:3:15, endln:3:22, parent:work@stream_arbiter_flushable.N_INP
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.N_INP), line:3:25, endln:3:30, parent:work@axi_node_arbiter.i_arb_inp.i_arb
      |vpiParamAssign:
      \_param_assign: , line:4:25, endln:4:39, parent:work@axi_node_arbiter.i_arb_inp.i_arb
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:4:35, endln:4:39
          |vpiDecompile:rr
          |vpiSize:2
          |STRING:rr
          |vpiConstType:6
        |vpiLhs:
        \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.ARBITER), line:4:25, endln:4:32, parent:work@axi_node_arbiter.i_arb_inp.i_arb
      |vpiDefName:work@stream_arbiter_flushable
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp) dut.sv:32:2: , endln:35:19, parent:work@axi_node_arbiter
      |vpiPort:
      \_port: (oup_data_o), line:5:30, endln:5:40, parent:work@axi_node_arbiter.i_arb_inp.i_arb
        |vpiName:oup_data_o
        |vpiDirection:2
        |vpiLowConn:
        \_ref_obj: (work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o), parent:oup_data_o
          |vpiName:oup_data_o
          |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o
          |vpiActual:
          \_struct_var: (work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o), line:5:30, endln:5:40, parent:work@axi_node_arbiter.i_arb_inp.i_arb
        |vpiInstance:
        \_module: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb) dut.sv:14:3: , endln:18:14, parent:work@axi_node_arbiter.i_arb_inp
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5

