Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 00:12:37 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_5_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 DUT/Delay1No75_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Subtract31_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.754ns (21.767%)  route 2.710ns (78.233%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 6.399 - 4.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.921ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.836ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=20323, routed)       2.049     3.007    DUT/Delay1No75_instance/clk_IBUF_BUFG
    SLICE_X116Y300       FDCE                                         r  DUT/Delay1No75_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y300       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.086 r  DUT/Delay1No75_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.623     3.709    DUT/Delay1No74_instance/Y_reg[33]_0[25]
    SLICE_X121Y298       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     3.761 r  DUT/Delay1No74_instance/geqOp_carry__0_i_12__10/O
                         net (fo=1, routed)           0.014     3.775    DUT/Subtract31_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X121Y298       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.931 r  DUT/Subtract31_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.957    DUT/Subtract31_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X121Y299       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.009 r  DUT/Subtract31_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.638     4.647    DUT/Delay1No74_instance/CO[0]
    SLICE_X116Y300       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     4.683 f  DUT/Delay1No74_instance/shiftedFracY_d1[32]_i_5__10/O
                         net (fo=3, routed)           0.114     4.797    DUT/Delay1No74_instance/Subtract31_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X116Y300       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     4.943 f  DUT/Delay1No74_instance/shiftedFracY_d1[32]_i_9__10/O
                         net (fo=3, routed)           0.138     5.081    DUT/Delay1No74_instance/shiftedFracY_d1[32]_i_9__10_n_0
    SLICE_X116Y299       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     5.116 r  DUT/Delay1No74_instance/shiftedFracY_d1[45]_i_4__10/O
                         net (fo=31, routed)          0.560     5.676    DUT/Delay1No75_instance/Y_reg[23]_0
    SLICE_X118Y299       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.764 r  DUT/Delay1No75_instance/shiftedFracY_d1[26]_i_2__10/O
                         net (fo=5, routed)           0.265     6.029    DUT/Delay1No75_instance/level2[19]
    SLICE_X117Y303       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     6.139 r  DUT/Delay1No75_instance/shiftedFracY_d1[42]_i_1__10/O
                         net (fo=1, routed)           0.332     6.471    DUT/Subtract31_impl_instance/FPAddSubOp_instance/Y_reg[26]_3
    SLICE_X117Y298       FDRE                                         r  DUT/Subtract31_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=20323, routed)       1.732     6.399    DUT/Subtract31_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X117Y298       FDRE                                         r  DUT/Subtract31_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/C
                         clock pessimism              0.380     6.779    
                         clock uncertainty           -0.035     6.744    
    SLICE_X117Y298       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.769    DUT/Subtract31_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  0.298    




