
module MUX(input [1:0]a,input [1:0]b, input [1:0]c, input [1:0]d, input[1:0] e, output reg[1:0] f);

always@(*) begin

case(e) 
    2'b00: f = a;
    2'b01: f = b;
    2'b10: f  = c;
    2'b11: f = d;
    default: f = 2'b00;
endcase
end
endmodule
