/// Auto-generated bit field definitions for RTC
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::rtc {

using namespace alloy::hal::bitfields;

// ============================================================================
// RTC Bit Field Definitions
// ============================================================================

/// TR - time register
namespace tr {
/// Second units in BCD format
/// Position: 0, Width: 4
using SU = BitField<0, 4>;
constexpr uint32_t SU_Pos = 0;
constexpr uint32_t SU_Msk = SU::mask;

/// Second tens in BCD format
/// Position: 4, Width: 3
using ST = BitField<4, 3>;
constexpr uint32_t ST_Pos = 4;
constexpr uint32_t ST_Msk = ST::mask;

/// Minute units in BCD format
/// Position: 8, Width: 4
using MNU = BitField<8, 4>;
constexpr uint32_t MNU_Pos = 8;
constexpr uint32_t MNU_Msk = MNU::mask;

/// Minute tens in BCD format
/// Position: 12, Width: 3
using MNT = BitField<12, 3>;
constexpr uint32_t MNT_Pos = 12;
constexpr uint32_t MNT_Msk = MNT::mask;

/// Hour units in BCD format
/// Position: 16, Width: 4
using HU = BitField<16, 4>;
constexpr uint32_t HU_Pos = 16;
constexpr uint32_t HU_Msk = HU::mask;

/// Hour tens in BCD format
/// Position: 20, Width: 2
using HT = BitField<20, 2>;
constexpr uint32_t HT_Pos = 20;
constexpr uint32_t HT_Msk = HT::mask;

/// AM/PM notation
/// Position: 22, Width: 1
using PM = BitField<22, 1>;
constexpr uint32_t PM_Pos = 22;
constexpr uint32_t PM_Msk = PM::mask;

}  // namespace tr

/// DR - date register
namespace dr {
/// Date units in BCD format
/// Position: 0, Width: 4
using DU = BitField<0, 4>;
constexpr uint32_t DU_Pos = 0;
constexpr uint32_t DU_Msk = DU::mask;

/// Date tens in BCD format
/// Position: 4, Width: 2
using DT = BitField<4, 2>;
constexpr uint32_t DT_Pos = 4;
constexpr uint32_t DT_Msk = DT::mask;

/// Month units in BCD format
/// Position: 8, Width: 4
using MU = BitField<8, 4>;
constexpr uint32_t MU_Pos = 8;
constexpr uint32_t MU_Msk = MU::mask;

/// Month tens in BCD format
/// Position: 12, Width: 1
using MT = BitField<12, 1>;
constexpr uint32_t MT_Pos = 12;
constexpr uint32_t MT_Msk = MT::mask;

/// Week day units
/// Position: 13, Width: 3
using WDU = BitField<13, 3>;
constexpr uint32_t WDU_Pos = 13;
constexpr uint32_t WDU_Msk = WDU::mask;

/// Year units in BCD format
/// Position: 16, Width: 4
using YU = BitField<16, 4>;
constexpr uint32_t YU_Pos = 16;
constexpr uint32_t YU_Msk = YU::mask;

/// Year tens in BCD format
/// Position: 20, Width: 4
using YT = BitField<20, 4>;
constexpr uint32_t YT_Pos = 20;
constexpr uint32_t YT_Msk = YT::mask;

}  // namespace dr

/// CR - control register
namespace cr {
/// Wakeup clock selection
/// Position: 0, Width: 3
using WCKSEL = BitField<0, 3>;
constexpr uint32_t WCKSEL_Pos = 0;
constexpr uint32_t WCKSEL_Msk = WCKSEL::mask;

/// Time-stamp event active edge
/// Position: 3, Width: 1
using TSEDGE = BitField<3, 1>;
constexpr uint32_t TSEDGE_Pos = 3;
constexpr uint32_t TSEDGE_Msk = TSEDGE::mask;

/// Reference clock detection enable (50 or 60 Hz)
/// Position: 4, Width: 1
using REFCKON = BitField<4, 1>;
constexpr uint32_t REFCKON_Pos = 4;
constexpr uint32_t REFCKON_Msk = REFCKON::mask;

/// Hour format
/// Position: 6, Width: 1
using FMT = BitField<6, 1>;
constexpr uint32_t FMT_Pos = 6;
constexpr uint32_t FMT_Msk = FMT::mask;

/// Coarse digital calibration enable
/// Position: 7, Width: 1
using DCE = BitField<7, 1>;
constexpr uint32_t DCE_Pos = 7;
constexpr uint32_t DCE_Msk = DCE::mask;

/// Alarm A enable
/// Position: 8, Width: 1
using ALRAE = BitField<8, 1>;
constexpr uint32_t ALRAE_Pos = 8;
constexpr uint32_t ALRAE_Msk = ALRAE::mask;

/// Alarm B enable
/// Position: 9, Width: 1
using ALRBE = BitField<9, 1>;
constexpr uint32_t ALRBE_Pos = 9;
constexpr uint32_t ALRBE_Msk = ALRBE::mask;

/// Wakeup timer enable
/// Position: 10, Width: 1
using WUTE = BitField<10, 1>;
constexpr uint32_t WUTE_Pos = 10;
constexpr uint32_t WUTE_Msk = WUTE::mask;

/// Time stamp enable
/// Position: 11, Width: 1
using TSE = BitField<11, 1>;
constexpr uint32_t TSE_Pos = 11;
constexpr uint32_t TSE_Msk = TSE::mask;

/// Alarm A interrupt enable
/// Position: 12, Width: 1
using ALRAIE = BitField<12, 1>;
constexpr uint32_t ALRAIE_Pos = 12;
constexpr uint32_t ALRAIE_Msk = ALRAIE::mask;

/// Alarm B interrupt enable
/// Position: 13, Width: 1
using ALRBIE = BitField<13, 1>;
constexpr uint32_t ALRBIE_Pos = 13;
constexpr uint32_t ALRBIE_Msk = ALRBIE::mask;

/// Wakeup timer interrupt enable
/// Position: 14, Width: 1
using WUTIE = BitField<14, 1>;
constexpr uint32_t WUTIE_Pos = 14;
constexpr uint32_t WUTIE_Msk = WUTIE::mask;

/// Time-stamp interrupt enable
/// Position: 15, Width: 1
using TSIE = BitField<15, 1>;
constexpr uint32_t TSIE_Pos = 15;
constexpr uint32_t TSIE_Msk = TSIE::mask;

/// Add 1 hour (summer time change)
/// Position: 16, Width: 1
using ADD1H = BitField<16, 1>;
constexpr uint32_t ADD1H_Pos = 16;
constexpr uint32_t ADD1H_Msk = ADD1H::mask;

/// Subtract 1 hour (winter time change)
/// Position: 17, Width: 1
using SUB1H = BitField<17, 1>;
constexpr uint32_t SUB1H_Pos = 17;
constexpr uint32_t SUB1H_Msk = SUB1H::mask;

/// Backup
/// Position: 18, Width: 1
using BKP = BitField<18, 1>;
constexpr uint32_t BKP_Pos = 18;
constexpr uint32_t BKP_Msk = BKP::mask;

/// Output polarity
/// Position: 20, Width: 1
using POL = BitField<20, 1>;
constexpr uint32_t POL_Pos = 20;
constexpr uint32_t POL_Msk = POL::mask;

/// Output selection
/// Position: 21, Width: 2
using OSEL = BitField<21, 2>;
constexpr uint32_t OSEL_Pos = 21;
constexpr uint32_t OSEL_Msk = OSEL::mask;

/// Calibration output enable
/// Position: 23, Width: 1
using COE = BitField<23, 1>;
constexpr uint32_t COE_Pos = 23;
constexpr uint32_t COE_Msk = COE::mask;

}  // namespace cr

/// ISR - initialization and status register
namespace isr {
/// Alarm A write flag
/// Position: 0, Width: 1
/// Access: read-only
using ALRAWF = BitField<0, 1>;
constexpr uint32_t ALRAWF_Pos = 0;
constexpr uint32_t ALRAWF_Msk = ALRAWF::mask;

/// Alarm B write flag
/// Position: 1, Width: 1
/// Access: read-only
using ALRBWF = BitField<1, 1>;
constexpr uint32_t ALRBWF_Pos = 1;
constexpr uint32_t ALRBWF_Msk = ALRBWF::mask;

/// Wakeup timer write flag
/// Position: 2, Width: 1
/// Access: read-only
using WUTWF = BitField<2, 1>;
constexpr uint32_t WUTWF_Pos = 2;
constexpr uint32_t WUTWF_Msk = WUTWF::mask;

/// Shift operation pending
/// Position: 3, Width: 1
/// Access: read-write
using SHPF = BitField<3, 1>;
constexpr uint32_t SHPF_Pos = 3;
constexpr uint32_t SHPF_Msk = SHPF::mask;

/// Initialization status flag
/// Position: 4, Width: 1
/// Access: read-only
using INITS = BitField<4, 1>;
constexpr uint32_t INITS_Pos = 4;
constexpr uint32_t INITS_Msk = INITS::mask;

/// Registers synchronization flag
/// Position: 5, Width: 1
/// Access: read-write
using RSF = BitField<5, 1>;
constexpr uint32_t RSF_Pos = 5;
constexpr uint32_t RSF_Msk = RSF::mask;

/// Initialization flag
/// Position: 6, Width: 1
/// Access: read-only
using INITF = BitField<6, 1>;
constexpr uint32_t INITF_Pos = 6;
constexpr uint32_t INITF_Msk = INITF::mask;

/// Initialization mode
/// Position: 7, Width: 1
/// Access: read-write
using INIT = BitField<7, 1>;
constexpr uint32_t INIT_Pos = 7;
constexpr uint32_t INIT_Msk = INIT::mask;

/// Alarm A flag
/// Position: 8, Width: 1
/// Access: read-write
using ALRAF = BitField<8, 1>;
constexpr uint32_t ALRAF_Pos = 8;
constexpr uint32_t ALRAF_Msk = ALRAF::mask;

/// Alarm B flag
/// Position: 9, Width: 1
/// Access: read-write
using ALRBF = BitField<9, 1>;
constexpr uint32_t ALRBF_Pos = 9;
constexpr uint32_t ALRBF_Msk = ALRBF::mask;

/// Wakeup timer flag
/// Position: 10, Width: 1
/// Access: read-write
using WUTF = BitField<10, 1>;
constexpr uint32_t WUTF_Pos = 10;
constexpr uint32_t WUTF_Msk = WUTF::mask;

/// Time-stamp flag
/// Position: 11, Width: 1
/// Access: read-write
using TSF = BitField<11, 1>;
constexpr uint32_t TSF_Pos = 11;
constexpr uint32_t TSF_Msk = TSF::mask;

/// Time-stamp overflow flag
/// Position: 12, Width: 1
/// Access: read-write
using TSOVF = BitField<12, 1>;
constexpr uint32_t TSOVF_Pos = 12;
constexpr uint32_t TSOVF_Msk = TSOVF::mask;

/// Tamper detection flag
/// Position: 13, Width: 1
/// Access: read-write
using TAMP1F = BitField<13, 1>;
constexpr uint32_t TAMP1F_Pos = 13;
constexpr uint32_t TAMP1F_Msk = TAMP1F::mask;

/// TAMPER2 detection flag
/// Position: 14, Width: 1
/// Access: read-write
using TAMP2F = BitField<14, 1>;
constexpr uint32_t TAMP2F_Pos = 14;
constexpr uint32_t TAMP2F_Msk = TAMP2F::mask;

/// Recalibration pending Flag
/// Position: 16, Width: 1
/// Access: read-only
using RECALPF = BitField<16, 1>;
constexpr uint32_t RECALPF_Pos = 16;
constexpr uint32_t RECALPF_Msk = RECALPF::mask;

}  // namespace isr

/// PRER - prescaler register
namespace prer {
/// Synchronous prescaler factor
/// Position: 0, Width: 15
using PREDIV_S = BitField<0, 15>;
constexpr uint32_t PREDIV_S_Pos = 0;
constexpr uint32_t PREDIV_S_Msk = PREDIV_S::mask;

/// Asynchronous prescaler factor
/// Position: 16, Width: 7
using PREDIV_A = BitField<16, 7>;
constexpr uint32_t PREDIV_A_Pos = 16;
constexpr uint32_t PREDIV_A_Msk = PREDIV_A::mask;

}  // namespace prer

/// WUTR - wakeup timer register
namespace wutr {
/// Wakeup auto-reload value bits
/// Position: 0, Width: 16
using WUT = BitField<0, 16>;
constexpr uint32_t WUT_Pos = 0;
constexpr uint32_t WUT_Msk = WUT::mask;

}  // namespace wutr

/// CALIBR - calibration register
namespace calibr {
/// Digital calibration
/// Position: 0, Width: 5
using DC = BitField<0, 5>;
constexpr uint32_t DC_Pos = 0;
constexpr uint32_t DC_Msk = DC::mask;

/// Digital calibration sign
/// Position: 7, Width: 1
using DCS = BitField<7, 1>;
constexpr uint32_t DCS_Pos = 7;
constexpr uint32_t DCS_Msk = DCS::mask;

}  // namespace calibr

/// ALRMAR - alarm A register
namespace alrmar {
/// Second units in BCD format
/// Position: 0, Width: 4
using SU = BitField<0, 4>;
constexpr uint32_t SU_Pos = 0;
constexpr uint32_t SU_Msk = SU::mask;

/// Second tens in BCD format
/// Position: 4, Width: 3
using ST = BitField<4, 3>;
constexpr uint32_t ST_Pos = 4;
constexpr uint32_t ST_Msk = ST::mask;

/// Alarm A seconds mask
/// Position: 7, Width: 1
using MSK1 = BitField<7, 1>;
constexpr uint32_t MSK1_Pos = 7;
constexpr uint32_t MSK1_Msk = MSK1::mask;

/// Minute units in BCD format
/// Position: 8, Width: 4
using MNU = BitField<8, 4>;
constexpr uint32_t MNU_Pos = 8;
constexpr uint32_t MNU_Msk = MNU::mask;

/// Minute tens in BCD format
/// Position: 12, Width: 3
using MNT = BitField<12, 3>;
constexpr uint32_t MNT_Pos = 12;
constexpr uint32_t MNT_Msk = MNT::mask;

/// Alarm A minutes mask
/// Position: 15, Width: 1
using MSK2 = BitField<15, 1>;
constexpr uint32_t MSK2_Pos = 15;
constexpr uint32_t MSK2_Msk = MSK2::mask;

/// Hour units in BCD format
/// Position: 16, Width: 4
using HU = BitField<16, 4>;
constexpr uint32_t HU_Pos = 16;
constexpr uint32_t HU_Msk = HU::mask;

/// Hour tens in BCD format
/// Position: 20, Width: 2
using HT = BitField<20, 2>;
constexpr uint32_t HT_Pos = 20;
constexpr uint32_t HT_Msk = HT::mask;

/// AM/PM notation
/// Position: 22, Width: 1
using PM = BitField<22, 1>;
constexpr uint32_t PM_Pos = 22;
constexpr uint32_t PM_Msk = PM::mask;

/// Alarm A hours mask
/// Position: 23, Width: 1
using MSK3 = BitField<23, 1>;
constexpr uint32_t MSK3_Pos = 23;
constexpr uint32_t MSK3_Msk = MSK3::mask;

/// Date units or day in BCD format
/// Position: 24, Width: 4
using DU = BitField<24, 4>;
constexpr uint32_t DU_Pos = 24;
constexpr uint32_t DU_Msk = DU::mask;

/// Date tens in BCD format
/// Position: 28, Width: 2
using DT = BitField<28, 2>;
constexpr uint32_t DT_Pos = 28;
constexpr uint32_t DT_Msk = DT::mask;

/// Week day selection
/// Position: 30, Width: 1
using WDSEL = BitField<30, 1>;
constexpr uint32_t WDSEL_Pos = 30;
constexpr uint32_t WDSEL_Msk = WDSEL::mask;

/// Alarm A date mask
/// Position: 31, Width: 1
using MSK4 = BitField<31, 1>;
constexpr uint32_t MSK4_Pos = 31;
constexpr uint32_t MSK4_Msk = MSK4::mask;

}  // namespace alrmar

/// ALRMBR - alarm B register
namespace alrmbr {
/// Second units in BCD format
/// Position: 0, Width: 4
using SU = BitField<0, 4>;
constexpr uint32_t SU_Pos = 0;
constexpr uint32_t SU_Msk = SU::mask;

/// Second tens in BCD format
/// Position: 4, Width: 3
using ST = BitField<4, 3>;
constexpr uint32_t ST_Pos = 4;
constexpr uint32_t ST_Msk = ST::mask;

/// Alarm B seconds mask
/// Position: 7, Width: 1
using MSK1 = BitField<7, 1>;
constexpr uint32_t MSK1_Pos = 7;
constexpr uint32_t MSK1_Msk = MSK1::mask;

/// Minute units in BCD format
/// Position: 8, Width: 4
using MNU = BitField<8, 4>;
constexpr uint32_t MNU_Pos = 8;
constexpr uint32_t MNU_Msk = MNU::mask;

/// Minute tens in BCD format
/// Position: 12, Width: 3
using MNT = BitField<12, 3>;
constexpr uint32_t MNT_Pos = 12;
constexpr uint32_t MNT_Msk = MNT::mask;

/// Alarm B minutes mask
/// Position: 15, Width: 1
using MSK2 = BitField<15, 1>;
constexpr uint32_t MSK2_Pos = 15;
constexpr uint32_t MSK2_Msk = MSK2::mask;

/// Hour units in BCD format
/// Position: 16, Width: 4
using HU = BitField<16, 4>;
constexpr uint32_t HU_Pos = 16;
constexpr uint32_t HU_Msk = HU::mask;

/// Hour tens in BCD format
/// Position: 20, Width: 2
using HT = BitField<20, 2>;
constexpr uint32_t HT_Pos = 20;
constexpr uint32_t HT_Msk = HT::mask;

/// AM/PM notation
/// Position: 22, Width: 1
using PM = BitField<22, 1>;
constexpr uint32_t PM_Pos = 22;
constexpr uint32_t PM_Msk = PM::mask;

/// Alarm B hours mask
/// Position: 23, Width: 1
using MSK3 = BitField<23, 1>;
constexpr uint32_t MSK3_Pos = 23;
constexpr uint32_t MSK3_Msk = MSK3::mask;

/// Date units or day in BCD format
/// Position: 24, Width: 4
using DU = BitField<24, 4>;
constexpr uint32_t DU_Pos = 24;
constexpr uint32_t DU_Msk = DU::mask;

/// Date tens in BCD format
/// Position: 28, Width: 2
using DT = BitField<28, 2>;
constexpr uint32_t DT_Pos = 28;
constexpr uint32_t DT_Msk = DT::mask;

/// Week day selection
/// Position: 30, Width: 1
using WDSEL = BitField<30, 1>;
constexpr uint32_t WDSEL_Pos = 30;
constexpr uint32_t WDSEL_Msk = WDSEL::mask;

/// Alarm B date mask
/// Position: 31, Width: 1
using MSK4 = BitField<31, 1>;
constexpr uint32_t MSK4_Pos = 31;
constexpr uint32_t MSK4_Msk = MSK4::mask;

}  // namespace alrmbr

/// WPR - write protection register
namespace wpr {
/// Write protection key
/// Position: 0, Width: 8
using KEY = BitField<0, 8>;
constexpr uint32_t KEY_Pos = 0;
constexpr uint32_t KEY_Msk = KEY::mask;

}  // namespace wpr

/// SSR - sub second register
namespace ssr {
/// Sub second value
/// Position: 0, Width: 16
using SS = BitField<0, 16>;
constexpr uint32_t SS_Pos = 0;
constexpr uint32_t SS_Msk = SS::mask;

}  // namespace ssr

/// SHIFTR - shift control register
namespace shiftr {
/// Subtract a fraction of a second
/// Position: 0, Width: 15
using SUBFS = BitField<0, 15>;
constexpr uint32_t SUBFS_Pos = 0;
constexpr uint32_t SUBFS_Msk = SUBFS::mask;

/// Add one second
/// Position: 31, Width: 1
using ADD1S = BitField<31, 1>;
constexpr uint32_t ADD1S_Pos = 31;
constexpr uint32_t ADD1S_Msk = ADD1S::mask;

}  // namespace shiftr

/// TSTR - time stamp time register
namespace tstr {
/// Tamper 1 detection enable
/// Position: 0, Width: 1
using TAMP1E = BitField<0, 1>;
constexpr uint32_t TAMP1E_Pos = 0;
constexpr uint32_t TAMP1E_Msk = TAMP1E::mask;

/// Active level for tamper 1
/// Position: 1, Width: 1
using TAMP1TRG = BitField<1, 1>;
constexpr uint32_t TAMP1TRG_Pos = 1;
constexpr uint32_t TAMP1TRG_Msk = TAMP1TRG::mask;

/// Tamper interrupt enable
/// Position: 2, Width: 1
using TAMPIE = BitField<2, 1>;
constexpr uint32_t TAMPIE_Pos = 2;
constexpr uint32_t TAMPIE_Msk = TAMPIE::mask;

/// TAMPER1 mapping
/// Position: 16, Width: 1
using TAMP1INSEL = BitField<16, 1>;
constexpr uint32_t TAMP1INSEL_Pos = 16;
constexpr uint32_t TAMP1INSEL_Msk = TAMP1INSEL::mask;

/// TIMESTAMP mapping
/// Position: 17, Width: 1
using TSINSEL = BitField<17, 1>;
constexpr uint32_t TSINSEL_Pos = 17;
constexpr uint32_t TSINSEL_Msk = TSINSEL::mask;

/// AFO_ALARM output type
/// Position: 18, Width: 1
using ALARMOUTTYPE = BitField<18, 1>;
constexpr uint32_t ALARMOUTTYPE_Pos = 18;
constexpr uint32_t ALARMOUTTYPE_Msk = ALARMOUTTYPE::mask;

}  // namespace tstr

/// TSDR - time stamp date register
namespace tsdr {
/// Date units in BCD format
/// Position: 0, Width: 4
using DU = BitField<0, 4>;
constexpr uint32_t DU_Pos = 0;
constexpr uint32_t DU_Msk = DU::mask;

/// Date tens in BCD format
/// Position: 4, Width: 2
using DT = BitField<4, 2>;
constexpr uint32_t DT_Pos = 4;
constexpr uint32_t DT_Msk = DT::mask;

/// Month units in BCD format
/// Position: 8, Width: 4
using MU = BitField<8, 4>;
constexpr uint32_t MU_Pos = 8;
constexpr uint32_t MU_Msk = MU::mask;

/// Month tens in BCD format
/// Position: 12, Width: 1
using MT = BitField<12, 1>;
constexpr uint32_t MT_Pos = 12;
constexpr uint32_t MT_Msk = MT::mask;

/// Week day units
/// Position: 13, Width: 3
using WDU = BitField<13, 3>;
constexpr uint32_t WDU_Pos = 13;
constexpr uint32_t WDU_Msk = WDU::mask;

}  // namespace tsdr

/// TSSSR - timestamp sub second register
namespace tsssr {
/// Sub second value
/// Position: 0, Width: 16
using SS = BitField<0, 16>;
constexpr uint32_t SS_Pos = 0;
constexpr uint32_t SS_Msk = SS::mask;

}  // namespace tsssr

/// CALR - calibration register
namespace calr {
/// Calibration minus
/// Position: 0, Width: 9
using CALM = BitField<0, 9>;
constexpr uint32_t CALM_Pos = 0;
constexpr uint32_t CALM_Msk = CALM::mask;

/// Use a 16-second calibration cycle period
/// Position: 13, Width: 1
using CALW16 = BitField<13, 1>;
constexpr uint32_t CALW16_Pos = 13;
constexpr uint32_t CALW16_Msk = CALW16::mask;

/// Use an 8-second calibration cycle period
/// Position: 14, Width: 1
using CALW8 = BitField<14, 1>;
constexpr uint32_t CALW8_Pos = 14;
constexpr uint32_t CALW8_Msk = CALW8::mask;

/// Increase frequency of RTC by 488.5 ppm
/// Position: 15, Width: 1
using CALP = BitField<15, 1>;
constexpr uint32_t CALP_Pos = 15;
constexpr uint32_t CALP_Msk = CALP::mask;

}  // namespace calr

/// TAFCR - tamper and alternate function configuration register
namespace tafcr {
/// Tamper 1 detection enable
/// Position: 0, Width: 1
using TAMP1E = BitField<0, 1>;
constexpr uint32_t TAMP1E_Pos = 0;
constexpr uint32_t TAMP1E_Msk = TAMP1E::mask;

/// Active level for tamper 1
/// Position: 1, Width: 1
using TAMP1TRG = BitField<1, 1>;
constexpr uint32_t TAMP1TRG_Pos = 1;
constexpr uint32_t TAMP1TRG_Msk = TAMP1TRG::mask;

/// Tamper interrupt enable
/// Position: 2, Width: 1
using TAMPIE = BitField<2, 1>;
constexpr uint32_t TAMPIE_Pos = 2;
constexpr uint32_t TAMPIE_Msk = TAMPIE::mask;

/// Tamper 2 detection enable
/// Position: 3, Width: 1
using TAMP2E = BitField<3, 1>;
constexpr uint32_t TAMP2E_Pos = 3;
constexpr uint32_t TAMP2E_Msk = TAMP2E::mask;

/// Active level for tamper 2
/// Position: 4, Width: 1
using TAMP2TRG = BitField<4, 1>;
constexpr uint32_t TAMP2TRG_Pos = 4;
constexpr uint32_t TAMP2TRG_Msk = TAMP2TRG::mask;

/// Activate timestamp on tamper detection event
/// Position: 7, Width: 1
using TAMPTS = BitField<7, 1>;
constexpr uint32_t TAMPTS_Pos = 7;
constexpr uint32_t TAMPTS_Msk = TAMPTS::mask;

/// Tamper sampling frequency
/// Position: 8, Width: 3
using TAMPFREQ = BitField<8, 3>;
constexpr uint32_t TAMPFREQ_Pos = 8;
constexpr uint32_t TAMPFREQ_Msk = TAMPFREQ::mask;

/// Tamper filter count
/// Position: 11, Width: 2
using TAMPFLT = BitField<11, 2>;
constexpr uint32_t TAMPFLT_Pos = 11;
constexpr uint32_t TAMPFLT_Msk = TAMPFLT::mask;

/// Tamper precharge duration
/// Position: 13, Width: 2
using TAMPPRCH = BitField<13, 2>;
constexpr uint32_t TAMPPRCH_Pos = 13;
constexpr uint32_t TAMPPRCH_Msk = TAMPPRCH::mask;

/// TAMPER pull-up disable
/// Position: 15, Width: 1
using TAMPPUDIS = BitField<15, 1>;
constexpr uint32_t TAMPPUDIS_Pos = 15;
constexpr uint32_t TAMPPUDIS_Msk = TAMPPUDIS::mask;

/// TAMPER1 mapping
/// Position: 16, Width: 1
using TAMP1INSEL = BitField<16, 1>;
constexpr uint32_t TAMP1INSEL_Pos = 16;
constexpr uint32_t TAMP1INSEL_Msk = TAMP1INSEL::mask;

/// TIMESTAMP mapping
/// Position: 17, Width: 1
using TSINSEL = BitField<17, 1>;
constexpr uint32_t TSINSEL_Pos = 17;
constexpr uint32_t TSINSEL_Msk = TSINSEL::mask;

/// AFO_ALARM output type
/// Position: 18, Width: 1
using ALARMOUTTYPE = BitField<18, 1>;
constexpr uint32_t ALARMOUTTYPE_Pos = 18;
constexpr uint32_t ALARMOUTTYPE_Msk = ALARMOUTTYPE::mask;

}  // namespace tafcr

/// ALRMASSR - alarm A sub second register
namespace alrmassr {
/// Sub seconds value
/// Position: 0, Width: 15
using SS = BitField<0, 15>;
constexpr uint32_t SS_Pos = 0;
constexpr uint32_t SS_Msk = SS::mask;

/// Mask the most-significant bits starting at this bit
/// Position: 24, Width: 4
using MASKSS = BitField<24, 4>;
constexpr uint32_t MASKSS_Pos = 24;
constexpr uint32_t MASKSS_Msk = MASKSS::mask;

}  // namespace alrmassr

/// ALRMBSSR - alarm B sub second register
namespace alrmbssr {
/// Sub seconds value
/// Position: 0, Width: 15
using SS = BitField<0, 15>;
constexpr uint32_t SS_Pos = 0;
constexpr uint32_t SS_Msk = SS::mask;

/// Mask the most-significant bits starting at this bit
/// Position: 24, Width: 4
using MASKSS = BitField<24, 4>;
constexpr uint32_t MASKSS_Pos = 24;
constexpr uint32_t MASKSS_Msk = MASKSS::mask;

}  // namespace alrmbssr

/// BKP0R - backup register
namespace bkp0r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp0r

/// BKP1R - backup register
namespace bkp1r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp1r

/// BKP2R - backup register
namespace bkp2r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp2r

/// BKP3R - backup register
namespace bkp3r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp3r

/// BKP4R - backup register
namespace bkp4r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp4r

/// BKP5R - backup register
namespace bkp5r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp5r

/// BKP6R - backup register
namespace bkp6r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp6r

/// BKP7R - backup register
namespace bkp7r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp7r

/// BKP8R - backup register
namespace bkp8r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp8r

/// BKP9R - backup register
namespace bkp9r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp9r

/// BKP10R - backup register
namespace bkp10r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp10r

/// BKP11R - backup register
namespace bkp11r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp11r

/// BKP12R - backup register
namespace bkp12r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp12r

/// BKP13R - backup register
namespace bkp13r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp13r

/// BKP14R - backup register
namespace bkp14r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp14r

/// BKP15R - backup register
namespace bkp15r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp15r

/// BKP16R - backup register
namespace bkp16r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp16r

/// BKP17R - backup register
namespace bkp17r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp17r

/// BKP18R - backup register
namespace bkp18r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp18r

/// BKP19R - backup register
namespace bkp19r {
/// BKP
/// Position: 0, Width: 32
using BKP = BitField<0, 32>;
constexpr uint32_t BKP_Pos = 0;
constexpr uint32_t BKP_Msk = BKP::mask;

}  // namespace bkp19r

}  // namespace alloy::hal::st::stm32f4::rtc
