// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Nov 20 03:14:07 2023
// Host        : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/ubuntu/SoCLab/labi/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_sim_netlist.v
// Design      : design_1_caravel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_caravel_0_0,caravel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "caravel,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module design_1_caravel_0_0
   (gpio,
    mprj_i,
    mprj_o,
    mprj_en,
    clock,
    resetb,
    flash_csb,
    flash_clk,
    flash_io0,
    flash_io1);
  inout gpio;
  input [37:0]mprj_i;
  output [37:0]mprj_o;
  output [37:0]mprj_en;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clock, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clock;
  input resetb;
  output flash_csb;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 flash_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME flash_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_caravel_0_0_flash_clk, INSERT_VIP 0" *) output flash_clk;
  output flash_io0;
  input flash_io1;

  wire clock;
  wire flash_clk;
  wire flash_csb;
  wire flash_io0;
  wire flash_io1;
  wire gpio;
  wire [37:0]mprj_en;
  wire [37:0]mprj_i;
  wire [37:0]mprj_o;
  wire resetb;

  design_1_caravel_0_0_caravel inst
       (.clock(clock),
        .flash_clk(flash_clk),
        .flash_csb(flash_csb),
        .flash_io0(flash_io0),
        .flash_io1(flash_io1),
        .gpio(gpio),
        .mprj_en(mprj_en),
        .mprj_i(mprj_i),
        .mprj_o(mprj_o),
        .resetb(resetb));
endmodule

(* ORIG_REF_NAME = "InstructionCache" *) 
module design_1_caravel_0_0_InstructionCache
   (IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
    ADDRARDADDR,
    reset0,
    writeBack_arbitration_isValid_reg,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30] ,
    execute_to_memory_BRANCH_DO_reg,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7] ,
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6] ,
    \io_cpu_fetch_data_regNextWhen_reg[6]_0 ,
    Q,
    \decode_to_execute_INSTRUCTION_reg[21] ,
    \dbg_uart_address_reg[2] ,
    \FSM_onehot_grant_reg[2] ,
    \FSM_onehot_grant_reg[2]_0 ,
    \FSM_onehot_grant_reg[2]_1 ,
    \FSM_onehot_grant_reg[2]_2 ,
    \dbg_uart_address_reg[19] ,
    \FSM_onehot_grant_reg[0] ,
    state_reg,
    \FSM_onehot_grant_reg[0]_0 ,
    \FSM_onehot_grant_reg[0]_1 ,
    \FSM_onehot_grant_reg[2]_3 ,
    \FSM_onehot_grant_reg[2]_4 ,
    \FSM_onehot_grant_reg[2]_5 ,
    \FSM_onehot_grant_reg[2]_6 ,
    \spi_master_cs_storage_reg[16] ,
    \memdat_3_reg[7] ,
    \mgmtsoc_bus_errors_reg[31] ,
    E,
    state_reg_0,
    \FSM_onehot_grant_reg[2]_7 ,
    \FSM_onehot_grant_reg[2]_8 ,
    csrbank0_reset0_re,
    \mgmtsoc_reset_storage_reg[1] ,
    \mgmtsoc_reset_storage_reg[0] ,
    mgmtsoc_en_storage_reg,
    \FSM_onehot_grant_reg[2]_9 ,
    \la_ien_storage[95]_i_2_0 ,
    csrbank10_ev_pending_re,
    mgmtsoc_pending_r_reg,
    mgmtsoc_enable_storage_reg,
    csrbank10_update_value0_re,
    \dbg_uart_address_reg[2]_0 ,
    mgmtsoc_update_value_storage_reg,
    \la_ien_storage[127]_i_3_0 ,
    \la_ien_storage[63]_i_2_0 ,
    state_reg_1,
    \FSM_onehot_grant_reg[2]_10 ,
    spi_master_loopback_storage_reg,
    \FSM_onehot_grant_reg[2]_11 ,
    \la_oe_storage[63]_i_3_0 ,
    \la_oe_storage[127]_i_2_0 ,
    \FSM_onehot_grant_reg[2]_12 ,
    \la_ien_storage[127]_i_3_1 ,
    \user_irq_ena_storage_reg[0] ,
    state_reg_2,
    \user_irq_ena_storage_reg[1] ,
    \user_irq_ena_storage_reg[2] ,
    \user_irq_ena_storage_reg[0]_0 ,
    \user_irq_ena_storage_reg[1]_0 ,
    \user_irq_ena_storage_reg[2]_0 ,
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg,
    slave_sel_reg,
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0,
    p_1_in,
    ready_reg,
    ready_reg_0,
    \FSM_onehot_wbbd_state_reg[0] ,
    \FSM_onehot_wbbd_state_reg[0]_0 ,
    \FSM_onehot_grant_reg[2]_13 ,
    \FSM_onehot_grant_reg[2]_14 ,
    \FSM_onehot_wbbd_state_reg[3] ,
    \FSM_onehot_wbbd_state_reg[3]_0 ,
    \FSM_onehot_wbbd_state_reg[3]_1 ,
    \FSM_onehot_wbbd_state_reg[3]_2 ,
    \FSM_onehot_wbbd_state_reg[3]_3 ,
    \FSM_onehot_wbbd_state_reg[5] ,
    \FSM_onehot_wbbd_state_reg[1] ,
    \FSM_onehot_grant_reg[2]_15 ,
    \FSM_onehot_grant_reg[2]_16 ,
    \FSM_onehot_grant_reg[2]_17 ,
    \FSM_onehot_grant_reg[2]_18 ,
    \FSM_onehot_grant_reg[2]_19 ,
    \FSM_onehot_grant_reg[2]_20 ,
    \FSM_sequential_litespiphy_state_reg[0] ,
    mgmtsoc_master_rx_fifo_source_valid_reg,
    \FSM_sequential_litespiphy_state_reg[1] ,
    mgmtsoc_vexriscv_transfer_in_progress_reg,
    mgmtsoc_vexriscv_transfer_complete_reg,
    \uart_pending_r_reg[0] ,
    \dbg_uart_address_reg[10] ,
    \uart_pending_r_reg[1] ,
    \uart_enable_storage_reg[0] ,
    \uart_enable_storage_reg[1] ,
    int_rst_reg,
    int_rst_reg_0,
    dff_en,
    dff_bus_ack0,
    dff2_en,
    dff2_bus_ack0,
    \la_ien_storage[127]_i_3_2 ,
    \FSM_onehot_grant_reg[2]_21 ,
    \interface3_bank_bus_dat_r[31]_i_1_0 ,
    \dbg_uart_address_reg[10]_0 ,
    \uart_tx_fifo_level0_reg[2] ,
    \uart_tx_fifo_level0_reg[1] ,
    \uart_tx_fifo_level0_reg[3] ,
    \la_ien_storage[127]_i_4_0 ,
    int_rst_reg_1,
    int_rst_reg_2,
    \la_out_storage[127]_i_3_0 ,
    \la_ien_storage[127]_i_4_1 ,
    csrbank18_ev_pending_re,
    \dbg_uart_address_reg[10]_1 ,
    csrbank17_ev_pending_re,
    \dbg_uart_address_reg[10]_2 ,
    csrbank16_ev_pending_re,
    \dbg_uart_address_reg[10]_3 ,
    csrbank15_ev_pending_re,
    \FSM_onehot_grant_reg[2]_22 ,
    csrbank14_ev_pending_re,
    \FSM_onehot_grant_reg[2]_23 ,
    csrbank13_ev_pending_re,
    \FSM_onehot_grant_reg[2]_24 ,
    csrbank11_ev_pending_re,
    \interface3_bank_bus_dat_r[31]_i_1_1 ,
    \mgmtsoc_load_storage_reg[31] ,
    \la_out_storage_reg[31] ,
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[31] ,
    gpioin5_enable_storage_reg,
    gpioin4_enable_storage_reg,
    gpioin3_enable_storage_reg,
    gpio_out_storage_reg,
    \FSM_onehot_grant_reg[2]_25 ,
    gpioin2_gpioin2_edge_storage_reg,
    gpioin1_gpioin1_edge_storage_reg,
    gpioin0_gpioin0_edge_storage_reg,
    \mgmtsoc_litespisdrphycore_storage[7]_i_3_0 ,
    mprj_wb_iena_storage_reg,
    \FSM_onehot_grant_reg[2]_26 ,
    state_reg_3,
    spi_enabled_storage_reg,
    debug_oeb_storage_reg,
    \mgmtsoc_load_storage[31]_i_2_0 ,
    \mgmtsoc_load_storage[31]_i_3_0 ,
    debug_mode_storage_reg,
    \interface3_bank_bus_dat_r[31]_i_6_0 ,
    uart_enabled_storage_reg,
    \la_ien_storage[127]_i_4_2 ,
    mgmtsoc_adr1,
    litespi_grant_reg,
    int_rst_reg_3,
    mgmtsoc_litespimmap_cs,
    CO,
    WE0,
    \FSM_onehot_grant_reg[2]_27 ,
    dBus_cmd_rData_wr_reg,
    \FSM_onehot_grant_reg[2]_28 ,
    \mgmtsoc_litespimmap_burst_adr_reg[29] ,
    \litespi_state_reg[0] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[29] ,
    state_reg_4,
    count_reg_1_sp_1,
    \FSM_sequential_switch_Fetcher_l362_reg[2] ,
    \FSM_sequential_switch_Fetcher_l362_reg[2]_0 ,
    \FSM_sequential_switch_Fetcher_l362_reg[2]_1 ,
    CsrPlugin_pipelineLiberator_pcValids_0_reg,
    when_CsrPlugin_l909_1,
    \execute_to_memory_BRANCH_CALC_reg[28] ,
    IBusCachedPlugin_fetchPc_booted_reg,
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[17] ,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1] ,
    CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
    execute_arbitration_isValid_reg,
    decode_to_execute_REGFILE_WRITE_VALID_reg,
    IBusCachedPlugin_fetchPc_inc_reg,
    IBusCachedPlugin_injector_nextPcCalc_valids_0_reg,
    decodeStage_hit_valid_reg_0,
    decodeStage_hit_valid_reg_1,
    decodeStage_hit_valid_reg_2,
    decodeStage_hit_valid_reg_3,
    \execute_to_memory_REGFILE_WRITE_DATA_reg[31] ,
    \mgmtsoc_reset_storage_reg[1]_0 ,
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg,
    decode_RegFilePlugin_regFileReadAddress1,
    decode_RegFilePlugin_regFileReadAddress2,
    \decode_to_execute_ENV_CTRL_reg[1] ,
    \FSM_onehot_grant_reg[2]_29 ,
    DebugPlugin_isPipBusy0,
    writeBack_arbitration_isValid_reg_0,
    when_CsrPlugin_l1019,
    DebugPlugin_haltIt_reg,
    \execute_LightShifterPlugin_amplitudeReg_reg[4] ,
    \decode_to_execute_SHIFT_CTRL_reg[0] ,
    decode_to_execute_DO_EBREAK_reg,
    \decode_to_execute_INSTRUCTION_reg[12] ,
    \io_cpu_fetch_data_regNextWhen_reg[6]_1 ,
    decode_DO_EBREAK,
    decode_IS_CSR,
    \io_cpu_fetch_data_regNextWhen_reg[6]_2 ,
    \io_cpu_fetch_data_regNextWhen_reg[2]_0 ,
    HazardSimplePlugin_writeBackWrites_valid,
    _zz__zz_decode_ENV_CTRL_2_98,
    \io_cpu_fetch_data_regNextWhen_reg[4]_0 ,
    decode_SRC_USE_SUB_LESS,
    decode_SRC2_FORCE_ZERO,
    RegFilePlugin_regFile_reg_1,
    decode_to_execute_SRC_USE_SUB_LESS_reg,
    RegFilePlugin_regFile_reg_1_0,
    execute_arbitration_isValid_reg_0,
    RegFilePlugin_regFile_reg_2,
    \decode_to_execute_INSTRUCTION_reg[11] ,
    \decode_to_execute_INSTRUCTION_reg[23] ,
    RegFilePlugin_regFile_reg_2_0,
    _zz_iBusWishbone_ADR,
    \io_cpu_fetch_data_regNextWhen_reg[14]_0 ,
    \io_cpu_fetch_data_regNextWhen_reg[21]_0 ,
    \io_cpu_fetch_data_regNextWhen_reg[29]_0 ,
    \io_cpu_fetch_data_regNextWhen_reg[29]_1 ,
    decode_CSR_WRITE_OPCODE,
    \io_cpu_fetch_data_regNextWhen_reg[30]_0 ,
    \io_cpu_fetch_data_regNextWhen_reg[30]_1 ,
    \io_cpu_fetch_data_regNextWhen_reg[21]_1 ,
    \io_cpu_fetch_data_regNextWhen_reg[22]_0 ,
    \io_cpu_fetch_data_regNextWhen_reg[26]_0 ,
    \io_cpu_fetch_data_regNextWhen_reg[21]_2 ,
    decode_SRC_LESS_UNSIGNED,
    _zz_decode_ALU_BITWISE_CTRL_2,
    \decode_to_execute_INSTRUCTION_reg[17] ,
    \decode_to_execute_INSTRUCTION_reg[18] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[8] ,
    decode_to_execute_SRC_USE_SUB_LESS_reg_0,
    CsrPlugin_pipelineLiberator_pcValids_1_reg,
    CsrPlugin_pipelineLiberator_pcValids_2_reg,
    _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg,
    _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_0,
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0] ,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] ,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2] ,
    clock,
    memory_to_writeBack_MEMORY_READ_DATA,
    _zz_iBus_rsp_valid,
    IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ,
    execute_to_memory_BRANCH_DO,
    \IBusCachedPlugin_fetchPc_pcReg_reg[30] ,
    D,
    O,
    \IBusCachedPlugin_fetchPc_pcReg_reg[29] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[27] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[28] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[26] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[25] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[24] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0 ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[23] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[22] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[21] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[20] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0 ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[19] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[18] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[16] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0 ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[15] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[14] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[13] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[12] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0 ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[11] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[10] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[7] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[6] ,
    _zz_RegFilePlugin_regFile_port0,
    \dBus_cmd_rData_address_reg[0] ,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] ,
    decode_to_execute_SRC_USE_SUB_LESS,
    \interface12_bank_bus_dat_r_reg[0] ,
    \interface12_bank_bus_dat_r_reg[0]_0 ,
    \wbbd_addr[2]_i_5 ,
    \mgmtsoc_litespimmap_burst_adr_reg[29]_0 ,
    grant_reg,
    \mgmtsoc_litespimmap_burst_adr_reg[29]_1 ,
    \_zz_iBusWishbone_ADR_reg[2] ,
    \_zz_iBusWishbone_ADR_reg[0] ,
    \_zz_iBusWishbone_ADR_reg[1] ,
    \_zz_iBusWishbone_ADR_reg[2]_0 ,
    \interface9_bank_bus_dat_r_reg[7] ,
    \interface11_bank_bus_dat_r_reg[1] ,
    \interface11_bank_bus_dat_r_reg[1]_0 ,
    mgmtsoc_bus_errors_reg,
    \interface0_bank_bus_dat_r_reg[31] ,
    \user_irq_ena_storage_reg[1]_1 ,
    \mgmtsoc_reset_storage_reg[1]_1 ,
    \uart_pending_r_reg[0]_0 ,
    \mgmtsoc_reset_storage_reg[0]_0 ,
    mgmtsoc_en_storage,
    mgmtsoc_pending_r,
    mgmtsoc_enable_storage,
    mgmtsoc_update_value_storage,
    spi_master_loopback_storage,
    \user_irq_ena_storage_reg[0]_1 ,
    \user_irq_ena_storage_reg[1]_2 ,
    \user_irq_ena_storage_reg[2]_1 ,
    mgmtsoc_dat_w,
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] ,
    mgmtsoc_vexriscv_transfer_complete_reg_0,
    mgmtsoc_vexriscv_transfer_in_progress_reg_0,
    mgmtsoc_litespisdrphycore_sr_out1,
    \mgmtsoc_litespisdrphycore_sr_out_reg[16] ,
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 ,
    count_reg_7_sp_1,
    \count_reg[7]_0 ,
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
    mprj_ack_i_core,
    RAM_reg,
    mprj_sel_o_core,
    la_input,
    \interface6_bank_bus_dat_r[31]_i_6_0 ,
    \interface6_bank_bus_dat_r_reg[31] ,
    \count_reg[4] ,
    \count_reg[8] ,
    \count_reg[31] ,
    \count_reg[31]_0 ,
    \count[0]_i_2__0_0 ,
    RAM_reg_0,
    \count[0]_i_2__0_1 ,
    \count_reg[12] ,
    \count_reg[16] ,
    \count_reg[20] ,
    \count_reg[24] ,
    \count_reg[28] ,
    \count_reg[31]_1 ,
    caravel_rstn_buf,
    \wbbd_addr[4]_i_3_0 ,
    out,
    \wbbd_addr_reg[0] ,
    \wbbd_addr_reg[4] ,
    \wbbd_addr[4]_i_3_1 ,
    \wbbd_addr[1]_i_3_0 ,
    \wbbd_addr_reg[3] ,
    \wbbd_addr_reg[0]_0 ,
    \wbbd_addr_reg[2] ,
    \wbbd_addr_reg[2]_0 ,
    \wbbd_addr[1]_i_3_1 ,
    \wbbd_addr_reg[4]_0 ,
    \wbbd_addr_reg[4]_1 ,
    dBus_cmd_ready,
    \FSM_onehot_grant_reg[1] ,
    litespiphy_next_state__0,
    \FSM_sequential_litespiphy_state_reg[1]_0 ,
    \FSM_sequential_litespiphy_state_reg[1]_1 ,
    \FSM_sequential_litespiphy_state_reg[1]_2 ,
    litespiphy_state,
    mgmtsoc_vexriscv_transfer_in_progress_reg_1,
    mgmtsoc_vexriscv_transfer_complete_reg_1,
    \uart_pending_r_reg[0]_1 ,
    \uart_pending_r_reg[1]_0 ,
    \uart_enable_storage_reg[0]_0 ,
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
    dff_bus_ack,
    dff2_bus_ack,
    uart_tx_fifo_syncfifo_readable,
    uart_tx_fifo_rdport_re,
    \uart_tx_fifo_level0_reg[4] ,
    \uart_tx_fifo_produce_reg[0] ,
    mgmtsoc_master_status_status,
    mgmtsoc_master_rx_fifo_source_valid_reg_0,
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[0] ,
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_0 ,
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_1 ,
    \interface11_bank_bus_dat_r_reg[0] ,
    \interface11_bank_bus_dat_r_reg[0]_0 ,
    mgmtsoc_zero_pending,
    \interface9_bank_bus_dat_r_reg[16] ,
    \interface9_bank_bus_dat_r_reg[15] ,
    data11,
    \interface6_bank_bus_dat_r_reg[31]_0 ,
    \interface3_bank_bus_dat_r_reg[31] ,
    \interface3_bank_bus_dat_r_reg[23] ,
    \interface3_bank_bus_dat_r_reg[7] ,
    gpioin5_gpioin5_trigger,
    gpioin4_gpioin4_trigger,
    gpioin3_gpioin3_trigger,
    gpio_oe_storage,
    \interface12_bank_bus_dat_r_reg[0]_1 ,
    csrbank10_ev_status_w,
    \interface10_bank_bus_dat_r_reg[31] ,
    \interface9_bank_bus_dat_r_reg[0] ,
    \interface9_bank_bus_dat_r_reg[0]_0 ,
    \interface10_bank_bus_dat_r_reg[31]_0 ,
    \interface10_bank_bus_dat_r_reg[31]_1 ,
    p_0_in33_in,
    gpioin5_gpioin5_mode_storage,
    gpioin4_gpioin4_mode_storage,
    gpioin3_gpioin3_mode_storage,
    gpioin2_gpioin2_mode_storage,
    gpioin1_gpioin1_mode_storage,
    gpioin0_gpioin0_mode_storage,
    \interface5_bank_bus_dat_r_reg[0] ,
    gpioin5_enable_storage,
    gpioin4_enable_storage,
    gpioin3_enable_storage,
    gpioin2_enable_storage,
    gpioin1_enable_storage,
    gpioin0_enable_storage,
    \interface5_bank_bus_dat_r_reg[0]_0 ,
    \interface3_bank_bus_dat_r_reg[0] ,
    gpioin5_gpioin5_pending,
    gpioin4_gpioin4_pending,
    gpioin3_gpioin3_pending,
    multiregimpl2_regs1,
    multiregimpl136_regs1,
    multiregimpl135_regs1,
    multiregimpl134_regs1,
    \interface5_bank_bus_dat_r_reg[0]_1 ,
    gpioin2_gpioin2_trigger,
    gpioin1_gpioin1_trigger,
    gpioin0_gpioin0_trigger,
    gpioin5_gpioin5_edge_storage,
    gpioin4_gpioin4_edge_storage,
    gpioin3_gpioin3_edge_storage,
    gpioin2_gpioin2_edge_storage,
    gpioin1_gpioin1_edge_storage,
    gpioin0_gpioin0_edge_storage,
    gpio_ien_storage,
    \interface9_bank_bus_dat_r_reg[15]_0 ,
    \interface9_bank_bus_dat_r_reg[7]_0 ,
    uart_pending_status_reg,
    memdat_3,
    \interface7_bank_bus_dat_r_reg[0] ,
    gpioin2_gpioin2_pending,
    gpioin0_gpioin0_pending,
    \interface8_bank_bus_dat_r_reg[0] ,
    \interface2_bank_bus_dat_r_reg[0] ,
    \interface1_bank_bus_dat_r_reg[0] ,
    uart_enabled_storage,
    gpioin1_gpioin1_pending,
    \interface3_bank_bus_dat_r_reg[31]_0 ,
    \litespi_state_reg[0]_0 ,
    \litespi_state_reg[0]_1 ,
    \litespi_state_reg[0]_2 ,
    \mgmtsoc_litespisdrphycore_count_reg[2] ,
    \mgmtsoc_litespisdrphycore_count_reg[2]_0 ,
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 ,
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 ,
    \litespi_state_reg[2]_i_2_0 ,
    mgmtsoc_litespimmap_burst_adr_litespi_next_value10,
    \mgmtsoc_litespimmap_burst_adr_reg[28] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[7] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[11] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[8] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[9] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[10] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[12] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[13] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[14] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[21] ,
    \mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[15] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[18] ,
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[17] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[18]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[19] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[20] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[22] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[23] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[24] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[25] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[26] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[27] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[28] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[30] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[31] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 ,
    mgmtsoc_crossbar_source_payload_len,
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ,
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[5] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[9]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[19]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ,
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_1 ,
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 ,
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_2 ,
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_1 ,
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_1 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_4 ,
    count_reg,
    hk_ack_i,
    dBus_cmd_rValid_inv_i_2,
    mgmtsoc_reset_re,
    mgmtsoc_vexriscv_debug_reset,
    S,
    switch_Fetcher_l362,
    \FSM_sequential_switch_Fetcher_l362_reg[0] ,
    CsrPlugin_pipelineLiberator_pcValids_0_reg_0,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[28]_0 ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[28]_1 ,
    DebugPlugin_stepIt43_out,
    \io_cpu_fetch_data_regNextWhen_reg[31]_0 ,
    execute_arbitration_flushIt,
    DebugPlugin_haltIt_reg_0,
    CsrPlugin_exceptionPortCtrl_exceptionContext_code,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ,
    execute_to_memory_MEMORY_STORE,
    execute_arbitration_isValid_reg_1,
    execute_arbitration_isValid_reg_2,
    decode_to_execute_REGFILE_WRITE_VALID_reg_0,
    _zz_IBusCachedPlugin_fetchPc_pc,
    IBusCachedPlugin_injector_nextPcCalc_valids_0,
    IBusCachedPlugin_injector_nextPcCalc_valids_1,
    IBusCachedPlugin_fetchPc_booted,
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg,
    \IBusCachedPlugin_fetchPc_pcReg_reg[31] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[28]_2 ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[17] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[9] ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[8]_0 ,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 ,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ,
    decode_to_execute_MEMORY_STORE,
    dBus_cmd_payload_size,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 ,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1] ,
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0] ,
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg_0,
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode,
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_0,
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_1,
    \IBusCachedPlugin_fetchPc_pcReg_reg[6]_0 ,
    CsrPlugin_pipelineLiberator_pcValids_2_reg_0,
    CsrPlugin_pipelineLiberator_pcValids_2_reg_1,
    \lineLoader_flushCounter_reg[1]_0 ,
    writeBack_arbitration_isValid,
    banks_0_reg_0,
    banks_0_reg_1,
    \IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 ,
    CsrPlugin_hadException,
    when_Pipeline_l124_2,
    CsrPlugin_pipelineLiberator_pcValids_2_reg_2,
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,
    decode_to_execute_DO_EBREAK,
    execute_to_memory_MEMORY_ENABLE,
    CsrPlugin_mstatus_MPIE_reg,
    \FSM_sequential_switch_Fetcher_l362[2]_i_2_0 ,
    DebugPlugin_debugUsed,
    decode_to_execute_DO_EBREAK_reg_0,
    banks_0_reg_i_26_0,
    banks_0_reg_i_28_0,
    HazardSimplePlugin_writeBackBuffer_valid,
    execute_to_memory_REGFILE_WRITE_VALID,
    memory_to_writeBack_REGFILE_WRITE_VALID,
    decode_to_execute_IS_CSR,
    decode_to_execute_MEMORY_ENABLE,
    decode_to_execute_SRC2_FORCE_ZERO,
    RegFilePlugin_regFile_reg_2_1,
    _zz_RegFilePlugin_regFile_port1,
    \execute_LightShifterPlugin_amplitudeReg_reg[0] ,
    RegFilePlugin_regFile_reg_2_2,
    execute_LightShifterPlugin_isActive__0,
    \execute_LightShifterPlugin_amplitudeReg_reg[4]_0 ,
    \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1 ,
    fetchStage_hit_hits_00_carry_0,
    fetchStage_hit_hits_00_carry_1,
    fetchStage_hit_hits_00_carry__0_0,
    fetchStage_hit_hits_00_carry__0_1,
    fetchStage_hit_hits_00_carry__0_2,
    fetchStage_hit_hits_00_carry__1_0,
    DI,
    banks_0_reg_2,
    CsrPlugin_pipelineLiberator_pcValids_1_reg_0,
    execute_to_memory_ALIGNEMENT_FAULT);
  output IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready;
  output [3:0]ADDRARDADDR;
  output reset0;
  output writeBack_arbitration_isValid_reg;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30] ;
  output execute_to_memory_BRANCH_DO_reg;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7] ;
  output \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6] ;
  output [1:0]\io_cpu_fetch_data_regNextWhen_reg[6]_0 ;
  output [31:0]Q;
  output \decode_to_execute_INSTRUCTION_reg[21] ;
  output \dbg_uart_address_reg[2] ;
  output \FSM_onehot_grant_reg[2] ;
  output \FSM_onehot_grant_reg[2]_0 ;
  output \FSM_onehot_grant_reg[2]_1 ;
  output \FSM_onehot_grant_reg[2]_2 ;
  output \dbg_uart_address_reg[19] ;
  output \FSM_onehot_grant_reg[0] ;
  output state_reg;
  output \FSM_onehot_grant_reg[0]_0 ;
  output \FSM_onehot_grant_reg[0]_1 ;
  output \FSM_onehot_grant_reg[2]_3 ;
  output \FSM_onehot_grant_reg[2]_4 ;
  output \FSM_onehot_grant_reg[2]_5 ;
  output \FSM_onehot_grant_reg[2]_6 ;
  output [16:0]\spi_master_cs_storage_reg[16] ;
  output [7:0]\memdat_3_reg[7] ;
  output [31:0]\mgmtsoc_bus_errors_reg[31] ;
  output [0:0]E;
  output state_reg_0;
  output \FSM_onehot_grant_reg[2]_7 ;
  output \FSM_onehot_grant_reg[2]_8 ;
  output csrbank0_reset0_re;
  output \mgmtsoc_reset_storage_reg[1] ;
  output \mgmtsoc_reset_storage_reg[0] ;
  output mgmtsoc_en_storage_reg;
  output \FSM_onehot_grant_reg[2]_9 ;
  output [0:0]\la_ien_storage[95]_i_2_0 ;
  output csrbank10_ev_pending_re;
  output mgmtsoc_pending_r_reg;
  output mgmtsoc_enable_storage_reg;
  output csrbank10_update_value0_re;
  output \dbg_uart_address_reg[2]_0 ;
  output mgmtsoc_update_value_storage_reg;
  output [0:0]\la_ien_storage[127]_i_3_0 ;
  output [0:0]\la_ien_storage[63]_i_2_0 ;
  output state_reg_1;
  output \FSM_onehot_grant_reg[2]_10 ;
  output spi_master_loopback_storage_reg;
  output \FSM_onehot_grant_reg[2]_11 ;
  output [0:0]\la_oe_storage[63]_i_3_0 ;
  output [0:0]\la_oe_storage[127]_i_2_0 ;
  output \FSM_onehot_grant_reg[2]_12 ;
  output [0:0]\la_ien_storage[127]_i_3_1 ;
  output \user_irq_ena_storage_reg[0] ;
  output state_reg_2;
  output \user_irq_ena_storage_reg[1] ;
  output \user_irq_ena_storage_reg[2] ;
  output \user_irq_ena_storage_reg[0]_0 ;
  output \user_irq_ena_storage_reg[1]_0 ;
  output \user_irq_ena_storage_reg[2]_0 ;
  output mgmtsoc_vexriscv_transfer_wait_for_ack_reg;
  output [4:0]slave_sel_reg;
  output mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0;
  output [31:0]p_1_in;
  output [0:0]ready_reg;
  output ready_reg_0;
  output \FSM_onehot_wbbd_state_reg[0] ;
  output [0:0]\FSM_onehot_wbbd_state_reg[0]_0 ;
  output \FSM_onehot_grant_reg[2]_13 ;
  output \FSM_onehot_grant_reg[2]_14 ;
  output \FSM_onehot_wbbd_state_reg[3] ;
  output \FSM_onehot_wbbd_state_reg[3]_0 ;
  output \FSM_onehot_wbbd_state_reg[3]_1 ;
  output \FSM_onehot_wbbd_state_reg[3]_2 ;
  output \FSM_onehot_wbbd_state_reg[3]_3 ;
  output \FSM_onehot_wbbd_state_reg[5] ;
  output \FSM_onehot_wbbd_state_reg[1] ;
  output \FSM_onehot_grant_reg[2]_15 ;
  output \FSM_onehot_grant_reg[2]_16 ;
  output \FSM_onehot_grant_reg[2]_17 ;
  output \FSM_onehot_grant_reg[2]_18 ;
  output \FSM_onehot_grant_reg[2]_19 ;
  output \FSM_onehot_grant_reg[2]_20 ;
  output \FSM_sequential_litespiphy_state_reg[0] ;
  output mgmtsoc_master_rx_fifo_source_valid_reg;
  output \FSM_sequential_litespiphy_state_reg[1] ;
  output mgmtsoc_vexriscv_transfer_in_progress_reg;
  output mgmtsoc_vexriscv_transfer_complete_reg;
  output \uart_pending_r_reg[0] ;
  output \dbg_uart_address_reg[10] ;
  output \uart_pending_r_reg[1] ;
  output \uart_enable_storage_reg[0] ;
  output \uart_enable_storage_reg[1] ;
  output int_rst_reg;
  output int_rst_reg_0;
  output dff_en;
  output dff_bus_ack0;
  output dff2_en;
  output dff2_bus_ack0;
  output [0:0]\la_ien_storage[127]_i_3_2 ;
  output \FSM_onehot_grant_reg[2]_21 ;
  output [0:0]\interface3_bank_bus_dat_r[31]_i_1_0 ;
  output \dbg_uart_address_reg[10]_0 ;
  output [0:0]\uart_tx_fifo_level0_reg[2] ;
  output \uart_tx_fifo_level0_reg[1] ;
  output [3:0]\uart_tx_fifo_level0_reg[3] ;
  output [3:0]\la_ien_storage[127]_i_4_0 ;
  output int_rst_reg_1;
  output [0:0]int_rst_reg_2;
  output [3:0]\la_out_storage[127]_i_3_0 ;
  output [3:0]\la_ien_storage[127]_i_4_1 ;
  output csrbank18_ev_pending_re;
  output \dbg_uart_address_reg[10]_1 ;
  output csrbank17_ev_pending_re;
  output \dbg_uart_address_reg[10]_2 ;
  output csrbank16_ev_pending_re;
  output \dbg_uart_address_reg[10]_3 ;
  output csrbank15_ev_pending_re;
  output \FSM_onehot_grant_reg[2]_22 ;
  output csrbank14_ev_pending_re;
  output \FSM_onehot_grant_reg[2]_23 ;
  output csrbank13_ev_pending_re;
  output \FSM_onehot_grant_reg[2]_24 ;
  output csrbank11_ev_pending_re;
  output [0:0]\interface3_bank_bus_dat_r[31]_i_1_1 ;
  output [31:0]\mgmtsoc_load_storage_reg[31] ;
  output [31:0]\la_out_storage_reg[31] ;
  output [31:0]\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] ;
  output gpioin5_enable_storage_reg;
  output gpioin4_enable_storage_reg;
  output gpioin3_enable_storage_reg;
  output gpio_out_storage_reg;
  output \FSM_onehot_grant_reg[2]_25 ;
  output gpioin2_gpioin2_edge_storage_reg;
  output gpioin1_gpioin1_edge_storage_reg;
  output gpioin0_gpioin0_edge_storage_reg;
  output [0:0]\mgmtsoc_litespisdrphycore_storage[7]_i_3_0 ;
  output mprj_wb_iena_storage_reg;
  output \FSM_onehot_grant_reg[2]_26 ;
  output state_reg_3;
  output spi_enabled_storage_reg;
  output debug_oeb_storage_reg;
  output [0:0]\mgmtsoc_load_storage[31]_i_2_0 ;
  output [0:0]\mgmtsoc_load_storage[31]_i_3_0 ;
  output debug_mode_storage_reg;
  output [0:0]\interface3_bank_bus_dat_r[31]_i_6_0 ;
  output uart_enabled_storage_reg;
  output [0:0]\la_ien_storage[127]_i_4_2 ;
  output mgmtsoc_adr1;
  output [0:0]litespi_grant_reg;
  output [0:0]int_rst_reg_3;
  output mgmtsoc_litespimmap_cs;
  output [0:0]CO;
  output [3:0]WE0;
  output \FSM_onehot_grant_reg[2]_27 ;
  output [3:0]dBus_cmd_rData_wr_reg;
  output \FSM_onehot_grant_reg[2]_28 ;
  output [26:0]\mgmtsoc_litespimmap_burst_adr_reg[29] ;
  output \litespi_state_reg[0] ;
  output [26:0]\mgmtsoc_litespisdrphycore_sr_out_reg[29] ;
  output state_reg_4;
  output count_reg_1_sp_1;
  output \FSM_sequential_switch_Fetcher_l362_reg[2] ;
  output \FSM_sequential_switch_Fetcher_l362_reg[2]_0 ;
  output \FSM_sequential_switch_Fetcher_l362_reg[2]_1 ;
  output CsrPlugin_pipelineLiberator_pcValids_0_reg;
  output when_CsrPlugin_l909_1;
  output \execute_to_memory_BRANCH_CALC_reg[28] ;
  output IBusCachedPlugin_fetchPc_booted_reg;
  output \mgmtsoc_vexriscv_i_cmd_payload_data_reg[17] ;
  output \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1] ;
  output CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
  output execute_arbitration_isValid_reg;
  output decode_to_execute_REGFILE_WRITE_VALID_reg;
  output IBusCachedPlugin_fetchPc_inc_reg;
  output IBusCachedPlugin_injector_nextPcCalc_valids_0_reg;
  output decodeStage_hit_valid_reg_0;
  output decodeStage_hit_valid_reg_1;
  output decodeStage_hit_valid_reg_2;
  output decodeStage_hit_valid_reg_3;
  output [31:0]\execute_to_memory_REGFILE_WRITE_DATA_reg[31] ;
  output \mgmtsoc_reset_storage_reg[1]_0 ;
  output CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg;
  output [4:0]decode_RegFilePlugin_regFileReadAddress1;
  output [4:0]decode_RegFilePlugin_regFileReadAddress2;
  output \decode_to_execute_ENV_CTRL_reg[1] ;
  output \FSM_onehot_grant_reg[2]_29 ;
  output DebugPlugin_isPipBusy0;
  output writeBack_arbitration_isValid_reg_0;
  output when_CsrPlugin_l1019;
  output DebugPlugin_haltIt_reg;
  output \execute_LightShifterPlugin_amplitudeReg_reg[4] ;
  output \decode_to_execute_SHIFT_CTRL_reg[0] ;
  output decode_to_execute_DO_EBREAK_reg;
  output \decode_to_execute_INSTRUCTION_reg[12] ;
  output [1:0]\io_cpu_fetch_data_regNextWhen_reg[6]_1 ;
  output decode_DO_EBREAK;
  output decode_IS_CSR;
  output [1:0]\io_cpu_fetch_data_regNextWhen_reg[6]_2 ;
  output [1:0]\io_cpu_fetch_data_regNextWhen_reg[2]_0 ;
  output HazardSimplePlugin_writeBackWrites_valid;
  output _zz__zz_decode_ENV_CTRL_2_98;
  output [1:0]\io_cpu_fetch_data_regNextWhen_reg[4]_0 ;
  output decode_SRC_USE_SUB_LESS;
  output decode_SRC2_FORCE_ZERO;
  output RegFilePlugin_regFile_reg_1;
  output [2:0]decode_to_execute_SRC_USE_SUB_LESS_reg;
  output RegFilePlugin_regFile_reg_1_0;
  output execute_arbitration_isValid_reg_0;
  output RegFilePlugin_regFile_reg_2;
  output \decode_to_execute_INSTRUCTION_reg[11] ;
  output \decode_to_execute_INSTRUCTION_reg[23] ;
  output RegFilePlugin_regFile_reg_2_0;
  output _zz_iBusWishbone_ADR;
  output [1:0]\io_cpu_fetch_data_regNextWhen_reg[14]_0 ;
  output \io_cpu_fetch_data_regNextWhen_reg[21]_0 ;
  output \io_cpu_fetch_data_regNextWhen_reg[29]_0 ;
  output \io_cpu_fetch_data_regNextWhen_reg[29]_1 ;
  output decode_CSR_WRITE_OPCODE;
  output \io_cpu_fetch_data_regNextWhen_reg[30]_0 ;
  output \io_cpu_fetch_data_regNextWhen_reg[30]_1 ;
  output \io_cpu_fetch_data_regNextWhen_reg[21]_1 ;
  output \io_cpu_fetch_data_regNextWhen_reg[22]_0 ;
  output \io_cpu_fetch_data_regNextWhen_reg[26]_0 ;
  output \io_cpu_fetch_data_regNextWhen_reg[21]_2 ;
  output decode_SRC_LESS_UNSIGNED;
  output [0:0]_zz_decode_ALU_BITWISE_CTRL_2;
  output \decode_to_execute_INSTRUCTION_reg[17] ;
  output \decode_to_execute_INSTRUCTION_reg[18] ;
  output [0:0]\IBusCachedPlugin_fetchPc_pcReg_reg[8] ;
  output [0:0]decode_to_execute_SRC_USE_SUB_LESS_reg_0;
  output CsrPlugin_pipelineLiberator_pcValids_1_reg;
  output CsrPlugin_pipelineLiberator_pcValids_2_reg;
  output _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg;
  output _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_0;
  output _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg;
  output \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0] ;
  output \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] ;
  output \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2] ;
  input clock;
  input [31:0]memory_to_writeBack_MEMORY_READ_DATA;
  input _zz_iBus_rsp_valid;
  input IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0;
  input \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ;
  input execute_to_memory_BRANCH_DO;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[30] ;
  input [29:0]D;
  input [2:0]O;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[29] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[27] ;
  input [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[28] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[26] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[25] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[24] ;
  input [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[24]_0 ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[23] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[22] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[21] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[20] ;
  input [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[20]_0 ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[19] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[18] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[16] ;
  input [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[16]_0 ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[15] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[14] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[13] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[12] ;
  input [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[12]_0 ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[11] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[10] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[7] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[6] ;
  input [3:0]_zz_RegFilePlugin_regFile_port0;
  input [1:0]\dBus_cmd_rData_address_reg[0] ;
  input [29:0]\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] ;
  input decode_to_execute_SRC_USE_SUB_LESS;
  input \interface12_bank_bus_dat_r_reg[0] ;
  input \interface12_bank_bus_dat_r_reg[0]_0 ;
  input \wbbd_addr[2]_i_5 ;
  input [29:0]\mgmtsoc_litespimmap_burst_adr_reg[29]_0 ;
  input [1:0]grant_reg;
  input [31:0]\mgmtsoc_litespimmap_burst_adr_reg[29]_1 ;
  input \_zz_iBusWishbone_ADR_reg[2] ;
  input \_zz_iBusWishbone_ADR_reg[0] ;
  input \_zz_iBusWishbone_ADR_reg[1] ;
  input \_zz_iBusWishbone_ADR_reg[2]_0 ;
  input [7:0]\interface9_bank_bus_dat_r_reg[7] ;
  input \interface11_bank_bus_dat_r_reg[1] ;
  input \interface11_bank_bus_dat_r_reg[1]_0 ;
  input [31:0]mgmtsoc_bus_errors_reg;
  input [31:0]\interface0_bank_bus_dat_r_reg[31] ;
  input \user_irq_ena_storage_reg[1]_1 ;
  input \mgmtsoc_reset_storage_reg[1]_1 ;
  input \uart_pending_r_reg[0]_0 ;
  input \mgmtsoc_reset_storage_reg[0]_0 ;
  input mgmtsoc_en_storage;
  input mgmtsoc_pending_r;
  input mgmtsoc_enable_storage;
  input mgmtsoc_update_value_storage;
  input spi_master_loopback_storage;
  input \user_irq_ena_storage_reg[0]_1 ;
  input \user_irq_ena_storage_reg[1]_2 ;
  input \user_irq_ena_storage_reg[2]_1 ;
  input [0:0]mgmtsoc_dat_w;
  input \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] ;
  input mgmtsoc_vexriscv_transfer_complete_reg_0;
  input mgmtsoc_vexriscv_transfer_in_progress_reg_0;
  input [3:0]mgmtsoc_litespisdrphycore_sr_out1;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[16] ;
  input [2:0]\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 ;
  input count_reg_7_sp_1;
  input \count_reg[7]_0 ;
  input mgmtsoc_vexriscv_i_cmd_payload_wr_reg;
  input mprj_ack_i_core;
  input RAM_reg;
  input [2:0]mprj_sel_o_core;
  input [0:0]la_input;
  input [127:0]\interface6_bank_bus_dat_r[31]_i_6_0 ;
  input [127:0]\interface6_bank_bus_dat_r_reg[31] ;
  input [3:0]\count_reg[4] ;
  input [3:0]\count_reg[8] ;
  input [31:0]\count_reg[31] ;
  input [31:0]\count_reg[31]_0 ;
  input \count[0]_i_2__0_0 ;
  input RAM_reg_0;
  input \count[0]_i_2__0_1 ;
  input [3:0]\count_reg[12] ;
  input [3:0]\count_reg[16] ;
  input [3:0]\count_reg[20] ;
  input [3:0]\count_reg[24] ;
  input [3:0]\count_reg[28] ;
  input [2:0]\count_reg[31]_1 ;
  input caravel_rstn_buf;
  input [5:0]\wbbd_addr[4]_i_3_0 ;
  input [5:0]out;
  input \wbbd_addr_reg[0] ;
  input \wbbd_addr_reg[4] ;
  input \wbbd_addr[4]_i_3_1 ;
  input \wbbd_addr[1]_i_3_0 ;
  input \wbbd_addr_reg[3] ;
  input \wbbd_addr_reg[0]_0 ;
  input \wbbd_addr_reg[2] ;
  input \wbbd_addr_reg[2]_0 ;
  input \wbbd_addr[1]_i_3_1 ;
  input \wbbd_addr_reg[4]_0 ;
  input \wbbd_addr_reg[4]_1 ;
  input dBus_cmd_ready;
  input \FSM_onehot_grant_reg[1] ;
  input [1:0]litespiphy_next_state__0;
  input \FSM_sequential_litespiphy_state_reg[1]_0 ;
  input \FSM_sequential_litespiphy_state_reg[1]_1 ;
  input \FSM_sequential_litespiphy_state_reg[1]_2 ;
  input [1:0]litespiphy_state;
  input mgmtsoc_vexriscv_transfer_in_progress_reg_1;
  input mgmtsoc_vexriscv_transfer_complete_reg_1;
  input \uart_pending_r_reg[0]_1 ;
  input \uart_pending_r_reg[1]_0 ;
  input \uart_enable_storage_reg[0]_0 ;
  input mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0;
  input dff_bus_ack;
  input dff2_bus_ack;
  input uart_tx_fifo_syncfifo_readable;
  input uart_tx_fifo_rdport_re;
  input [4:0]\uart_tx_fifo_level0_reg[4] ;
  input \uart_tx_fifo_produce_reg[0] ;
  input [0:0]mgmtsoc_master_status_status;
  input mgmtsoc_master_rx_fifo_source_valid_reg_0;
  input \mgmtsoc_master_rx_fifo_source_payload_data_reg[0] ;
  input \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_0 ;
  input \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_1 ;
  input \interface11_bank_bus_dat_r_reg[0] ;
  input \interface11_bank_bus_dat_r_reg[0]_0 ;
  input mgmtsoc_zero_pending;
  input [16:0]\interface9_bank_bus_dat_r_reg[16] ;
  input [15:0]\interface9_bank_bus_dat_r_reg[15] ;
  input [31:0]data11;
  input [127:0]\interface6_bank_bus_dat_r_reg[31]_0 ;
  input [31:0]\interface3_bank_bus_dat_r_reg[31] ;
  input [23:0]\interface3_bank_bus_dat_r_reg[23] ;
  input [7:0]\interface3_bank_bus_dat_r_reg[7] ;
  input gpioin5_gpioin5_trigger;
  input gpioin4_gpioin4_trigger;
  input gpioin3_gpioin3_trigger;
  input gpio_oe_storage;
  input \interface12_bank_bus_dat_r_reg[0]_1 ;
  input csrbank10_ev_status_w;
  input [31:0]\interface10_bank_bus_dat_r_reg[31] ;
  input \interface9_bank_bus_dat_r_reg[0] ;
  input \interface9_bank_bus_dat_r_reg[0]_0 ;
  input [31:0]\interface10_bank_bus_dat_r_reg[31]_0 ;
  input [31:0]\interface10_bank_bus_dat_r_reg[31]_1 ;
  input p_0_in33_in;
  input gpioin5_gpioin5_mode_storage;
  input gpioin4_gpioin4_mode_storage;
  input gpioin3_gpioin3_mode_storage;
  input gpioin2_gpioin2_mode_storage;
  input gpioin1_gpioin1_mode_storage;
  input gpioin0_gpioin0_mode_storage;
  input \interface5_bank_bus_dat_r_reg[0] ;
  input gpioin5_enable_storage;
  input gpioin4_enable_storage;
  input gpioin3_enable_storage;
  input gpioin2_enable_storage;
  input gpioin1_enable_storage;
  input gpioin0_enable_storage;
  input \interface5_bank_bus_dat_r_reg[0]_0 ;
  input [0:0]\interface3_bank_bus_dat_r_reg[0] ;
  input gpioin5_gpioin5_pending;
  input gpioin4_gpioin4_pending;
  input gpioin3_gpioin3_pending;
  input multiregimpl2_regs1;
  input multiregimpl136_regs1;
  input multiregimpl135_regs1;
  input multiregimpl134_regs1;
  input \interface5_bank_bus_dat_r_reg[0]_1 ;
  input gpioin2_gpioin2_trigger;
  input gpioin1_gpioin1_trigger;
  input gpioin0_gpioin0_trigger;
  input gpioin5_gpioin5_edge_storage;
  input gpioin4_gpioin4_edge_storage;
  input gpioin3_gpioin3_edge_storage;
  input gpioin2_gpioin2_edge_storage;
  input gpioin1_gpioin1_edge_storage;
  input gpioin0_gpioin0_edge_storage;
  input gpio_ien_storage;
  input [15:0]\interface9_bank_bus_dat_r_reg[15]_0 ;
  input [7:0]\interface9_bank_bus_dat_r_reg[7]_0 ;
  input [1:0]uart_pending_status_reg;
  input [7:0]memdat_3;
  input \interface7_bank_bus_dat_r_reg[0] ;
  input gpioin2_gpioin2_pending;
  input gpioin0_gpioin0_pending;
  input \interface8_bank_bus_dat_r_reg[0] ;
  input \interface2_bank_bus_dat_r_reg[0] ;
  input \interface1_bank_bus_dat_r_reg[0] ;
  input uart_enabled_storage;
  input gpioin1_gpioin1_pending;
  input \interface3_bank_bus_dat_r_reg[31]_0 ;
  input \litespi_state_reg[0]_0 ;
  input \litespi_state_reg[0]_1 ;
  input \litespi_state_reg[0]_2 ;
  input \mgmtsoc_litespisdrphycore_count_reg[2] ;
  input [3:0]\mgmtsoc_litespisdrphycore_count_reg[2]_0 ;
  input \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 ;
  input \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 ;
  input [26:0]\litespi_state_reg[2]_i_2_0 ;
  input [26:0]mgmtsoc_litespimmap_burst_adr_litespi_next_value10;
  input \mgmtsoc_litespimmap_burst_adr_reg[28] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[7] ;
  input [5:0]\mgmtsoc_litespisdrphycore_sr_out_reg[11] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[8] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[9] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[10] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[12] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[13] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[14] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ;
  input [1:0]\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[21] ;
  input \mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[15] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[18] ;
  input \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[17] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[18]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[19] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[20] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[22] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[23] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[24] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[25] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[26] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[27] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[28] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[30] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[31] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 ;
  input [0:0]mgmtsoc_crossbar_source_payload_len;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ;
  input [21:0]\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[5] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[9]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[19]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_4 ;
  input [19:0]count_reg;
  input hk_ack_i;
  input dBus_cmd_rValid_inv_i_2;
  input mgmtsoc_reset_re;
  input mgmtsoc_vexriscv_debug_reset;
  input [0:0]S;
  input [2:0]switch_Fetcher_l362;
  input \FSM_sequential_switch_Fetcher_l362_reg[0] ;
  input CsrPlugin_pipelineLiberator_pcValids_0_reg_0;
  input [29:0]\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[28]_0 ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[28]_1 ;
  input DebugPlugin_stepIt43_out;
  input [31:0]\io_cpu_fetch_data_regNextWhen_reg[31]_0 ;
  input execute_arbitration_flushIt;
  input DebugPlugin_haltIt_reg_0;
  input [3:0]CsrPlugin_exceptionPortCtrl_exceptionContext_code;
  input \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ;
  input execute_to_memory_MEMORY_STORE;
  input execute_arbitration_isValid_reg_1;
  input execute_arbitration_isValid_reg_2;
  input decode_to_execute_REGFILE_WRITE_VALID_reg_0;
  input [0:0]_zz_IBusCachedPlugin_fetchPc_pc;
  input IBusCachedPlugin_injector_nextPcCalc_valids_0;
  input IBusCachedPlugin_injector_nextPcCalc_valids_1;
  input IBusCachedPlugin_fetchPc_booted;
  input CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[31] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[28]_2 ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[17] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[9] ;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[8]_0 ;
  input \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ;
  input [29:0]\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 ;
  input \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ;
  input decode_to_execute_MEMORY_STORE;
  input [0:0]dBus_cmd_payload_size;
  input [1:0]\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 ;
  input \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1] ;
  input \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0] ;
  input CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
  input CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg_0;
  input CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
  input _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_0;
  input _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_1;
  input \IBusCachedPlugin_fetchPc_pcReg_reg[6]_0 ;
  input CsrPlugin_pipelineLiberator_pcValids_2_reg_0;
  input CsrPlugin_pipelineLiberator_pcValids_2_reg_1;
  input \lineLoader_flushCounter_reg[1]_0 ;
  input writeBack_arbitration_isValid;
  input [3:0]banks_0_reg_0;
  input [3:0]banks_0_reg_1;
  input [1:0]\IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 ;
  input CsrPlugin_hadException;
  input when_Pipeline_l124_2;
  input CsrPlugin_pipelineLiberator_pcValids_2_reg_2;
  input CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
  input decode_to_execute_DO_EBREAK;
  input execute_to_memory_MEMORY_ENABLE;
  input [6:0]CsrPlugin_mstatus_MPIE_reg;
  input [1:0]\FSM_sequential_switch_Fetcher_l362[2]_i_2_0 ;
  input DebugPlugin_debugUsed;
  input decode_to_execute_DO_EBREAK_reg_0;
  input [4:0]banks_0_reg_i_26_0;
  input [4:0]banks_0_reg_i_28_0;
  input HazardSimplePlugin_writeBackBuffer_valid;
  input execute_to_memory_REGFILE_WRITE_VALID;
  input memory_to_writeBack_REGFILE_WRITE_VALID;
  input decode_to_execute_IS_CSR;
  input decode_to_execute_MEMORY_ENABLE;
  input decode_to_execute_SRC2_FORCE_ZERO;
  input [1:0]RegFilePlugin_regFile_reg_2_1;
  input [4:0]_zz_RegFilePlugin_regFile_port1;
  input [1:0]\execute_LightShifterPlugin_amplitudeReg_reg[0] ;
  input [3:0]RegFilePlugin_regFile_reg_2_2;
  input execute_LightShifterPlugin_isActive__0;
  input [2:0]\execute_LightShifterPlugin_amplitudeReg_reg[4]_0 ;
  input [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[8]_1 ;
  input [3:0]fetchStage_hit_hits_00_carry_0;
  input [3:0]fetchStage_hit_hits_00_carry_1;
  input [3:0]fetchStage_hit_hits_00_carry__0_0;
  input [3:0]fetchStage_hit_hits_00_carry__0_1;
  input [2:0]fetchStage_hit_hits_00_carry__0_2;
  input [2:0]fetchStage_hit_hits_00_carry__1_0;
  input [0:0]DI;
  input [1:0]banks_0_reg_2;
  input CsrPlugin_pipelineLiberator_pcValids_1_reg_0;
  input execute_to_memory_ALIGNEMENT_FAULT;

  wire [3:0]ADDRARDADDR;
  wire [0:0]CO;
  wire CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_13_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_16_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_17_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_20_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_21_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_22_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_27_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_29_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_30_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_31_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_33_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_34_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_36_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_37_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_38_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_39_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_40_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_41_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ;
  wire [29:0]\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] ;
  wire [29:0]\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 ;
  wire [29:0]\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 ;
  wire [3:0]CsrPlugin_exceptionPortCtrl_exceptionContext_code;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] ;
  wire [1:0]\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 ;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_10_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_11_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_12_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_6_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_8_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_9_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
  wire CsrPlugin_hadException;
  wire [6:0]CsrPlugin_mstatus_MPIE_reg;
  wire CsrPlugin_pipelineLiberator_active;
  wire CsrPlugin_pipelineLiberator_pcValids_0_reg;
  wire CsrPlugin_pipelineLiberator_pcValids_0_reg_0;
  wire CsrPlugin_pipelineLiberator_pcValids_1_reg;
  wire CsrPlugin_pipelineLiberator_pcValids_1_reg_0;
  wire CsrPlugin_pipelineLiberator_pcValids_2;
  wire CsrPlugin_pipelineLiberator_pcValids_2_reg;
  wire CsrPlugin_pipelineLiberator_pcValids_2_reg_0;
  wire CsrPlugin_pipelineLiberator_pcValids_2_reg_1;
  wire CsrPlugin_pipelineLiberator_pcValids_2_reg_2;
  wire [29:0]D;
  wire [0:0]DI;
  wire DebugPlugin_debugUsed;
  wire DebugPlugin_haltIt42_out;
  wire DebugPlugin_haltIt_reg;
  wire DebugPlugin_haltIt_reg_0;
  wire DebugPlugin_isPipBusy0;
  wire DebugPlugin_isPipBusy_i_2_n_0;
  wire DebugPlugin_stepIt43_out;
  wire [0:0]E;
  wire \FSM_onehot_grant_reg[0] ;
  wire \FSM_onehot_grant_reg[0]_0 ;
  wire \FSM_onehot_grant_reg[0]_1 ;
  wire \FSM_onehot_grant_reg[1] ;
  wire \FSM_onehot_grant_reg[2] ;
  wire \FSM_onehot_grant_reg[2]_0 ;
  wire \FSM_onehot_grant_reg[2]_1 ;
  wire \FSM_onehot_grant_reg[2]_10 ;
  wire \FSM_onehot_grant_reg[2]_11 ;
  wire \FSM_onehot_grant_reg[2]_12 ;
  wire \FSM_onehot_grant_reg[2]_13 ;
  wire \FSM_onehot_grant_reg[2]_14 ;
  wire \FSM_onehot_grant_reg[2]_15 ;
  wire \FSM_onehot_grant_reg[2]_16 ;
  wire \FSM_onehot_grant_reg[2]_17 ;
  wire \FSM_onehot_grant_reg[2]_18 ;
  wire \FSM_onehot_grant_reg[2]_19 ;
  wire \FSM_onehot_grant_reg[2]_2 ;
  wire \FSM_onehot_grant_reg[2]_20 ;
  wire \FSM_onehot_grant_reg[2]_21 ;
  wire \FSM_onehot_grant_reg[2]_22 ;
  wire \FSM_onehot_grant_reg[2]_23 ;
  wire \FSM_onehot_grant_reg[2]_24 ;
  wire \FSM_onehot_grant_reg[2]_25 ;
  wire \FSM_onehot_grant_reg[2]_26 ;
  wire \FSM_onehot_grant_reg[2]_27 ;
  wire \FSM_onehot_grant_reg[2]_28 ;
  wire \FSM_onehot_grant_reg[2]_29 ;
  wire \FSM_onehot_grant_reg[2]_3 ;
  wire \FSM_onehot_grant_reg[2]_4 ;
  wire \FSM_onehot_grant_reg[2]_5 ;
  wire \FSM_onehot_grant_reg[2]_6 ;
  wire \FSM_onehot_grant_reg[2]_7 ;
  wire \FSM_onehot_grant_reg[2]_8 ;
  wire \FSM_onehot_grant_reg[2]_9 ;
  wire \FSM_onehot_wbbd_state[9]_i_10_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_12_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_13_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_14_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_15_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_16_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_17_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_18_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_19_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_6_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_7_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_9_n_0 ;
  wire \FSM_onehot_wbbd_state_reg[0] ;
  wire [0:0]\FSM_onehot_wbbd_state_reg[0]_0 ;
  wire \FSM_onehot_wbbd_state_reg[1] ;
  wire \FSM_onehot_wbbd_state_reg[3] ;
  wire \FSM_onehot_wbbd_state_reg[3]_0 ;
  wire \FSM_onehot_wbbd_state_reg[3]_1 ;
  wire \FSM_onehot_wbbd_state_reg[3]_2 ;
  wire \FSM_onehot_wbbd_state_reg[3]_3 ;
  wire \FSM_onehot_wbbd_state_reg[5] ;
  wire \FSM_sequential_litespiphy_state_reg[0] ;
  wire \FSM_sequential_litespiphy_state_reg[1] ;
  wire \FSM_sequential_litespiphy_state_reg[1]_0 ;
  wire \FSM_sequential_litespiphy_state_reg[1]_1 ;
  wire \FSM_sequential_litespiphy_state_reg[1]_2 ;
  wire [1:0]\FSM_sequential_switch_Fetcher_l362[2]_i_2_0 ;
  wire \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ;
  wire \FSM_sequential_switch_Fetcher_l362_reg[0] ;
  wire \FSM_sequential_switch_Fetcher_l362_reg[2] ;
  wire \FSM_sequential_switch_Fetcher_l362_reg[2]_0 ;
  wire \FSM_sequential_switch_Fetcher_l362_reg[2]_1 ;
  wire HazardSimplePlugin_writeBackBuffer_valid;
  wire HazardSimplePlugin_writeBackWrites_valid;
  wire IBusCachedPlugin_fetchPc_booted;
  wire IBusCachedPlugin_fetchPc_booted_reg;
  wire IBusCachedPlugin_fetchPc_inc_reg;
  wire \IBusCachedPlugin_fetchPc_pcReg[28]_i_3_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[5]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[5]_i_3_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[5]_i_4_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[5]_i_5_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[5]_i_7_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[10] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[11] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[12] ;
  wire [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[12]_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[13] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[14] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[15] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[16] ;
  wire [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[16]_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[17] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[18] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[19] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[20] ;
  wire [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[20]_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[21] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[22] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[23] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[24] ;
  wire [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[24]_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[25] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[26] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[27] ;
  wire [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[28] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[28]_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[28]_1 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[28]_2 ;
  wire [1:0]\IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[29] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[30] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[31] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[6] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[6]_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[7] ;
  wire [0:0]\IBusCachedPlugin_fetchPc_pcReg_reg[8] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[8]_0 ;
  wire [3:0]\IBusCachedPlugin_fetchPc_pcReg_reg[8]_1 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[9] ;
  wire IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready;
  wire IBusCachedPlugin_injector_nextPcCalc_valids_0;
  wire IBusCachedPlugin_injector_nextPcCalc_valids_0_reg;
  wire IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0;
  wire IBusCachedPlugin_injector_nextPcCalc_valids_1;
  wire [2:0]O;
  wire [31:0]Q;
  wire RAM_reg;
  wire RAM_reg_0;
  wire RegFilePlugin_regFile_reg_1;
  wire RegFilePlugin_regFile_reg_1_0;
  wire RegFilePlugin_regFile_reg_2;
  wire RegFilePlugin_regFile_reg_2_0;
  wire [1:0]RegFilePlugin_regFile_reg_2_1;
  wire [3:0]RegFilePlugin_regFile_reg_2_2;
  wire [0:0]S;
  wire [3:0]WE0;
  wire [0:0]_zz_IBusCachedPlugin_fetchPc_pc;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2_n_0;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_n_0;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4_n_0;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_0;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_1;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6] ;
  wire \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7] ;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_0;
  wire [3:0]_zz_RegFilePlugin_regFile_port0;
  wire [4:0]_zz_RegFilePlugin_regFile_port1;
  wire _zz__zz_decode_ENV_CTRL_2_58;
  wire _zz__zz_decode_ENV_CTRL_2_98;
  wire [0:0]_zz_decode_ALU_BITWISE_CTRL_2;
  wire [0:0]_zz_execute_SrcPlugin_addSub;
  wire _zz_iBusWishbone_ADR;
  wire \_zz_iBusWishbone_ADR[2]_i_3_n_0 ;
  wire \_zz_iBusWishbone_ADR_reg[0] ;
  wire \_zz_iBusWishbone_ADR_reg[1] ;
  wire \_zz_iBusWishbone_ADR_reg[2] ;
  wire \_zz_iBusWishbone_ADR_reg[2]_0 ;
  wire _zz_iBus_rsp_valid;
  wire _zz_when_InstructionCache_l342;
  wire [3:0]banks_0_reg_0;
  wire [3:0]banks_0_reg_1;
  wire [1:0]banks_0_reg_2;
  wire banks_0_reg_i_10_n_1;
  wire banks_0_reg_i_10_n_2;
  wire banks_0_reg_i_10_n_3;
  wire banks_0_reg_i_10_n_4;
  wire banks_0_reg_i_10_n_5;
  wire banks_0_reg_i_10_n_6;
  wire banks_0_reg_i_10_n_7;
  wire banks_0_reg_i_11_n_0;
  wire banks_0_reg_i_12_n_0;
  wire banks_0_reg_i_12_n_1;
  wire banks_0_reg_i_12_n_2;
  wire banks_0_reg_i_12_n_3;
  wire banks_0_reg_i_12_n_4;
  wire banks_0_reg_i_12_n_5;
  wire banks_0_reg_i_12_n_6;
  wire banks_0_reg_i_13_n_0;
  wire banks_0_reg_i_14_n_0;
  wire banks_0_reg_i_15_n_0;
  wire banks_0_reg_i_16_n_0;
  wire banks_0_reg_i_17_n_0;
  wire banks_0_reg_i_19_n_0;
  wire banks_0_reg_i_20_n_0;
  wire banks_0_reg_i_21_n_0;
  wire banks_0_reg_i_22_n_0;
  wire banks_0_reg_i_23_n_0;
  wire banks_0_reg_i_24_n_0;
  wire banks_0_reg_i_25_n_0;
  wire [4:0]banks_0_reg_i_26_0;
  wire banks_0_reg_i_26_n_0;
  wire banks_0_reg_i_27_n_0;
  wire [4:0]banks_0_reg_i_28_0;
  wire banks_0_reg_i_28_n_0;
  wire banks_0_reg_i_29_n_0;
  wire banks_0_reg_i_30_n_0;
  wire banks_0_reg_i_31_n_0;
  wire banks_0_reg_i_32_n_0;
  wire banks_0_reg_i_33_n_0;
  wire banks_0_reg_i_34_n_0;
  wire banks_0_reg_i_35_n_0;
  wire banks_0_reg_i_36_n_0;
  wire banks_0_reg_i_37_n_0;
  wire banks_0_reg_i_38_n_0;
  wire banks_0_reg_i_39_n_0;
  wire banks_0_reg_i_40_n_0;
  wire banks_0_reg_i_41_n_0;
  wire banks_0_reg_i_42_n_0;
  wire banks_0_reg_i_43_n_0;
  wire banks_0_reg_i_44_n_0;
  wire banks_0_reg_i_6_n_0;
  wire banks_0_reg_i_7_n_0;
  wire banks_0_reg_i_8_n_0;
  wire banks_0_reg_n_0;
  wire banks_0_reg_n_1;
  wire banks_0_reg_n_10;
  wire banks_0_reg_n_11;
  wire banks_0_reg_n_12;
  wire banks_0_reg_n_13;
  wire banks_0_reg_n_14;
  wire banks_0_reg_n_15;
  wire banks_0_reg_n_16;
  wire banks_0_reg_n_17;
  wire banks_0_reg_n_18;
  wire banks_0_reg_n_19;
  wire banks_0_reg_n_2;
  wire banks_0_reg_n_20;
  wire banks_0_reg_n_21;
  wire banks_0_reg_n_22;
  wire banks_0_reg_n_23;
  wire banks_0_reg_n_24;
  wire banks_0_reg_n_25;
  wire banks_0_reg_n_26;
  wire banks_0_reg_n_27;
  wire banks_0_reg_n_28;
  wire banks_0_reg_n_29;
  wire banks_0_reg_n_3;
  wire banks_0_reg_n_30;
  wire banks_0_reg_n_31;
  wire banks_0_reg_n_4;
  wire banks_0_reg_n_5;
  wire banks_0_reg_n_6;
  wire banks_0_reg_n_7;
  wire banks_0_reg_n_8;
  wire banks_0_reg_n_9;
  wire caravel_rstn_buf;
  wire clock;
  wire \count[0]_i_10_n_0 ;
  wire \count[0]_i_11_n_0 ;
  wire \count[0]_i_12_n_0 ;
  wire \count[0]_i_2__0_0 ;
  wire \count[0]_i_2__0_1 ;
  wire \count[0]_i_2__0_n_0 ;
  wire \count[0]_i_9_n_0 ;
  wire \count[10]_i_2_n_0 ;
  wire \count[11]_i_2_n_0 ;
  wire \count[12]_i_2__0_n_0 ;
  wire \count[13]_i_2_n_0 ;
  wire \count[14]_i_2_n_0 ;
  wire \count[15]_i_2_n_0 ;
  wire \count[15]_i_3_n_0 ;
  wire \count[15]_i_4_n_0 ;
  wire \count[16]_i_2__0_n_0 ;
  wire \count[17]_i_2_n_0 ;
  wire \count[18]_i_2_n_0 ;
  wire \count[19]_i_2_n_0 ;
  wire \count[1]_i_2_n_0 ;
  wire \count[20]_i_2_n_0 ;
  wire \count[21]_i_2_n_0 ;
  wire \count[22]_i_2_n_0 ;
  wire \count[23]_i_2_n_0 ;
  wire \count[23]_i_3_n_0 ;
  wire \count[23]_i_4_n_0 ;
  wire \count[24]_i_2_n_0 ;
  wire \count[25]_i_2_n_0 ;
  wire \count[26]_i_2_n_0 ;
  wire \count[27]_i_2_n_0 ;
  wire \count[28]_i_2_n_0 ;
  wire \count[29]_i_2_n_0 ;
  wire \count[2]_i_2_n_0 ;
  wire \count[30]_i_2_n_0 ;
  wire \count[31]_i_2_n_0 ;
  wire \count[31]_i_3_n_0 ;
  wire \count[31]_i_6_n_0 ;
  wire \count[3]_i_2_n_0 ;
  wire \count[4]_i_2__0_n_0 ;
  wire \count[5]_i_2_n_0 ;
  wire \count[6]_i_2_n_0 ;
  wire \count[7]_i_2_n_0 ;
  wire \count[7]_i_3_n_0 ;
  wire \count[7]_i_4_n_0 ;
  wire \count[8]_i_2__0_n_0 ;
  wire \count[9]_i_2_n_0 ;
  wire [19:0]count_reg;
  wire [3:0]\count_reg[12] ;
  wire [3:0]\count_reg[16] ;
  wire [3:0]\count_reg[20] ;
  wire [3:0]\count_reg[24] ;
  wire [3:0]\count_reg[28] ;
  wire [31:0]\count_reg[31] ;
  wire [31:0]\count_reg[31]_0 ;
  wire [2:0]\count_reg[31]_1 ;
  wire [3:0]\count_reg[4] ;
  wire \count_reg[7]_0 ;
  wire [3:0]\count_reg[8] ;
  wire count_reg_1_sn_1;
  wire count_reg_7_sn_1;
  wire csrbank0_reset0_re;
  wire csrbank10_ev_pending_re;
  wire csrbank10_ev_status_w;
  wire csrbank10_update_value0_re;
  wire csrbank11_ev_pending_re;
  wire csrbank13_ev_pending_re;
  wire csrbank14_ev_pending_re;
  wire csrbank15_ev_pending_re;
  wire csrbank16_ev_pending_re;
  wire csrbank17_ev_pending_re;
  wire csrbank18_ev_pending_re;
  wire csrbank6_sel;
  wire [0:0]dBus_cmd_payload_size;
  wire [1:0]\dBus_cmd_rData_address_reg[0] ;
  wire [3:0]dBus_cmd_rData_wr_reg;
  wire dBus_cmd_rValid_inv_i_2;
  wire dBus_cmd_ready;
  wire [31:0]data11;
  wire \dbg_uart_address_reg[10] ;
  wire \dbg_uart_address_reg[10]_0 ;
  wire \dbg_uart_address_reg[10]_1 ;
  wire \dbg_uart_address_reg[10]_2 ;
  wire \dbg_uart_address_reg[10]_3 ;
  wire \dbg_uart_address_reg[19] ;
  wire \dbg_uart_address_reg[2] ;
  wire \dbg_uart_address_reg[2]_0 ;
  wire debug_mode_storage_reg;
  wire debug_oeb_storage_reg;
  wire decodeStage_hit_error;
  wire decodeStage_hit_valid;
  wire decodeStage_hit_valid_reg_0;
  wire decodeStage_hit_valid_reg_1;
  wire decodeStage_hit_valid_reg_2;
  wire decodeStage_hit_valid_reg_3;
  wire decode_CSR_WRITE_OPCODE;
  wire decode_DO_EBREAK;
  wire decode_IS_CSR;
  wire [4:0]decode_RegFilePlugin_regFileReadAddress1;
  wire [4:0]decode_RegFilePlugin_regFileReadAddress2;
  wire decode_SRC2_FORCE_ZERO;
  wire decode_SRC_LESS_UNSIGNED;
  wire decode_SRC_USE_SUB_LESS;
  wire decode_to_execute_DO_EBREAK;
  wire decode_to_execute_DO_EBREAK_i_10_n_0;
  wire decode_to_execute_DO_EBREAK_i_11_n_0;
  wire decode_to_execute_DO_EBREAK_i_12_n_0;
  wire decode_to_execute_DO_EBREAK_i_6_n_0;
  wire decode_to_execute_DO_EBREAK_i_8_n_0;
  wire decode_to_execute_DO_EBREAK_i_9_n_0;
  wire decode_to_execute_DO_EBREAK_reg;
  wire decode_to_execute_DO_EBREAK_reg_0;
  wire \decode_to_execute_ENV_CTRL_reg[1] ;
  wire \decode_to_execute_INSTRUCTION_reg[11] ;
  wire \decode_to_execute_INSTRUCTION_reg[12] ;
  wire \decode_to_execute_INSTRUCTION_reg[17] ;
  wire \decode_to_execute_INSTRUCTION_reg[18] ;
  wire \decode_to_execute_INSTRUCTION_reg[21] ;
  wire \decode_to_execute_INSTRUCTION_reg[23] ;
  wire decode_to_execute_IS_CSR;
  wire decode_to_execute_MEMORY_ENABLE;
  wire decode_to_execute_MEMORY_STORE;
  wire decode_to_execute_REGFILE_WRITE_VALID_i_3_n_0;
  wire decode_to_execute_REGFILE_WRITE_VALID_i_4_n_0;
  wire decode_to_execute_REGFILE_WRITE_VALID_reg;
  wire decode_to_execute_REGFILE_WRITE_VALID_reg_0;
  wire \decode_to_execute_SHIFT_CTRL_reg[0] ;
  wire decode_to_execute_SRC2_FORCE_ZERO;
  wire decode_to_execute_SRC2_FORCE_ZERO_i_2_n_0;
  wire decode_to_execute_SRC2_FORCE_ZERO_i_3_n_0;
  wire decode_to_execute_SRC_USE_SUB_LESS;
  wire decode_to_execute_SRC_USE_SUB_LESS_i_2_n_0;
  wire decode_to_execute_SRC_USE_SUB_LESS_i_3_n_0;
  wire [2:0]decode_to_execute_SRC_USE_SUB_LESS_reg;
  wire [0:0]decode_to_execute_SRC_USE_SUB_LESS_reg_0;
  wire dff2_bus_ack;
  wire dff2_bus_ack0;
  wire dff2_en;
  wire dff_bus_ack;
  wire dff_bus_ack0;
  wire dff_en;
  wire execute_CsrPlugin_csr_3008_i_2_n_0;
  wire execute_CsrPlugin_csr_3008_i_3_n_0;
  wire execute_CsrPlugin_csr_4032_i_2_n_0;
  wire execute_CsrPlugin_csr_768_i_2_n_0;
  wire execute_CsrPlugin_csr_772_i_2_n_0;
  wire execute_CsrPlugin_csr_772_i_3_n_0;
  wire execute_CsrPlugin_csr_833_i_2_n_0;
  wire execute_CsrPlugin_csr_836_i_2_n_0;
  wire [1:0]\execute_LightShifterPlugin_amplitudeReg_reg[0] ;
  wire \execute_LightShifterPlugin_amplitudeReg_reg[4] ;
  wire [2:0]\execute_LightShifterPlugin_amplitudeReg_reg[4]_0 ;
  wire execute_LightShifterPlugin_isActive__0;
  wire execute_arbitration_flushIt;
  wire execute_arbitration_isValid_i_3_n_0;
  wire execute_arbitration_isValid_reg;
  wire execute_arbitration_isValid_reg_0;
  wire execute_arbitration_isValid_reg_1;
  wire execute_arbitration_isValid_reg_2;
  wire execute_to_memory_ALIGNEMENT_FAULT;
  wire \execute_to_memory_BRANCH_CALC_reg[28] ;
  wire execute_to_memory_BRANCH_DO;
  wire execute_to_memory_BRANCH_DO_reg;
  wire \execute_to_memory_ENV_CTRL[1]_i_4_n_0 ;
  wire \execute_to_memory_ENV_CTRL[1]_i_5_n_0 ;
  wire \execute_to_memory_ENV_CTRL[1]_i_6_n_0 ;
  wire \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_3_n_0 ;
  wire \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_4_n_0 ;
  wire \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_5_n_0 ;
  wire \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_6_n_0 ;
  wire \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_7_n_0 ;
  wire \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_1 ;
  wire \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_2 ;
  wire \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_3 ;
  wire execute_to_memory_MEMORY_ENABLE;
  wire execute_to_memory_MEMORY_STORE;
  wire [31:0]\execute_to_memory_REGFILE_WRITE_DATA_reg[31] ;
  wire execute_to_memory_REGFILE_WRITE_VALID;
  wire fetchStage_hit_error;
  wire fetchStage_hit_hits_0;
  wire fetchStage_hit_hits_00;
  wire [3:0]fetchStage_hit_hits_00_carry_0;
  wire [3:0]fetchStage_hit_hits_00_carry_1;
  wire [3:0]fetchStage_hit_hits_00_carry__0_0;
  wire [3:0]fetchStage_hit_hits_00_carry__0_1;
  wire [2:0]fetchStage_hit_hits_00_carry__0_2;
  wire fetchStage_hit_hits_00_carry__0_i_1_n_0;
  wire fetchStage_hit_hits_00_carry__0_i_2_n_0;
  wire fetchStage_hit_hits_00_carry__0_i_3_n_0;
  wire fetchStage_hit_hits_00_carry__0_i_4_n_0;
  wire fetchStage_hit_hits_00_carry__0_n_0;
  wire fetchStage_hit_hits_00_carry__0_n_1;
  wire fetchStage_hit_hits_00_carry__0_n_2;
  wire fetchStage_hit_hits_00_carry__0_n_3;
  wire [2:0]fetchStage_hit_hits_00_carry__1_0;
  wire fetchStage_hit_hits_00_carry__1_i_1_n_0;
  wire fetchStage_hit_hits_00_carry_i_1_n_0;
  wire fetchStage_hit_hits_00_carry_i_2_n_0;
  wire fetchStage_hit_hits_00_carry_i_3_n_0;
  wire fetchStage_hit_hits_00_carry_i_4_n_0;
  wire fetchStage_hit_hits_00_carry_n_0;
  wire fetchStage_hit_hits_00_carry_n_1;
  wire fetchStage_hit_hits_00_carry_n_2;
  wire fetchStage_hit_hits_00_carry_n_3;
  wire [25:0]fetchStage_read_waysValues_0_tag_address;
  wire gpio_ien_storage;
  wire gpio_oe_storage;
  wire gpio_out_storage_reg;
  wire gpioin0_enable_storage;
  wire gpioin0_gpioin0_edge_storage;
  wire gpioin0_gpioin0_edge_storage_reg;
  wire gpioin0_gpioin0_mode_storage;
  wire gpioin0_gpioin0_pending;
  wire gpioin0_gpioin0_trigger;
  wire gpioin1_enable_storage;
  wire gpioin1_gpioin1_edge_storage;
  wire gpioin1_gpioin1_edge_storage_reg;
  wire gpioin1_gpioin1_mode_storage;
  wire gpioin1_gpioin1_pending;
  wire gpioin1_gpioin1_trigger;
  wire gpioin2_enable_storage;
  wire gpioin2_gpioin2_edge_storage;
  wire gpioin2_gpioin2_edge_storage_reg;
  wire gpioin2_gpioin2_mode_storage;
  wire gpioin2_gpioin2_pending;
  wire gpioin2_gpioin2_trigger;
  wire gpioin3_enable_storage;
  wire gpioin3_enable_storage_reg;
  wire gpioin3_gpioin3_edge_storage;
  wire gpioin3_gpioin3_mode_storage;
  wire gpioin3_gpioin3_pending;
  wire gpioin3_gpioin3_trigger;
  wire gpioin4_enable_storage;
  wire gpioin4_enable_storage_reg;
  wire gpioin4_gpioin4_edge_storage;
  wire gpioin4_gpioin4_mode_storage;
  wire gpioin4_gpioin4_pending;
  wire gpioin4_gpioin4_trigger;
  wire gpioin5_enable_storage;
  wire gpioin5_enable_storage_reg;
  wire gpioin5_gpioin5_edge_storage;
  wire gpioin5_gpioin5_mode_storage;
  wire gpioin5_gpioin5_pending;
  wire gpioin5_gpioin5_trigger;
  wire [1:0]grant_reg;
  wire hk_ack_i;
  wire \housekeeping/gpio_select ;
  wire int_rst_reg;
  wire int_rst_reg_0;
  wire int_rst_reg_1;
  wire [0:0]int_rst_reg_2;
  wire [0:0]int_rst_reg_3;
  wire [31:0]\interface0_bank_bus_dat_r_reg[31] ;
  wire \interface10_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface10_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface10_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface10_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface10_bank_bus_dat_r[31]_i_3_n_0 ;
  wire [31:0]\interface10_bank_bus_dat_r_reg[31] ;
  wire [31:0]\interface10_bank_bus_dat_r_reg[31]_0 ;
  wire [31:0]\interface10_bank_bus_dat_r_reg[31]_1 ;
  wire \interface11_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface11_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface11_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface11_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface11_bank_bus_dat_r[1]_i_2_n_0 ;
  wire \interface11_bank_bus_dat_r[1]_i_3_n_0 ;
  wire \interface11_bank_bus_dat_r_reg[0] ;
  wire \interface11_bank_bus_dat_r_reg[0]_0 ;
  wire \interface11_bank_bus_dat_r_reg[1] ;
  wire \interface11_bank_bus_dat_r_reg[1]_0 ;
  wire \interface12_bank_bus_dat_r_reg[0] ;
  wire \interface12_bank_bus_dat_r_reg[0]_0 ;
  wire \interface12_bank_bus_dat_r_reg[0]_1 ;
  wire \interface13_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface13_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface13_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface13_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface13_bank_bus_dat_r[0]_i_6_n_0 ;
  wire \interface13_bank_bus_dat_r[0]_i_7_n_0 ;
  wire \interface14_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface14_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface14_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface14_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface14_bank_bus_dat_r[0]_i_6_n_0 ;
  wire \interface15_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface15_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface15_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface15_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface15_bank_bus_dat_r[0]_i_6_n_0 ;
  wire \interface16_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface16_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface16_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface16_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface16_bank_bus_dat_r[0]_i_6_n_0 ;
  wire \interface16_bank_bus_dat_r[0]_i_7_n_0 ;
  wire \interface17_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface17_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface17_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface17_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface17_bank_bus_dat_r[0]_i_6_n_0 ;
  wire \interface17_bank_bus_dat_r[0]_i_7_n_0 ;
  wire \interface18_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface18_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface18_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface18_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface18_bank_bus_dat_r[0]_i_6_n_0 ;
  wire \interface18_bank_bus_dat_r[0]_i_7_n_0 ;
  wire \interface1_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface1_bank_bus_dat_r_reg[0] ;
  wire \interface2_bank_bus_dat_r_reg[0] ;
  wire \interface3_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface3_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface3_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface3_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface3_bank_bus_dat_r[1]_i_2_n_0 ;
  wire \interface3_bank_bus_dat_r[1]_i_3_n_0 ;
  wire \interface3_bank_bus_dat_r[23]_i_2_n_0 ;
  wire \interface3_bank_bus_dat_r[31]_i_10_n_0 ;
  wire [0:0]\interface3_bank_bus_dat_r[31]_i_1_0 ;
  wire [0:0]\interface3_bank_bus_dat_r[31]_i_1_1 ;
  wire [0:0]\interface3_bank_bus_dat_r[31]_i_6_0 ;
  wire \interface3_bank_bus_dat_r[31]_i_7_n_0 ;
  wire \interface3_bank_bus_dat_r[31]_i_8_n_0 ;
  wire \interface3_bank_bus_dat_r[31]_i_9_n_0 ;
  wire \interface3_bank_bus_dat_r[7]_i_2_n_0 ;
  wire [0:0]\interface3_bank_bus_dat_r_reg[0] ;
  wire [23:0]\interface3_bank_bus_dat_r_reg[23] ;
  wire [31:0]\interface3_bank_bus_dat_r_reg[31] ;
  wire \interface3_bank_bus_dat_r_reg[31]_0 ;
  wire [7:0]\interface3_bank_bus_dat_r_reg[7] ;
  wire \interface5_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface5_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface5_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface5_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface5_bank_bus_dat_r[0]_i_6_n_0 ;
  wire \interface5_bank_bus_dat_r[0]_i_7_n_0 ;
  wire \interface5_bank_bus_dat_r_reg[0] ;
  wire \interface5_bank_bus_dat_r_reg[0]_0 ;
  wire \interface5_bank_bus_dat_r_reg[0]_1 ;
  wire \interface6_bank_bus_dat_r[0]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[0]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[0]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[10]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[10]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[10]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[10]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[10]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[10]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[11]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[11]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[11]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[11]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[11]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[11]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[12]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[12]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[12]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[12]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[12]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[12]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[13]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[13]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[13]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[13]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[13]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[13]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[14]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[14]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[14]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[14]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[14]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[14]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[15]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[15]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[15]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[15]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[15]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[15]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[16]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[16]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[16]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[16]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[16]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[16]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[17]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[17]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[17]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[17]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[17]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[17]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[18]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[18]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[18]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[18]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[18]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[18]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[19]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[19]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[19]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[19]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[19]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[19]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[1]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[1]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[1]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[1]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[1]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[1]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[20]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[20]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[20]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[20]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[20]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[20]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[21]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[21]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[21]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[21]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[21]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[21]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[22]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[22]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[22]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[22]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[22]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[22]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[23]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[23]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[23]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[23]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[23]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[23]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[24]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[24]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[24]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[24]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[24]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[24]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[25]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[25]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[25]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[25]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[25]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[25]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[26]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[26]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[26]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[26]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[26]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[26]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[27]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[27]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[27]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[27]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[27]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[27]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[28]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[28]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[28]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[28]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[28]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[28]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[29]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[29]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[29]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[29]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[29]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[29]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[2]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[2]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[2]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[2]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[2]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[2]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[30]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[30]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[30]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[30]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[30]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[30]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_10_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_11_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_12_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_13_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_14_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_15_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_16_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_17_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_18_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_5_n_0 ;
  wire [127:0]\interface6_bank_bus_dat_r[31]_i_6_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_8_n_0 ;
  wire \interface6_bank_bus_dat_r[31]_i_9_n_0 ;
  wire \interface6_bank_bus_dat_r[3]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[3]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[3]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[3]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[3]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[3]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[4]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[4]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[4]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[4]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[4]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[4]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[5]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[5]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[5]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[5]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[5]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[5]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[6]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[6]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[6]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[6]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[6]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[6]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[7]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[7]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[7]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[7]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[7]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[7]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[8]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[8]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[8]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[8]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[8]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[8]_i_7_n_0 ;
  wire \interface6_bank_bus_dat_r[9]_i_2_n_0 ;
  wire \interface6_bank_bus_dat_r[9]_i_3_n_0 ;
  wire \interface6_bank_bus_dat_r[9]_i_4_n_0 ;
  wire \interface6_bank_bus_dat_r[9]_i_5_n_0 ;
  wire \interface6_bank_bus_dat_r[9]_i_6_n_0 ;
  wire \interface6_bank_bus_dat_r[9]_i_7_n_0 ;
  wire [127:0]\interface6_bank_bus_dat_r_reg[31] ;
  wire [127:0]\interface6_bank_bus_dat_r_reg[31]_0 ;
  wire \interface7_bank_bus_dat_r_reg[0] ;
  wire \interface8_bank_bus_dat_r_reg[0] ;
  wire \interface9_bank_bus_dat_r[0]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r[0]_i_4_n_0 ;
  wire \interface9_bank_bus_dat_r[0]_i_5_n_0 ;
  wire \interface9_bank_bus_dat_r[15]_i_2_n_0 ;
  wire \interface9_bank_bus_dat_r[15]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r[16]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r[1]_i_2_n_0 ;
  wire \interface9_bank_bus_dat_r[1]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r[2]_i_2_n_0 ;
  wire \interface9_bank_bus_dat_r[2]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r[3]_i_2_n_0 ;
  wire \interface9_bank_bus_dat_r[3]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r[4]_i_2_n_0 ;
  wire \interface9_bank_bus_dat_r[4]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r[5]_i_2_n_0 ;
  wire \interface9_bank_bus_dat_r[5]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r[6]_i_2_n_0 ;
  wire \interface9_bank_bus_dat_r[6]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r[7]_i_2_n_0 ;
  wire \interface9_bank_bus_dat_r[7]_i_3_n_0 ;
  wire \interface9_bank_bus_dat_r_reg[0] ;
  wire \interface9_bank_bus_dat_r_reg[0]_0 ;
  wire [15:0]\interface9_bank_bus_dat_r_reg[15] ;
  wire [15:0]\interface9_bank_bus_dat_r_reg[15]_0 ;
  wire [16:0]\interface9_bank_bus_dat_r_reg[16] ;
  wire [7:0]\interface9_bank_bus_dat_r_reg[7] ;
  wire [7:0]\interface9_bank_bus_dat_r_reg[7]_0 ;
  wire \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ;
  wire [1:0]\io_cpu_fetch_data_regNextWhen_reg[14]_0 ;
  wire \io_cpu_fetch_data_regNextWhen_reg[21]_0 ;
  wire \io_cpu_fetch_data_regNextWhen_reg[21]_1 ;
  wire \io_cpu_fetch_data_regNextWhen_reg[21]_2 ;
  wire \io_cpu_fetch_data_regNextWhen_reg[22]_0 ;
  wire \io_cpu_fetch_data_regNextWhen_reg[26]_0 ;
  wire \io_cpu_fetch_data_regNextWhen_reg[29]_0 ;
  wire \io_cpu_fetch_data_regNextWhen_reg[29]_1 ;
  wire [1:0]\io_cpu_fetch_data_regNextWhen_reg[2]_0 ;
  wire \io_cpu_fetch_data_regNextWhen_reg[30]_0 ;
  wire \io_cpu_fetch_data_regNextWhen_reg[30]_1 ;
  wire [31:0]\io_cpu_fetch_data_regNextWhen_reg[31]_0 ;
  wire [1:0]\io_cpu_fetch_data_regNextWhen_reg[4]_0 ;
  wire [1:0]\io_cpu_fetch_data_regNextWhen_reg[6]_0 ;
  wire [1:0]\io_cpu_fetch_data_regNextWhen_reg[6]_1 ;
  wire [1:0]\io_cpu_fetch_data_regNextWhen_reg[6]_2 ;
  wire [0:0]\la_ien_storage[127]_i_3_0 ;
  wire [0:0]\la_ien_storage[127]_i_3_1 ;
  wire [0:0]\la_ien_storage[127]_i_3_2 ;
  wire [3:0]\la_ien_storage[127]_i_4_0 ;
  wire [3:0]\la_ien_storage[127]_i_4_1 ;
  wire [0:0]\la_ien_storage[127]_i_4_2 ;
  wire \la_ien_storage[127]_i_5_n_0 ;
  wire [0:0]\la_ien_storage[63]_i_2_0 ;
  wire [0:0]\la_ien_storage[95]_i_2_0 ;
  wire \la_ien_storage[95]_i_3_n_0 ;
  wire [0:0]la_input;
  wire [0:0]\la_oe_storage[127]_i_2_0 ;
  wire \la_oe_storage[31]_i_2_n_0 ;
  wire \la_oe_storage[63]_i_2_n_0 ;
  wire [0:0]\la_oe_storage[63]_i_3_0 ;
  wire \la_oe_storage[63]_i_3_n_0 ;
  wire \la_out_storage[127]_i_2_n_0 ;
  wire [3:0]\la_out_storage[127]_i_3_0 ;
  wire \la_out_storage[127]_i_3_n_0 ;
  wire \la_out_storage[95]_i_2_n_0 ;
  wire [31:0]\la_out_storage_reg[31] ;
  (* RTL_KEEP = "true" *) (* syn_keep = "true" *) wire [31:0]lineLoader_address;
  wire lineLoader_cmdSent;
  wire lineLoader_cmdSent_i_1_n_0;
  wire lineLoader_cmdSent_i_2_n_0;
  wire \lineLoader_flushCounter[0]_i_1_n_0 ;
  wire \lineLoader_flushCounter[1]_i_1_n_0 ;
  wire \lineLoader_flushCounter_reg[1]_0 ;
  wire \lineLoader_flushCounter_reg_n_0_[0] ;
  wire lineLoader_flushPending_i_1_n_0;
  wire lineLoader_flushPending_i_2_n_0;
  wire lineLoader_flushPending_reg_n_0;
  wire lineLoader_valid;
  wire lineLoader_valid_i_1_n_0;
  (* RTL_KEEP = "true" *) (* syn_keep = "true" *) wire [2:0]lineLoader_wordIndex;
  wire lineLoader_write_tag_0_payload_address;
  wire lineLoader_write_tag_0_payload_data_valid;
  wire [0:0]litespi_grant_reg;
  wire litespi_rx_demux_endpoint0_source_valid;
  wire \litespi_state[2]_i_10_n_0 ;
  wire \litespi_state[2]_i_11_n_0 ;
  wire \litespi_state[2]_i_12_n_0 ;
  wire \litespi_state[2]_i_13_n_0 ;
  wire \litespi_state[2]_i_4_n_0 ;
  wire \litespi_state[2]_i_5_n_0 ;
  wire \litespi_state[2]_i_7_n_0 ;
  wire \litespi_state[2]_i_8_n_0 ;
  wire \litespi_state[2]_i_9_n_0 ;
  wire \litespi_state[3]_i_4_n_0 ;
  wire \litespi_state_reg[0] ;
  wire \litespi_state_reg[0]_0 ;
  wire \litespi_state_reg[0]_1 ;
  wire \litespi_state_reg[0]_2 ;
  wire [26:0]\litespi_state_reg[2]_i_2_0 ;
  wire \litespi_state_reg[2]_i_2_n_3 ;
  wire \litespi_state_reg[2]_i_3_n_0 ;
  wire \litespi_state_reg[2]_i_3_n_1 ;
  wire \litespi_state_reg[2]_i_3_n_2 ;
  wire \litespi_state_reg[2]_i_3_n_3 ;
  wire \litespi_state_reg[2]_i_6_n_0 ;
  wire \litespi_state_reg[2]_i_6_n_1 ;
  wire \litespi_state_reg[2]_i_6_n_2 ;
  wire \litespi_state_reg[2]_i_6_n_3 ;
  wire [1:0]litespiphy_next_state__0;
  wire [1:0]litespiphy_state;
  wire [7:0]memdat_3;
  wire [7:0]\memdat_3_reg[7] ;
  wire [31:0]memory_to_writeBack_MEMORY_READ_DATA;
  wire memory_to_writeBack_REGFILE_WRITE_VALID;
  wire [2:0]mgmtsoc_adr;
  wire mgmtsoc_adr1;
  wire [31:0]mgmtsoc_bus_errors_reg;
  wire [31:0]\mgmtsoc_bus_errors_reg[31] ;
  wire [15:5]mgmtsoc_crossbar_source_payload_data;
  wire [0:0]mgmtsoc_crossbar_source_payload_len;
  wire [0:0]mgmtsoc_dat_w;
  wire mgmtsoc_en_storage;
  wire mgmtsoc_en_storage_reg;
  wire mgmtsoc_enable_storage;
  wire mgmtsoc_enable_storage_reg;
  wire \mgmtsoc_litespimmap_burst_adr[29]_i_6_n_0 ;
  wire [26:0]mgmtsoc_litespimmap_burst_adr_litespi_next_value10;
  wire \mgmtsoc_litespimmap_burst_adr_reg[28] ;
  wire [26:0]\mgmtsoc_litespimmap_burst_adr_reg[29] ;
  wire [29:0]\mgmtsoc_litespimmap_burst_adr_reg[29]_0 ;
  wire [31:0]\mgmtsoc_litespimmap_burst_adr_reg[29]_1 ;
  wire mgmtsoc_litespimmap_cs;
  wire \mgmtsoc_litespisdrphycore_count_reg[2] ;
  wire [3:0]\mgmtsoc_litespisdrphycore_count_reg[2]_0 ;
  wire [3:0]mgmtsoc_litespisdrphycore_sr_out1;
  wire \mgmtsoc_litespisdrphycore_sr_out[10]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[10]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[10]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[11]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[11]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[11]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[11]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[12]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[12]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[12]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[13]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[13]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[13]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[14]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[14]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[14]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[14]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[15]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[15]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[15]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[15]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[15]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_10_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_11_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_12_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[20]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[20]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[20]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[21]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[21]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[21]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[21]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[21]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[23]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[24]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[24]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[25]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[25]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[25]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[26]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[26]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[26]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[27]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[27]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[27]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[27]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[28]_i_10_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[28]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[28]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[28]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[28]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[28]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_4 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_n_0 ;
  wire [2:0]\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_11_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_13_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_15_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_16_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_17_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_19_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_20_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_22_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_24_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_26_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_29_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_32_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_33_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_34_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_39_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_40_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_41_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_43_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0 ;
  wire [21:0]\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_45_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_46_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_49_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_50_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_51_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_55_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_56_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_57_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[6]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[7]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[7]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[8]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[8]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[9]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[10] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 ;
  wire [5:0]\mgmtsoc_litespisdrphycore_sr_out_reg[11] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[12] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[13] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[14] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[15] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[16] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[17] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[18] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[18]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[19] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[19]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[20] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[21] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[22] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[23] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[24] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[25] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[26] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[27] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[28] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 ;
  wire [26:0]\mgmtsoc_litespisdrphycore_sr_out_reg[29] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[30] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[31] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[5] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ;
  wire [1:0]\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[7] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[8] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[9] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[9]_0 ;
  wire [0:0]\mgmtsoc_litespisdrphycore_storage[7]_i_3_0 ;
  wire [0:0]\mgmtsoc_load_storage[31]_i_2_0 ;
  wire [0:0]\mgmtsoc_load_storage[31]_i_3_0 ;
  wire \mgmtsoc_load_storage[31]_i_3_n_0 ;
  wire [31:0]\mgmtsoc_load_storage_reg[31] ;
  wire \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ;
  wire \mgmtsoc_master_rx_fifo_source_payload_data_reg[0] ;
  wire \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_0 ;
  wire \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_1 ;
  wire [31:0]\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] ;
  wire mgmtsoc_master_rx_fifo_source_valid_reg;
  wire mgmtsoc_master_rx_fifo_source_valid_reg_0;
  wire [0:0]mgmtsoc_master_status_status;
  wire mgmtsoc_pending_r;
  wire mgmtsoc_pending_r_reg;
  wire mgmtsoc_reset_re;
  wire \mgmtsoc_reset_storage_reg[0] ;
  wire \mgmtsoc_reset_storage_reg[0]_0 ;
  wire \mgmtsoc_reset_storage_reg[1] ;
  wire \mgmtsoc_reset_storage_reg[1]_0 ;
  wire \mgmtsoc_reset_storage_reg[1]_1 ;
  wire mgmtsoc_update_value_storage;
  wire mgmtsoc_update_value_storage_reg;
  wire mgmtsoc_vexriscv_debug_reset;
  wire \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] ;
  wire \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 ;
  wire \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 ;
  wire \mgmtsoc_vexriscv_i_cmd_payload_data_reg[17] ;
  wire mgmtsoc_vexriscv_i_cmd_payload_wr_reg;
  wire mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0;
  wire mgmtsoc_vexriscv_transfer_complete_reg;
  wire mgmtsoc_vexriscv_transfer_complete_reg_0;
  wire mgmtsoc_vexriscv_transfer_complete_reg_1;
  wire mgmtsoc_vexriscv_transfer_in_progress_reg;
  wire mgmtsoc_vexriscv_transfer_in_progress_reg_0;
  wire mgmtsoc_vexriscv_transfer_in_progress_reg_1;
  wire mgmtsoc_vexriscv_transfer_wait_for_ack_reg;
  wire mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0;
  wire mgmtsoc_we;
  wire mgmtsoc_zero_pending;
  wire mprj_ack_i_core;
  wire [31:10]mprj_adr_o_core;
  wire [2:0]mprj_sel_o_core;
  wire mprj_stb_o_core;
  wire mprj_wb_iena_storage_reg;
  wire multiregimpl134_regs1;
  wire multiregimpl135_regs1;
  wire multiregimpl136_regs1;
  wire multiregimpl2_regs1;
  wire next_state;
  wire [5:0]out;
  wire [1:1]p_0_in;
  wire p_0_in1_in;
  wire p_0_in33_in;
  wire [2:0]p_0_in__0;
  wire [31:0]p_1_in;
  wire [31:0]p_1_in_1;
  wire ready_i_3_n_0;
  wire [0:0]ready_reg;
  wire ready_reg_0;
  wire reset0;
  wire \slave_sel_r[0]_i_2_n_0 ;
  wire \slave_sel_r[0]_i_3_n_0 ;
  wire \slave_sel_r[0]_i_4_n_0 ;
  wire \slave_sel_r[0]_i_5_n_0 ;
  wire \slave_sel_r[1]_i_2_n_0 ;
  wire \slave_sel_r[1]_i_3_n_0 ;
  wire \slave_sel_r[2]_i_5_n_0 ;
  wire \slave_sel_r[2]_i_6_n_0 ;
  wire \slave_sel_r[2]_i_7_n_0 ;
  wire \slave_sel_r[3]_i_2_n_0 ;
  wire \slave_sel_r[5]_i_2_n_0 ;
  wire \slave_sel_r[5]_i_3_n_0 ;
  wire \slave_sel_r[6]_i_4_n_0 ;
  wire \slave_sel_r[6]_i_5_n_0 ;
  wire \slave_sel_r[6]_i_6_n_0 ;
  wire \slave_sel_r[6]_i_7_n_0 ;
  wire [4:0]slave_sel_reg;
  wire spi_enabled_storage_reg;
  wire [16:0]\spi_master_cs_storage_reg[16] ;
  wire spi_master_loopback_storage;
  wire spi_master_loopback_storage_reg;
  wire state_reg;
  wire state_reg_0;
  wire state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire state_reg_4;
  wire [2:0]switch_Fetcher_l362;
  wire \uart_enable_storage_reg[0] ;
  wire \uart_enable_storage_reg[0]_0 ;
  wire \uart_enable_storage_reg[1] ;
  wire uart_enabled_storage;
  wire uart_enabled_storage_reg;
  wire \uart_pending_r_reg[0] ;
  wire \uart_pending_r_reg[0]_0 ;
  wire \uart_pending_r_reg[0]_1 ;
  wire \uart_pending_r_reg[1] ;
  wire \uart_pending_r_reg[1]_0 ;
  wire [1:0]uart_pending_status_reg;
  wire \uart_tx_fifo_level0_reg[1] ;
  wire [0:0]\uart_tx_fifo_level0_reg[2] ;
  wire [3:0]\uart_tx_fifo_level0_reg[3] ;
  wire [4:0]\uart_tx_fifo_level0_reg[4] ;
  wire \uart_tx_fifo_produce_reg[0] ;
  wire uart_tx_fifo_rdport_re;
  wire uart_tx_fifo_syncfifo_readable;
  wire \user_irq_ena_storage[2]_i_2_n_0 ;
  wire \user_irq_ena_storage_reg[0] ;
  wire \user_irq_ena_storage_reg[0]_0 ;
  wire \user_irq_ena_storage_reg[0]_1 ;
  wire \user_irq_ena_storage_reg[1] ;
  wire \user_irq_ena_storage_reg[1]_0 ;
  wire \user_irq_ena_storage_reg[1]_1 ;
  wire \user_irq_ena_storage_reg[1]_2 ;
  wire \user_irq_ena_storage_reg[2] ;
  wire \user_irq_ena_storage_reg[2]_0 ;
  wire \user_irq_ena_storage_reg[2]_1 ;
  wire ways_0_tags_reg_i_2_n_0;
  wire ways_0_tags_reg_n_15;
  wire \wbbd_addr[0]_i_2_n_0 ;
  wire \wbbd_addr[0]_i_4_n_0 ;
  wire \wbbd_addr[1]_i_3_0 ;
  wire \wbbd_addr[1]_i_3_1 ;
  wire \wbbd_addr[1]_i_6_n_0 ;
  wire \wbbd_addr[1]_i_7_n_0 ;
  wire \wbbd_addr[2]_i_5 ;
  wire [5:0]\wbbd_addr[4]_i_3_0 ;
  wire \wbbd_addr[4]_i_3_1 ;
  wire \wbbd_addr[4]_i_6_n_0 ;
  wire \wbbd_addr[6]_i_10_n_0 ;
  wire \wbbd_addr[6]_i_9_n_0 ;
  wire \wbbd_addr_reg[0] ;
  wire \wbbd_addr_reg[0]_0 ;
  wire \wbbd_addr_reg[2] ;
  wire \wbbd_addr_reg[2]_0 ;
  wire \wbbd_addr_reg[3] ;
  wire \wbbd_addr_reg[4] ;
  wire \wbbd_addr_reg[4]_0 ;
  wire \wbbd_addr_reg[4]_1 ;
  wire when_CsrPlugin_l1019;
  wire when_CsrPlugin_l909_1;
  wire when_IBusCachedPlugin_l250;
  wire when_Pipeline_l124_2;
  wire writeBack_arbitration_isValid;
  wire writeBack_arbitration_isValid_reg;
  wire writeBack_arbitration_isValid_reg_0;
  wire [1:0]NLW_banks_0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_banks_0_reg_DOPBDOP_UNCONNECTED;
  wire [0:0]NLW_banks_0_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_fetchStage_hit_hits_00_carry_O_UNCONNECTED;
  wire [3:0]NLW_fetchStage_hit_hits_00_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_fetchStage_hit_hits_00_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_fetchStage_hit_hits_00_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_litespi_state_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_litespi_state_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_litespi_state_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_litespi_state_reg[2]_i_6_O_UNCONNECTED ;
  wire [15:12]NLW_ways_0_tags_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ways_0_tags_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ways_0_tags_reg_DOPBDOP_UNCONNECTED;

  assign count_reg_1_sp_1 = count_reg_1_sn_1;
  assign count_reg_7_sn_1 = count_reg_7_sp_1;
  LUT6 #(
    .INIT(64'hFFFFFFFFF0400040)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [0]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0] ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [8]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [8]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [9]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[8]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[10]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [9]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [9]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [10]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[9]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[11]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [10]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [10]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_2 
       (.I0(dBus_cmd_payload_size),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[10]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[12]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [11]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [11]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [11]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[11]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[13]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [12]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [12]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [12]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[12]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[14]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [13]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [13]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [13]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[13]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[15]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [14]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [14]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [14]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[14]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[16]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [15]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [15]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [15]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[15]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[17]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [16]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [16]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [16]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[16]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[18]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [17]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [17]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [17]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[17]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[19]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF4F0F4F00400040)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I1(Q[1]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [1]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1] ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [18]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [18]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [18]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[18]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[20]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [19]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [19]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [19]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[19]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[21]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [20]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [20]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [20]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[20]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[22]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [21]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [21]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [21]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[21]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[23]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [22]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [22]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [22]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[22]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[24]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [23]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [23]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [23]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[23]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[25]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [24]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [24]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [24]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[24]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[26]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [25]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [25]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [25]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[25]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[27]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [26]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [26]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [26]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[26]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[28]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [27]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [27]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [27]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[27]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[29]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [0]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [2]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[0]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[2]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [28]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [28]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [28]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[28]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[30]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBFBBB)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(execute_arbitration_isValid_reg_2),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 [1]),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 [0]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .O(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1FFF1111)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_16_n_0 ),
        .I1(Q[4]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_17_n_0 ),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0 ),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_20_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEFFAE)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_21_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_22_n_0 ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23_n_0 ),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24_n_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25_n_0 ),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_13 
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[6]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14 
       (.I0(Q[29]),
        .I1(Q[31]),
        .I2(Q[27]),
        .I3(Q[28]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26_n_0 ),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_16 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_27_n_0 ),
        .I1(Q[6]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7777FFFF7777CFFF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_17 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_29_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_30_n_0 ),
        .I4(Q[13]),
        .I5(Q[14]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5FFF5C)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [29]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [29]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [31]));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F4FFF4F)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_20 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_31_n_0 ),
        .I1(Q[6]),
        .I2(DebugPlugin_isPipBusy_i_2_n_0),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0 ),
        .I5(Q[4]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_21 
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0 ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0 ),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_33_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0101010F01010101)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_22 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_34_n_0 ),
        .I1(Q[30]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35_n_0 ),
        .I3(Q[13]),
        .I4(Q[6]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_36_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(Q[26]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0 ),
        .I4(Q[28]),
        .I5(Q[27]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24 
       (.I0(execute_CsrPlugin_csr_4032_i_2_n_0),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[31]),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_37_n_0 ),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_38_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_39_n_0 ),
        .I2(Q[6]),
        .I3(Q[21]),
        .I4(Q[9]),
        .I5(Q[12]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF33BBBBBB30)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_27 
       (.I0(Q[12]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_40_n_0 ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_41_n_0 ),
        .I3(Q[5]),
        .I4(Q[13]),
        .I5(Q[14]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[3]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_29 
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF8A)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8_n_0 ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0 ),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11_n_0 ),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_30 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFFFFFFFFFBFFF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_31 
       (.I0(banks_0_reg_i_35_n_0),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32 
       (.I0(Q[2]),
        .I1(Q[14]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_33 
       (.I0(execute_CsrPlugin_csr_3008_i_3_n_0),
        .I1(Q[30]),
        .I2(Q[26]),
        .I3(Q[24]),
        .I4(Q[25]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_34 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[13]),
        .I4(Q[5]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35 
       (.I0(Q[31]),
        .I1(Q[29]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_36 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[14]),
        .I3(Q[2]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_37 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[13]),
        .I3(Q[14]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_38 
       (.I0(Q[20]),
        .I1(Q[28]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_39 
       (.I0(Q[27]),
        .I1(Q[26]),
        .I2(Q[22]),
        .I3(Q[15]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4 
       (.I0(IBusCachedPlugin_injector_nextPcCalc_valids_1),
        .I1(decodeStage_hit_valid),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_error),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_40 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_41 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [29]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[29]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[31]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBE00)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[30]),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_13_n_0 ),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8 
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0),
        .I1(Q[28]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(Q[20]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0 ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9 
       (.I0(Q[26]),
        .I1(execute_CsrPlugin_csr_772_i_3_n_0),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [1]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [1]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [3]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[1]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[3]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [2]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [2]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [4]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[2]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[4]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [3]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [3]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_2 
       (.I0(decode_to_execute_MEMORY_STORE),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[3]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[5]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [4]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [4]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [5]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[4]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[6]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [5]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [5]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [6]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[5]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[7]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [6]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [6]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [7]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[6]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[8]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_1 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_2_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 [7]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [7]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA_reg[31] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [8]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(D[7]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I4(Q[9]),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE20000)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_1 
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0] ));
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_1 
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_2_n_0 ),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 ),
        .I4(execute_to_memory_MEMORY_STORE),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1] ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_1),
        .I3(decodeStage_hit_valid),
        .I4(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I5(decodeStage_hit_error),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1 
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
        .I2(execute_to_memory_MEMORY_ENABLE),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ),
        .I4(execute_to_memory_ALIGNEMENT_FAULT),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2] ));
  LUT6 #(
    .INIT(64'h2222E22200000000)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_i_1 
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .I2(execute_arbitration_isValid_reg_2),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 [1]),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 [0]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] ),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] ));
  LUT4 #(
    .INIT(16'h0002)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_1
       (.I0(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I1(reset0),
        .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg),
        .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4_n_0),
        .O(\mgmtsoc_reset_storage_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h030203020302030F)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_1
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
        .I1(when_CsrPlugin_l909_1),
        .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg_0),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 ),
        .I4(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4_n_0),
        .I5(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_10
       (.I0(Q[31]),
        .I1(Q[29]),
        .I2(Q[30]),
        .I3(Q[5]),
        .I4(Q[13]),
        .I5(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_12_n_0),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_11
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0 ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[13]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35_n_0 ),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_12
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h1)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAABBABAAAAAAAA)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0 ),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_6_n_0),
        .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0),
        .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_8_n_0),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11_n_0 ),
        .I5(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_9_n_0),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0));
  LUT6 #(
    .INIT(64'h10FF10FF10FF1010)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_6
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0 ),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25_n_0 ),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24_n_0 ),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23_n_0 ),
        .I4(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_10_n_0),
        .I5(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_11_n_0),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7
       (.I0(Q[3]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(decode_to_execute_REGFILE_WRITE_VALID_i_3_n_0),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_8
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0 ),
        .I1(execute_CsrPlugin_csr_768_i_2_n_0),
        .I2(Q[30]),
        .I3(execute_CsrPlugin_csr_3008_i_3_n_0),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0 ),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0 ),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_9
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0 ),
        .I1(execute_CsrPlugin_csr_772_i_3_n_0),
        .I2(Q[26]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8_n_0 ),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7_n_0 ),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_2
       (.I0(writeBack_arbitration_isValid),
        .I1(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 [0]),
        .I2(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 [1]),
        .I3(when_CsrPlugin_l1019),
        .O(writeBack_arbitration_isValid_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    \CsrPlugin_mcause_exceptionCode[3]_i_1 
       (.I0(CsrPlugin_hadException),
        .I1(when_Pipeline_l124_2),
        .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
        .I3(CsrPlugin_pipelineLiberator_pcValids_2_reg_2),
        .I4(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
        .I5(DebugPlugin_haltIt_reg),
        .O(when_CsrPlugin_l1019));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \CsrPlugin_mcause_exceptionCode[3]_i_3 
       (.I0(DebugPlugin_haltIt_reg_0),
        .I1(CsrPlugin_pipelineLiberator_pcValids_2_reg_1),
        .I2(CsrPlugin_pipelineLiberator_pcValids_2_reg_0),
        .O(DebugPlugin_haltIt_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    CsrPlugin_mstatus_MPIE_i_4
       (.I0(writeBack_arbitration_isValid),
        .I1(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 [0]),
        .I2(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 [1]),
        .I3(CsrPlugin_mstatus_MPIE_reg[5]),
        .I4(CsrPlugin_mstatus_MPIE_reg[6]),
        .O(writeBack_arbitration_isValid_reg_0));
  LUT4 #(
    .INIT(16'hAF0C)) 
    \CsrPlugin_mtvec_base[0]_i_2 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [15]),
        .I1(_zz_RegFilePlugin_regFile_port0[2]),
        .I2(\dBus_cmd_rData_address_reg[0] [0]),
        .I3(\dBus_cmd_rData_address_reg[0] [1]),
        .O(\decode_to_execute_INSTRUCTION_reg[17] ));
  LUT4 #(
    .INIT(16'h8830)) 
    \CsrPlugin_mtvec_base[1]_i_3 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [16]),
        .I1(\dBus_cmd_rData_address_reg[0] [0]),
        .I2(_zz_RegFilePlugin_regFile_port0[3]),
        .I3(\dBus_cmd_rData_address_reg[0] [1]),
        .O(\decode_to_execute_INSTRUCTION_reg[18] ));
  LUT4 #(
    .INIT(16'h00EA)) 
    CsrPlugin_pipelineLiberator_pcValids_0_i_1
       (.I0(CsrPlugin_pipelineLiberator_pcValids_0_reg_0),
        .I1(when_CsrPlugin_l909_1),
        .I2(CsrPlugin_pipelineLiberator_active),
        .I3(CsrPlugin_pipelineLiberator_pcValids_2),
        .O(CsrPlugin_pipelineLiberator_pcValids_0_reg));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    CsrPlugin_pipelineLiberator_pcValids_0_i_2
       (.I0(DebugPlugin_isPipBusy_i_2_n_0),
        .I1(CsrPlugin_pipelineLiberator_pcValids_2_reg_0),
        .I2(CsrPlugin_pipelineLiberator_pcValids_2_reg_1),
        .I3(DebugPlugin_haltIt_reg_0),
        .O(CsrPlugin_pipelineLiberator_active));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    CsrPlugin_pipelineLiberator_pcValids_0_i_3
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0),
        .I1(CsrPlugin_pipelineLiberator_active),
        .I2(reset0),
        .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg),
        .O(CsrPlugin_pipelineLiberator_pcValids_2));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    CsrPlugin_pipelineLiberator_pcValids_1_i_1
       (.I0(CsrPlugin_pipelineLiberator_pcValids_1_reg_0),
        .I1(\FSM_onehot_grant_reg[2]_29 ),
        .I2(CsrPlugin_pipelineLiberator_active),
        .I3(CsrPlugin_pipelineLiberator_pcValids_0_reg_0),
        .I4(CsrPlugin_pipelineLiberator_pcValids_2),
        .O(CsrPlugin_pipelineLiberator_pcValids_1_reg));
  LUT4 #(
    .INIT(16'h00E2)) 
    CsrPlugin_pipelineLiberator_pcValids_2_i_1
       (.I0(CsrPlugin_pipelineLiberator_pcValids_2_reg_2),
        .I1(CsrPlugin_pipelineLiberator_active),
        .I2(CsrPlugin_pipelineLiberator_pcValids_1_reg_0),
        .I3(CsrPlugin_pipelineLiberator_pcValids_2),
        .O(CsrPlugin_pipelineLiberator_pcValids_2_reg));
  LUT6 #(
    .INIT(64'hFFFFFF5FFFFFFF08)) 
    DebugPlugin_haltIt_i_1
       (.I0(DebugPlugin_stepIt43_out),
        .I1(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [17]),
        .I2(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [25]),
        .I3(execute_arbitration_flushIt),
        .I4(DebugPlugin_haltIt42_out),
        .I5(DebugPlugin_haltIt_reg_0),
        .O(\mgmtsoc_vexriscv_i_cmd_payload_data_reg[17] ));
  LUT4 #(
    .INIT(16'hA800)) 
    DebugPlugin_haltIt_i_4
       (.I0(DebugPlugin_isPipBusy_i_2_n_0),
        .I1(\lineLoader_flushCounter_reg[1]_0 ),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(CsrPlugin_pipelineLiberator_pcValids_2_reg_0),
        .O(DebugPlugin_haltIt42_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    DebugPlugin_isPipBusy_i_1
       (.I0(DebugPlugin_isPipBusy_i_2_n_0),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ),
        .I2(writeBack_arbitration_isValid),
        .I3(execute_arbitration_isValid_reg_2),
        .I4(\lineLoader_flushCounter_reg[1]_0 ),
        .I5(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .O(DebugPlugin_isPipBusy0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h4444F444)) 
    DebugPlugin_isPipBusy_i_2
       (.I0(switch_Fetcher_l362[2]),
        .I1(switch_Fetcher_l362[1]),
        .I2(decodeStage_hit_valid),
        .I3(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I4(decodeStage_hit_error),
        .O(DebugPlugin_isPipBusy_i_2_n_0));
  LUT6 #(
    .INIT(64'hCAFF00ECC8EC004C)) 
    \FSM_onehot_grant[0]_i_1 
       (.I0(grant_reg[0]),
        .I1(\_zz_iBusWishbone_ADR_reg[2] ),
        .I2(dBus_cmd_ready),
        .I3(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ),
        .I4(\FSM_onehot_grant_reg[1] ),
        .I5(grant_reg[1]),
        .O(\FSM_onehot_grant_reg[2]_18 ));
  LUT6 #(
    .INIT(64'hF0C0FBFF0080E8A0)) 
    \FSM_onehot_grant[1]_i_1 
       (.I0(grant_reg[0]),
        .I1(\_zz_iBusWishbone_ADR_reg[2] ),
        .I2(dBus_cmd_ready),
        .I3(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ),
        .I4(\FSM_onehot_grant_reg[1] ),
        .I5(grant_reg[1]),
        .O(\FSM_onehot_grant_reg[2]_20 ));
  LUT6 #(
    .INIT(64'hAF0CEE0AAE0A0E0A)) 
    \FSM_onehot_grant[2]_i_1 
       (.I0(grant_reg[0]),
        .I1(\_zz_iBusWishbone_ADR_reg[2] ),
        .I2(dBus_cmd_ready),
        .I3(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ),
        .I4(\FSM_onehot_grant_reg[1] ),
        .I5(grant_reg[1]),
        .O(\FSM_onehot_grant_reg[2]_19 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_wbbd_state[9]_i_10 
       (.I0(\FSM_onehot_wbbd_state[9]_i_13_n_0 ),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(mprj_adr_o_core[10]),
        .I3(\FSM_onehot_grant_reg[2]_17 ),
        .I4(\FSM_onehot_wbbd_state[9]_i_17_n_0 ),
        .O(\FSM_onehot_wbbd_state[9]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_wbbd_state[9]_i_12 
       (.I0(mprj_adr_o_core[30]),
        .I1(mprj_adr_o_core[31]),
        .I2(mprj_adr_o_core[27]),
        .I3(mprj_adr_o_core[24]),
        .O(\FSM_onehot_wbbd_state[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_wbbd_state[9]_i_13 
       (.I0(mprj_adr_o_core[18]),
        .I1(mprj_adr_o_core[19]),
        .I2(mprj_adr_o_core[16]),
        .I3(mprj_adr_o_core[17]),
        .O(\FSM_onehot_wbbd_state[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_onehot_wbbd_state[9]_i_14 
       (.I0(\FSM_onehot_wbbd_state[9]_i_18_n_0 ),
        .I1(\slave_sel_r[5]_i_2_n_0 ),
        .I2(mprj_adr_o_core[29]),
        .I3(\FSM_onehot_grant_reg[2]_17 ),
        .O(\FSM_onehot_wbbd_state[9]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_wbbd_state[9]_i_15 
       (.I0(\FSM_onehot_grant_reg[2]_15 ),
        .I1(mprj_adr_o_core[27]),
        .I2(mprj_adr_o_core[24]),
        .I3(\FSM_onehot_grant_reg[2]_16 ),
        .O(\FSM_onehot_wbbd_state[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \FSM_onehot_wbbd_state[9]_i_16 
       (.I0(\FSM_onehot_wbbd_state[9]_i_13_n_0 ),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\dbg_uart_address_reg[19] ),
        .I3(\FSM_onehot_wbbd_state[9]_i_19_n_0 ),
        .I4(\slave_sel_r[5]_i_2_n_0 ),
        .I5(\FSM_onehot_wbbd_state[9]_i_18_n_0 ),
        .O(\FSM_onehot_wbbd_state[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_onehot_wbbd_state[9]_i_17 
       (.I0(\FSM_onehot_wbbd_state[9]_i_18_n_0 ),
        .I1(\slave_sel_r[5]_i_2_n_0 ),
        .I2(mprj_adr_o_core[29]),
        .I3(\FSM_onehot_grant_reg[2]_0 ),
        .O(\FSM_onehot_wbbd_state[9]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_wbbd_state[9]_i_18 
       (.I0(mprj_adr_o_core[14]),
        .I1(mprj_adr_o_core[15]),
        .I2(mprj_adr_o_core[12]),
        .I3(mprj_adr_o_core[13]),
        .O(\FSM_onehot_wbbd_state[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BB88FFFFFFFF)) 
    \FSM_onehot_wbbd_state[9]_i_19 
       (.I0(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [9]),
        .I1(grant_reg[1]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [11]),
        .I3(lineLoader_address[11]),
        .I4(grant_reg[0]),
        .I5(mprj_adr_o_core[29]),
        .O(\FSM_onehot_wbbd_state[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8800880888008888)) 
    \FSM_onehot_wbbd_state[9]_i_2 
       (.I0(\wbbd_addr[4]_i_3_0 [0]),
        .I1(\FSM_onehot_wbbd_state[9]_i_6_n_0 ),
        .I2(\FSM_onehot_wbbd_state[9]_i_7_n_0 ),
        .I3(\housekeeping/gpio_select ),
        .I4(\FSM_onehot_wbbd_state[9]_i_9_n_0 ),
        .I5(\FSM_onehot_wbbd_state[9]_i_10_n_0 ),
        .O(\FSM_onehot_wbbd_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_onehot_wbbd_state[9]_i_6 
       (.I0(\FSM_onehot_wbbd_state[9]_i_12_n_0 ),
        .I1(mprj_stb_o_core),
        .I2(mprj_adr_o_core[25]),
        .I3(\slave_sel_r[6]_i_6_n_0 ),
        .I4(mprj_adr_o_core[28]),
        .I5(mprj_adr_o_core[26]),
        .O(\FSM_onehot_wbbd_state[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_wbbd_state[9]_i_7 
       (.I0(\FSM_onehot_wbbd_state[9]_i_13_n_0 ),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\FSM_onehot_grant_reg[2]_0 ),
        .I3(mprj_adr_o_core[10]),
        .I4(\FSM_onehot_wbbd_state[9]_i_14_n_0 ),
        .O(\FSM_onehot_wbbd_state[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_wbbd_state[9]_i_8 
       (.I0(\FSM_onehot_wbbd_state[9]_i_15_n_0 ),
        .I1(mprj_adr_o_core[31]),
        .I2(mprj_adr_o_core[30]),
        .I3(mprj_adr_o_core[28]),
        .I4(mprj_adr_o_core[10]),
        .I5(\FSM_onehot_wbbd_state[9]_i_16_n_0 ),
        .O(\housekeeping/gpio_select ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_wbbd_state[9]_i_9 
       (.I0(mprj_adr_o_core[11]),
        .I1(mprj_adr_o_core[28]),
        .I2(mprj_adr_o_core[30]),
        .I3(mprj_adr_o_core[31]),
        .I4(\FSM_onehot_wbbd_state[9]_i_15_n_0 ),
        .O(\FSM_onehot_wbbd_state[9]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABFAAAAAA80)) 
    \FSM_sequential_litespiphy_state[0]_i_1 
       (.I0(litespiphy_next_state__0[0]),
        .I1(\FSM_sequential_litespiphy_state_reg[1]_0 ),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg),
        .I3(\FSM_sequential_litespiphy_state_reg[1]_1 ),
        .I4(\FSM_sequential_litespiphy_state_reg[1]_2 ),
        .I5(litespiphy_state[0]),
        .O(\FSM_sequential_litespiphy_state_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAABFAAAAAA80)) 
    \FSM_sequential_litespiphy_state[1]_i_1 
       (.I0(litespiphy_next_state__0[1]),
        .I1(\FSM_sequential_litespiphy_state_reg[1]_0 ),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg),
        .I3(\FSM_sequential_litespiphy_state_reg[1]_1 ),
        .I4(\FSM_sequential_litespiphy_state_reg[1]_2 ),
        .I5(litespiphy_state[1]),
        .O(\FSM_sequential_litespiphy_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hE3C0E3C3)) 
    \FSM_sequential_switch_Fetcher_l362[0]_i_1 
       (.I0(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[0]),
        .I3(switch_Fetcher_l362[1]),
        .I4(\FSM_sequential_switch_Fetcher_l362_reg[0] ),
        .O(\FSM_sequential_switch_Fetcher_l362_reg[2] ));
  LUT4 #(
    .INIT(16'hEF30)) 
    \FSM_sequential_switch_Fetcher_l362[1]_i_1 
       (.I0(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[0]),
        .I3(switch_Fetcher_l362[1]),
        .O(\FSM_sequential_switch_Fetcher_l362_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hDCC0)) 
    \FSM_sequential_switch_Fetcher_l362[2]_i_1 
       (.I0(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[0]),
        .I3(switch_Fetcher_l362[1]),
        .O(\FSM_sequential_switch_Fetcher_l362_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \FSM_sequential_switch_Fetcher_l362[2]_i_2 
       (.I0(\decode_to_execute_ENV_CTRL_reg[1] ),
        .I1(banks_0_reg_i_19_n_0),
        .I2(CsrPlugin_pipelineLiberator_active),
        .I3(\FSM_onehot_grant_reg[2]_29 ),
        .I4(banks_0_reg_i_6_n_0),
        .I5(when_CsrPlugin_l909_1),
        .O(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    HazardSimplePlugin_writeBackBuffer_valid_i_1
       (.I0(memory_to_writeBack_REGFILE_WRITE_VALID),
        .I1(writeBack_arbitration_isValid),
        .O(HazardSimplePlugin_writeBackWrites_valid));
  LUT6 #(
    .INIT(64'h000000002F202020)) 
    IBusCachedPlugin_fetchPc_inc_i_1
       (.I0(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_n_0),
        .I1(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2_n_0),
        .I2(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .I3(\IBusCachedPlugin_fetchPc_pcReg[5]_i_4_n_0 ),
        .I4(_zz_IBusCachedPlugin_fetchPc_pc),
        .I5(reset0),
        .O(IBusCachedPlugin_fetchPc_inc_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[10]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[10] ),
        .I1(D[8]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[12]_0 [1]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[11]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[11] ),
        .I1(D[9]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[12]_0 [2]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[12]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[12] ),
        .I1(D[10]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[12]_0 [3]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[13]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[13] ),
        .I1(D[11]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[16]_0 [0]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[14]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[14] ),
        .I1(D[12]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[16]_0 [1]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[15]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[15] ),
        .I1(D[13]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[16]_0 [2]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[16]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[16] ),
        .I1(D[14]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[16]_0 [3]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16] ));
  LUT6 #(
    .INIT(64'h0000BA8AFFFFBA8A)) 
    \IBusCachedPlugin_fetchPc_pcReg[17]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[20]_0 [0]),
        .I1(decodeStage_hit_valid),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(D[15]),
        .I4(execute_to_memory_BRANCH_DO_reg),
        .I5(\IBusCachedPlugin_fetchPc_pcReg_reg[17] ),
        .O(decodeStage_hit_valid_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[18]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[18] ),
        .I1(D[16]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[20]_0 [1]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[19]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[19] ),
        .I1(D[17]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[20]_0 [2]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[20]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[20] ),
        .I1(D[18]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[20]_0 [3]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[21]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[21] ),
        .I1(D[19]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[24]_0 [0]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[22]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[22] ),
        .I1(D[20]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[24]_0 [1]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[23]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[23] ),
        .I1(D[21]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[24]_0 [2]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[24]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[24] ),
        .I1(D[22]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[24]_0 [3]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[25]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[25] ),
        .I1(D[23]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[28] [0]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[26]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[26] ),
        .I1(D[24]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[28] [1]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[27]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[27] ),
        .I1(D[25]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[28] [2]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27] ));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \IBusCachedPlugin_fetchPc_pcReg[28]_i_1 
       (.I0(writeBack_arbitration_isValid_reg),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [26]),
        .I2(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_0 ),
        .I3(\IBusCachedPlugin_fetchPc_pcReg[28]_i_3_n_0 ),
        .I4(IBusCachedPlugin_fetchPc_booted_reg),
        .I5(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_1 ),
        .O(\execute_to_memory_BRANCH_CALC_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55450040)) 
    \IBusCachedPlugin_fetchPc_pcReg[28]_i_3 
       (.I0(execute_to_memory_BRANCH_DO_reg),
        .I1(D[26]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[28] [3]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_2 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[29]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[29] ),
        .I1(D[27]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(O[0]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[30]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[30] ),
        .I1(D[28]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(O[1]),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30] ));
  LUT6 #(
    .INIT(64'h0000BA8AFFFFBA8A)) 
    \IBusCachedPlugin_fetchPc_pcReg[31]_i_1 
       (.I0(O[2]),
        .I1(decodeStage_hit_valid),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(D[29]),
        .I4(execute_to_memory_BRANCH_DO_reg),
        .I5(\IBusCachedPlugin_fetchPc_pcReg_reg[31] ),
        .O(decodeStage_hit_valid_reg_0));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAAAAAAA)) 
    \IBusCachedPlugin_fetchPc_pcReg[5]_i_1 
       (.I0(reset0),
        .I1(\IBusCachedPlugin_fetchPc_pcReg[5]_i_2_n_0 ),
        .I2(when_CsrPlugin_l909_1),
        .I3(\IBusCachedPlugin_fetchPc_pcReg[5]_i_3_n_0 ),
        .I4(\IBusCachedPlugin_fetchPc_pcReg[5]_i_4_n_0 ),
        .I5(IBusCachedPlugin_fetchPc_booted),
        .O(IBusCachedPlugin_fetchPc_booted_reg));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h3B)) 
    \IBusCachedPlugin_fetchPc_pcReg[5]_i_2 
       (.I0(decodeStage_hit_valid),
        .I1(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I2(decodeStage_hit_error),
        .O(\IBusCachedPlugin_fetchPc_pcReg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \IBusCachedPlugin_fetchPc_pcReg[5]_i_3 
       (.I0(banks_0_reg_i_17_n_0),
        .I1(\IBusCachedPlugin_fetchPc_pcReg[5]_i_5_n_0 ),
        .I2(DebugPlugin_isPipBusy_i_2_n_0),
        .I3(\FSM_onehot_grant_reg[2]_29 ),
        .I4(CsrPlugin_pipelineLiberator_active),
        .I5(\IBusCachedPlugin_fetchPc_pcReg_reg[6]_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000B0B0B)) 
    \IBusCachedPlugin_fetchPc_pcReg[5]_i_4 
       (.I0(decodeStage_hit_valid),
        .I1(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I2(writeBack_arbitration_isValid_reg),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ),
        .I4(execute_to_memory_BRANCH_DO),
        .O(\IBusCachedPlugin_fetchPc_pcReg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000EEE00000000)) 
    \IBusCachedPlugin_fetchPc_pcReg[5]_i_5 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg[5]_i_7_n_0 ),
        .I1(banks_0_reg_i_21_n_0),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\IBusCachedPlugin_fetchPc_pcReg[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h41FF4141)) 
    \IBusCachedPlugin_fetchPc_pcReg[5]_i_7 
       (.I0(banks_0_reg_i_24_n_0),
        .I1(Q[23]),
        .I2(banks_0_reg_i_26_0[3]),
        .I3(banks_0_reg_i_23_n_0),
        .I4(banks_0_reg_i_22_n_0),
        .O(\IBusCachedPlugin_fetchPc_pcReg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[6]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[6] ),
        .I1(D[4]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(banks_0_reg_i_10_n_6),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[7]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[7] ),
        .I1(D[5]),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(banks_0_reg_i_10_n_5),
        .I5(execute_to_memory_BRANCH_DO_reg),
        .O(\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7] ));
  LUT6 #(
    .INIT(64'h0000BA8AFFFFBA8A)) 
    \IBusCachedPlugin_fetchPc_pcReg[8]_i_1 
       (.I0(banks_0_reg_i_10_n_4),
        .I1(decodeStage_hit_valid),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(D[6]),
        .I4(execute_to_memory_BRANCH_DO_reg),
        .I5(\IBusCachedPlugin_fetchPc_pcReg_reg[8]_0 ),
        .O(decodeStage_hit_valid_reg_3));
  LUT6 #(
    .INIT(64'h0000BA8AFFFFBA8A)) 
    \IBusCachedPlugin_fetchPc_pcReg[9]_i_1 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg_reg[12]_0 [0]),
        .I1(decodeStage_hit_valid),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(D[7]),
        .I4(execute_to_memory_BRANCH_DO_reg),
        .I5(\IBusCachedPlugin_fetchPc_pcReg_reg[9] ),
        .O(decodeStage_hit_valid_reg_2));
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    IBusCachedPlugin_injector_nextPcCalc_valids_0_i_1
       (.I0(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .I1(execute_to_memory_BRANCH_DO_reg),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I3(decodeStage_hit_valid),
        .I4(IBusCachedPlugin_injector_nextPcCalc_valids_0),
        .O(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    IBusCachedPlugin_injector_nextPcCalc_valids_1_i_1
       (.I0(execute_to_memory_BRANCH_DO_reg),
        .I1(when_IBusCachedPlugin_l250),
        .I2(IBusCachedPlugin_injector_nextPcCalc_valids_0),
        .I3(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .I4(IBusCachedPlugin_injector_nextPcCalc_valids_1),
        .I5(reset0),
        .O(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_i_1
       (.I0(mprj_stb_o_core),
        .I1(\FSM_onehot_grant_reg[2]_4 ),
        .O(dff_en));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_i_11
       (.I0(\FSM_onehot_grant_reg[2]_27 ),
        .I1(RAM_reg),
        .O(WE0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_i_12
       (.I0(\FSM_onehot_grant_reg[2]_27 ),
        .I1(mprj_sel_o_core[2]),
        .O(WE0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_i_13
       (.I0(\FSM_onehot_grant_reg[2]_27 ),
        .I1(mprj_sel_o_core[1]),
        .O(WE0[1]));
  LUT6 #(
    .INIT(64'hAAAA02AAAAAAAAAA)) 
    RAM_reg_i_14
       (.I0(\FSM_onehot_grant_reg[2]_27 ),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [0]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [1]),
        .I3(RAM_reg_0),
        .I4(grant_reg[1]),
        .I5(grant_reg[0]),
        .O(WE0[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_i_15
       (.I0(mprj_stb_o_core),
        .I1(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I2(\FSM_onehot_grant_reg[2]_6 ),
        .O(\FSM_onehot_grant_reg[2]_27 ));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_i_1__0
       (.I0(mprj_stb_o_core),
        .I1(\FSM_onehot_grant_reg[2]_6 ),
        .O(dff2_en));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_i_2
       (.I0(mprj_stb_o_core),
        .I1(\FSM_onehot_grant_reg[2]_4 ),
        .O(\FSM_onehot_grant_reg[2]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_i_2__0
       (.I0(mprj_stb_o_core),
        .I1(\FSM_onehot_grant_reg[2]_6 ),
        .O(\FSM_onehot_grant_reg[2]_5 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_i_3
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[9]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [9]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [7]),
        .O(\FSM_onehot_grant_reg[2]_16 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_i_4
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[8]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [8]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [6]),
        .O(\FSM_onehot_grant_reg[2]_15 ));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_i_43
       (.I0(\FSM_onehot_grant_reg[2]_28 ),
        .I1(RAM_reg),
        .O(dBus_cmd_rData_wr_reg[3]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_i_44
       (.I0(\FSM_onehot_grant_reg[2]_28 ),
        .I1(mprj_sel_o_core[2]),
        .O(dBus_cmd_rData_wr_reg[2]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_i_45
       (.I0(\FSM_onehot_grant_reg[2]_28 ),
        .I1(mprj_sel_o_core[1]),
        .O(dBus_cmd_rData_wr_reg[1]));
  LUT6 #(
    .INIT(64'hAAAA02AAAAAAAAAA)) 
    RAM_reg_i_46
       (.I0(\FSM_onehot_grant_reg[2]_28 ),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [0]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [1]),
        .I3(RAM_reg_0),
        .I4(grant_reg[1]),
        .I5(grant_reg[0]),
        .O(dBus_cmd_rData_wr_reg[0]));
  LUT6 #(
    .INIT(64'h00FF00001B1B1B1B)) 
    RAM_reg_i_47
       (.I0(grant_reg[0]),
        .I1(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ),
        .I2(dBus_cmd_ready),
        .I3(\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 ),
        .I4(\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 ),
        .I5(grant_reg[1]),
        .O(mprj_stb_o_core));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_i_49
       (.I0(mprj_stb_o_core),
        .I1(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I2(\FSM_onehot_grant_reg[2]_4 ),
        .O(\FSM_onehot_grant_reg[2]_28 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_i_5
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[7]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [7]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [5]),
        .O(\FSM_onehot_grant_reg[2]_14 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_i_6
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[6]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [6]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [4]),
        .O(\FSM_onehot_grant_reg[2]_13 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_i_7
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[5]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [5]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [3]),
        .O(\FSM_onehot_grant_reg[2]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_1_i_1
       (.I0(Q[19]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_28),
        .O(decode_RegFilePlugin_regFileReadAddress1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_1_i_2
       (.I0(Q[18]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_29),
        .O(decode_RegFilePlugin_regFileReadAddress1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_1_i_3
       (.I0(Q[17]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_30),
        .O(decode_RegFilePlugin_regFileReadAddress1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_1_i_4
       (.I0(Q[16]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_31),
        .O(decode_RegFilePlugin_regFileReadAddress1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_1_i_5
       (.I0(Q[15]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_0),
        .O(decode_RegFilePlugin_regFileReadAddress1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_2_i_1
       (.I0(Q[24]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_23),
        .O(decode_RegFilePlugin_regFileReadAddress2[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_2_i_2
       (.I0(Q[23]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_24),
        .O(decode_RegFilePlugin_regFileReadAddress2[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_2_i_3
       (.I0(Q[22]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_25),
        .O(decode_RegFilePlugin_regFileReadAddress2[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_2_i_4
       (.I0(Q[21]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_26),
        .O(decode_RegFilePlugin_regFileReadAddress2[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    RegFilePlugin_regFile_reg_2_i_5
       (.I0(Q[20]),
        .I1(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I2(banks_0_reg_n_27),
        .O(decode_RegFilePlugin_regFileReadAddress2[0]));
  LUT4 #(
    .INIT(16'hC022)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_3 
       (.I0(_zz_RegFilePlugin_regFile_port0[0]),
        .I1(\dBus_cmd_rData_address_reg[0] [1]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [13]),
        .I3(\dBus_cmd_rData_address_reg[0] [0]),
        .O(RegFilePlugin_regFile_reg_1_0));
  LUT6 #(
    .INIT(64'h00000000303000AA)) 
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_1
       (.I0(\lineLoader_flushCounter_reg[1]_0 ),
        .I1(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2_n_0),
        .I2(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_n_0),
        .I3(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4_n_0),
        .I4(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .I5(reset0),
        .O(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2
       (.I0(lineLoader_flushPending_i_2_n_0),
        .I1(lineLoader_write_tag_0_payload_data_valid),
        .I2(lineLoader_valid),
        .I3(lineLoader_flushPending_reg_n_0),
        .I4(_zz_when_InstructionCache_l342),
        .O(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000000000F100)) 
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0),
        .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg),
        .I3(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_0),
        .I4(writeBack_arbitration_isValid_reg),
        .I5(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_1),
        .O(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4
       (.I0(decodeStage_hit_valid),
        .I1(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0),
        .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg),
        .O(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000C0A)) 
    _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_i_1
       (.I0(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I1(\lineLoader_flushCounter_reg[1]_0 ),
        .I2(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4_n_0),
        .I3(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .I4(reset0),
        .O(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \_zz_iBusWishbone_ADR[0]_i_1 
       (.I0(\_zz_iBusWishbone_ADR_reg[2] ),
        .I1(state_reg),
        .I2(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ),
        .I3(\_zz_iBusWishbone_ADR_reg[0] ),
        .O(\FSM_onehot_grant_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \_zz_iBusWishbone_ADR[1]_i_1 
       (.I0(\_zz_iBusWishbone_ADR_reg[2] ),
        .I1(state_reg),
        .I2(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ),
        .I3(\_zz_iBusWishbone_ADR_reg[0] ),
        .I4(\_zz_iBusWishbone_ADR_reg[1] ),
        .O(\FSM_onehot_grant_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \_zz_iBusWishbone_ADR[2]_i_1 
       (.I0(\_zz_iBusWishbone_ADR_reg[2] ),
        .I1(state_reg),
        .I2(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ),
        .I3(\_zz_iBusWishbone_ADR_reg[1] ),
        .I4(\_zz_iBusWishbone_ADR_reg[0] ),
        .I5(\_zz_iBusWishbone_ADR_reg[2]_0 ),
        .O(\FSM_onehot_grant_reg[0]_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \_zz_iBusWishbone_ADR[2]_i_2 
       (.I0(state_reg_4),
        .I1(count_reg_1_sn_1),
        .I2(\litespi_state_reg[0] ),
        .O(state_reg));
  LUT5 #(
    .INIT(32'h0000000D)) 
    \_zz_iBusWishbone_ADR[2]_i_3 
       (.I0(lineLoader_valid),
        .I1(lineLoader_cmdSent),
        .I2(\_zz_iBusWishbone_ADR_reg[0] ),
        .I3(\_zz_iBusWishbone_ADR_reg[1] ),
        .I4(\_zz_iBusWishbone_ADR_reg[2]_0 ),
        .O(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    _zz_iBus_rsp_valid_i_1
       (.I0(\_zz_iBusWishbone_ADR_reg[2] ),
        .I1(state_reg),
        .I2(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ),
        .O(_zz_iBusWishbone_ADR));
  FDRE _zz_when_InstructionCache_l342_reg
       (.C(clock),
        .CE(1'b1),
        .D(lineLoader_write_tag_0_payload_data_valid),
        .Q(_zz_when_InstructionCache_l342),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    banks_0_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,lineLoader_address[5],lineLoader_wordIndex,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clock),
        .CLKBWRCLK(clock),
        .DIADI(memory_to_writeBack_MEMORY_READ_DATA[15:0]),
        .DIBDI(memory_to_writeBack_MEMORY_READ_DATA[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({banks_0_reg_n_0,banks_0_reg_n_1,banks_0_reg_n_2,banks_0_reg_n_3,banks_0_reg_n_4,banks_0_reg_n_5,banks_0_reg_n_6,banks_0_reg_n_7,banks_0_reg_n_8,banks_0_reg_n_9,banks_0_reg_n_10,banks_0_reg_n_11,banks_0_reg_n_12,banks_0_reg_n_13,banks_0_reg_n_14,banks_0_reg_n_15}),
        .DOBDO({banks_0_reg_n_16,banks_0_reg_n_17,banks_0_reg_n_18,banks_0_reg_n_19,banks_0_reg_n_20,banks_0_reg_n_21,banks_0_reg_n_22,banks_0_reg_n_23,banks_0_reg_n_24,banks_0_reg_n_25,banks_0_reg_n_26,banks_0_reg_n_27,banks_0_reg_n_28,banks_0_reg_n_29,banks_0_reg_n_30,banks_0_reg_n_31}),
        .DOPADOP(NLW_banks_0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_banks_0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({_zz_iBus_rsp_valid,_zz_iBus_rsp_valid,_zz_iBus_rsp_valid,_zz_iBus_rsp_valid}));
  LUT6 #(
    .INIT(64'h0000000000007300)) 
    banks_0_reg_i_1
       (.I0(decodeStage_hit_error),
        .I1(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I2(decodeStage_hit_valid),
        .I3(when_CsrPlugin_l909_1),
        .I4(banks_0_reg_i_6_n_0),
        .I5(banks_0_reg_i_7_n_0),
        .O(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 banks_0_reg_i_10
       (.CI(banks_0_reg_i_12_n_0),
        .CO({\IBusCachedPlugin_fetchPc_pcReg_reg[8] ,banks_0_reg_i_10_n_1,banks_0_reg_i_10_n_2,banks_0_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({banks_0_reg_i_10_n_4,banks_0_reg_i_10_n_5,banks_0_reg_i_10_n_6,banks_0_reg_i_10_n_7}),
        .S(\IBusCachedPlugin_fetchPc_pcReg_reg[8]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    banks_0_reg_i_11
       (.I0(banks_0_reg_0[2]),
        .I1(writeBack_arbitration_isValid_reg_0),
        .I2(banks_0_reg_1[2]),
        .I3(writeBack_arbitration_isValid_reg),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [2]),
        .O(banks_0_reg_i_11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 banks_0_reg_i_12
       (.CI(1'b0),
        .CO({banks_0_reg_i_12_n_0,banks_0_reg_i_12_n_1,banks_0_reg_i_12_n_2,banks_0_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,1'b0}),
        .O({banks_0_reg_i_12_n_4,banks_0_reg_i_12_n_5,banks_0_reg_i_12_n_6,NLW_banks_0_reg_i_12_O_UNCONNECTED[0]}),
        .S({banks_0_reg_2,banks_0_reg_i_20_n_0,1'b0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    banks_0_reg_i_13
       (.I0(banks_0_reg_0[1]),
        .I1(writeBack_arbitration_isValid_reg_0),
        .I2(banks_0_reg_1[1]),
        .I3(writeBack_arbitration_isValid_reg),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [1]),
        .O(banks_0_reg_i_13_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    banks_0_reg_i_14
       (.I0(banks_0_reg_0[0]),
        .I1(writeBack_arbitration_isValid_reg_0),
        .I2(banks_0_reg_1[0]),
        .I3(writeBack_arbitration_isValid_reg),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [0]),
        .O(banks_0_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEFF)) 
    banks_0_reg_i_15
       (.I0(banks_0_reg_i_21_n_0),
        .I1(banks_0_reg_i_22_n_0),
        .I2(banks_0_reg_i_23_n_0),
        .I3(banks_0_reg_i_26_0[3]),
        .I4(Q[23]),
        .I5(banks_0_reg_i_24_n_0),
        .O(banks_0_reg_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    banks_0_reg_i_16
       (.I0(Q[6]),
        .I1(Q[4]),
        .O(banks_0_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABABBBBBA)) 
    banks_0_reg_i_17
       (.I0(banks_0_reg_i_25_n_0),
        .I1(banks_0_reg_i_26_n_0),
        .I2(banks_0_reg_i_27_n_0),
        .I3(CsrPlugin_mstatus_MPIE_reg[2]),
        .I4(Q[17]),
        .I5(banks_0_reg_i_28_n_0),
        .O(banks_0_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h404040FF40404040)) 
    banks_0_reg_i_18
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 [1]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 [0]),
        .I2(execute_arbitration_isValid_reg_2),
        .I3(switch_Fetcher_l362[2]),
        .I4(switch_Fetcher_l362[0]),
        .I5(switch_Fetcher_l362[1]),
        .O(\decode_to_execute_ENV_CTRL_reg[1] ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    banks_0_reg_i_19
       (.I0(\FSM_sequential_switch_Fetcher_l362[2]_i_2_0 [1]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ),
        .I2(\FSM_sequential_switch_Fetcher_l362[2]_i_2_0 [0]),
        .I3(writeBack_arbitration_isValid),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 [0]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 [1]),
        .O(banks_0_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    banks_0_reg_i_2
       (.I0(banks_0_reg_i_8_n_0),
        .I1(execute_to_memory_BRANCH_DO_reg),
        .I2(D[3]),
        .I3(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I4(decodeStage_hit_valid),
        .I5(banks_0_reg_i_10_n_7),
        .O(ADDRARDADDR[3]));
  LUT2 #(
    .INIT(4'h6)) 
    banks_0_reg_i_20
       (.I0(DI),
        .I1(_zz_IBusCachedPlugin_fetchPc_pc),
        .O(banks_0_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h4004FFFF40044004)) 
    banks_0_reg_i_21
       (.I0(banks_0_reg_i_29_n_0),
        .I1(HazardSimplePlugin_writeBackWrites_valid),
        .I2(CsrPlugin_mstatus_MPIE_reg[1]),
        .I3(Q[21]),
        .I4(banks_0_reg_i_30_n_0),
        .I5(banks_0_reg_i_31_n_0),
        .O(banks_0_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    banks_0_reg_i_22
       (.I0(Q[23]),
        .I1(banks_0_reg_i_28_0[3]),
        .I2(banks_0_reg_i_28_0[0]),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(banks_0_reg_i_28_0[1]),
        .O(banks_0_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    banks_0_reg_i_23
       (.I0(banks_0_reg_i_32_n_0),
        .I1(Q[23]),
        .I2(banks_0_reg_i_28_0[3]),
        .I3(banks_0_reg_i_28_0[2]),
        .I4(Q[22]),
        .I5(banks_0_reg_i_33_n_0),
        .O(banks_0_reg_i_23_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    banks_0_reg_i_24
       (.I0(Q[20]),
        .I1(banks_0_reg_i_26_0[0]),
        .I2(Q[22]),
        .I3(banks_0_reg_i_26_0[2]),
        .I4(banks_0_reg_i_34_n_0),
        .O(banks_0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFE00000)) 
    banks_0_reg_i_25
       (.I0(Q[14]),
        .I1(banks_0_reg_i_35_n_0),
        .I2(Q[6]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(banks_0_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF41410041)) 
    banks_0_reg_i_26
       (.I0(banks_0_reg_i_36_n_0),
        .I1(Q[17]),
        .I2(banks_0_reg_i_26_0[2]),
        .I3(banks_0_reg_i_26_0[1]),
        .I4(Q[16]),
        .I5(banks_0_reg_i_37_n_0),
        .O(banks_0_reg_i_26_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    banks_0_reg_i_27
       (.I0(Q[16]),
        .I1(CsrPlugin_mstatus_MPIE_reg[1]),
        .I2(CsrPlugin_mstatus_MPIE_reg[3]),
        .I3(Q[18]),
        .I4(banks_0_reg_i_38_n_0),
        .O(banks_0_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h000000000000B00B)) 
    banks_0_reg_i_28
       (.I0(Q[19]),
        .I1(banks_0_reg_i_28_0[4]),
        .I2(banks_0_reg_i_28_0[0]),
        .I3(Q[15]),
        .I4(banks_0_reg_i_39_n_0),
        .I5(banks_0_reg_i_40_n_0),
        .O(banks_0_reg_i_28_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    banks_0_reg_i_29
       (.I0(Q[20]),
        .I1(CsrPlugin_mstatus_MPIE_reg[0]),
        .I2(Q[22]),
        .I3(CsrPlugin_mstatus_MPIE_reg[2]),
        .I4(banks_0_reg_i_41_n_0),
        .O(banks_0_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    banks_0_reg_i_3
       (.I0(banks_0_reg_i_11_n_0),
        .I1(execute_to_memory_BRANCH_DO_reg),
        .I2(D[2]),
        .I3(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I4(decodeStage_hit_valid),
        .I5(banks_0_reg_i_12_n_4),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h6FFFFFFFFFFF6FFF)) 
    banks_0_reg_i_30
       (.I0(Q[24]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [10]),
        .I2(execute_arbitration_isValid_reg_2),
        .I3(decode_to_execute_REGFILE_WRITE_VALID_reg_0),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [7]),
        .I5(Q[21]),
        .O(banks_0_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    banks_0_reg_i_31
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [9]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [8]),
        .I4(Q[20]),
        .I5(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [6]),
        .O(banks_0_reg_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    banks_0_reg_i_32
       (.I0(Q[21]),
        .I1(banks_0_reg_i_28_0[1]),
        .I2(banks_0_reg_i_28_0[0]),
        .I3(Q[20]),
        .O(banks_0_reg_i_32_n_0));
  LUT5 #(
    .INIT(32'h6F6FFF6F)) 
    banks_0_reg_i_33
       (.I0(banks_0_reg_i_28_0[4]),
        .I1(Q[24]),
        .I2(HazardSimplePlugin_writeBackBuffer_valid),
        .I3(banks_0_reg_i_28_0[2]),
        .I4(Q[22]),
        .O(banks_0_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h6FFFFFFFFFFF6FFF)) 
    banks_0_reg_i_34
       (.I0(Q[24]),
        .I1(banks_0_reg_i_26_0[4]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_VALID),
        .I4(banks_0_reg_i_26_0[1]),
        .I5(Q[21]),
        .O(banks_0_reg_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h1)) 
    banks_0_reg_i_35
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(banks_0_reg_i_35_n_0));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    banks_0_reg_i_36
       (.I0(banks_0_reg_i_42_n_0),
        .I1(Q[19]),
        .I2(banks_0_reg_i_26_0[4]),
        .I3(Q[18]),
        .I4(banks_0_reg_i_26_0[3]),
        .O(banks_0_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h0000000000009099)) 
    banks_0_reg_i_37
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [8]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [9]),
        .I4(banks_0_reg_i_43_n_0),
        .I5(banks_0_reg_i_44_n_0),
        .O(banks_0_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h6FFFFFFFFFFF6FFF)) 
    banks_0_reg_i_38
       (.I0(CsrPlugin_mstatus_MPIE_reg[0]),
        .I1(Q[15]),
        .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
        .I3(writeBack_arbitration_isValid),
        .I4(CsrPlugin_mstatus_MPIE_reg[4]),
        .I5(Q[19]),
        .O(banks_0_reg_i_38_n_0));
  LUT5 #(
    .INIT(32'h7D7DFF7D)) 
    banks_0_reg_i_39
       (.I0(HazardSimplePlugin_writeBackBuffer_valid),
        .I1(banks_0_reg_i_28_0[2]),
        .I2(Q[17]),
        .I3(banks_0_reg_i_28_0[1]),
        .I4(Q[16]),
        .O(banks_0_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    banks_0_reg_i_4
       (.I0(banks_0_reg_i_13_n_0),
        .I1(execute_to_memory_BRANCH_DO_reg),
        .I2(D[1]),
        .I3(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I4(decodeStage_hit_valid),
        .I5(banks_0_reg_i_12_n_5),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    banks_0_reg_i_40
       (.I0(banks_0_reg_i_28_0[3]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(banks_0_reg_i_28_0[4]),
        .I4(Q[16]),
        .I5(banks_0_reg_i_28_0[1]),
        .O(banks_0_reg_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    banks_0_reg_i_41
       (.I0(CsrPlugin_mstatus_MPIE_reg[3]),
        .I1(Q[23]),
        .I2(CsrPlugin_mstatus_MPIE_reg[4]),
        .I3(Q[24]),
        .O(banks_0_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h2FFFFFFFFFFF2FFF)) 
    banks_0_reg_i_42
       (.I0(Q[16]),
        .I1(banks_0_reg_i_26_0[1]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_VALID),
        .I4(Q[15]),
        .I5(banks_0_reg_i_26_0[0]),
        .O(banks_0_reg_i_42_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    banks_0_reg_i_43
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [6]),
        .I1(Q[15]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [10]),
        .I3(Q[19]),
        .O(banks_0_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h2FF2FFFFFFFFFFFF)) 
    banks_0_reg_i_44
       (.I0(Q[18]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [9]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [7]),
        .I3(Q[16]),
        .I4(execute_arbitration_isValid_reg_2),
        .I5(decode_to_execute_REGFILE_WRITE_VALID_reg_0),
        .O(banks_0_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    banks_0_reg_i_5
       (.I0(banks_0_reg_i_14_n_0),
        .I1(execute_to_memory_BRANCH_DO_reg),
        .I2(D[0]),
        .I3(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I4(decodeStage_hit_valid),
        .I5(banks_0_reg_i_12_n_6),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    banks_0_reg_i_6
       (.I0(DebugPlugin_isPipBusy_i_2_n_0),
        .I1(banks_0_reg_i_15_n_0),
        .I2(banks_0_reg_i_16_n_0),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(banks_0_reg_i_17_n_0),
        .O(banks_0_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    banks_0_reg_i_7
       (.I0(\decode_to_execute_ENV_CTRL_reg[1] ),
        .I1(banks_0_reg_i_19_n_0),
        .I2(CsrPlugin_pipelineLiberator_active),
        .I3(\FSM_onehot_grant_reg[2]_29 ),
        .O(banks_0_reg_i_7_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    banks_0_reg_i_8
       (.I0(banks_0_reg_0[3]),
        .I1(writeBack_arbitration_isValid_reg_0),
        .I2(banks_0_reg_1[3]),
        .I3(writeBack_arbitration_isValid_reg),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 [3]),
        .O(banks_0_reg_i_8_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    banks_0_reg_i_9
       (.I0(execute_to_memory_BRANCH_DO),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ),
        .I2(writeBack_arbitration_isValid_reg),
        .O(execute_to_memory_BRANCH_DO_reg));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \count[0]_i_1 
       (.I0(mprj_stb_o_core),
        .I1(state_reg),
        .I2(mgmtsoc_vexriscv_transfer_complete_reg_1),
        .O(int_rst_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_10 
       (.I0(count_reg[4]),
        .I1(count_reg[5]),
        .I2(count_reg[6]),
        .I3(count_reg[7]),
        .I4(count_reg[9]),
        .I5(count_reg[8]),
        .O(\count[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count[0]_i_11 
       (.I0(count_reg[11]),
        .I1(count_reg[10]),
        .I2(count_reg[13]),
        .I3(count_reg[12]),
        .O(\count[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[0]_i_12 
       (.I0(count_reg[14]),
        .I1(count_reg[15]),
        .I2(count_reg[16]),
        .I3(count_reg[17]),
        .I4(count_reg[19]),
        .I5(count_reg[18]),
        .O(\count[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \count[0]_i_1__0 
       (.I0(la_input),
        .I1(\count[7]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [32]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [32]),
        .I4(ready_i_3_n_0),
        .I5(\count[0]_i_2__0_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[0]_i_2__0 
       (.I0(\count[7]_i_4_n_0 ),
        .I1(\count_reg[31] [0]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [0]),
        .O(\count[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \count[0]_i_4 
       (.I0(\count[0]_i_9_n_0 ),
        .I1(\count[0]_i_10_n_0 ),
        .I2(\count[0]_i_11_n_0 ),
        .I3(\count[0]_i_12_n_0 ),
        .O(count_reg_1_sn_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \count[0]_i_9 
       (.I0(count_reg[1]),
        .I1(count_reg[0]),
        .I2(count_reg[3]),
        .I3(count_reg[2]),
        .O(\count[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[10]_i_1 
       (.I0(\count_reg[12] [1]),
        .I1(\count[15]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [42]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [42]),
        .I4(ready_i_3_n_0),
        .I5(\count[10]_i_2_n_0 ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[10]_i_2 
       (.I0(\count[15]_i_4_n_0 ),
        .I1(\count_reg[31] [10]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [10]),
        .O(\count[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[11]_i_1 
       (.I0(\count_reg[12] [2]),
        .I1(\count[15]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [43]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [43]),
        .I4(ready_i_3_n_0),
        .I5(\count[11]_i_2_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[11]_i_2 
       (.I0(\count[15]_i_4_n_0 ),
        .I1(\count_reg[31] [11]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [11]),
        .O(\count[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[12]_i_1 
       (.I0(\count_reg[12] [3]),
        .I1(\count[15]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [44]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [44]),
        .I4(ready_i_3_n_0),
        .I5(\count[12]_i_2__0_n_0 ),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[12]_i_2__0 
       (.I0(\count[15]_i_4_n_0 ),
        .I1(\count_reg[31] [12]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [12]),
        .O(\count[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[13]_i_1 
       (.I0(\count_reg[16] [0]),
        .I1(\count[15]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [45]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [45]),
        .I4(ready_i_3_n_0),
        .I5(\count[13]_i_2_n_0 ),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[13]_i_2 
       (.I0(\count[15]_i_4_n_0 ),
        .I1(\count_reg[31] [13]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [13]),
        .O(\count[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[14]_i_1 
       (.I0(\count_reg[16] [1]),
        .I1(\count[15]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [46]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [46]),
        .I4(ready_i_3_n_0),
        .I5(\count[14]_i_2_n_0 ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[14]_i_2 
       (.I0(\count[15]_i_4_n_0 ),
        .I1(\count_reg[31] [14]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [14]),
        .O(\count[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[15]_i_1 
       (.I0(\count_reg[16] [2]),
        .I1(\count[15]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [47]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [47]),
        .I4(ready_i_3_n_0),
        .I5(\count[15]_i_3_n_0 ),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h8F8F808F8F8F8F8F)) 
    \count[15]_i_2 
       (.I0(count_reg_7_sn_1),
        .I1(\count_reg[7]_0 ),
        .I2(ready_i_3_n_0),
        .I3(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I4(mprj_ack_i_core),
        .I5(mprj_sel_o_core[1]),
        .O(\count[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[15]_i_3 
       (.I0(\count[15]_i_4_n_0 ),
        .I1(\count_reg[31] [15]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [15]),
        .O(\count[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \count[15]_i_4 
       (.I0(mprj_sel_o_core[1]),
        .I1(mprj_ack_i_core),
        .I2(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I3(ready_i_3_n_0),
        .O(\count[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[16]_i_1 
       (.I0(\count_reg[16] [3]),
        .I1(\count[23]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [48]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [48]),
        .I4(ready_i_3_n_0),
        .I5(\count[16]_i_2__0_n_0 ),
        .O(p_1_in[16]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[16]_i_2__0 
       (.I0(\count[23]_i_4_n_0 ),
        .I1(\count_reg[31] [16]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [16]),
        .O(\count[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[17]_i_1 
       (.I0(\count_reg[20] [0]),
        .I1(\count[23]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [49]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [49]),
        .I4(ready_i_3_n_0),
        .I5(\count[17]_i_2_n_0 ),
        .O(p_1_in[17]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[17]_i_2 
       (.I0(\count[23]_i_4_n_0 ),
        .I1(\count_reg[31] [17]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [17]),
        .O(\count[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[18]_i_1 
       (.I0(\count_reg[20] [1]),
        .I1(\count[23]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [50]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [50]),
        .I4(ready_i_3_n_0),
        .I5(\count[18]_i_2_n_0 ),
        .O(p_1_in[18]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[18]_i_2 
       (.I0(\count[23]_i_4_n_0 ),
        .I1(\count_reg[31] [18]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [18]),
        .O(\count[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[19]_i_1 
       (.I0(\count_reg[20] [2]),
        .I1(\count[23]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [51]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [51]),
        .I4(ready_i_3_n_0),
        .I5(\count[19]_i_2_n_0 ),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[19]_i_2 
       (.I0(\count[23]_i_4_n_0 ),
        .I1(\count_reg[31] [19]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [19]),
        .O(\count[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[1]_i_1 
       (.I0(\count_reg[4] [0]),
        .I1(\count[7]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [33]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [33]),
        .I4(ready_i_3_n_0),
        .I5(\count[1]_i_2_n_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[1]_i_2 
       (.I0(\count[7]_i_4_n_0 ),
        .I1(\count_reg[31] [1]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [1]),
        .O(\count[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[20]_i_1 
       (.I0(\count_reg[20] [3]),
        .I1(\count[23]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [52]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [52]),
        .I4(ready_i_3_n_0),
        .I5(\count[20]_i_2_n_0 ),
        .O(p_1_in[20]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[20]_i_2 
       (.I0(\count[23]_i_4_n_0 ),
        .I1(\count_reg[31] [20]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [20]),
        .O(\count[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[21]_i_1 
       (.I0(\count_reg[24] [0]),
        .I1(\count[23]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [53]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [53]),
        .I4(ready_i_3_n_0),
        .I5(\count[21]_i_2_n_0 ),
        .O(p_1_in[21]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[21]_i_2 
       (.I0(\count[23]_i_4_n_0 ),
        .I1(\count_reg[31] [21]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [21]),
        .O(\count[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[22]_i_1 
       (.I0(\count_reg[24] [1]),
        .I1(\count[23]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [54]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [54]),
        .I4(ready_i_3_n_0),
        .I5(\count[22]_i_2_n_0 ),
        .O(p_1_in[22]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[22]_i_2 
       (.I0(\count[23]_i_4_n_0 ),
        .I1(\count_reg[31] [22]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [22]),
        .O(\count[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[23]_i_1 
       (.I0(\count_reg[24] [2]),
        .I1(\count[23]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [55]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [55]),
        .I4(ready_i_3_n_0),
        .I5(\count[23]_i_3_n_0 ),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h8F8F808F8F8F8F8F)) 
    \count[23]_i_2 
       (.I0(count_reg_7_sn_1),
        .I1(\count_reg[7]_0 ),
        .I2(ready_i_3_n_0),
        .I3(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I4(mprj_ack_i_core),
        .I5(mprj_sel_o_core[2]),
        .O(\count[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[23]_i_3 
       (.I0(\count[23]_i_4_n_0 ),
        .I1(\count_reg[31] [23]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [23]),
        .O(\count[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \count[23]_i_4 
       (.I0(mprj_sel_o_core[2]),
        .I1(mprj_ack_i_core),
        .I2(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I3(ready_i_3_n_0),
        .O(\count[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[24]_i_1 
       (.I0(\count_reg[24] [3]),
        .I1(\count[31]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [56]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [56]),
        .I4(ready_i_3_n_0),
        .I5(\count[24]_i_2_n_0 ),
        .O(p_1_in[24]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[24]_i_2 
       (.I0(\count[31]_i_6_n_0 ),
        .I1(\count_reg[31] [24]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [24]),
        .O(\count[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[25]_i_1 
       (.I0(\count_reg[28] [0]),
        .I1(\count[31]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [57]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [57]),
        .I4(ready_i_3_n_0),
        .I5(\count[25]_i_2_n_0 ),
        .O(p_1_in[25]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[25]_i_2 
       (.I0(\count[31]_i_6_n_0 ),
        .I1(\count_reg[31] [25]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [25]),
        .O(\count[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[26]_i_1 
       (.I0(\count_reg[28] [1]),
        .I1(\count[31]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [58]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [58]),
        .I4(ready_i_3_n_0),
        .I5(\count[26]_i_2_n_0 ),
        .O(p_1_in[26]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[26]_i_2 
       (.I0(\count[31]_i_6_n_0 ),
        .I1(\count_reg[31] [26]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [26]),
        .O(\count[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[27]_i_1 
       (.I0(\count_reg[28] [2]),
        .I1(\count[31]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [59]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [59]),
        .I4(ready_i_3_n_0),
        .I5(\count[27]_i_2_n_0 ),
        .O(p_1_in[27]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[27]_i_2 
       (.I0(\count[31]_i_6_n_0 ),
        .I1(\count_reg[31] [27]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [27]),
        .O(\count[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[28]_i_1 
       (.I0(\count_reg[28] [3]),
        .I1(\count[31]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [60]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [60]),
        .I4(ready_i_3_n_0),
        .I5(\count[28]_i_2_n_0 ),
        .O(p_1_in[28]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[28]_i_2 
       (.I0(\count[31]_i_6_n_0 ),
        .I1(\count_reg[31] [28]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [28]),
        .O(\count[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[29]_i_1 
       (.I0(\count_reg[31]_1 [0]),
        .I1(\count[31]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [61]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [61]),
        .I4(ready_i_3_n_0),
        .I5(\count[29]_i_2_n_0 ),
        .O(p_1_in[29]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[29]_i_2 
       (.I0(\count[31]_i_6_n_0 ),
        .I1(\count_reg[31] [29]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [29]),
        .O(\count[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[2]_i_1 
       (.I0(\count_reg[4] [1]),
        .I1(\count[7]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [34]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [34]),
        .I4(ready_i_3_n_0),
        .I5(\count[2]_i_2_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[2]_i_2 
       (.I0(\count[7]_i_4_n_0 ),
        .I1(\count_reg[31] [2]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [2]),
        .O(\count[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[30]_i_1 
       (.I0(\count_reg[31]_1 [1]),
        .I1(\count[31]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [62]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [62]),
        .I4(ready_i_3_n_0),
        .I5(\count[30]_i_2_n_0 ),
        .O(p_1_in[30]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[30]_i_2 
       (.I0(\count[31]_i_6_n_0 ),
        .I1(\count_reg[31] [30]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [30]),
        .O(\count[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[31]_i_1 
       (.I0(\count_reg[31]_1 [2]),
        .I1(\count[31]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [63]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [63]),
        .I4(ready_i_3_n_0),
        .I5(\count[31]_i_3_n_0 ),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h8F8F808F8F8F8F8F)) 
    \count[31]_i_2 
       (.I0(count_reg_7_sn_1),
        .I1(\count_reg[7]_0 ),
        .I2(ready_i_3_n_0),
        .I3(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I4(mprj_ack_i_core),
        .I5(RAM_reg),
        .O(\count[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[31]_i_3 
       (.I0(\count[31]_i_6_n_0 ),
        .I1(\count_reg[31] [31]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [31]),
        .O(\count[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \count[31]_i_6 
       (.I0(RAM_reg),
        .I1(mprj_ack_i_core),
        .I2(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I3(ready_i_3_n_0),
        .O(\count[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[3]_i_1 
       (.I0(\count_reg[4] [2]),
        .I1(\count[7]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [35]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [35]),
        .I4(ready_i_3_n_0),
        .I5(\count[3]_i_2_n_0 ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[3]_i_2 
       (.I0(\count[7]_i_4_n_0 ),
        .I1(\count_reg[31] [3]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [3]),
        .O(\count[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[4]_i_1 
       (.I0(\count_reg[4] [3]),
        .I1(\count[7]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [36]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [36]),
        .I4(ready_i_3_n_0),
        .I5(\count[4]_i_2__0_n_0 ),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[4]_i_2__0 
       (.I0(\count[7]_i_4_n_0 ),
        .I1(\count_reg[31] [4]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [4]),
        .O(\count[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[5]_i_1 
       (.I0(\count_reg[8] [0]),
        .I1(\count[7]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [37]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [37]),
        .I4(ready_i_3_n_0),
        .I5(\count[5]_i_2_n_0 ),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[5]_i_2 
       (.I0(\count[7]_i_4_n_0 ),
        .I1(\count_reg[31] [5]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [5]),
        .O(\count[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[6]_i_1 
       (.I0(\count_reg[8] [1]),
        .I1(\count[7]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [38]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [38]),
        .I4(ready_i_3_n_0),
        .I5(\count[6]_i_2_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[6]_i_2 
       (.I0(\count[7]_i_4_n_0 ),
        .I1(\count_reg[31] [6]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [6]),
        .O(\count[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[7]_i_1 
       (.I0(\count_reg[8] [2]),
        .I1(\count[7]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [39]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [39]),
        .I4(ready_i_3_n_0),
        .I5(\count[7]_i_3_n_0 ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h8F8F808F8F8F8F8F)) 
    \count[7]_i_2 
       (.I0(count_reg_7_sn_1),
        .I1(\count_reg[7]_0 ),
        .I2(ready_i_3_n_0),
        .I3(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I4(mprj_ack_i_core),
        .I5(mprj_sel_o_core[0]),
        .O(\count[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[7]_i_3 
       (.I0(\count[7]_i_4_n_0 ),
        .I1(\count_reg[31] [7]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [7]),
        .O(\count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BBBF)) 
    \count[7]_i_4 
       (.I0(\count[0]_i_2__0_0 ),
        .I1(RAM_reg_0),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [0]),
        .I4(\count[0]_i_2__0_1 ),
        .I5(ready_i_3_n_0),
        .O(\count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[8]_i_1 
       (.I0(\count_reg[8] [3]),
        .I1(\count[15]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [40]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [40]),
        .I4(ready_i_3_n_0),
        .I5(\count[8]_i_2__0_n_0 ),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[8]_i_2__0 
       (.I0(\count[15]_i_4_n_0 ),
        .I1(\count_reg[31] [8]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [8]),
        .O(\count[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \count[9]_i_1 
       (.I0(\count_reg[12] [0]),
        .I1(\count[15]_i_2_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [41]),
        .I3(\interface6_bank_bus_dat_r_reg[31] [41]),
        .I4(ready_i_3_n_0),
        .I5(\count[9]_i_2_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \count[9]_i_2 
       (.I0(\count[15]_i_4_n_0 ),
        .I1(\count_reg[31] [9]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\count_reg[31]_0 [9]),
        .O(\count[9]_i_2_n_0 ));
  FDRE decodeStage_hit_error_reg
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(fetchStage_hit_error),
        .Q(decodeStage_hit_error),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    decodeStage_hit_valid_i_1
       (.I0(fetchStage_hit_hits_00),
        .I1(ways_0_tags_reg_n_15),
        .O(fetchStage_hit_hits_0));
  FDRE decodeStage_hit_valid_reg
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(fetchStage_hit_hits_0),
        .Q(decodeStage_hit_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \decode_to_execute_ALU_BITWISE_CTRL[0]_i_1 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(_zz_decode_ALU_BITWISE_CTRL_2));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \decode_to_execute_ALU_CTRL[0]_i_1 
       (.I0(Q[14]),
        .I1(Q[2]),
        .I2(Q[13]),
        .I3(Q[4]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00008A00)) 
    \decode_to_execute_ALU_CTRL[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[2]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \decode_to_execute_BRANCH_CTRL[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[6]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \decode_to_execute_BRANCH_CTRL[1]_i_1 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    decode_to_execute_CSR_WRITE_OPCODE_i_1
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .I4(Q[13]),
        .I5(Q[15]),
        .O(decode_CSR_WRITE_OPCODE));
  LUT6 #(
    .INIT(64'h000E000E000E0000)) 
    decode_to_execute_DO_EBREAK_i_1
       (.I0(\execute_LightShifterPlugin_amplitudeReg_reg[4] ),
        .I1(\decode_to_execute_SHIFT_CTRL_reg[0] ),
        .I2(decode_to_execute_DO_EBREAK_reg),
        .I3(decode_to_execute_DO_EBREAK_i_6_n_0),
        .I4(dBus_cmd_ready),
        .I5(\decode_to_execute_INSTRUCTION_reg[12] ),
        .O(when_CsrPlugin_l909_1));
  LUT3 #(
    .INIT(8'hA3)) 
    decode_to_execute_DO_EBREAK_i_10
       (.I0(RegFilePlugin_regFile_reg_2_2[1]),
        .I1(RegFilePlugin_regFile_reg_2),
        .I2(execute_LightShifterPlugin_isActive__0),
        .O(decode_to_execute_DO_EBREAK_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    decode_to_execute_DO_EBREAK_i_11
       (.I0(RegFilePlugin_regFile_reg_2_2[0]),
        .I1(execute_LightShifterPlugin_isActive__0),
        .I2(\decode_to_execute_INSTRUCTION_reg[21] ),
        .O(decode_to_execute_DO_EBREAK_i_11_n_0));
  LUT6 #(
    .INIT(64'h7C7F00007C7FFFFF)) 
    decode_to_execute_DO_EBREAK_i_12
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [14]),
        .I1(\dBus_cmd_rData_address_reg[0] [0]),
        .I2(\dBus_cmd_rData_address_reg[0] [1]),
        .I3(_zz_RegFilePlugin_regFile_port0[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(decode_to_execute_SRC_USE_SUB_LESS_reg[0]),
        .O(decode_to_execute_DO_EBREAK_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    decode_to_execute_DO_EBREAK_i_2
       (.I0(decode_to_execute_DO_EBREAK_i_8_n_0),
        .I1(DebugPlugin_debugUsed),
        .I2(Q[28]),
        .I3(DebugPlugin_haltIt_reg_0),
        .I4(decode_to_execute_DO_EBREAK_reg_0),
        .I5(Q[20]),
        .O(decode_DO_EBREAK));
  LUT6 #(
    .INIT(64'h0000000000004700)) 
    decode_to_execute_DO_EBREAK_i_3
       (.I0(RegFilePlugin_regFile_reg_2_2[3]),
        .I1(execute_LightShifterPlugin_isActive__0),
        .I2(\decode_to_execute_INSTRUCTION_reg[11] ),
        .I3(decode_to_execute_DO_EBREAK_i_9_n_0),
        .I4(decode_to_execute_DO_EBREAK_i_10_n_0),
        .I5(decode_to_execute_DO_EBREAK_i_11_n_0),
        .O(\execute_LightShifterPlugin_amplitudeReg_reg[4] ));
  LUT3 #(
    .INIT(8'hF1)) 
    decode_to_execute_DO_EBREAK_i_4
       (.I0(RegFilePlugin_regFile_reg_2_1[0]),
        .I1(RegFilePlugin_regFile_reg_2_1[1]),
        .I2(execute_arbitration_isValid_reg_0),
        .O(\decode_to_execute_SHIFT_CTRL_reg[0] ));
  LUT3 #(
    .INIT(8'hEA)) 
    decode_to_execute_DO_EBREAK_i_5
       (.I0(\FSM_onehot_grant_reg[2]_29 ),
        .I1(decode_to_execute_DO_EBREAK),
        .I2(execute_arbitration_isValid_reg_2),
        .O(decode_to_execute_DO_EBREAK_reg));
  LUT4 #(
    .INIT(16'h8880)) 
    decode_to_execute_DO_EBREAK_i_6
       (.I0(execute_arbitration_isValid_reg_2),
        .I1(decode_to_execute_IS_CSR),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ),
        .I3(writeBack_arbitration_isValid),
        .O(decode_to_execute_DO_EBREAK_i_6_n_0));
  LUT6 #(
    .INIT(64'h6064FFFFFFFFFFFF)) 
    decode_to_execute_DO_EBREAK_i_7
       (.I0(dBus_cmd_payload_size),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [11]),
        .I2(RegFilePlugin_regFile_reg_1),
        .I3(decode_to_execute_DO_EBREAK_i_12_n_0),
        .I4(decode_to_execute_MEMORY_ENABLE),
        .I5(execute_arbitration_isValid_reg_2),
        .O(\decode_to_execute_INSTRUCTION_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    decode_to_execute_DO_EBREAK_i_8
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(decode_to_execute_DO_EBREAK_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h47)) 
    decode_to_execute_DO_EBREAK_i_9
       (.I0(RegFilePlugin_regFile_reg_2_2[2]),
        .I1(execute_LightShifterPlugin_isActive__0),
        .I2(\decode_to_execute_INSTRUCTION_reg[23] ),
        .O(decode_to_execute_DO_EBREAK_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \decode_to_execute_ENV_CTRL[0]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[28]),
        .I5(Q[22]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \decode_to_execute_ENV_CTRL[1]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[20]),
        .I5(Q[28]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[6]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    decode_to_execute_IS_CSR_i_1
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(decode_IS_CSR));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h01)) 
    decode_to_execute_MEMORY_ENABLE_i_1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[6]),
        .O(_zz__zz_decode_ENV_CTRL_2_98));
  LUT4 #(
    .INIT(16'hC0AA)) 
    decode_to_execute_REGFILE_WRITE_VALID_i_1
       (.I0(decode_to_execute_REGFILE_WRITE_VALID_reg_0),
        .I1(_zz__zz_decode_ENV_CTRL_2_58),
        .I2(decode_to_execute_REGFILE_WRITE_VALID_i_3_n_0),
        .I3(when_CsrPlugin_l909_1),
        .O(decode_to_execute_REGFILE_WRITE_VALID_reg));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hB8FF)) 
    decode_to_execute_REGFILE_WRITE_VALID_i_2
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(decode_to_execute_REGFILE_WRITE_VALID_i_4_n_0),
        .O(_zz__zz_decode_ENV_CTRL_2_58));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    decode_to_execute_REGFILE_WRITE_VALID_i_3
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(Q[9]),
        .O(decode_to_execute_REGFILE_WRITE_VALID_i_3_n_0));
  LUT6 #(
    .INIT(64'h0F2F0F2F0F2F0000)) 
    decode_to_execute_REGFILE_WRITE_VALID_i_4
       (.I0(Q[6]),
        .I1(Q[13]),
        .I2(Q[4]),
        .I3(Q[12]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(decode_to_execute_REGFILE_WRITE_VALID_i_4_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    \decode_to_execute_SHIFT_CTRL[0]_i_1 
       (.I0(decode_to_execute_SRC2_FORCE_ZERO_i_3_n_0),
        .I1(Q[30]),
        .I2(Q[14]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[14]_0 [0]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \decode_to_execute_SHIFT_CTRL[1]_i_1 
       (.I0(Q[14]),
        .I1(Q[6]),
        .I2(Q[13]),
        .I3(Q[2]),
        .I4(Q[12]),
        .I5(Q[4]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \decode_to_execute_SRC1_CTRL[0]_i_1 
       (.I0(Q[4]),
        .I1(Q[14]),
        .I2(Q[2]),
        .I3(Q[6]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[6]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \decode_to_execute_SRC1_CTRL[1]_i_1 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(Q[4]),
        .I3(Q[2]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[6]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \decode_to_execute_SRC2_CTRL[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \decode_to_execute_SRC2_CTRL[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h88A88888)) 
    decode_to_execute_SRC2_FORCE_ZERO_i_1
       (.I0(decode_to_execute_SRC2_FORCE_ZERO_i_2_n_0),
        .I1(decode_to_execute_SRC2_FORCE_ZERO_i_3_n_0),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[5]),
        .O(decode_SRC2_FORCE_ZERO));
  LUT6 #(
    .INIT(64'hFF00FF00FFFBFF00)) 
    decode_to_execute_SRC2_FORCE_ZERO_i_2
       (.I0(Q[14]),
        .I1(Q[30]),
        .I2(decode_to_execute_SRC_USE_SUB_LESS_i_3_n_0),
        .I3(Q[2]),
        .I4(decode_to_execute_SRC_USE_SUB_LESS_i_2_n_0),
        .I5(Q[6]),
        .O(decode_to_execute_SRC2_FORCE_ZERO_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    decode_to_execute_SRC2_FORCE_ZERO_i_3
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(Q[2]),
        .I3(Q[13]),
        .I4(Q[6]),
        .O(decode_to_execute_SRC2_FORCE_ZERO_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    decode_to_execute_SRC_LESS_UNSIGNED_i_1
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[4]),
        .I3(Q[13]),
        .O(decode_SRC_LESS_UNSIGNED));
  LUT6 #(
    .INIT(64'h0B0B0B0B0B0F0B0B)) 
    decode_to_execute_SRC_USE_SUB_LESS_i_1
       (.I0(Q[6]),
        .I1(decode_to_execute_SRC_USE_SUB_LESS_i_2_n_0),
        .I2(Q[2]),
        .I3(decode_to_execute_SRC_USE_SUB_LESS_i_3_n_0),
        .I4(Q[30]),
        .I5(Q[14]),
        .O(decode_SRC_USE_SUB_LESS));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h7)) 
    decode_to_execute_SRC_USE_SUB_LESS_i_2
       (.I0(Q[4]),
        .I1(Q[13]),
        .O(decode_to_execute_SRC_USE_SUB_LESS_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h7)) 
    decode_to_execute_SRC_USE_SUB_LESS_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(decode_to_execute_SRC_USE_SUB_LESS_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dff2_bus_ack_i_1
       (.I0(dff2_bus_ack),
        .I1(mprj_stb_o_core),
        .I2(\FSM_onehot_grant_reg[2]_6 ),
        .O(dff2_bus_ack0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dff_bus_ack_i_1
       (.I0(dff_bus_ack),
        .I1(mprj_stb_o_core),
        .I2(\FSM_onehot_grant_reg[2]_4 ),
        .O(dff_bus_ack0));
  LUT5 #(
    .INIT(32'h00000002)) 
    execute_CsrPlugin_csr_3008_i_1
       (.I0(execute_CsrPlugin_csr_3008_i_2_n_0),
        .I1(Q[30]),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(execute_CsrPlugin_csr_3008_i_3_n_0),
        .O(\io_cpu_fetch_data_regNextWhen_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    execute_CsrPlugin_csr_3008_i_2
       (.I0(Q[26]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[31]),
        .I4(Q[20]),
        .I5(Q[29]),
        .O(execute_CsrPlugin_csr_3008_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    execute_CsrPlugin_csr_3008_i_3
       (.I0(Q[23]),
        .I1(Q[21]),
        .I2(Q[22]),
        .O(execute_CsrPlugin_csr_3008_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    execute_CsrPlugin_csr_4032_i_1
       (.I0(execute_CsrPlugin_csr_3008_i_2_n_0),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(Q[30]),
        .I4(execute_CsrPlugin_csr_4032_i_2_n_0),
        .O(\io_cpu_fetch_data_regNextWhen_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    execute_CsrPlugin_csr_4032_i_2
       (.I0(Q[23]),
        .I1(Q[24]),
        .I2(Q[25]),
        .O(execute_CsrPlugin_csr_4032_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    execute_CsrPlugin_csr_768_i_1
       (.I0(execute_CsrPlugin_csr_768_i_2_n_0),
        .I1(Q[30]),
        .I2(Q[31]),
        .I3(Q[27]),
        .I4(execute_CsrPlugin_csr_772_i_2_n_0),
        .I5(execute_CsrPlugin_csr_3008_i_3_n_0),
        .O(\io_cpu_fetch_data_regNextWhen_reg[30]_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    execute_CsrPlugin_csr_768_i_2
       (.I0(Q[26]),
        .I1(Q[24]),
        .I2(Q[25]),
        .O(execute_CsrPlugin_csr_768_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    execute_CsrPlugin_csr_772_i_1
       (.I0(execute_CsrPlugin_csr_772_i_2_n_0),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(Q[26]),
        .I4(execute_CsrPlugin_csr_772_i_3_n_0),
        .O(\io_cpu_fetch_data_regNextWhen_reg[21]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h08)) 
    execute_CsrPlugin_csr_772_i_2
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(Q[20]),
        .O(execute_CsrPlugin_csr_772_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    execute_CsrPlugin_csr_772_i_3
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[27]),
        .I4(Q[31]),
        .I5(Q[30]),
        .O(execute_CsrPlugin_csr_772_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    execute_CsrPlugin_csr_773_i_1
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[26]),
        .I3(execute_CsrPlugin_csr_772_i_3_n_0),
        .I4(execute_CsrPlugin_csr_833_i_2_n_0),
        .I5(Q[29]),
        .O(\io_cpu_fetch_data_regNextWhen_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    execute_CsrPlugin_csr_833_i_1
       (.I0(Q[29]),
        .I1(Q[21]),
        .I2(Q[26]),
        .I3(Q[22]),
        .I4(execute_CsrPlugin_csr_833_i_2_n_0),
        .I5(execute_CsrPlugin_csr_772_i_3_n_0),
        .O(\io_cpu_fetch_data_regNextWhen_reg[29]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h7)) 
    execute_CsrPlugin_csr_833_i_2
       (.I0(Q[28]),
        .I1(Q[20]),
        .O(execute_CsrPlugin_csr_833_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    execute_CsrPlugin_csr_834_i_1
       (.I0(execute_CsrPlugin_csr_772_i_2_n_0),
        .I1(Q[26]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(execute_CsrPlugin_csr_772_i_3_n_0),
        .O(\io_cpu_fetch_data_regNextWhen_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    execute_CsrPlugin_csr_835_i_1
       (.I0(execute_CsrPlugin_csr_833_i_2_n_0),
        .I1(Q[29]),
        .I2(Q[26]),
        .I3(Q[22]),
        .I4(Q[21]),
        .I5(execute_CsrPlugin_csr_772_i_3_n_0),
        .O(\io_cpu_fetch_data_regNextWhen_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    execute_CsrPlugin_csr_836_i_1
       (.I0(execute_CsrPlugin_csr_836_i_2_n_0),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[28]),
        .I4(Q[26]),
        .I5(execute_CsrPlugin_csr_772_i_3_n_0),
        .O(\io_cpu_fetch_data_regNextWhen_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    execute_CsrPlugin_csr_836_i_2
       (.I0(Q[20]),
        .I1(Q[29]),
        .O(execute_CsrPlugin_csr_836_i_2_n_0));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \execute_LightShifterPlugin_amplitudeReg[1]_i_2 
       (.I0(_zz_RegFilePlugin_regFile_port1[0]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [6]),
        .I2(\execute_LightShifterPlugin_amplitudeReg_reg[0] [1]),
        .I3(\execute_LightShifterPlugin_amplitudeReg_reg[0] [0]),
        .I4(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [18]),
        .O(RegFilePlugin_regFile_reg_2_0));
  LUT5 #(
    .INIT(32'h00F0AACC)) 
    \execute_LightShifterPlugin_amplitudeReg[2]_i_3 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [19]),
        .I1(_zz_RegFilePlugin_regFile_port1[1]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [7]),
        .I3(\execute_LightShifterPlugin_amplitudeReg_reg[0] [0]),
        .I4(\execute_LightShifterPlugin_amplitudeReg_reg[0] [1]),
        .O(\decode_to_execute_INSTRUCTION_reg[21] ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \execute_LightShifterPlugin_amplitudeReg[3]_i_2 
       (.I0(_zz_RegFilePlugin_regFile_port1[2]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [20]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [8]),
        .I3(\execute_LightShifterPlugin_amplitudeReg_reg[0] [1]),
        .I4(\execute_LightShifterPlugin_amplitudeReg_reg[0] [0]),
        .I5(\execute_LightShifterPlugin_amplitudeReg_reg[4]_0 [0]),
        .O(RegFilePlugin_regFile_reg_2));
  LUT6 #(
    .INIT(64'hCCAAF0FFCCAAF000)) 
    \execute_LightShifterPlugin_amplitudeReg[4]_i_3 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [10]),
        .I1(\execute_LightShifterPlugin_amplitudeReg_reg[4]_0 [2]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [22]),
        .I3(\execute_LightShifterPlugin_amplitudeReg_reg[0] [0]),
        .I4(\execute_LightShifterPlugin_amplitudeReg_reg[0] [1]),
        .I5(_zz_RegFilePlugin_regFile_port1[4]),
        .O(\decode_to_execute_INSTRUCTION_reg[11] ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \execute_LightShifterPlugin_amplitudeReg[4]_i_4 
       (.I0(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [21]),
        .I1(_zz_RegFilePlugin_regFile_port1[3]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [9]),
        .I3(\execute_LightShifterPlugin_amplitudeReg_reg[0] [1]),
        .I4(\execute_LightShifterPlugin_amplitudeReg_reg[0] [0]),
        .I5(\execute_LightShifterPlugin_amplitudeReg_reg[4]_0 [1]),
        .O(\decode_to_execute_INSTRUCTION_reg[23] ));
  LUT6 #(
    .INIT(64'h00000000AAAC000C)) 
    execute_arbitration_isValid_i_1
       (.I0(execute_arbitration_isValid_reg_1),
        .I1(DebugPlugin_isPipBusy_i_2_n_0),
        .I2(\FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0 ),
        .I3(execute_arbitration_isValid_i_3_n_0),
        .I4(execute_arbitration_isValid_reg_2),
        .I5(reset0),
        .O(execute_arbitration_isValid_reg));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hE)) 
    execute_arbitration_isValid_i_3
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0),
        .O(execute_arbitration_isValid_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFF57)) 
    \execute_to_memory_ENV_CTRL[1]_i_2 
       (.I0(grant_reg[0]),
        .I1(state_reg_4),
        .I2(\execute_to_memory_ENV_CTRL[1]_i_4_n_0 ),
        .I3(dBus_cmd_ready),
        .I4(RAM_reg_0),
        .I5(\execute_to_memory_ENV_CTRL[1]_i_5_n_0 ),
        .O(\FSM_onehot_grant_reg[2]_29 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \execute_to_memory_ENV_CTRL[1]_i_3 
       (.I0(\interface3_bank_bus_dat_r_reg[31]_0 ),
        .I1(hk_ack_i),
        .I2(mprj_ack_i_core),
        .I3(dBus_cmd_rValid_inv_i_2),
        .I4(dff_bus_ack),
        .I5(dff2_bus_ack),
        .O(state_reg_4));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \execute_to_memory_ENV_CTRL[1]_i_4 
       (.I0(litespi_rx_demux_endpoint0_source_valid),
        .I1(\execute_to_memory_ENV_CTRL[1]_i_6_n_0 ),
        .I2(\count[0]_i_12_n_0 ),
        .I3(\count[0]_i_11_n_0 ),
        .I4(\count[0]_i_10_n_0 ),
        .I5(\count[0]_i_9_n_0 ),
        .O(\execute_to_memory_ENV_CTRL[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \execute_to_memory_ENV_CTRL[1]_i_5 
       (.I0(execute_to_memory_MEMORY_STORE),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 ),
        .I2(execute_to_memory_MEMORY_ENABLE),
        .O(\execute_to_memory_ENV_CTRL[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \execute_to_memory_ENV_CTRL[1]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [3]),
        .I1(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [0]),
        .I2(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .O(\execute_to_memory_ENV_CTRL[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC022FFFFC0220000)) 
    \execute_to_memory_MEMORY_ADDRESS_LOW[0]_i_1 
       (.I0(_zz_RegFilePlugin_regFile_port0[0]),
        .I1(\dBus_cmd_rData_address_reg[0] [1]),
        .I2(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [13]),
        .I3(\dBus_cmd_rData_address_reg[0] [0]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub),
        .O(RegFilePlugin_regFile_reg_1));
  LUT4 #(
    .INIT(16'hC202)) 
    \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_3 
       (.I0(_zz_RegFilePlugin_regFile_port0[1]),
        .I1(\dBus_cmd_rData_address_reg[0] [1]),
        .I2(\dBus_cmd_rData_address_reg[0] [0]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [14]),
        .O(\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA4045BFB5BFBA404)) 
    \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_4 
       (.I0(\dBus_cmd_rData_address_reg[0] [1]),
        .I1(_zz_RegFilePlugin_regFile_port0[3]),
        .I2(\dBus_cmd_rData_address_reg[0] [0]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [16]),
        .I4(\decode_to_execute_INSTRUCTION_reg[23] ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h45CDBA32BA3245CD)) 
    \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_5 
       (.I0(\dBus_cmd_rData_address_reg[0] [1]),
        .I1(\dBus_cmd_rData_address_reg[0] [0]),
        .I2(_zz_RegFilePlugin_regFile_port0[2]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [15]),
        .I4(RegFilePlugin_regFile_reg_2),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC2023DFD3DFDC202)) 
    \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_6 
       (.I0(_zz_RegFilePlugin_regFile_port0[1]),
        .I1(\dBus_cmd_rData_address_reg[0] [1]),
        .I2(\dBus_cmd_rData_address_reg[0] [0]),
        .I3(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [14]),
        .I4(\decode_to_execute_INSTRUCTION_reg[21] ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h85807A7F7A7F8580)) 
    \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_7 
       (.I0(\dBus_cmd_rData_address_reg[0] [0]),
        .I1(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] [13]),
        .I2(\dBus_cmd_rData_address_reg[0] [1]),
        .I3(_zz_RegFilePlugin_regFile_port0[0]),
        .I4(RegFilePlugin_regFile_reg_2_0),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2 
       (.CI(1'b0),
        .CO({decode_to_execute_SRC_USE_SUB_LESS_reg_0,\execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_1 ,\execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_2 ,\execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_3 }),
        .CYINIT(decode_to_execute_SRC_USE_SUB_LESS),
        .DI({\decode_to_execute_INSTRUCTION_reg[18] ,\decode_to_execute_INSTRUCTION_reg[17] ,\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_3_n_0 ,RegFilePlugin_regFile_reg_1_0}),
        .O({decode_to_execute_SRC_USE_SUB_LESS_reg,_zz_execute_SrcPlugin_addSub}),
        .S({\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_4_n_0 ,\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_5_n_0 ,\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_6_n_0 ,\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_7_n_0 }));
  LUT6 #(
    .INIT(64'h555555555555555D)) 
    \execute_to_memory_REGFILE_WRITE_DATA[0]_i_2 
       (.I0(execute_arbitration_isValid_reg_2),
        .I1(RegFilePlugin_regFile_reg_2),
        .I2(\decode_to_execute_INSTRUCTION_reg[11] ),
        .I3(\decode_to_execute_INSTRUCTION_reg[23] ),
        .I4(\decode_to_execute_INSTRUCTION_reg[21] ),
        .I5(RegFilePlugin_regFile_reg_2_0),
        .O(execute_arbitration_isValid_reg_0));
  CARRY4 fetchStage_hit_hits_00_carry
       (.CI(1'b0),
        .CO({fetchStage_hit_hits_00_carry_n_0,fetchStage_hit_hits_00_carry_n_1,fetchStage_hit_hits_00_carry_n_2,fetchStage_hit_hits_00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fetchStage_hit_hits_00_carry_O_UNCONNECTED[3:0]),
        .S({fetchStage_hit_hits_00_carry_i_1_n_0,fetchStage_hit_hits_00_carry_i_2_n_0,fetchStage_hit_hits_00_carry_i_3_n_0,fetchStage_hit_hits_00_carry_i_4_n_0}));
  CARRY4 fetchStage_hit_hits_00_carry__0
       (.CI(fetchStage_hit_hits_00_carry_n_0),
        .CO({fetchStage_hit_hits_00_carry__0_n_0,fetchStage_hit_hits_00_carry__0_n_1,fetchStage_hit_hits_00_carry__0_n_2,fetchStage_hit_hits_00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fetchStage_hit_hits_00_carry__0_O_UNCONNECTED[3:0]),
        .S({fetchStage_hit_hits_00_carry__0_i_1_n_0,fetchStage_hit_hits_00_carry__0_i_2_n_0,fetchStage_hit_hits_00_carry__0_i_3_n_0,fetchStage_hit_hits_00_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fetchStage_hit_hits_00_carry__0_i_1
       (.I0(fetchStage_read_waysValues_0_tag_address[21]),
        .I1(fetchStage_hit_hits_00_carry__0_2[2]),
        .I2(fetchStage_read_waysValues_0_tag_address[22]),
        .I3(\IBusCachedPlugin_fetchPc_pcReg_reg[28]_1 ),
        .I4(fetchStage_hit_hits_00_carry__1_0[0]),
        .I5(fetchStage_read_waysValues_0_tag_address[23]),
        .O(fetchStage_hit_hits_00_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fetchStage_hit_hits_00_carry__0_i_2
       (.I0(fetchStage_read_waysValues_0_tag_address[18]),
        .I1(fetchStage_hit_hits_00_carry__0_1[3]),
        .I2(fetchStage_read_waysValues_0_tag_address[19]),
        .I3(fetchStage_hit_hits_00_carry__0_2[0]),
        .I4(fetchStage_hit_hits_00_carry__0_2[1]),
        .I5(fetchStage_read_waysValues_0_tag_address[20]),
        .O(fetchStage_hit_hits_00_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fetchStage_hit_hits_00_carry__0_i_3
       (.I0(fetchStage_read_waysValues_0_tag_address[15]),
        .I1(fetchStage_hit_hits_00_carry__0_1[0]),
        .I2(fetchStage_read_waysValues_0_tag_address[16]),
        .I3(fetchStage_hit_hits_00_carry__0_1[1]),
        .I4(fetchStage_hit_hits_00_carry__0_1[2]),
        .I5(fetchStage_read_waysValues_0_tag_address[17]),
        .O(fetchStage_hit_hits_00_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fetchStage_hit_hits_00_carry__0_i_4
       (.I0(fetchStage_read_waysValues_0_tag_address[14]),
        .I1(fetchStage_hit_hits_00_carry__0_0[3]),
        .I2(fetchStage_read_waysValues_0_tag_address[12]),
        .I3(fetchStage_hit_hits_00_carry__0_0[1]),
        .I4(fetchStage_hit_hits_00_carry__0_0[2]),
        .I5(fetchStage_read_waysValues_0_tag_address[13]),
        .O(fetchStage_hit_hits_00_carry__0_i_4_n_0));
  CARRY4 fetchStage_hit_hits_00_carry__1
       (.CI(fetchStage_hit_hits_00_carry__0_n_0),
        .CO({NLW_fetchStage_hit_hits_00_carry__1_CO_UNCONNECTED[3:1],fetchStage_hit_hits_00}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fetchStage_hit_hits_00_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,fetchStage_hit_hits_00_carry__1_i_1_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    fetchStage_hit_hits_00_carry__1_i_1
       (.I0(fetchStage_hit_hits_00_carry__1_0[2]),
        .I1(fetchStage_read_waysValues_0_tag_address[25]),
        .I2(fetchStage_hit_hits_00_carry__1_0[1]),
        .I3(fetchStage_read_waysValues_0_tag_address[24]),
        .O(fetchStage_hit_hits_00_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fetchStage_hit_hits_00_carry_i_1
       (.I0(fetchStage_read_waysValues_0_tag_address[9]),
        .I1(fetchStage_hit_hits_00_carry_1[2]),
        .I2(fetchStage_read_waysValues_0_tag_address[10]),
        .I3(fetchStage_hit_hits_00_carry_1[3]),
        .I4(fetchStage_hit_hits_00_carry__0_0[0]),
        .I5(fetchStage_read_waysValues_0_tag_address[11]),
        .O(fetchStage_hit_hits_00_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fetchStage_hit_hits_00_carry_i_2
       (.I0(fetchStage_read_waysValues_0_tag_address[6]),
        .I1(fetchStage_hit_hits_00_carry_0[3]),
        .I2(fetchStage_read_waysValues_0_tag_address[7]),
        .I3(fetchStage_hit_hits_00_carry_1[0]),
        .I4(fetchStage_hit_hits_00_carry_1[1]),
        .I5(fetchStage_read_waysValues_0_tag_address[8]),
        .O(fetchStage_hit_hits_00_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fetchStage_hit_hits_00_carry_i_3
       (.I0(fetchStage_read_waysValues_0_tag_address[3]),
        .I1(fetchStage_hit_hits_00_carry_0[0]),
        .I2(fetchStage_read_waysValues_0_tag_address[4]),
        .I3(fetchStage_hit_hits_00_carry_0[1]),
        .I4(fetchStage_hit_hits_00_carry_0[2]),
        .I5(fetchStage_read_waysValues_0_tag_address[5]),
        .O(fetchStage_hit_hits_00_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fetchStage_hit_hits_00_carry_i_4
       (.I0(fetchStage_read_waysValues_0_tag_address[0]),
        .I1(\IBusCachedPlugin_fetchPc_pcReg_reg[8]_1 [1]),
        .I2(fetchStage_read_waysValues_0_tag_address[1]),
        .I3(\IBusCachedPlugin_fetchPc_pcReg_reg[8]_1 [2]),
        .I4(\IBusCachedPlugin_fetchPc_pcReg_reg[8]_1 [3]),
        .I5(fetchStage_read_waysValues_0_tag_address[2]),
        .O(fetchStage_hit_hits_00_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    gpio_mode1_storage_i_2
       (.I0(mprj_adr_o_core[11]),
        .I1(mprj_adr_o_core[13]),
        .I2(p_0_in),
        .I3(mprj_adr_o_core[15]),
        .I4(mprj_adr_o_core[14]),
        .I5(next_state),
        .O(\FSM_onehot_grant_reg[2]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpioin0_pending_re_i_1
       (.I0(\FSM_onehot_grant_reg[2]_24 ),
        .I1(\FSM_onehot_grant_reg[2]_12 ),
        .O(csrbank13_ev_pending_re));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    gpioin0_pending_re_i_2
       (.I0(mprj_adr_o_core[11]),
        .I1(mprj_adr_o_core[13]),
        .I2(p_0_in),
        .I3(mprj_adr_o_core[15]),
        .I4(mprj_adr_o_core[14]),
        .I5(next_state),
        .O(\FSM_onehot_grant_reg[2]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpioin1_pending_re_i_1
       (.I0(\FSM_onehot_grant_reg[2]_23 ),
        .I1(\FSM_onehot_grant_reg[2]_12 ),
        .O(csrbank14_ev_pending_re));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    gpioin1_pending_re_i_2
       (.I0(mprj_adr_o_core[13]),
        .I1(mprj_adr_o_core[11]),
        .I2(p_0_in),
        .I3(mprj_adr_o_core[15]),
        .I4(mprj_adr_o_core[14]),
        .I5(next_state),
        .O(\FSM_onehot_grant_reg[2]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpioin2_pending_re_i_1
       (.I0(\FSM_onehot_grant_reg[2]_22 ),
        .I1(\FSM_onehot_grant_reg[2]_12 ),
        .O(csrbank15_ev_pending_re));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    gpioin2_pending_re_i_2
       (.I0(mprj_adr_o_core[11]),
        .I1(mprj_adr_o_core[13]),
        .I2(p_0_in),
        .I3(mprj_adr_o_core[15]),
        .I4(mprj_adr_o_core[14]),
        .I5(next_state),
        .O(\FSM_onehot_grant_reg[2]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpioin3_pending_re_i_1
       (.I0(\FSM_onehot_grant_reg[2]_12 ),
        .I1(\dbg_uart_address_reg[10]_3 ),
        .O(csrbank16_ev_pending_re));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h01)) 
    gpioin3_pending_re_i_2
       (.I0(p_0_in),
        .I1(\FSM_onehot_grant_reg[2]_7 ),
        .I2(\user_irq_ena_storage[2]_i_2_n_0 ),
        .O(\dbg_uart_address_reg[10]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpioin4_pending_re_i_1
       (.I0(\FSM_onehot_grant_reg[2]_12 ),
        .I1(\dbg_uart_address_reg[10]_2 ),
        .O(csrbank17_ev_pending_re));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h01)) 
    gpioin4_pending_re_i_2
       (.I0(p_0_in),
        .I1(\FSM_onehot_grant_reg[2]_10 ),
        .I2(\user_irq_ena_storage[2]_i_2_n_0 ),
        .O(\dbg_uart_address_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpioin5_pending_re_i_1
       (.I0(\FSM_onehot_grant_reg[2]_12 ),
        .I1(\dbg_uart_address_reg[10]_1 ),
        .O(csrbank18_ev_pending_re));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h02)) 
    gpioin5_pending_re_i_2
       (.I0(p_0_in),
        .I1(\user_irq_ena_storage[2]_i_2_n_0 ),
        .I2(\FSM_onehot_grant_reg[2]_7 ),
        .O(\dbg_uart_address_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \interface0_bank_bus_dat_r[0]_i_1 
       (.I0(\mgmtsoc_reset_storage_reg[0]_0 ),
        .I1(\interface0_bank_bus_dat_r_reg[31] [0]),
        .I2(mgmtsoc_bus_errors_reg[0]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(p_0_in1_in),
        .O(\mgmtsoc_bus_errors_reg[31] [0]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[10]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[10]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [10]),
        .O(\mgmtsoc_bus_errors_reg[31] [10]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[11]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[11]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [11]),
        .O(\mgmtsoc_bus_errors_reg[31] [11]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[12]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[12]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [12]),
        .O(\mgmtsoc_bus_errors_reg[31] [12]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[13]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[13]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [13]),
        .O(\mgmtsoc_bus_errors_reg[31] [13]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[14]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[14]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [14]),
        .O(\mgmtsoc_bus_errors_reg[31] [14]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[15]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[15]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [15]),
        .O(\mgmtsoc_bus_errors_reg[31] [15]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[16]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[16]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [16]),
        .O(\mgmtsoc_bus_errors_reg[31] [16]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[17]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[17]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [17]),
        .O(\mgmtsoc_bus_errors_reg[31] [17]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[18]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[18]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [18]),
        .O(\mgmtsoc_bus_errors_reg[31] [18]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[19]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[19]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [19]),
        .O(\mgmtsoc_bus_errors_reg[31] [19]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \interface0_bank_bus_dat_r[1]_i_1 
       (.I0(\mgmtsoc_reset_storage_reg[1]_1 ),
        .I1(\interface0_bank_bus_dat_r_reg[31] [1]),
        .I2(mgmtsoc_bus_errors_reg[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(p_0_in1_in),
        .O(\mgmtsoc_bus_errors_reg[31] [1]));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \interface0_bank_bus_dat_r[1]_i_2 
       (.I0(next_state),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [0]),
        .I2(grant_reg[1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [2]),
        .I4(\_zz_iBusWishbone_ADR_reg[0] ),
        .I5(grant_reg[0]),
        .O(mgmtsoc_adr[0]));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \interface0_bank_bus_dat_r[1]_i_3 
       (.I0(next_state),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [1]),
        .I2(grant_reg[1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [3]),
        .I4(\_zz_iBusWishbone_ADR_reg[1] ),
        .I5(grant_reg[0]),
        .O(mgmtsoc_adr[1]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[20]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[20]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [20]),
        .O(\mgmtsoc_bus_errors_reg[31] [20]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[21]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[21]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [21]),
        .O(\mgmtsoc_bus_errors_reg[31] [21]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[22]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[22]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [22]),
        .O(\mgmtsoc_bus_errors_reg[31] [22]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[23]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[23]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [23]),
        .O(\mgmtsoc_bus_errors_reg[31] [23]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[24]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[24]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [24]),
        .O(\mgmtsoc_bus_errors_reg[31] [24]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[25]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[25]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [25]),
        .O(\mgmtsoc_bus_errors_reg[31] [25]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[26]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[26]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [26]),
        .O(\mgmtsoc_bus_errors_reg[31] [26]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[27]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[27]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [27]),
        .O(\mgmtsoc_bus_errors_reg[31] [27]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[28]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[28]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [28]),
        .O(\mgmtsoc_bus_errors_reg[31] [28]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[29]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[29]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [29]),
        .O(\mgmtsoc_bus_errors_reg[31] [29]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[2]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[2]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [2]),
        .O(\mgmtsoc_bus_errors_reg[31] [2]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[30]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[30]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [30]),
        .O(\mgmtsoc_bus_errors_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \interface0_bank_bus_dat_r[31]_i_1 
       (.I0(state_reg_0),
        .I1(\FSM_onehot_grant_reg[2]_7 ),
        .O(\mgmtsoc_load_storage[31]_i_2_0 ));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[31]_i_2 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[31]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [31]),
        .O(\mgmtsoc_bus_errors_reg[31] [31]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[3]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[3]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [3]),
        .O(\mgmtsoc_bus_errors_reg[31] [3]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[4]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[4]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [4]),
        .O(\mgmtsoc_bus_errors_reg[31] [4]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[5]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[5]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [5]),
        .O(\mgmtsoc_bus_errors_reg[31] [5]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[6]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[6]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [6]),
        .O(\mgmtsoc_bus_errors_reg[31] [6]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[7]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[7]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [7]),
        .O(\mgmtsoc_bus_errors_reg[31] [7]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[8]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[8]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [8]),
        .O(\mgmtsoc_bus_errors_reg[31] [8]));
  LUT5 #(
    .INIT(32'h32302200)) 
    \interface0_bank_bus_dat_r[9]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_bus_errors_reg[9]),
        .I4(\interface0_bank_bus_dat_r_reg[31] [9]),
        .O(\mgmtsoc_bus_errors_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \interface10_bank_bus_dat_r[0]_i_1 
       (.I0(\interface10_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface10_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(mgmtsoc_zero_pending),
        .I4(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .I5(\interface10_bank_bus_dat_r[0]_i_5_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [0]));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface10_bank_bus_dat_r[0]_i_2 
       (.I0(csrbank10_ev_status_w),
        .I1(\interface10_bank_bus_dat_r_reg[31] [0]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface10_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface10_bank_bus_dat_r[0]_i_3 
       (.I0(mgmtsoc_enable_storage),
        .I1(mgmtsoc_update_value_storage),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[31]_i_2_n_0 ),
        .O(\interface10_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \interface10_bank_bus_dat_r[0]_i_4 
       (.I0(\interface10_bank_bus_dat_r_reg[31]_1 [0]),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [0]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(\la_out_storage[127]_i_3_n_0 ),
        .I4(mgmtsoc_adr[2]),
        .O(\interface10_bank_bus_dat_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \interface10_bank_bus_dat_r[0]_i_5 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(mgmtsoc_en_storage),
        .O(\interface10_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[10]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [10]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [10]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [10]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[11]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [11]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [11]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [11]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[12]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [12]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [12]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [12]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[13]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [13]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [13]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [13]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[14]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [14]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [14]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [14]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[15]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [15]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [15]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [15]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[16]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [16]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [16]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [16]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[17]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [17]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [17]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [17]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[18]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [18]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [18]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [18]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[19]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [19]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [19]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [19]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[1]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [1]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [1]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [1]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[20]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [20]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [20]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [20]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[21]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [21]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [21]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [21]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[22]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [22]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [22]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [22]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[23]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [23]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [23]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [23]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[24]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [24]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [24]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [24]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[25]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [25]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [25]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [25]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[26]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [26]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [26]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [26]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[27]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [27]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [27]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [27]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[28]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [28]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [28]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [28]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[29]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [29]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [29]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [29]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[2]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [2]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [2]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [2]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[30]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [30]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [30]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [30]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \interface10_bank_bus_dat_r[31]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\mgmtsoc_load_storage[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage[31]_i_3_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[31]_i_2 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [31]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [31]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [31]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [31]));
  LUT2 #(
    .INIT(4'h4)) 
    \interface10_bank_bus_dat_r[31]_i_3 
       (.I0(p_0_in1_in),
        .I1(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface10_bank_bus_dat_r[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[3]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [3]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [3]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [3]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[4]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [4]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [4]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [4]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[5]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [5]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [5]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [5]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[6]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [6]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [6]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [6]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[7]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [7]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [7]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [7]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[8]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [8]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [8]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [8]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface10_bank_bus_dat_r[9]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface10_bank_bus_dat_r_reg[31]_0 [9]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface10_bank_bus_dat_r_reg[31]_1 [9]),
        .I4(\interface10_bank_bus_dat_r_reg[31] [9]),
        .I5(\interface10_bank_bus_dat_r[31]_i_3_n_0 ),
        .O(\mgmtsoc_load_storage_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \interface11_bank_bus_dat_r[0]_i_1 
       (.I0(\interface11_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface11_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface11_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(\interface11_bank_bus_dat_r_reg[0] ),
        .I4(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .I5(\interface11_bank_bus_dat_r[0]_i_5_n_0 ),
        .O(\memdat_3_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h0A030000)) 
    \interface11_bank_bus_dat_r[0]_i_2 
       (.I0(\uart_enable_storage_reg[0]_0 ),
        .I1(\uart_tx_fifo_produce_reg[0] ),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface11_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h050C0000)) 
    \interface11_bank_bus_dat_r[0]_i_3 
       (.I0(\interface11_bank_bus_dat_r_reg[0]_0 ),
        .I1(\uart_tx_fifo_produce_reg[0] ),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[31]_i_2_n_0 ),
        .O(\interface11_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \interface11_bank_bus_dat_r[0]_i_4 
       (.I0(uart_pending_status_reg[0]),
        .I1(memdat_3[0]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(\la_out_storage[127]_i_3_n_0 ),
        .I4(mgmtsoc_adr[2]),
        .O(\interface11_bank_bus_dat_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \interface11_bank_bus_dat_r[0]_i_5 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\interface11_bank_bus_dat_r_reg[1]_0 ),
        .O(\interface11_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F000)) 
    \interface11_bank_bus_dat_r[1]_i_1 
       (.I0(p_0_in1_in),
        .I1(\la_oe_storage[31]_i_2_n_0 ),
        .I2(\interface11_bank_bus_dat_r[1]_i_2_n_0 ),
        .I3(\interface11_bank_bus_dat_r_reg[1] ),
        .I4(\interface11_bank_bus_dat_r_reg[1]_0 ),
        .I5(\interface11_bank_bus_dat_r[1]_i_3_n_0 ),
        .O(\memdat_3_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \interface11_bank_bus_dat_r[1]_i_2 
       (.I0(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I1(mgmtsoc_adr[2]),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface11_bank_bus_dat_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \interface11_bank_bus_dat_r[1]_i_3 
       (.I0(uart_pending_status_reg[1]),
        .I1(memdat_3[1]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(\la_out_storage[127]_i_3_n_0 ),
        .I4(mgmtsoc_adr[2]),
        .O(\interface11_bank_bus_dat_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface11_bank_bus_dat_r[2]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(memdat_3[2]),
        .O(\memdat_3_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface11_bank_bus_dat_r[3]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(memdat_3[3]),
        .O(\memdat_3_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface11_bank_bus_dat_r[4]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(memdat_3[4]),
        .O(\memdat_3_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface11_bank_bus_dat_r[5]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(memdat_3[5]),
        .O(\memdat_3_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface11_bank_bus_dat_r[6]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(memdat_3[6]),
        .O(\memdat_3_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \interface11_bank_bus_dat_r[7]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_10 ),
        .I1(p_0_in),
        .I2(mprj_adr_o_core[15]),
        .I3(mprj_adr_o_core[14]),
        .I4(next_state),
        .O(\dbg_uart_address_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface11_bank_bus_dat_r[7]_i_2 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(memdat_3[7]),
        .O(\memdat_3_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \interface12_bank_bus_dat_r[0]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_21 ),
        .I1(uart_enabled_storage),
        .I2(state_reg_1),
        .O(uart_enabled_storage_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \interface13_bank_bus_dat_r[0]_i_1 
       (.I0(\interface13_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface13_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface13_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(\interface13_bank_bus_dat_r[0]_i_5_n_0 ),
        .I4(\interface13_bank_bus_dat_r[0]_i_6_n_0 ),
        .I5(\interface13_bank_bus_dat_r[0]_i_7_n_0 ),
        .O(gpioin0_gpioin0_edge_storage_reg));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \interface13_bank_bus_dat_r[0]_i_2 
       (.I0(gpioin0_gpioin0_edge_storage),
        .I1(\FSM_onehot_grant_reg[2]_24 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface13_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface13_bank_bus_dat_r[0]_i_3 
       (.I0(gpioin0_enable_storage),
        .I1(\FSM_onehot_grant_reg[2]_24 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface13_bank_bus_dat_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \interface13_bank_bus_dat_r[0]_i_4 
       (.I0(mgmtsoc_adr[1]),
        .I1(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I2(mgmtsoc_adr[2]),
        .I3(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface13_bank_bus_dat_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface13_bank_bus_dat_r[0]_i_5 
       (.I0(\FSM_onehot_grant_reg[2]_24 ),
        .I1(gpioin0_gpioin0_pending),
        .O(\interface13_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \interface13_bank_bus_dat_r[0]_i_6 
       (.I0(gpioin0_gpioin0_mode_storage),
        .I1(\FSM_onehot_grant_reg[2]_24 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(mgmtsoc_adr[1]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface13_bank_bus_dat_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0800080000000800)) 
    \interface13_bank_bus_dat_r[0]_i_7 
       (.I0(\FSM_onehot_grant_reg[2]_24 ),
        .I1(gpioin0_gpioin0_trigger),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[1]),
        .I4(mgmtsoc_adr[2]),
        .I5(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface13_bank_bus_dat_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \interface14_bank_bus_dat_r[0]_i_1 
       (.I0(\interface14_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface14_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface13_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(\interface14_bank_bus_dat_r[0]_i_4_n_0 ),
        .I4(\interface14_bank_bus_dat_r[0]_i_5_n_0 ),
        .I5(\interface14_bank_bus_dat_r[0]_i_6_n_0 ),
        .O(gpioin1_gpioin1_edge_storage_reg));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \interface14_bank_bus_dat_r[0]_i_2 
       (.I0(gpioin1_gpioin1_edge_storage),
        .I1(\FSM_onehot_grant_reg[2]_23 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface14_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface14_bank_bus_dat_r[0]_i_3 
       (.I0(gpioin1_enable_storage),
        .I1(\FSM_onehot_grant_reg[2]_23 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface14_bank_bus_dat_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface14_bank_bus_dat_r[0]_i_4 
       (.I0(\FSM_onehot_grant_reg[2]_23 ),
        .I1(gpioin1_gpioin1_pending),
        .O(\interface14_bank_bus_dat_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \interface14_bank_bus_dat_r[0]_i_5 
       (.I0(gpioin1_gpioin1_mode_storage),
        .I1(\FSM_onehot_grant_reg[2]_23 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(mgmtsoc_adr[1]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface14_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0800080000000800)) 
    \interface14_bank_bus_dat_r[0]_i_6 
       (.I0(\FSM_onehot_grant_reg[2]_23 ),
        .I1(gpioin1_gpioin1_trigger),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[1]),
        .I4(mgmtsoc_adr[2]),
        .I5(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface14_bank_bus_dat_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \interface15_bank_bus_dat_r[0]_i_1 
       (.I0(\interface15_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface15_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface13_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(\interface15_bank_bus_dat_r[0]_i_4_n_0 ),
        .I4(\interface15_bank_bus_dat_r[0]_i_5_n_0 ),
        .I5(\interface15_bank_bus_dat_r[0]_i_6_n_0 ),
        .O(gpioin2_gpioin2_edge_storage_reg));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \interface15_bank_bus_dat_r[0]_i_2 
       (.I0(gpioin2_gpioin2_edge_storage),
        .I1(\FSM_onehot_grant_reg[2]_22 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface15_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface15_bank_bus_dat_r[0]_i_3 
       (.I0(gpioin2_enable_storage),
        .I1(\FSM_onehot_grant_reg[2]_22 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface15_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \interface15_bank_bus_dat_r[0]_i_4 
       (.I0(\FSM_onehot_grant_reg[2]_22 ),
        .I1(gpioin2_gpioin2_pending),
        .O(\interface15_bank_bus_dat_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \interface15_bank_bus_dat_r[0]_i_5 
       (.I0(gpioin2_gpioin2_mode_storage),
        .I1(\FSM_onehot_grant_reg[2]_22 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(mgmtsoc_adr[1]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface15_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0800080000000800)) 
    \interface15_bank_bus_dat_r[0]_i_6 
       (.I0(\FSM_onehot_grant_reg[2]_22 ),
        .I1(gpioin2_gpioin2_trigger),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[1]),
        .I4(mgmtsoc_adr[2]),
        .I5(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface15_bank_bus_dat_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \interface16_bank_bus_dat_r[0]_i_1 
       (.I0(\interface16_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface16_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface16_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(\interface16_bank_bus_dat_r[0]_i_5_n_0 ),
        .I4(\interface16_bank_bus_dat_r[0]_i_6_n_0 ),
        .I5(\interface16_bank_bus_dat_r[0]_i_7_n_0 ),
        .O(gpioin3_enable_storage_reg));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface16_bank_bus_dat_r[0]_i_2 
       (.I0(gpioin3_enable_storage),
        .I1(\dbg_uart_address_reg[10]_3 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface16_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \interface16_bank_bus_dat_r[0]_i_3 
       (.I0(gpioin3_gpioin3_pending),
        .I1(\dbg_uart_address_reg[10]_3 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface16_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \interface16_bank_bus_dat_r[0]_i_4 
       (.I0(gpioin3_gpioin3_edge_storage),
        .I1(\dbg_uart_address_reg[10]_3 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface16_bank_bus_dat_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \interface16_bank_bus_dat_r[0]_i_5 
       (.I0(multiregimpl134_regs1),
        .I1(\dbg_uart_address_reg[10]_3 ),
        .I2(mgmtsoc_adr[0]),
        .I3(mgmtsoc_adr[1]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[2]),
        .O(\interface16_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \interface16_bank_bus_dat_r[0]_i_6 
       (.I0(gpioin3_gpioin3_mode_storage),
        .I1(\dbg_uart_address_reg[10]_3 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(mgmtsoc_adr[1]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface16_bank_bus_dat_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface16_bank_bus_dat_r[0]_i_7 
       (.I0(gpioin3_gpioin3_trigger),
        .I1(\dbg_uart_address_reg[10]_3 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface16_bank_bus_dat_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \interface17_bank_bus_dat_r[0]_i_1 
       (.I0(\interface17_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface17_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface17_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(\interface17_bank_bus_dat_r[0]_i_5_n_0 ),
        .I4(\interface17_bank_bus_dat_r[0]_i_6_n_0 ),
        .I5(\interface17_bank_bus_dat_r[0]_i_7_n_0 ),
        .O(gpioin4_enable_storage_reg));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface17_bank_bus_dat_r[0]_i_2 
       (.I0(gpioin4_enable_storage),
        .I1(\dbg_uart_address_reg[10]_2 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface17_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \interface17_bank_bus_dat_r[0]_i_3 
       (.I0(gpioin4_gpioin4_pending),
        .I1(\dbg_uart_address_reg[10]_2 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface17_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \interface17_bank_bus_dat_r[0]_i_4 
       (.I0(gpioin4_gpioin4_edge_storage),
        .I1(\dbg_uart_address_reg[10]_2 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface17_bank_bus_dat_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \interface17_bank_bus_dat_r[0]_i_5 
       (.I0(multiregimpl135_regs1),
        .I1(\dbg_uart_address_reg[10]_2 ),
        .I2(mgmtsoc_adr[0]),
        .I3(mgmtsoc_adr[1]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[2]),
        .O(\interface17_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \interface17_bank_bus_dat_r[0]_i_6 
       (.I0(gpioin4_gpioin4_mode_storage),
        .I1(\dbg_uart_address_reg[10]_2 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(mgmtsoc_adr[1]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface17_bank_bus_dat_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface17_bank_bus_dat_r[0]_i_7 
       (.I0(gpioin4_gpioin4_trigger),
        .I1(\dbg_uart_address_reg[10]_2 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface17_bank_bus_dat_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \interface18_bank_bus_dat_r[0]_i_1 
       (.I0(\interface18_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface18_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface18_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(\interface18_bank_bus_dat_r[0]_i_5_n_0 ),
        .I4(\interface18_bank_bus_dat_r[0]_i_6_n_0 ),
        .I5(\interface18_bank_bus_dat_r[0]_i_7_n_0 ),
        .O(gpioin5_enable_storage_reg));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface18_bank_bus_dat_r[0]_i_2 
       (.I0(gpioin5_enable_storage),
        .I1(\dbg_uart_address_reg[10]_1 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface18_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \interface18_bank_bus_dat_r[0]_i_3 
       (.I0(gpioin5_gpioin5_pending),
        .I1(\dbg_uart_address_reg[10]_1 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface18_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \interface18_bank_bus_dat_r[0]_i_4 
       (.I0(gpioin5_gpioin5_edge_storage),
        .I1(\dbg_uart_address_reg[10]_1 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface18_bank_bus_dat_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \interface18_bank_bus_dat_r[0]_i_5 
       (.I0(multiregimpl136_regs1),
        .I1(\dbg_uart_address_reg[10]_1 ),
        .I2(mgmtsoc_adr[0]),
        .I3(mgmtsoc_adr[1]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[2]),
        .O(\interface18_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \interface18_bank_bus_dat_r[0]_i_6 
       (.I0(gpioin5_gpioin5_mode_storage),
        .I1(\dbg_uart_address_reg[10]_1 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(mgmtsoc_adr[1]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface18_bank_bus_dat_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface18_bank_bus_dat_r[0]_i_7 
       (.I0(gpioin5_gpioin5_trigger),
        .I1(\dbg_uart_address_reg[10]_1 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface18_bank_bus_dat_r[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \interface19_bank_bus_dat_r[0]_i_1 
       (.I0(\user_irq_ena_storage[2]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(state_reg_2),
        .I3(\FSM_onehot_grant_reg[2]_10 ),
        .I4(\user_irq_ena_storage_reg[0]_1 ),
        .O(\user_irq_ena_storage_reg[0] ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \interface19_bank_bus_dat_r[1]_i_1 
       (.I0(\user_irq_ena_storage[2]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(state_reg_2),
        .I3(\FSM_onehot_grant_reg[2]_10 ),
        .I4(\user_irq_ena_storage_reg[1]_2 ),
        .O(\user_irq_ena_storage_reg[1] ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \interface19_bank_bus_dat_r[2]_i_1 
       (.I0(\user_irq_ena_storage[2]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(state_reg_2),
        .I3(\FSM_onehot_grant_reg[2]_10 ),
        .I4(\user_irq_ena_storage_reg[2]_1 ),
        .O(\user_irq_ena_storage_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAFAFAF8)) 
    \interface1_bank_bus_dat_r[0]_i_1 
       (.I0(next_state),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I3(\FSM_onehot_grant_reg[2]_13 ),
        .I4(\FSM_onehot_grant_reg[2]_1 ),
        .I5(\la_out_storage[127]_i_3_n_0 ),
        .O(state_reg_2));
  LUT3 #(
    .INIT(8'h04)) 
    \interface1_bank_bus_dat_r[0]_i_2 
       (.I0(\FSM_onehot_grant_reg[2]_10 ),
        .I1(\interface1_bank_bus_dat_r_reg[0] ),
        .I2(state_reg_0),
        .O(debug_mode_storage_reg));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \interface1_bank_bus_dat_r[0]_i_3 
       (.I0(mprj_adr_o_core[10]),
        .I1(\FSM_onehot_grant_reg[2]_16 ),
        .I2(next_state),
        .I3(\FSM_onehot_grant_reg[2]_14 ),
        .I4(\FSM_onehot_grant_reg[2]_15 ),
        .O(\interface1_bank_bus_dat_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \interface2_bank_bus_dat_r[0]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\interface2_bank_bus_dat_r_reg[0] ),
        .I2(state_reg_3),
        .O(debug_oeb_storage_reg));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \interface2_bank_bus_dat_r[0]_i_2 
       (.I0(next_state),
        .I1(mprj_adr_o_core[14]),
        .I2(mprj_adr_o_core[15]),
        .I3(p_0_in),
        .O(state_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \interface3_bank_bus_dat_r[0]_i_1 
       (.I0(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[31] [0]),
        .I2(\interface3_bank_bus_dat_r[0]_i_2_n_0 ),
        .I3(\interface3_bank_bus_dat_r[0]_i_3_n_0 ),
        .I4(\interface3_bank_bus_dat_r[0]_i_4_n_0 ),
        .I5(\interface3_bank_bus_dat_r[0]_i_5_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [0]));
  LUT6 #(
    .INIT(64'h1011001100000000)) 
    \interface3_bank_bus_dat_r[0]_i_2 
       (.I0(\la_out_storage[127]_i_3_n_0 ),
        .I1(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_out_storage[95]_i_2_n_0 ),
        .I5(\interface3_bank_bus_dat_r_reg[7] [0]),
        .O(\interface3_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \interface3_bank_bus_dat_r[0]_i_3 
       (.I0(\la_out_storage[95]_i_2_n_0 ),
        .I1(mgmtsoc_adr[2]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[1]),
        .I4(\interface3_bank_bus_dat_r_reg[0] ),
        .O(\interface3_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008A0A00000000)) 
    \interface3_bank_bus_dat_r[0]_i_4 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(\la_out_storage[95]_i_2_n_0 ),
        .I2(mgmtsoc_adr[2]),
        .I3(mgmtsoc_adr[1]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(\interface3_bank_bus_dat_r_reg[23] [0]),
        .O(\interface3_bank_bus_dat_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00A20000)) 
    \interface3_bank_bus_dat_r[0]_i_5 
       (.I0(\la_out_storage[95]_i_2_n_0 ),
        .I1(mgmtsoc_adr[2]),
        .I2(mgmtsoc_adr[1]),
        .I3(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I4(p_0_in33_in),
        .O(\interface3_bank_bus_dat_r[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[10]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [10]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [10]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[11]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [11]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [11]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[12]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [12]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [12]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[13]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [13]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [13]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[14]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [14]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [14]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[15]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [15]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [15]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[16]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [16]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [16]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[17]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [17]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [17]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[18]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [18]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [18]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[19]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [19]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [19]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \interface3_bank_bus_dat_r[1]_i_1 
       (.I0(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[23] [1]),
        .I2(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I3(\interface3_bank_bus_dat_r_reg[31] [1]),
        .I4(\interface3_bank_bus_dat_r[1]_i_2_n_0 ),
        .I5(\interface3_bank_bus_dat_r[1]_i_3_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \interface3_bank_bus_dat_r[1]_i_2 
       (.I0(\la_out_storage[95]_i_2_n_0 ),
        .I1(mgmtsoc_adr[2]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[1]),
        .I4(mgmtsoc_master_status_status),
        .O(\interface3_bank_bus_dat_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011001100000000)) 
    \interface3_bank_bus_dat_r[1]_i_3 
       (.I0(\la_out_storage[127]_i_3_n_0 ),
        .I1(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_out_storage[95]_i_2_n_0 ),
        .I5(\interface3_bank_bus_dat_r_reg[7] [1]),
        .O(\interface3_bank_bus_dat_r[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[20]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [20]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [20]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[21]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [21]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [21]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[22]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [22]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [22]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[23]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [23]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [23]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h45050000)) 
    \interface3_bank_bus_dat_r[23]_i_2 
       (.I0(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I1(mgmtsoc_adr[1]),
        .I2(mgmtsoc_adr[2]),
        .I3(\la_out_storage[95]_i_2_n_0 ),
        .I4(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface3_bank_bus_dat_r[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface3_bank_bus_dat_r[24]_i_1 
       (.I0(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[31] [24]),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface3_bank_bus_dat_r[25]_i_1 
       (.I0(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[31] [25]),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface3_bank_bus_dat_r[26]_i_1 
       (.I0(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[31] [26]),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface3_bank_bus_dat_r[27]_i_1 
       (.I0(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[31] [27]),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface3_bank_bus_dat_r[28]_i_1 
       (.I0(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[31] [28]),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface3_bank_bus_dat_r[29]_i_1 
       (.I0(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[31] [29]),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface3_bank_bus_dat_r[2]_i_1 
       (.I0(\interface3_bank_bus_dat_r[7]_i_2_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[7] [2]),
        .I2(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .I3(\interface3_bank_bus_dat_r_reg[23] [2]),
        .I4(\interface3_bank_bus_dat_r_reg[31] [2]),
        .I5(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface3_bank_bus_dat_r[30]_i_1 
       (.I0(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[31] [30]),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFFD55)) 
    \interface3_bank_bus_dat_r[31]_i_1 
       (.I0(p_0_in),
        .I1(mprj_adr_o_core[15]),
        .I2(mprj_adr_o_core[14]),
        .I3(next_state),
        .I4(\FSM_onehot_grant_reg[2]_10 ),
        .O(\dbg_uart_address_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000000027272277)) 
    \interface3_bank_bus_dat_r[31]_i_10 
       (.I0(grant_reg[1]),
        .I1(\FSM_onehot_grant_reg[1] ),
        .I2(dBus_cmd_ready),
        .I3(\_zz_iBusWishbone_ADR[2]_i_3_n_0 ),
        .I4(grant_reg[0]),
        .I5(\FSM_onehot_grant_reg[2]_17 ),
        .O(\interface3_bank_bus_dat_r[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interface3_bank_bus_dat_r[31]_i_2 
       (.I0(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[31] [31]),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [31]));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \interface3_bank_bus_dat_r[31]_i_3 
       (.I0(next_state),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [10]),
        .I2(grant_reg[1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [12]),
        .I4(lineLoader_address[12]),
        .I5(grant_reg[0]),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \interface3_bank_bus_dat_r[31]_i_4 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[14]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [14]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [12]),
        .O(mprj_adr_o_core[14]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \interface3_bank_bus_dat_r[31]_i_5 
       (.I0(\interface3_bank_bus_dat_r[31]_i_8_n_0 ),
        .I1(\slave_sel_r[6]_i_6_n_0 ),
        .I2(\interface3_bank_bus_dat_r[31]_i_9_n_0 ),
        .I3(\interface3_bank_bus_dat_r[31]_i_10_n_0 ),
        .I4(\slave_sel_r[6]_i_4_n_0 ),
        .I5(\interface3_bank_bus_dat_r_reg[31]_0 ),
        .O(next_state));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \interface3_bank_bus_dat_r[31]_i_6 
       (.I0(mprj_adr_o_core[13]),
        .I1(mprj_adr_o_core[11]),
        .I2(next_state),
        .O(\FSM_onehot_grant_reg[2]_10 ));
  LUT5 #(
    .INIT(32'h45050000)) 
    \interface3_bank_bus_dat_r[31]_i_7 
       (.I0(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I1(mgmtsoc_adr[1]),
        .I2(mgmtsoc_adr[2]),
        .I3(\la_out_storage[95]_i_2_n_0 ),
        .I4(\la_oe_storage[31]_i_2_n_0 ),
        .O(\interface3_bank_bus_dat_r[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \interface3_bank_bus_dat_r[31]_i_8 
       (.I0(mprj_adr_o_core[31]),
        .I1(mprj_adr_o_core[24]),
        .I2(mprj_adr_o_core[27]),
        .I3(mprj_adr_o_core[25]),
        .I4(mprj_adr_o_core[26]),
        .O(\interface3_bank_bus_dat_r[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BB8800000000)) 
    \interface3_bank_bus_dat_r[31]_i_9 
       (.I0(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [28]),
        .I1(grant_reg[1]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [30]),
        .I3(lineLoader_address[30]),
        .I4(grant_reg[0]),
        .I5(mprj_adr_o_core[28]),
        .O(\interface3_bank_bus_dat_r[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface3_bank_bus_dat_r[3]_i_1 
       (.I0(\interface3_bank_bus_dat_r[7]_i_2_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[7] [3]),
        .I2(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .I3(\interface3_bank_bus_dat_r_reg[23] [3]),
        .I4(\interface3_bank_bus_dat_r_reg[31] [3]),
        .I5(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface3_bank_bus_dat_r[4]_i_1 
       (.I0(\interface3_bank_bus_dat_r[7]_i_2_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[7] [4]),
        .I2(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .I3(\interface3_bank_bus_dat_r_reg[23] [4]),
        .I4(\interface3_bank_bus_dat_r_reg[31] [4]),
        .I5(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface3_bank_bus_dat_r[5]_i_1 
       (.I0(\interface3_bank_bus_dat_r[7]_i_2_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[7] [5]),
        .I2(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .I3(\interface3_bank_bus_dat_r_reg[23] [5]),
        .I4(\interface3_bank_bus_dat_r_reg[31] [5]),
        .I5(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface3_bank_bus_dat_r[6]_i_1 
       (.I0(\interface3_bank_bus_dat_r[7]_i_2_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[7] [6]),
        .I2(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .I3(\interface3_bank_bus_dat_r_reg[23] [6]),
        .I4(\interface3_bank_bus_dat_r_reg[31] [6]),
        .I5(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface3_bank_bus_dat_r[7]_i_1 
       (.I0(\interface3_bank_bus_dat_r[7]_i_2_n_0 ),
        .I1(\interface3_bank_bus_dat_r_reg[7] [7]),
        .I2(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .I3(\interface3_bank_bus_dat_r_reg[23] [7]),
        .I4(\interface3_bank_bus_dat_r_reg[31] [7]),
        .I5(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [7]));
  LUT5 #(
    .INIT(32'h000000B3)) 
    \interface3_bank_bus_dat_r[7]_i_2 
       (.I0(\la_out_storage[95]_i_2_n_0 ),
        .I1(mgmtsoc_adr[2]),
        .I2(mgmtsoc_adr[1]),
        .I3(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I4(\la_out_storage[127]_i_3_n_0 ),
        .O(\interface3_bank_bus_dat_r[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[8]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [8]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [8]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \interface3_bank_bus_dat_r[9]_i_1 
       (.I0(\interface3_bank_bus_dat_r_reg[31] [9]),
        .I1(\interface3_bank_bus_dat_r[31]_i_7_n_0 ),
        .I2(\interface3_bank_bus_dat_r_reg[23] [9]),
        .I3(\interface3_bank_bus_dat_r[23]_i_2_n_0 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \interface4_bank_bus_dat_r[7]_i_1 
       (.I0(state_reg_2),
        .I1(\FSM_onehot_grant_reg[2]_21 ),
        .I2(state_reg_0),
        .O(\mgmtsoc_litespisdrphycore_storage[7]_i_3_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \interface5_bank_bus_dat_r[0]_i_1 
       (.I0(\interface5_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface5_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface5_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(\interface5_bank_bus_dat_r[0]_i_5_n_0 ),
        .I4(\interface5_bank_bus_dat_r[0]_i_6_n_0 ),
        .I5(\interface5_bank_bus_dat_r[0]_i_7_n_0 ),
        .O(gpio_out_storage_reg));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface5_bank_bus_dat_r[0]_i_2 
       (.I0(\interface5_bank_bus_dat_r_reg[0]_0 ),
        .I1(\FSM_onehot_grant_reg[2]_25 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface5_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \interface5_bank_bus_dat_r[0]_i_3 
       (.I0(multiregimpl2_regs1),
        .I1(\FSM_onehot_grant_reg[2]_25 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[1]),
        .O(\interface5_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \interface5_bank_bus_dat_r[0]_i_4 
       (.I0(gpio_ien_storage),
        .I1(\FSM_onehot_grant_reg[2]_25 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface5_bank_bus_dat_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \interface5_bank_bus_dat_r[0]_i_5 
       (.I0(\interface5_bank_bus_dat_r_reg[0]_1 ),
        .I1(\FSM_onehot_grant_reg[2]_25 ),
        .I2(mgmtsoc_adr[0]),
        .I3(mgmtsoc_adr[1]),
        .I4(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I5(mgmtsoc_adr[2]),
        .O(\interface5_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \interface5_bank_bus_dat_r[0]_i_6 
       (.I0(\interface5_bank_bus_dat_r_reg[0] ),
        .I1(\FSM_onehot_grant_reg[2]_25 ),
        .I2(\la_out_storage[95]_i_2_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(mgmtsoc_adr[1]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface5_bank_bus_dat_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \interface5_bank_bus_dat_r[0]_i_7 
       (.I0(gpio_oe_storage),
        .I1(\FSM_onehot_grant_reg[2]_25 ),
        .I2(mgmtsoc_adr[1]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[2]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .O(\interface5_bank_bus_dat_r[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[0]_i_1 
       (.I0(\interface6_bank_bus_dat_r[0]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[0]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[0]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[0]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[0]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [0]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [64]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[0]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [0]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [64]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[0]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [32]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [96]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[0]_i_5 
       (.I0(\interface6_bank_bus_dat_r[0]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[0]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[0]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [32]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [96]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[0]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [64]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [0]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [96]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [32]),
        .O(\interface6_bank_bus_dat_r[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[10]_i_1 
       (.I0(\interface6_bank_bus_dat_r[10]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[10]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[10]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[10]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[10]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[10]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [10]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [74]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[10]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [10]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [74]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[10]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [42]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [106]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[10]_i_5 
       (.I0(\interface6_bank_bus_dat_r[10]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[10]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[10]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [42]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [106]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[10]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [74]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [10]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [106]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [42]),
        .O(\interface6_bank_bus_dat_r[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[11]_i_1 
       (.I0(\interface6_bank_bus_dat_r[11]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[11]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[11]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[11]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[11]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[11]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [11]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [75]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[11]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [11]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [75]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[11]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [43]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [107]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[11]_i_5 
       (.I0(\interface6_bank_bus_dat_r[11]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[11]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[11]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [43]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [107]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[11]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [75]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [11]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [107]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [43]),
        .O(\interface6_bank_bus_dat_r[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[12]_i_1 
       (.I0(\interface6_bank_bus_dat_r[12]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[12]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[12]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[12]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[12]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[12]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [12]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [76]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[12]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [12]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [76]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[12]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [44]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [108]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[12]_i_5 
       (.I0(\interface6_bank_bus_dat_r[12]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[12]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[12]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [44]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [108]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[12]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [76]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [12]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [108]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [44]),
        .O(\interface6_bank_bus_dat_r[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[13]_i_1 
       (.I0(\interface6_bank_bus_dat_r[13]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[13]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[13]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[13]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[13]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[13]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [13]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [77]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[13]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [13]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [77]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[13]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [45]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [109]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[13]_i_5 
       (.I0(\interface6_bank_bus_dat_r[13]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[13]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[13]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [45]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [109]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[13]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [77]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [13]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [109]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [45]),
        .O(\interface6_bank_bus_dat_r[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[14]_i_1 
       (.I0(\interface6_bank_bus_dat_r[14]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[14]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[14]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[14]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[14]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[14]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [14]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [78]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[14]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [14]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [78]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[14]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [46]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [110]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[14]_i_5 
       (.I0(\interface6_bank_bus_dat_r[14]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[14]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[14]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [46]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [110]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[14]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [78]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [14]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [110]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [46]),
        .O(\interface6_bank_bus_dat_r[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[15]_i_1 
       (.I0(\interface6_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[15]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[15]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[15]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[15]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[15]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [15]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [79]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[15]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [15]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [79]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[15]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [47]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [111]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[15]_i_5 
       (.I0(\interface6_bank_bus_dat_r[15]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[15]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[15]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [47]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [111]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[15]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [79]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [15]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [111]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [47]),
        .O(\interface6_bank_bus_dat_r[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[16]_i_1 
       (.I0(\interface6_bank_bus_dat_r[16]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[16]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[16]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[16]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[16]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[16]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [16]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [80]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[16]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [16]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [80]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[16]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [48]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [112]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[16]_i_5 
       (.I0(\interface6_bank_bus_dat_r[16]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[16]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[16]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [48]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [112]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[16]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [80]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [16]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [112]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [48]),
        .O(\interface6_bank_bus_dat_r[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[17]_i_1 
       (.I0(\interface6_bank_bus_dat_r[17]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[17]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[17]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[17]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[17]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[17]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [17]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [81]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[17]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [17]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [81]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[17]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [49]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [113]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[17]_i_5 
       (.I0(\interface6_bank_bus_dat_r[17]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[17]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[17]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [49]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [113]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[17]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [81]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [17]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [113]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [49]),
        .O(\interface6_bank_bus_dat_r[17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[18]_i_1 
       (.I0(\interface6_bank_bus_dat_r[18]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[18]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[18]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[18]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[18]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[18]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [18]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [82]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[18]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [18]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [82]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[18]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [50]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [114]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[18]_i_5 
       (.I0(\interface6_bank_bus_dat_r[18]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[18]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[18]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [50]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [114]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[18]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [82]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [18]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [114]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [50]),
        .O(\interface6_bank_bus_dat_r[18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[19]_i_1 
       (.I0(\interface6_bank_bus_dat_r[19]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[19]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[19]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[19]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[19]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[19]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [19]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [83]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[19]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [19]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [83]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[19]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [51]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [115]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[19]_i_5 
       (.I0(\interface6_bank_bus_dat_r[19]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[19]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[19]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [51]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [115]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[19]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [83]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [19]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [115]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [51]),
        .O(\interface6_bank_bus_dat_r[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[1]_i_1 
       (.I0(\interface6_bank_bus_dat_r[1]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[1]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[1]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[1]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[1]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[1]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [1]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [65]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[1]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [1]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [65]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[1]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [33]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [97]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[1]_i_5 
       (.I0(\interface6_bank_bus_dat_r[1]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[1]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[1]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [33]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [97]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[1]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [65]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [1]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [97]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [33]),
        .O(\interface6_bank_bus_dat_r[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[20]_i_1 
       (.I0(\interface6_bank_bus_dat_r[20]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[20]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[20]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[20]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[20]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[20]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [20]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [84]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[20]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [20]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [84]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[20]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [52]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [116]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[20]_i_5 
       (.I0(\interface6_bank_bus_dat_r[20]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[20]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[20]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [52]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [116]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[20]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [84]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [20]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [116]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [52]),
        .O(\interface6_bank_bus_dat_r[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[21]_i_1 
       (.I0(\interface6_bank_bus_dat_r[21]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[21]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[21]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[21]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[21]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[21]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [21]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [85]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[21]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [21]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [85]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[21]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [53]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [117]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[21]_i_5 
       (.I0(\interface6_bank_bus_dat_r[21]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[21]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[21]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [53]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [117]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[21]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [85]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [21]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [117]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [53]),
        .O(\interface6_bank_bus_dat_r[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[22]_i_1 
       (.I0(\interface6_bank_bus_dat_r[22]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[22]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[22]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[22]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[22]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[22]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [22]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [86]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[22]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [22]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [86]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[22]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [54]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [118]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[22]_i_5 
       (.I0(\interface6_bank_bus_dat_r[22]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[22]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[22]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [54]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [118]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[22]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [86]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [22]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [118]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [54]),
        .O(\interface6_bank_bus_dat_r[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[23]_i_1 
       (.I0(\interface6_bank_bus_dat_r[23]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[23]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[23]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[23]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[23]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[23]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [23]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [87]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[23]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [23]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [87]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[23]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [55]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [119]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[23]_i_5 
       (.I0(\interface6_bank_bus_dat_r[23]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[23]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[23]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [55]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [119]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[23]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [87]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [23]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [119]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [55]),
        .O(\interface6_bank_bus_dat_r[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[24]_i_1 
       (.I0(\interface6_bank_bus_dat_r[24]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[24]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[24]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[24]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[24]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[24]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [24]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [88]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[24]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [24]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [88]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[24]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [56]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [120]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[24]_i_5 
       (.I0(\interface6_bank_bus_dat_r[24]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[24]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[24]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [56]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [120]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[24]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [88]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [24]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [120]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [56]),
        .O(\interface6_bank_bus_dat_r[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[25]_i_1 
       (.I0(\interface6_bank_bus_dat_r[25]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[25]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[25]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[25]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[25]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[25]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [25]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [89]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[25]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [25]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [89]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[25]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [57]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [121]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[25]_i_5 
       (.I0(\interface6_bank_bus_dat_r[25]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[25]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[25]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [57]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [121]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[25]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [89]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [25]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [121]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [57]),
        .O(\interface6_bank_bus_dat_r[25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[26]_i_1 
       (.I0(\interface6_bank_bus_dat_r[26]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[26]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[26]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[26]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[26]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[26]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [26]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [90]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[26]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [26]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [90]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[26]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [58]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [122]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[26]_i_5 
       (.I0(\interface6_bank_bus_dat_r[26]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[26]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[26]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [58]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [122]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[26]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [90]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [26]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [122]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [58]),
        .O(\interface6_bank_bus_dat_r[26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[27]_i_1 
       (.I0(\interface6_bank_bus_dat_r[27]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[27]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[27]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[27]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[27]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[27]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [27]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [91]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[27]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [27]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [91]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[27]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [59]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [123]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[27]_i_5 
       (.I0(\interface6_bank_bus_dat_r[27]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[27]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[27]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [59]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [123]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[27]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [91]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [27]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [123]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [59]),
        .O(\interface6_bank_bus_dat_r[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[28]_i_1 
       (.I0(\interface6_bank_bus_dat_r[28]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[28]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[28]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[28]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[28]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[28]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [28]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [92]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[28]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [28]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [92]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[28]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [60]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [124]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[28]_i_5 
       (.I0(\interface6_bank_bus_dat_r[28]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[28]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[28]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [60]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [124]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[28]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [92]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [28]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [124]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [60]),
        .O(\interface6_bank_bus_dat_r[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[29]_i_1 
       (.I0(\interface6_bank_bus_dat_r[29]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[29]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[29]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[29]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[29]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [29]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[29]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [29]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [93]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[29]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [29]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [93]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[29]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [61]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [125]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[29]_i_5 
       (.I0(\interface6_bank_bus_dat_r[29]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[29]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[29]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [61]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [125]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[29]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [93]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [29]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [125]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [61]),
        .O(\interface6_bank_bus_dat_r[29]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[2]_i_1 
       (.I0(\interface6_bank_bus_dat_r[2]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[2]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[2]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[2]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[2]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[2]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [2]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [66]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[2]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [2]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [66]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[2]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [34]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [98]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[2]_i_5 
       (.I0(\interface6_bank_bus_dat_r[2]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[2]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[2]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [34]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [98]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[2]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [66]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [2]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [98]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [34]),
        .O(\interface6_bank_bus_dat_r[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[30]_i_1 
       (.I0(\interface6_bank_bus_dat_r[30]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[30]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[30]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[30]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[30]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[30]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [30]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [94]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[30]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [30]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [94]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[30]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [62]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [126]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[30]_i_5 
       (.I0(\interface6_bank_bus_dat_r[30]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[30]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[30]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [62]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [126]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[30]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [94]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [30]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [126]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [62]),
        .O(\interface6_bank_bus_dat_r[30]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \interface6_bank_bus_dat_r[31]_i_1 
       (.I0(csrbank6_sel),
        .O(\la_ien_storage[127]_i_4_2 ));
  LUT6 #(
    .INIT(64'h0055005700000000)) 
    \interface6_bank_bus_dat_r[31]_i_10 
       (.I0(next_state),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\FSM_onehot_grant_reg[2]_13 ),
        .I3(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I4(\FSM_onehot_grant_reg[2]_1 ),
        .I5(\la_oe_storage[31]_i_2_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0055005700000000)) 
    \interface6_bank_bus_dat_r[31]_i_11 
       (.I0(next_state),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\FSM_onehot_grant_reg[2]_13 ),
        .I3(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I4(\FSM_onehot_grant_reg[2]_1 ),
        .I5(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0055005700000000)) 
    \interface6_bank_bus_dat_r[31]_i_12 
       (.I0(next_state),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\FSM_onehot_grant_reg[2]_13 ),
        .I3(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I4(\FSM_onehot_grant_reg[2]_1 ),
        .I5(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000550057)) 
    \interface6_bank_bus_dat_r[31]_i_13 
       (.I0(next_state),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\FSM_onehot_grant_reg[2]_13 ),
        .I3(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I4(\FSM_onehot_grant_reg[2]_1 ),
        .I5(\la_out_storage[127]_i_3_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[31]_i_14 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [95]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [31]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [127]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [63]),
        .O(\interface6_bank_bus_dat_r[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \interface6_bank_bus_dat_r[31]_i_15 
       (.I0(\FSM_onehot_grant_reg[2]_1 ),
        .I1(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I2(\FSM_onehot_grant_reg[2]_13 ),
        .I3(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I4(next_state),
        .O(\interface6_bank_bus_dat_r[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \interface6_bank_bus_dat_r[31]_i_16 
       (.I0(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I1(\la_oe_storage[31]_i_2_n_0 ),
        .I2(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I3(\FSM_onehot_grant_reg[2]_13 ),
        .I4(next_state),
        .I5(\FSM_onehot_grant_reg[2]_1 ),
        .O(\interface6_bank_bus_dat_r[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \interface6_bank_bus_dat_r[31]_i_17 
       (.I0(next_state),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\FSM_onehot_grant_reg[2]_1 ),
        .I3(\FSM_onehot_grant_reg[2]_13 ),
        .I4(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I5(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \interface6_bank_bus_dat_r[31]_i_18 
       (.I0(next_state),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\FSM_onehot_grant_reg[2]_1 ),
        .I3(\FSM_onehot_grant_reg[2]_13 ),
        .I4(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I5(\la_out_storage[127]_i_3_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[31]_i_2 
       (.I0(\interface6_bank_bus_dat_r[31]_i_3_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_4_n_0 ),
        .I2(\interface6_bank_bus_dat_r[31]_i_5_n_0 ),
        .I3(\interface6_bank_bus_dat_r[31]_i_6_n_0 ),
        .I4(\interface6_bank_bus_dat_r[31]_i_7_n_0 ),
        .O(\la_out_storage_reg[31] [31]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[31]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [31]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [95]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[31]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [31]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [95]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[31]_i_5 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [63]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [127]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[31]_i_6 
       (.I0(\interface6_bank_bus_dat_r[31]_i_14_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[31]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[31]_i_7 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [63]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [127]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \interface6_bank_bus_dat_r[31]_i_8 
       (.I0(next_state),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\FSM_onehot_grant_reg[2]_1 ),
        .I3(\FSM_onehot_grant_reg[2]_13 ),
        .I4(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I5(\la_oe_storage[31]_i_2_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \interface6_bank_bus_dat_r[31]_i_9 
       (.I0(next_state),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\FSM_onehot_grant_reg[2]_1 ),
        .I3(\FSM_onehot_grant_reg[2]_13 ),
        .I4(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I5(\la_out_storage[95]_i_2_n_0 ),
        .O(\interface6_bank_bus_dat_r[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[3]_i_1 
       (.I0(\interface6_bank_bus_dat_r[3]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[3]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[3]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[3]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[3]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[3]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [3]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [67]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[3]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [3]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [67]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[3]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [35]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [99]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[3]_i_5 
       (.I0(\interface6_bank_bus_dat_r[3]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[3]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[3]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [35]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [99]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[3]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [67]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [3]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [99]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [35]),
        .O(\interface6_bank_bus_dat_r[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[4]_i_1 
       (.I0(\interface6_bank_bus_dat_r[4]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[4]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[4]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[4]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[4]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[4]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [4]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [68]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[4]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [4]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [68]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[4]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [36]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [100]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[4]_i_5 
       (.I0(\interface6_bank_bus_dat_r[4]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[4]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[4]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [36]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [100]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[4]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [68]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [4]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [100]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [36]),
        .O(\interface6_bank_bus_dat_r[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[5]_i_1 
       (.I0(\interface6_bank_bus_dat_r[5]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[5]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[5]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[5]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[5]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[5]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [5]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [69]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[5]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [5]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [69]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[5]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [37]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [101]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[5]_i_5 
       (.I0(\interface6_bank_bus_dat_r[5]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[5]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[5]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [37]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [101]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[5]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [69]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [5]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [101]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [37]),
        .O(\interface6_bank_bus_dat_r[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[6]_i_1 
       (.I0(\interface6_bank_bus_dat_r[6]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[6]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[6]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[6]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[6]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[6]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [6]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [70]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[6]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [6]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [70]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[6]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [38]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [102]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[6]_i_5 
       (.I0(\interface6_bank_bus_dat_r[6]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[6]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[6]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [38]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [102]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[6]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [70]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [6]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [102]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [38]),
        .O(\interface6_bank_bus_dat_r[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[7]_i_1 
       (.I0(\interface6_bank_bus_dat_r[7]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[7]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[7]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[7]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[7]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[7]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [7]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [71]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[7]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [7]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [71]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[7]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [39]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [103]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[7]_i_5 
       (.I0(\interface6_bank_bus_dat_r[7]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[7]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[7]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [39]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [103]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[7]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [71]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [7]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [103]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [39]),
        .O(\interface6_bank_bus_dat_r[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[8]_i_1 
       (.I0(\interface6_bank_bus_dat_r[8]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[8]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[8]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[8]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[8]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[8]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [8]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [72]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[8]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [8]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [72]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[8]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [40]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [104]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[8]_i_5 
       (.I0(\interface6_bank_bus_dat_r[8]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[8]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[8]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [40]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [104]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[8]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [72]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [8]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [104]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [40]),
        .O(\interface6_bank_bus_dat_r[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \interface6_bank_bus_dat_r[9]_i_1 
       (.I0(\interface6_bank_bus_dat_r[9]_i_2_n_0 ),
        .I1(\interface6_bank_bus_dat_r[9]_i_3_n_0 ),
        .I2(\interface6_bank_bus_dat_r[9]_i_4_n_0 ),
        .I3(\interface6_bank_bus_dat_r[9]_i_5_n_0 ),
        .I4(\interface6_bank_bus_dat_r[9]_i_6_n_0 ),
        .O(\la_out_storage_reg[31] [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[9]_i_2 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [9]),
        .I1(\interface6_bank_bus_dat_r[31]_i_8_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [73]),
        .I3(\interface6_bank_bus_dat_r[31]_i_9_n_0 ),
        .O(\interface6_bank_bus_dat_r[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[9]_i_3 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [9]),
        .I1(\interface6_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [73]),
        .I3(\interface6_bank_bus_dat_r[31]_i_11_n_0 ),
        .O(\interface6_bank_bus_dat_r[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[9]_i_4 
       (.I0(\interface6_bank_bus_dat_r_reg[31]_0 [41]),
        .I1(\interface6_bank_bus_dat_r[31]_i_12_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31]_0 [105]),
        .I3(\interface6_bank_bus_dat_r[31]_i_13_n_0 ),
        .O(\interface6_bank_bus_dat_r[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[9]_i_5 
       (.I0(\interface6_bank_bus_dat_r[9]_i_7_n_0 ),
        .I1(\interface6_bank_bus_dat_r[31]_i_15_n_0 ),
        .I2(data11[9]),
        .I3(\interface6_bank_bus_dat_r[31]_i_16_n_0 ),
        .O(\interface6_bank_bus_dat_r[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \interface6_bank_bus_dat_r[9]_i_6 
       (.I0(\interface6_bank_bus_dat_r_reg[31] [41]),
        .I1(\interface6_bank_bus_dat_r[31]_i_17_n_0 ),
        .I2(\interface6_bank_bus_dat_r_reg[31] [105]),
        .I3(\interface6_bank_bus_dat_r[31]_i_18_n_0 ),
        .O(\interface6_bank_bus_dat_r[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \interface6_bank_bus_dat_r[9]_i_7 
       (.I0(\interface6_bank_bus_dat_r[31]_i_6_0 [73]),
        .I1(\interface6_bank_bus_dat_r[31]_i_6_0 [9]),
        .I2(\interface6_bank_bus_dat_r[31]_i_6_0 [105]),
        .I3(mgmtsoc_adr[0]),
        .I4(mgmtsoc_adr[1]),
        .I5(\interface6_bank_bus_dat_r[31]_i_6_0 [41]),
        .O(\interface6_bank_bus_dat_r[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \interface7_bank_bus_dat_r[0]_i_1 
       (.I0(\interface7_bank_bus_dat_r_reg[0] ),
        .I1(\FSM_onehot_grant_reg[2]_26 ),
        .I2(state_reg_3),
        .O(mprj_wb_iena_storage_reg));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \interface7_bank_bus_dat_r[0]_i_2 
       (.I0(mprj_adr_o_core[13]),
        .I1(mprj_adr_o_core[11]),
        .I2(next_state),
        .O(\FSM_onehot_grant_reg[2]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \interface8_bank_bus_dat_r[0]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\interface8_bank_bus_dat_r_reg[0] ),
        .I2(state_reg_1),
        .O(spi_enabled_storage_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF0)) 
    \interface9_bank_bus_dat_r[0]_i_1 
       (.I0(p_0_in1_in),
        .I1(\la_oe_storage[31]_i_2_n_0 ),
        .I2(\interface9_bank_bus_dat_r[0]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r[0]_i_4_n_0 ),
        .I4(\interface9_bank_bus_dat_r_reg[7] [0]),
        .I5(\interface9_bank_bus_dat_r[0]_i_5_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [0]));
  LUT5 #(
    .INIT(32'hFFFEF0F0)) 
    \interface9_bank_bus_dat_r[0]_i_2 
       (.I0(\FSM_onehot_grant_reg[2]_1 ),
        .I1(\FSM_onehot_grant_reg[2]_13 ),
        .I2(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I3(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I4(next_state),
        .O(p_0_in1_in));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface9_bank_bus_dat_r[0]_i_3 
       (.I0(\interface9_bank_bus_dat_r_reg[15]_0 [0]),
        .I1(\interface9_bank_bus_dat_r_reg[7]_0 [0]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface9_bank_bus_dat_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000200023002000)) 
    \interface9_bank_bus_dat_r[0]_i_4 
       (.I0(spi_master_loopback_storage),
        .I1(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I2(mgmtsoc_adr[2]),
        .I3(\la_out_storage[95]_i_2_n_0 ),
        .I4(\interface9_bank_bus_dat_r_reg[0] ),
        .I5(\interface9_bank_bus_dat_r_reg[0]_0 ),
        .O(\interface9_bank_bus_dat_r[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \interface9_bank_bus_dat_r[0]_i_5 
       (.I0(\interface9_bank_bus_dat_r_reg[16] [0]),
        .I1(\interface9_bank_bus_dat_r_reg[15] [0]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(\la_out_storage[127]_i_3_n_0 ),
        .I4(mgmtsoc_adr[2]),
        .O(\interface9_bank_bus_dat_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface9_bank_bus_dat_r[10]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[15] [10]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[16] [10]),
        .I4(\interface9_bank_bus_dat_r_reg[15]_0 [10]),
        .I5(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface9_bank_bus_dat_r[11]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[15] [11]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[16] [11]),
        .I4(\interface9_bank_bus_dat_r_reg[15]_0 [11]),
        .I5(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface9_bank_bus_dat_r[12]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[15] [12]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[16] [12]),
        .I4(\interface9_bank_bus_dat_r_reg[15]_0 [12]),
        .I5(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface9_bank_bus_dat_r[13]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[15] [13]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[16] [13]),
        .I4(\interface9_bank_bus_dat_r_reg[15]_0 [13]),
        .I5(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface9_bank_bus_dat_r[14]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[15] [14]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[16] [14]),
        .I4(\interface9_bank_bus_dat_r_reg[15]_0 [14]),
        .I5(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface9_bank_bus_dat_r[15]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[15] [15]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[16] [15]),
        .I4(\interface9_bank_bus_dat_r_reg[15]_0 [15]),
        .I5(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [15]));
  LUT3 #(
    .INIT(8'h01)) 
    \interface9_bank_bus_dat_r[15]_i_2 
       (.I0(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I1(\la_out_storage[127]_i_3_n_0 ),
        .I2(mgmtsoc_adr[2]),
        .O(\interface9_bank_bus_dat_r[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \interface9_bank_bus_dat_r[15]_i_3 
       (.I0(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I1(mgmtsoc_adr[2]),
        .I2(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface9_bank_bus_dat_r[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \interface9_bank_bus_dat_r[16]_i_1 
       (.I0(state_reg_1),
        .I1(\FSM_onehot_grant_reg[2]_10 ),
        .O(\interface3_bank_bus_dat_r[31]_i_6_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \interface9_bank_bus_dat_r[16]_i_2 
       (.I0(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[16] [16]),
        .O(\spi_master_cs_storage_reg[16] [16]));
  LUT3 #(
    .INIT(8'h10)) 
    \interface9_bank_bus_dat_r[16]_i_3 
       (.I0(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I1(\la_out_storage[127]_i_3_n_0 ),
        .I2(mgmtsoc_adr[2]),
        .O(\interface9_bank_bus_dat_r[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \interface9_bank_bus_dat_r[1]_i_1 
       (.I0(\interface9_bank_bus_dat_r[1]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[16] [1]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[15] [1]),
        .I4(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I5(\interface9_bank_bus_dat_r[1]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \interface9_bank_bus_dat_r[1]_i_2 
       (.I0(\la_oe_storage[31]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\interface9_bank_bus_dat_r_reg[7] [1]),
        .O(\interface9_bank_bus_dat_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface9_bank_bus_dat_r[1]_i_3 
       (.I0(\interface9_bank_bus_dat_r_reg[15]_0 [1]),
        .I1(\interface9_bank_bus_dat_r_reg[7]_0 [1]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface9_bank_bus_dat_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \interface9_bank_bus_dat_r[2]_i_1 
       (.I0(\interface9_bank_bus_dat_r[2]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[16] [2]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[15] [2]),
        .I4(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I5(\interface9_bank_bus_dat_r[2]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \interface9_bank_bus_dat_r[2]_i_2 
       (.I0(\la_oe_storage[31]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\interface9_bank_bus_dat_r_reg[7] [2]),
        .O(\interface9_bank_bus_dat_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface9_bank_bus_dat_r[2]_i_3 
       (.I0(\interface9_bank_bus_dat_r_reg[15]_0 [2]),
        .I1(\interface9_bank_bus_dat_r_reg[7]_0 [2]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface9_bank_bus_dat_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \interface9_bank_bus_dat_r[3]_i_1 
       (.I0(\interface9_bank_bus_dat_r[3]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[16] [3]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[15] [3]),
        .I4(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I5(\interface9_bank_bus_dat_r[3]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \interface9_bank_bus_dat_r[3]_i_2 
       (.I0(\la_oe_storage[31]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\interface9_bank_bus_dat_r_reg[7] [3]),
        .O(\interface9_bank_bus_dat_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface9_bank_bus_dat_r[3]_i_3 
       (.I0(\interface9_bank_bus_dat_r_reg[15]_0 [3]),
        .I1(\interface9_bank_bus_dat_r_reg[7]_0 [3]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface9_bank_bus_dat_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \interface9_bank_bus_dat_r[4]_i_1 
       (.I0(\interface9_bank_bus_dat_r[4]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[16] [4]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[15] [4]),
        .I4(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I5(\interface9_bank_bus_dat_r[4]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \interface9_bank_bus_dat_r[4]_i_2 
       (.I0(\la_oe_storage[31]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\interface9_bank_bus_dat_r_reg[7] [4]),
        .O(\interface9_bank_bus_dat_r[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface9_bank_bus_dat_r[4]_i_3 
       (.I0(\interface9_bank_bus_dat_r_reg[15]_0 [4]),
        .I1(\interface9_bank_bus_dat_r_reg[7]_0 [4]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface9_bank_bus_dat_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \interface9_bank_bus_dat_r[5]_i_1 
       (.I0(\interface9_bank_bus_dat_r[5]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[16] [5]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[15] [5]),
        .I4(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I5(\interface9_bank_bus_dat_r[5]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \interface9_bank_bus_dat_r[5]_i_2 
       (.I0(\la_oe_storage[31]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\interface9_bank_bus_dat_r_reg[7] [5]),
        .O(\interface9_bank_bus_dat_r[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface9_bank_bus_dat_r[5]_i_3 
       (.I0(\interface9_bank_bus_dat_r_reg[15]_0 [5]),
        .I1(\interface9_bank_bus_dat_r_reg[7]_0 [5]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface9_bank_bus_dat_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \interface9_bank_bus_dat_r[6]_i_1 
       (.I0(\interface9_bank_bus_dat_r[6]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[16] [6]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[15] [6]),
        .I4(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I5(\interface9_bank_bus_dat_r[6]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \interface9_bank_bus_dat_r[6]_i_2 
       (.I0(\la_oe_storage[31]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\interface9_bank_bus_dat_r_reg[7] [6]),
        .O(\interface9_bank_bus_dat_r[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface9_bank_bus_dat_r[6]_i_3 
       (.I0(\interface9_bank_bus_dat_r_reg[15]_0 [6]),
        .I1(\interface9_bank_bus_dat_r_reg[7]_0 [6]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface9_bank_bus_dat_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \interface9_bank_bus_dat_r[7]_i_1 
       (.I0(\interface9_bank_bus_dat_r[7]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[16] [7]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[15] [7]),
        .I4(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I5(\interface9_bank_bus_dat_r[7]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \interface9_bank_bus_dat_r[7]_i_2 
       (.I0(\la_oe_storage[31]_i_2_n_0 ),
        .I1(p_0_in1_in),
        .I2(\interface9_bank_bus_dat_r_reg[7] [7]),
        .O(\interface9_bank_bus_dat_r[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \interface9_bank_bus_dat_r[7]_i_3 
       (.I0(\interface9_bank_bus_dat_r_reg[15]_0 [7]),
        .I1(\interface9_bank_bus_dat_r_reg[7]_0 [7]),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(mgmtsoc_adr[2]),
        .I4(\la_oe_storage[63]_i_2_n_0 ),
        .O(\interface9_bank_bus_dat_r[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface9_bank_bus_dat_r[8]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[15] [8]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[16] [8]),
        .I4(\interface9_bank_bus_dat_r_reg[15]_0 [8]),
        .I5(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \interface9_bank_bus_dat_r[9]_i_1 
       (.I0(\interface9_bank_bus_dat_r[15]_i_2_n_0 ),
        .I1(\interface9_bank_bus_dat_r_reg[15] [9]),
        .I2(\interface9_bank_bus_dat_r[16]_i_3_n_0 ),
        .I3(\interface9_bank_bus_dat_r_reg[16] [9]),
        .I4(\interface9_bank_bus_dat_r_reg[15]_0 [9]),
        .I5(\interface9_bank_bus_dat_r[15]_i_3_n_0 ),
        .O(\spi_master_cs_storage_reg[16] [9]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[0]_i_1 
       (.I0(banks_0_reg_n_15),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [0]),
        .O(p_1_in_1[0]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[10]_i_1 
       (.I0(banks_0_reg_n_5),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [10]),
        .O(p_1_in_1[10]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[11]_i_1 
       (.I0(banks_0_reg_n_4),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [11]),
        .O(p_1_in_1[11]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[12]_i_1 
       (.I0(banks_0_reg_n_3),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [12]),
        .O(p_1_in_1[12]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[13]_i_1 
       (.I0(banks_0_reg_n_2),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [13]),
        .O(p_1_in_1[13]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[14]_i_1 
       (.I0(banks_0_reg_n_1),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [14]),
        .O(p_1_in_1[14]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[15]_i_1 
       (.I0(banks_0_reg_n_0),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [15]),
        .O(p_1_in_1[15]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[16]_i_1 
       (.I0(banks_0_reg_n_31),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [16]),
        .O(p_1_in_1[16]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[17]_i_1 
       (.I0(banks_0_reg_n_30),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [17]),
        .O(p_1_in_1[17]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[18]_i_1 
       (.I0(banks_0_reg_n_29),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [18]),
        .O(p_1_in_1[18]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[19]_i_1 
       (.I0(banks_0_reg_n_28),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [19]),
        .O(p_1_in_1[19]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[1]_i_1 
       (.I0(banks_0_reg_n_14),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [1]),
        .O(p_1_in_1[1]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[20]_i_1 
       (.I0(banks_0_reg_n_27),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [20]),
        .O(p_1_in_1[20]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[21]_i_1 
       (.I0(banks_0_reg_n_26),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [21]),
        .O(p_1_in_1[21]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[22]_i_1 
       (.I0(banks_0_reg_n_25),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [22]),
        .O(p_1_in_1[22]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[23]_i_1 
       (.I0(banks_0_reg_n_24),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [23]),
        .O(p_1_in_1[23]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[24]_i_1 
       (.I0(banks_0_reg_n_23),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [24]),
        .O(p_1_in_1[24]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[25]_i_1 
       (.I0(banks_0_reg_n_22),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [25]),
        .O(p_1_in_1[25]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[26]_i_1 
       (.I0(banks_0_reg_n_21),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [26]),
        .O(p_1_in_1[26]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[27]_i_1 
       (.I0(banks_0_reg_n_20),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [27]),
        .O(p_1_in_1[27]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[28]_i_1 
       (.I0(banks_0_reg_n_19),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [28]),
        .O(p_1_in_1[28]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[29]_i_1 
       (.I0(banks_0_reg_n_18),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [29]),
        .O(p_1_in_1[29]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[2]_i_1 
       (.I0(banks_0_reg_n_13),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [2]),
        .O(p_1_in_1[2]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[30]_i_1 
       (.I0(banks_0_reg_n_17),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [30]),
        .O(p_1_in_1[30]));
  LUT4 #(
    .INIT(16'hABFE)) 
    \io_cpu_fetch_data_regNextWhen[31]_i_1 
       (.I0(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .I1(switch_Fetcher_l362[0]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[2]),
        .O(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[31]_i_2 
       (.I0(banks_0_reg_n_16),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [31]),
        .O(p_1_in_1[31]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[3]_i_1 
       (.I0(banks_0_reg_n_12),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [3]),
        .O(p_1_in_1[3]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[4]_i_1 
       (.I0(banks_0_reg_n_11),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [4]),
        .O(p_1_in_1[4]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[5]_i_1 
       (.I0(banks_0_reg_n_10),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [5]),
        .O(p_1_in_1[5]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[6]_i_1 
       (.I0(banks_0_reg_n_9),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [6]),
        .O(p_1_in_1[6]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[7]_i_1 
       (.I0(banks_0_reg_n_8),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [7]),
        .O(p_1_in_1[7]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[8]_i_1 
       (.I0(banks_0_reg_n_7),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [8]),
        .O(p_1_in_1[8]));
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \io_cpu_fetch_data_regNextWhen[9]_i_1 
       (.I0(banks_0_reg_n_6),
        .I1(switch_Fetcher_l362[2]),
        .I2(switch_Fetcher_l362[1]),
        .I3(switch_Fetcher_l362[0]),
        .I4(\io_cpu_fetch_data_regNextWhen_reg[31]_0 [9]),
        .O(p_1_in_1[9]));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[0] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[10] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[11] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[12] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[13] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[14] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[15] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[16] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[17] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[18] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[19] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[1] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[20] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[21] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[22] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[23] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[24] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[25] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[26] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[27] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[28] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[29] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[2] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[30] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[31] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[3] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[4] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[5] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[6] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[7] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[8] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \io_cpu_fetch_data_regNextWhen_reg[9] 
       (.C(clock),
        .CE(\io_cpu_fetch_data_regNextWhen[31]_i_1_n_0 ),
        .D(p_1_in_1[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \la_ien_storage[127]_i_1 
       (.I0(\dbg_uart_address_reg[2] ),
        .I1(csrbank6_sel),
        .O(\la_ien_storage[127]_i_4_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \la_ien_storage[127]_i_3 
       (.I0(mgmtsoc_we),
        .I1(\la_out_storage[127]_i_3_n_0 ),
        .I2(\la_ien_storage[127]_i_5_n_0 ),
        .I3(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I4(mgmtsoc_adr[2]),
        .O(\dbg_uart_address_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \la_ien_storage[127]_i_4 
       (.I0(p_0_in),
        .I1(mprj_adr_o_core[15]),
        .I2(mprj_adr_o_core[14]),
        .I3(next_state),
        .I4(mprj_adr_o_core[13]),
        .I5(mprj_adr_o_core[11]),
        .O(csrbank6_sel));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \la_ien_storage[127]_i_5 
       (.I0(\FSM_onehot_grant_reg[2]_1 ),
        .I1(\FSM_onehot_grant_reg[2]_13 ),
        .I2(next_state),
        .O(\la_ien_storage[127]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \la_ien_storage[31]_i_1 
       (.I0(\dbg_uart_address_reg[2]_0 ),
        .I1(csrbank6_sel),
        .O(\la_ien_storage[127]_i_4_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \la_ien_storage[31]_i_2 
       (.I0(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I1(\la_oe_storage[31]_i_2_n_0 ),
        .I2(mgmtsoc_adr[2]),
        .I3(mgmtsoc_we),
        .O(\dbg_uart_address_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \la_ien_storage[63]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_9 ),
        .I1(csrbank6_sel),
        .O(\la_ien_storage[127]_i_4_0 [1]));
  LUT6 #(
    .INIT(64'h0002AAAA00000000)) 
    \la_ien_storage[63]_i_2 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(\FSM_onehot_grant_reg[2]_13 ),
        .I2(\FSM_onehot_grant_reg[2]_1 ),
        .I3(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I4(next_state),
        .I5(\la_ien_storage[95]_i_3_n_0 ),
        .O(\FSM_onehot_grant_reg[2]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \la_ien_storage[95]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_8 ),
        .I1(csrbank6_sel),
        .O(\la_ien_storage[127]_i_4_0 [2]));
  LUT6 #(
    .INIT(64'h0002AAAA00000000)) 
    \la_ien_storage[95]_i_2 
       (.I0(\la_out_storage[95]_i_2_n_0 ),
        .I1(\FSM_onehot_grant_reg[2]_13 ),
        .I2(\FSM_onehot_grant_reg[2]_1 ),
        .I3(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I4(next_state),
        .I5(\la_ien_storage[95]_i_3_n_0 ),
        .O(\FSM_onehot_grant_reg[2]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \la_ien_storage[95]_i_3 
       (.I0(mgmtsoc_we),
        .I1(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .O(\la_ien_storage[95]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \la_oe_storage[127]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_12 ),
        .I1(csrbank6_sel),
        .O(\la_ien_storage[127]_i_4_1 [3]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \la_oe_storage[127]_i_2 
       (.I0(\FSM_onehot_grant_reg[2]_1 ),
        .I1(\FSM_onehot_grant_reg[2]_13 ),
        .I2(next_state),
        .I3(\la_ien_storage[95]_i_3_n_0 ),
        .I4(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I5(\la_out_storage[127]_i_3_n_0 ),
        .O(\FSM_onehot_grant_reg[2]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \la_oe_storage[31]_i_1 
       (.I0(\la_oe_storage[31]_i_2_n_0 ),
        .I1(csrbank6_sel),
        .I2(\la_oe_storage[63]_i_3_n_0 ),
        .O(\la_ien_storage[127]_i_4_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \la_oe_storage[31]_i_2 
       (.I0(\interface12_bank_bus_dat_r_reg[0]_1 ),
        .I1(\interface12_bank_bus_dat_r_reg[0] ),
        .I2(next_state),
        .O(\la_oe_storage[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \la_oe_storage[63]_i_1 
       (.I0(\la_oe_storage[63]_i_2_n_0 ),
        .I1(csrbank6_sel),
        .I2(\la_oe_storage[63]_i_3_n_0 ),
        .O(\la_ien_storage[127]_i_4_1 [1]));
  LUT3 #(
    .INIT(8'h20)) 
    \la_oe_storage[63]_i_2 
       (.I0(\interface12_bank_bus_dat_r_reg[0]_1 ),
        .I1(\interface12_bank_bus_dat_r_reg[0] ),
        .I2(next_state),
        .O(\la_oe_storage[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \la_oe_storage[63]_i_3 
       (.I0(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I1(\la_ien_storage[95]_i_3_n_0 ),
        .I2(next_state),
        .I3(\FSM_onehot_grant_reg[2]_13 ),
        .I4(\FSM_onehot_grant_reg[2]_1 ),
        .O(\la_oe_storage[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \la_oe_storage[95]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_11 ),
        .I1(csrbank6_sel),
        .O(\la_ien_storage[127]_i_4_1 [2]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \la_oe_storage[95]_i_2 
       (.I0(\FSM_onehot_grant_reg[2]_1 ),
        .I1(\FSM_onehot_grant_reg[2]_13 ),
        .I2(next_state),
        .I3(\la_ien_storage[95]_i_3_n_0 ),
        .I4(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I5(\la_out_storage[95]_i_2_n_0 ),
        .O(\FSM_onehot_grant_reg[2]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \la_out_storage[127]_i_1 
       (.I0(\la_out_storage[127]_i_2_n_0 ),
        .I1(\la_out_storage[127]_i_3_n_0 ),
        .O(\la_out_storage[127]_i_3_0 [3]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \la_out_storage[127]_i_2 
       (.I0(\FSM_onehot_grant_reg[2]_13 ),
        .I1(\la_ien_storage[95]_i_3_n_0 ),
        .I2(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I3(next_state),
        .I4(\FSM_onehot_grant_reg[2]_1 ),
        .I5(csrbank6_sel),
        .O(\la_out_storage[127]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \la_out_storage[127]_i_3 
       (.I0(\interface12_bank_bus_dat_r_reg[0]_1 ),
        .I1(\interface12_bank_bus_dat_r_reg[0] ),
        .I2(next_state),
        .O(\la_out_storage[127]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \la_out_storage[31]_i_1 
       (.I0(\la_out_storage[127]_i_2_n_0 ),
        .I1(\la_oe_storage[31]_i_2_n_0 ),
        .O(\la_out_storage[127]_i_3_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \la_out_storage[63]_i_1 
       (.I0(\la_out_storage[127]_i_2_n_0 ),
        .I1(\la_oe_storage[63]_i_2_n_0 ),
        .O(\la_out_storage[127]_i_3_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \la_out_storage[95]_i_1 
       (.I0(\la_out_storage[127]_i_2_n_0 ),
        .I1(\la_out_storage[95]_i_2_n_0 ),
        .O(\la_out_storage[127]_i_3_0 [2]));
  LUT3 #(
    .INIT(8'h20)) 
    \la_out_storage[95]_i_2 
       (.I0(\interface12_bank_bus_dat_r_reg[0] ),
        .I1(\interface12_bank_bus_dat_r_reg[0]_1 ),
        .I2(next_state),
        .O(\la_out_storage[95]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \lineLoader_address[31]_i_1 
       (.I0(IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0),
        .I1(decodeStage_hit_valid),
        .O(when_IBusCachedPlugin_l250));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[0] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(1'b0),
        .Q(lineLoader_address[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[10] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[8]),
        .Q(lineLoader_address[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[11] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[9]),
        .Q(lineLoader_address[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[12] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[10]),
        .Q(lineLoader_address[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[13] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[11]),
        .Q(lineLoader_address[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[14] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[12]),
        .Q(lineLoader_address[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[15] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[13]),
        .Q(lineLoader_address[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[16] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[14]),
        .Q(lineLoader_address[16]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[17] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[15]),
        .Q(lineLoader_address[17]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[18] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[16]),
        .Q(lineLoader_address[18]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[19] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[17]),
        .Q(lineLoader_address[19]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[1] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(1'b0),
        .Q(lineLoader_address[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[20] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[18]),
        .Q(lineLoader_address[20]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[21] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[19]),
        .Q(lineLoader_address[21]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[22] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[20]),
        .Q(lineLoader_address[22]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[23] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[21]),
        .Q(lineLoader_address[23]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[24] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[22]),
        .Q(lineLoader_address[24]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[25] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[23]),
        .Q(lineLoader_address[25]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[26] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[24]),
        .Q(lineLoader_address[26]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[27] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[25]),
        .Q(lineLoader_address[27]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[28] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[26]),
        .Q(lineLoader_address[28]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[29] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[27]),
        .Q(lineLoader_address[29]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[2] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[0]),
        .Q(lineLoader_address[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[30] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[28]),
        .Q(lineLoader_address[30]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[31] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[29]),
        .Q(lineLoader_address[31]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[3] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[1]),
        .Q(lineLoader_address[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[4] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[2]),
        .Q(lineLoader_address[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[5] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[3]),
        .Q(lineLoader_address[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[6] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[4]),
        .Q(lineLoader_address[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[7] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[5]),
        .Q(lineLoader_address[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[8] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[6]),
        .Q(lineLoader_address[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_address_reg[9] 
       (.C(clock),
        .CE(when_IBusCachedPlugin_l250),
        .D(D[7]),
        .Q(lineLoader_address[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055554000)) 
    lineLoader_cmdSent_i_1
       (.I0(reset0),
        .I1(lineLoader_valid),
        .I2(state_reg),
        .I3(\_zz_iBusWishbone_ADR_reg[2] ),
        .I4(lineLoader_cmdSent),
        .I5(lineLoader_cmdSent_i_2_n_0),
        .O(lineLoader_cmdSent_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    lineLoader_cmdSent_i_2
       (.I0(_zz_iBus_rsp_valid),
        .I1(lineLoader_wordIndex[0]),
        .I2(lineLoader_wordIndex[1]),
        .I3(lineLoader_wordIndex[2]),
        .O(lineLoader_cmdSent_i_2_n_0));
  FDRE lineLoader_cmdSent_reg
       (.C(clock),
        .CE(1'b1),
        .D(lineLoader_cmdSent_i_1_n_0),
        .Q(lineLoader_cmdSent),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h99999099)) 
    \lineLoader_flushCounter[0]_i_1 
       (.I0(\lineLoader_flushCounter_reg_n_0_[0] ),
        .I1(lineLoader_write_tag_0_payload_data_valid),
        .I2(\lineLoader_flushCounter_reg[1]_0 ),
        .I3(lineLoader_flushPending_reg_n_0),
        .I4(lineLoader_valid),
        .O(\lineLoader_flushCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hEEEEE0EE)) 
    \lineLoader_flushCounter[1]_i_1 
       (.I0(lineLoader_write_tag_0_payload_data_valid),
        .I1(\lineLoader_flushCounter_reg_n_0_[0] ),
        .I2(\lineLoader_flushCounter_reg[1]_0 ),
        .I3(lineLoader_flushPending_reg_n_0),
        .I4(lineLoader_valid),
        .O(\lineLoader_flushCounter[1]_i_1_n_0 ));
  FDRE \lineLoader_flushCounter_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\lineLoader_flushCounter[0]_i_1_n_0 ),
        .Q(\lineLoader_flushCounter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lineLoader_flushCounter_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\lineLoader_flushCounter[1]_i_1_n_0 ),
        .Q(lineLoader_write_tag_0_payload_data_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFACA)) 
    lineLoader_flushPending_i_1
       (.I0(lineLoader_flushPending_i_2_n_0),
        .I1(\lineLoader_flushCounter_reg[1]_0 ),
        .I2(lineLoader_flushPending_reg_n_0),
        .I3(lineLoader_valid),
        .O(lineLoader_flushPending_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    lineLoader_flushPending_i_2
       (.I0(DebugPlugin_isPipBusy_i_2_n_0),
        .I1(Q[3]),
        .I2(Q[12]),
        .I3(Q[6]),
        .O(lineLoader_flushPending_i_2_n_0));
  FDSE lineLoader_flushPending_reg
       (.C(clock),
        .CE(1'b1),
        .D(lineLoader_flushPending_i_1_n_0),
        .Q(lineLoader_flushPending_reg_n_0),
        .S(reset0));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    lineLoader_valid_i_1
       (.I0(lineLoader_wordIndex[2]),
        .I1(lineLoader_wordIndex[1]),
        .I2(lineLoader_wordIndex[0]),
        .I3(_zz_iBus_rsp_valid),
        .I4(when_IBusCachedPlugin_l250),
        .I5(lineLoader_valid),
        .O(lineLoader_valid_i_1_n_0));
  FDRE lineLoader_valid_reg
       (.C(clock),
        .CE(1'b1),
        .D(lineLoader_valid_i_1_n_0),
        .Q(lineLoader_valid),
        .R(reset0));
  LUT1 #(
    .INIT(2'h1)) 
    \lineLoader_wordIndex[0]_i_1 
       (.I0(lineLoader_wordIndex[0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \lineLoader_wordIndex[1]_i_1 
       (.I0(lineLoader_wordIndex[0]),
        .I1(lineLoader_wordIndex[1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \lineLoader_wordIndex[2]_i_1 
       (.I0(\mgmtsoc_reset_storage_reg[1]_1 ),
        .I1(\mgmtsoc_reset_storage_reg[0]_0 ),
        .I2(mgmtsoc_reset_re),
        .I3(mgmtsoc_vexriscv_debug_reset),
        .I4(mgmtsoc_vexriscv_transfer_complete_reg_1),
        .O(reset0));
  LUT3 #(
    .INIT(8'h6A)) 
    \lineLoader_wordIndex[2]_i_2 
       (.I0(lineLoader_wordIndex[2]),
        .I1(lineLoader_wordIndex[1]),
        .I2(lineLoader_wordIndex[0]),
        .O(p_0_in__0[2]));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_wordIndex_reg[0] 
       (.C(clock),
        .CE(_zz_iBus_rsp_valid),
        .D(p_0_in__0[0]),
        .Q(lineLoader_wordIndex[0]),
        .R(reset0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_wordIndex_reg[1] 
       (.C(clock),
        .CE(_zz_iBus_rsp_valid),
        .D(p_0_in__0[1]),
        .Q(lineLoader_wordIndex[1]),
        .R(reset0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \lineLoader_wordIndex_reg[2] 
       (.C(clock),
        .CE(_zz_iBus_rsp_valid),
        .D(p_0_in__0[2]),
        .Q(lineLoader_wordIndex[2]),
        .R(reset0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \litespi_state[2]_i_10 
       (.I0(\litespi_state_reg[2]_i_2_0 [11]),
        .I1(mprj_adr_o_core[16]),
        .I2(\litespi_state_reg[2]_i_2_0 [9]),
        .I3(mprj_adr_o_core[14]),
        .I4(mprj_adr_o_core[15]),
        .I5(\litespi_state_reg[2]_i_2_0 [10]),
        .O(\litespi_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \litespi_state[2]_i_11 
       (.I0(\litespi_state_reg[2]_i_2_0 [8]),
        .I1(mprj_adr_o_core[13]),
        .I2(\litespi_state_reg[2]_i_2_0 [7]),
        .I3(mprj_adr_o_core[12]),
        .I4(mprj_adr_o_core[11]),
        .I5(\litespi_state_reg[2]_i_2_0 [6]),
        .O(\litespi_state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \litespi_state[2]_i_12 
       (.I0(\litespi_state_reg[2]_i_2_0 [4]),
        .I1(\FSM_onehot_grant_reg[2]_16 ),
        .I2(\litespi_state_reg[2]_i_2_0 [5]),
        .I3(mprj_adr_o_core[10]),
        .I4(\FSM_onehot_grant_reg[2]_15 ),
        .I5(\litespi_state_reg[2]_i_2_0 [3]),
        .O(\litespi_state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \litespi_state[2]_i_13 
       (.I0(\litespi_state_reg[2]_i_2_0 [1]),
        .I1(\FSM_onehot_grant_reg[2]_13 ),
        .I2(\litespi_state_reg[2]_i_2_0 [2]),
        .I3(\FSM_onehot_grant_reg[2]_14 ),
        .I4(\FSM_onehot_grant_reg[2]_1 ),
        .I5(\litespi_state_reg[2]_i_2_0 [0]),
        .O(\litespi_state[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8400008421000021)) 
    \litespi_state[2]_i_4 
       (.I0(\litespi_state_reg[2]_i_2_0 [25]),
        .I1(mprj_adr_o_core[31]),
        .I2(mprj_adr_o_core[30]),
        .I3(mprj_adr_o_core[29]),
        .I4(\litespi_state_reg[2]_i_2_0 [24]),
        .I5(\litespi_state_reg[2]_i_2_0 [26]),
        .O(\litespi_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \litespi_state[2]_i_5 
       (.I0(\litespi_state_reg[2]_i_2_0 [22]),
        .I1(mprj_adr_o_core[27]),
        .I2(\litespi_state_reg[2]_i_2_0 [21]),
        .I3(mprj_adr_o_core[26]),
        .I4(mprj_adr_o_core[28]),
        .I5(\litespi_state_reg[2]_i_2_0 [23]),
        .O(\litespi_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \litespi_state[2]_i_7 
       (.I0(\litespi_state_reg[2]_i_2_0 [18]),
        .I1(mprj_adr_o_core[23]),
        .I2(\litespi_state_reg[2]_i_2_0 [20]),
        .I3(mprj_adr_o_core[25]),
        .I4(mprj_adr_o_core[24]),
        .I5(\litespi_state_reg[2]_i_2_0 [19]),
        .O(\litespi_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \litespi_state[2]_i_8 
       (.I0(\litespi_state_reg[2]_i_2_0 [17]),
        .I1(mprj_adr_o_core[22]),
        .I2(\litespi_state_reg[2]_i_2_0 [16]),
        .I3(\FSM_onehot_grant_reg[2]_17 ),
        .I4(\FSM_onehot_grant_reg[2]_0 ),
        .I5(\litespi_state_reg[2]_i_2_0 [15]),
        .O(\litespi_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \litespi_state[2]_i_9 
       (.I0(\litespi_state_reg[2]_i_2_0 [14]),
        .I1(mprj_adr_o_core[19]),
        .I2(\litespi_state_reg[2]_i_2_0 [13]),
        .I3(mprj_adr_o_core[18]),
        .I4(mprj_adr_o_core[17]),
        .I5(\litespi_state_reg[2]_i_2_0 [12]),
        .O(\litespi_state[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00FFF0F022220000)) 
    \litespi_state[3]_i_1 
       (.I0(\litespi_state_reg[0]_0 ),
        .I1(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I2(litespi_rx_demux_endpoint0_source_valid),
        .I3(\litespi_state[3]_i_4_n_0 ),
        .I4(\litespi_state_reg[0]_1 ),
        .I5(\litespi_state_reg[0]_2 ),
        .O(litespi_grant_reg));
  LUT3 #(
    .INIT(8'h08)) 
    \litespi_state[3]_i_3 
       (.I0(litespiphy_state[1]),
        .I1(litespiphy_state[0]),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .O(litespi_rx_demux_endpoint0_source_valid));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \litespi_state[3]_i_4 
       (.I0(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I1(\slave_sel_r[3]_i_2_n_0 ),
        .I2(mprj_stb_o_core),
        .I3(mprj_adr_o_core[30]),
        .I4(mprj_adr_o_core[31]),
        .I5(mprj_adr_o_core[28]),
        .O(\litespi_state[3]_i_4_n_0 ));
  CARRY4 \litespi_state_reg[2]_i_2 
       (.CI(\litespi_state_reg[2]_i_3_n_0 ),
        .CO({\NLW_litespi_state_reg[2]_i_2_CO_UNCONNECTED [3:2],CO,\litespi_state_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_litespi_state_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\litespi_state[2]_i_4_n_0 ,\litespi_state[2]_i_5_n_0 }));
  CARRY4 \litespi_state_reg[2]_i_3 
       (.CI(\litespi_state_reg[2]_i_6_n_0 ),
        .CO({\litespi_state_reg[2]_i_3_n_0 ,\litespi_state_reg[2]_i_3_n_1 ,\litespi_state_reg[2]_i_3_n_2 ,\litespi_state_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_litespi_state_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\litespi_state[2]_i_7_n_0 ,\litespi_state[2]_i_8_n_0 ,\litespi_state[2]_i_9_n_0 ,\litespi_state[2]_i_10_n_0 }));
  CARRY4 \litespi_state_reg[2]_i_6 
       (.CI(1'b0),
        .CO({\litespi_state_reg[2]_i_6_n_0 ,\litespi_state_reg[2]_i_6_n_1 ,\litespi_state_reg[2]_i_6_n_2 ,\litespi_state_reg[2]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_litespi_state_reg[2]_i_6_O_UNCONNECTED [3:0]),
        .S({\litespi_state[2]_i_11_n_0 ,\litespi_state[2]_i_12_n_0 ,\litespi_state[2]_i_13_n_0 ,S}));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mgmtsoc_en_storage_i_1
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\mgmtsoc_load_storage[31]_i_3_n_0 ),
        .I2(\uart_pending_r_reg[0]_0 ),
        .I3(\FSM_onehot_grant_reg[2]_9 ),
        .I4(mgmtsoc_en_storage),
        .O(mgmtsoc_en_storage_reg));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    mgmtsoc_enable_storage_i_1
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\mgmtsoc_load_storage[31]_i_3_n_0 ),
        .I2(\uart_pending_r_reg[0]_0 ),
        .I3(\la_oe_storage[31]_i_2_n_0 ),
        .I4(\la_oe_storage[63]_i_3_n_0 ),
        .I5(mgmtsoc_enable_storage),
        .O(mgmtsoc_enable_storage_reg));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[10]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[7]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[12]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[10]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[12]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [12]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [10]),
        .O(mprj_adr_o_core[12]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[11]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[8]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[13]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[11]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[13]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [13]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [11]),
        .O(mprj_adr_o_core[13]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[12]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[9]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[14]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [9]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[13]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[10]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[15]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [10]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[14]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[11]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[16]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[14]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[16]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [16]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [14]),
        .O(mprj_adr_o_core[16]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[15]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[12]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[17]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[15]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[17]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [17]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [15]),
        .O(mprj_adr_o_core[17]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[16]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[13]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[18]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[16]_i_3 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[18]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [18]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [16]),
        .O(mprj_adr_o_core[18]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[17]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[14]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[19]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[17]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[19]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [19]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [17]),
        .O(mprj_adr_o_core[19]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[18]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[15]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_0 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[18]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[20]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [20]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [18]),
        .O(\FSM_onehot_grant_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[19]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[16]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_17 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [16]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[20]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[17]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[22]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[20]_i_3 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[22]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [22]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [20]),
        .O(mprj_adr_o_core[22]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[21]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[18]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[23]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[21]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[23]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [23]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [21]),
        .O(mprj_adr_o_core[23]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[22]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[19]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[24]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [19]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[23]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[20]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[25]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[23]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[25]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [25]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [23]),
        .O(mprj_adr_o_core[25]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[24]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[21]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[26]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \mgmtsoc_litespimmap_burst_adr[24]_i_3 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[26]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [26]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [24]),
        .O(mprj_adr_o_core[26]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[25]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[22]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[27]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [22]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[26]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[23]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[28]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [23]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[27]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[24]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[29]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [24]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[28]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[25]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[30]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [25]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[29]_i_2 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[26]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[31]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [26]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \mgmtsoc_litespimmap_burst_adr[29]_i_3 
       (.I0(\mgmtsoc_litespimmap_burst_adr[29]_i_6_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [0]),
        .I2(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [3]),
        .I3(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I4(litespiphy_state[0]),
        .I5(litespiphy_state[1]),
        .O(\litespi_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mgmtsoc_litespimmap_burst_adr[29]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I1(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .O(\mgmtsoc_litespimmap_burst_adr[29]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[3]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[0]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_1 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[4]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[1]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_13 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[5]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[2]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_14 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [2]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[6]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[3]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_15 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [3]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[7]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[4]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_16 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [4]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[8]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[5]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[10]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [5]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[9]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[6]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(mprj_adr_o_core[11]),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mgmtsoc_litespimmap_storage[7]_i_1 
       (.I0(\dbg_uart_address_reg[2] ),
        .I1(\dbg_uart_address_reg[10]_0 ),
        .O(\interface3_bank_bus_dat_r[31]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hBABF)) 
    \mgmtsoc_litespisdrphycore_count[3]_i_1 
       (.I0(mgmtsoc_vexriscv_transfer_complete_reg_1),
        .I1(p_0_in33_in),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(mgmtsoc_litespimmap_cs),
        .O(int_rst_reg_3));
  LUT6 #(
    .INIT(64'hC8FFC8FFC8FFFFC8)) 
    \mgmtsoc_litespisdrphycore_count[3]_i_4 
       (.I0(\litespi_state[3]_i_4_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_count_reg[2] ),
        .I2(CO),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [3]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [0]),
        .I5(\mgmtsoc_litespimmap_burst_adr[29]_i_6_n_0 ),
        .O(mgmtsoc_litespimmap_cs));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[10]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[10]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[11]_i_4_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[10] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[10]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[10]_i_6_n_0 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .I4(mgmtsoc_crossbar_source_payload_data[9]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[10]_i_8_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02020300)) 
    \mgmtsoc_litespisdrphycore_sr_out[10]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [1]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I3(mgmtsoc_crossbar_source_payload_data[7]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[10]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [4]),
        .I1(\FSM_onehot_grant_reg[2]_16 ),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \mgmtsoc_litespisdrphycore_sr_out[10]_i_8 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(mgmtsoc_crossbar_source_payload_data[5]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mgmtsoc_litespisdrphycore_sr_out[11]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[11]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[11]_i_4_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[11] [4]),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \mgmtsoc_litespisdrphycore_sr_out[11]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[11] [5]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[11]_i_6_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[12]_i_6_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[12]_i_7_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[11]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[11]_i_7_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[15]_i_8_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ),
        .I4(mgmtsoc_crossbar_source_payload_data[6]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[11]_i_6 
       (.I0(mgmtsoc_crossbar_source_payload_data[7]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ),
        .I2(mgmtsoc_crossbar_source_payload_data[11]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[11]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .I1(mgmtsoc_crossbar_source_payload_data[10]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [0]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [2]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[11]_i_8 
       (.I0(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [1]),
        .I2(\FSM_onehot_grant_reg[2]_13 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .O(mgmtsoc_crossbar_source_payload_data[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[12]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[12]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[13]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[12]_i_2 
       (.I0(mgmtsoc_crossbar_source_payload_data[7]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ),
        .I2(mgmtsoc_crossbar_source_payload_data[11]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[12]_i_6_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[12]_i_7_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[12]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [2]),
        .I1(\FSM_onehot_grant_reg[2]_14 ),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[7]));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \mgmtsoc_litespisdrphycore_sr_out[12]_i_6 
       (.I0(mgmtsoc_crossbar_source_payload_data[9]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [1]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[12]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [1]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[5]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[13]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[13]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[13] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [8]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mgmtsoc_litespisdrphycore_sr_out[13]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[13]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[13]_i_6_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[15]_i_8_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I5(mgmtsoc_crossbar_source_payload_data[10]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[13]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [2]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[12]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[13]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [0]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[6]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[13]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [5]),
        .I1(mprj_adr_o_core[10]),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \mgmtsoc_litespisdrphycore_sr_out[14]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[14] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[14]_i_3_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \mgmtsoc_litespisdrphycore_sr_out[14]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[15]_i_9_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[15]_i_8_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[15]_i_6_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[15]_i_5_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[14]_i_5 
       (.I0(mgmtsoc_crossbar_source_payload_data[11]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[20]_i_5_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[14]_i_7_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[14]_i_8_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \mgmtsoc_litespisdrphycore_sr_out[14]_i_7 
       (.I0(mgmtsoc_crossbar_source_payload_data[9]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [1]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[14]_i_8 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [1]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[7]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[15]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[15]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[15] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [10]));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \mgmtsoc_litespisdrphycore_sr_out[15]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[15]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[15]_i_6_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[15]_i_8_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[15]_i_9_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \mgmtsoc_litespisdrphycore_sr_out[15]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [2]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I2(mgmtsoc_crossbar_source_payload_data[6]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[15]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [0]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[10]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[15]_i_8 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I1(\FSM_onehot_grant_reg[2]_15 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [3]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[15]_i_9 
       (.I0(mgmtsoc_crossbar_source_payload_data[12]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I2(mgmtsoc_crossbar_source_payload_data[14]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[16]_i_3_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [11]));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_10 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [9]),
        .I1(mprj_adr_o_core[14]),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_2 
       (.I0(mgmtsoc_crossbar_source_payload_data[11]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[20]_i_5_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[16]_i_8_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[16]_i_9_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_3 
       (.I0(mgmtsoc_crossbar_source_payload_data[14]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[17]_i_7_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[17]_i_6_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [6]),
        .I1(mprj_adr_o_core[11]),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[11]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_8 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [1]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[9]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_9 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .I1(mgmtsoc_crossbar_source_payload_data[15]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[7]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [1]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[17] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[17]_i_4_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[17]_i_6_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[17]_i_7_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[17]_i_8_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 ),
        .I1(mgmtsoc_crossbar_source_payload_data[6]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ),
        .I3(mgmtsoc_crossbar_source_payload_data[12]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [2]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[10]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_8 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I1(mgmtsoc_crossbar_source_payload_data[14]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_3_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [13]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_10 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(mgmtsoc_crossbar_source_payload_data[14]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_11 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [13]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .I3(mprj_adr_o_core[18]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[25]_i_6_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_12 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I2(mgmtsoc_crossbar_source_payload_data[5]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[18]_i_6_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[24]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[18]_i_7_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[18]_i_8_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[18]_2 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[18]_i_10_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[18]_i_11_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[19]_i_7_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[19]_2 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I1(mgmtsoc_crossbar_source_payload_data[15]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_7 
       (.I0(mgmtsoc_crossbar_source_payload_data[11]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .I2(mgmtsoc_crossbar_source_payload_data[7]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_8 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[18]_i_12_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [8]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .I4(mprj_adr_o_core[13]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[19] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[20]_i_2_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[19]_i_4_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[19]_2 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[19]_i_7_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[19]_i_8_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_7 
       (.I0(mgmtsoc_crossbar_source_payload_data[12]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .I2(mgmtsoc_crossbar_source_payload_data[6]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_8 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[18]_i_10_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[25]_i_6_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I3(mprj_adr_o_core[18]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[19]_i_4_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_9 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [7]),
        .I1(mprj_adr_o_core[12]),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[20]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[20]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[21]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[20] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [15]));
  LUT6 #(
    .INIT(64'hEFCFEFCCECCFECCC)) 
    \mgmtsoc_litespisdrphycore_sr_out[20]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[20]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[20]_i_6_n_0 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[26]_i_5_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[24]_i_5_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[20]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I1(mprj_adr_o_core[13]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [8]),
        .I4(mgmtsoc_crossbar_source_payload_data[5]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[20]_i_6 
       (.I0(mgmtsoc_crossbar_source_payload_data[7]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[15]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[21]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[21]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[22]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \mgmtsoc_litespisdrphycore_sr_out[21]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[21]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[21]_i_6_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[21]_i_7_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[21]_i_9_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \mgmtsoc_litespisdrphycore_sr_out[21]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(\FSM_onehot_grant_reg[2]_13 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [1]),
        .I5(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .O(\mgmtsoc_litespisdrphycore_sr_out[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[21]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [13]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .I3(mprj_adr_o_core[18]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[25]_i_6_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[21]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [15]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .I3(\FSM_onehot_grant_reg[2]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[27]_i_7_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[21]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[21]_i_9 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .I1(mgmtsoc_crossbar_source_payload_data[14]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[22]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[23]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[22] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [17]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[22]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[22]_i_6_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[28]_i_6_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[26]_i_5_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ),
        .I2(mgmtsoc_crossbar_source_payload_data[7]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[22]_i_9_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[24]_i_6_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I3(mprj_adr_o_core[17]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[22]_i_2_1 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[22]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_9 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I4(mgmtsoc_crossbar_source_payload_data[15]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[23]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[24]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[23] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[25]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[29]_i_7_n_0 ),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[27]_i_5_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[17]_i_4_1 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [11]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .I3(mprj_adr_o_core[16]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[23]_i_7_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0088F000)) 
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_7 
       (.I0(\FSM_onehot_grant_reg[2]_15 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [0]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[24]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[24]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[25]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[24] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [19]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \mgmtsoc_litespisdrphycore_sr_out[24]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[28]_i_6_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[24]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[28]_i_5_n_0 ),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[26]_i_5_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEAAAEAAAEAAA)) 
    \mgmtsoc_litespisdrphycore_sr_out[24]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[24]_i_6_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[17]),
        .I4(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [12]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \mgmtsoc_litespisdrphycore_sr_out[24]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [1]),
        .I1(mgmtsoc_crossbar_source_payload_data[9]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[25]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[26]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[25] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [20]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[27]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[25]_i_5_n_0 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[27]_i_6_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[29]_i_7_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEAAAEAAAEAAA)) 
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[25]_i_6_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[18]),
        .I4(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [13]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [0]),
        .I1(mgmtsoc_crossbar_source_payload_data[10]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[26]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[26]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[27]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[26] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [21]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \mgmtsoc_litespisdrphycore_sr_out[26]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[28]_i_6_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[26]_i_5_n_0 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[28]_i_8_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[28]_i_5_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEAAAEAAAEAAA)) 
    \mgmtsoc_litespisdrphycore_sr_out[26]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[26]_i_6_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[19]),
        .I4(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [14]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[26]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \mgmtsoc_litespisdrphycore_sr_out[26]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [1]),
        .I1(mgmtsoc_crossbar_source_payload_data[11]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[27]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[27]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[28]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[27] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [22]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \mgmtsoc_litespisdrphycore_sr_out[27]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[29]_i_7_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[27]_i_5_n_0 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[29]_i_5_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[27]_i_6_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEAAAEAAAEAAA)) 
    \mgmtsoc_litespisdrphycore_sr_out[27]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[27]_i_7_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(\FSM_onehot_grant_reg[2]_0 ),
        .I4(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [15]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[27]_i_6 
       (.I0(mprj_adr_o_core[16]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 ),
        .I2(mprj_adr_o_core[24]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_2 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_26_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \mgmtsoc_litespisdrphycore_sr_out[27]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [2]),
        .I1(mgmtsoc_crossbar_source_payload_data[12]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[28]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[28] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [23]));
  LUT5 #(
    .INIT(32'h0088F000)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_10 
       (.I0(mprj_adr_o_core[13]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I2(mgmtsoc_crossbar_source_payload_data[5]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[28]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[28]_i_6_n_0 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[28]_i_7_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[28]_i_8_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_5 
       (.I0(mgmtsoc_crossbar_source_payload_data[15]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [16]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .I3(\FSM_onehot_grant_reg[2]_17 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[28]_i_10_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ),
        .I1(mprj_adr_o_core[27]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_40_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_39_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_8 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_4 ),
        .I1(mprj_adr_o_core[25]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_50_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_49_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [24]));
  LUT6 #(
    .INIT(64'hFFEEF0EE00EEF0EE)) 
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_10_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[29]_i_5_n_0 ),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[29]_i_7_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_1 ),
        .I1(mprj_adr_o_core[26]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_33_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_32_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_7 
       (.I0(mgmtsoc_crossbar_source_payload_data[14]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[30] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00FE)) 
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_20_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_19_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0 ),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[30]_i_7_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_39_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_40_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_41_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_8 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0 ),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I3(mgmtsoc_crossbar_source_payload_data[15]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_9 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [10]),
        .I1(mprj_adr_o_core[15]),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[15]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_10 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_22_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_24_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_2 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_26_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55404040)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_11 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I1(\FSM_onehot_grant_reg[2]_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [15]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_29_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hE200C000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_13 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I4(mgmtsoc_crossbar_source_payload_data[14]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_14 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_32_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_33_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_34_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_15 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [20]),
        .I1(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .I3(mprj_adr_o_core[30]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_16 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_6_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_39_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_40_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_41_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_17 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_43_n_0 ),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I4(mgmtsoc_crossbar_source_payload_len),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBAAABAAABAAA)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_18 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_46_n_0 ),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [19]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [16]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_19 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_49_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_50_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_51_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_4 ),
        .I5(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEAAA)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[31] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_n_0 ),
        .I3(mgmtsoc_crossbar_source_payload_len),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [26]));
  LUT6 #(
    .INIT(64'h00000000FF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_20 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 ),
        .I2(\FSM_onehot_grant_reg[2]_17 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .I4(mprj_adr_o_core[29]),
        .I5(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_22 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I1(mprj_adr_o_core[28]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_24 
       (.I0(mprj_adr_o_core[16]),
        .I1(mprj_adr_o_core[24]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EAEA00000000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_26 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_55_n_0 ),
        .I1(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [3]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [0]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I5(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00008C80)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_29 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I3(mgmtsoc_crossbar_source_payload_data[12]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_30 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I1(mprj_adr_o_core[22]),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [17]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I5(mgmtsoc_crossbar_source_payload_data[6]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_32 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[18]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_33 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [0]),
        .I1(mgmtsoc_crossbar_source_payload_data[10]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_34 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[26]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_39 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[19]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_40 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [1]),
        .I1(mgmtsoc_crossbar_source_payload_data[11]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_41 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[27]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_43 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_crossbar_source_payload_data[15]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_44 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I1(mprj_adr_o_core[23]),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [18]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I5(mgmtsoc_crossbar_source_payload_data[7]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_45 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_56_n_0 ),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h00008C80)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_46 
       (.I0(mgmtsoc_crossbar_source_payload_data[5]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_57_n_0 ),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_49 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[17]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_10_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_n_0 ),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_13_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_14_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_15_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_50 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [1]),
        .I1(mgmtsoc_crossbar_source_payload_data[9]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_51 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[25]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BB8800000000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_55 
       (.I0(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [6]),
        .I1(grant_reg[1]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [8]),
        .I3(lineLoader_address[8]),
        .I4(grant_reg[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_56 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [21]),
        .I1(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I3(mprj_adr_o_core[31]),
        .I4(mgmtsoc_crossbar_source_payload_len),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_57 
       (.I0(mprj_adr_o_core[13]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 ),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [8]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_16_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_17_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_19_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_20_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[5]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[5] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[6]_i_3_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[5]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[6]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[7]_i_4_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[6]_i_3_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [1]));
  LUT6 #(
    .INIT(64'h00F0AACC00000000)) 
    \mgmtsoc_litespisdrphycore_sr_out[6]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [1]),
        .I1(mgmtsoc_crossbar_source_payload_data[5]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [1]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[6]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 [0]),
        .I1(\FSM_onehot_grant_reg[2]_1 ),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[7] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[11] [0]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[7]_i_3_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[7]_i_4_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [2]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[11] [1]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[8]_i_5_n_0 ),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[10]_i_6_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [0]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [0]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[7]_i_9_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_9 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [2]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I2(mgmtsoc_crossbar_source_payload_data[6]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[8]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[8]_i_2_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[9]_i_3_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[8] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [3]));
  LUT6 #(
    .INIT(64'hB888B888BB888888)) 
    \mgmtsoc_litespisdrphycore_sr_out[8]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[8]_i_5_n_0 ),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 [1]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .I4(mgmtsoc_crossbar_source_payload_data[7]),
        .I5(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \mgmtsoc_litespisdrphycore_sr_out[8]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 [1]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .I2(mgmtsoc_crossbar_source_payload_data[5]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[9]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[9]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[9]_i_3_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[11] [2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[9]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[9] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[10]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[11] [3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[9]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[9]_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[15]_i_8_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I4(mgmtsoc_crossbar_source_payload_data[6]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mgmtsoc_litespisdrphycore_storage[7]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_21 ),
        .I1(state_reg_0),
        .I2(\dbg_uart_address_reg[2] ),
        .O(\la_ien_storage[127]_i_3_2 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mgmtsoc_litespisdrphycore_storage[7]_i_2 
       (.I0(mprj_adr_o_core[11]),
        .I1(mprj_adr_o_core[13]),
        .I2(next_state),
        .O(\FSM_onehot_grant_reg[2]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \mgmtsoc_litespisdrphycore_storage[7]_i_3 
       (.I0(next_state),
        .I1(mprj_adr_o_core[14]),
        .I2(mprj_adr_o_core[15]),
        .I3(p_0_in),
        .O(state_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mgmtsoc_load_storage[31]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\mgmtsoc_load_storage[31]_i_3_n_0 ),
        .I2(\dbg_uart_address_reg[2] ),
        .O(\la_ien_storage[127]_i_3_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mgmtsoc_load_storage[31]_i_2 
       (.I0(mprj_adr_o_core[13]),
        .I1(mprj_adr_o_core[11]),
        .I2(next_state),
        .O(\FSM_onehot_grant_reg[2]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mgmtsoc_load_storage[31]_i_3 
       (.I0(next_state),
        .I1(mprj_adr_o_core[14]),
        .I2(mprj_adr_o_core[15]),
        .I3(p_0_in),
        .O(\mgmtsoc_load_storage[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mgmtsoc_master_phyconfig_storage[23]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_9 ),
        .I1(\dbg_uart_address_reg[10]_0 ),
        .O(\interface3_bank_bus_dat_r[31]_i_1_1 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1 
       (.I0(mgmtsoc_vexriscv_transfer_complete_reg_1),
        .I1(mgmtsoc_master_rx_fifo_source_valid_reg),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .O(int_rst_reg_2));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2 
       (.I0(mgmtsoc_adr[2]),
        .I1(\la_oe_storage[31]_i_2_n_0 ),
        .I2(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ),
        .I3(\dbg_uart_address_reg[10]_0 ),
        .I4(mgmtsoc_we),
        .I5(mgmtsoc_master_status_status),
        .O(mgmtsoc_master_rx_fifo_source_valid_reg));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3 
       (.I0(next_state),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [2]),
        .I2(grant_reg[1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [4]),
        .I4(\_zz_iBusWishbone_ADR_reg[2]_0 ),
        .I5(grant_reg[0]),
        .O(mgmtsoc_adr[2]));
  LUT4 #(
    .INIT(16'hEEEA)) 
    \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4 
       (.I0(\interface1_bank_bus_dat_r[0]_i_3_n_0 ),
        .I1(next_state),
        .I2(\FSM_onehot_grant_reg[2]_13 ),
        .I3(\FSM_onehot_grant_reg[2]_1 ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000F000E000)) 
    \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_5 
       (.I0(\mgmtsoc_master_rx_fifo_source_payload_data_reg[0] ),
        .I1(\mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_0 ),
        .I2(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I3(next_state),
        .I4(mprj_sel_o_core[1]),
        .I5(\mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_1 ),
        .O(mgmtsoc_we));
  LUT6 #(
    .INIT(64'h4040550000005500)) 
    mgmtsoc_master_rx_fifo_source_valid_i_1
       (.I0(mgmtsoc_vexriscv_transfer_complete_reg_1),
        .I1(litespiphy_state[0]),
        .I2(litespiphy_state[1]),
        .I3(mgmtsoc_master_status_status),
        .I4(mgmtsoc_master_rx_fifo_source_valid_reg),
        .I5(mgmtsoc_master_rx_fifo_source_valid_reg_0),
        .O(int_rst_reg_1));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    mgmtsoc_pending_r_i_1
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\mgmtsoc_load_storage[31]_i_3_n_0 ),
        .I2(\uart_pending_r_reg[0]_0 ),
        .I3(\la_oe_storage[63]_i_2_n_0 ),
        .I4(\la_oe_storage[63]_i_3_n_0 ),
        .I5(mgmtsoc_pending_r),
        .O(mgmtsoc_pending_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    mgmtsoc_pending_re_i_1
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\mgmtsoc_load_storage[31]_i_3_n_0 ),
        .I2(\la_oe_storage[63]_i_2_n_0 ),
        .I3(\la_oe_storage[63]_i_3_n_0 ),
        .O(csrbank10_ev_pending_re));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mgmtsoc_reload_storage[31]_i_1 
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\mgmtsoc_load_storage[31]_i_3_n_0 ),
        .I2(\FSM_onehot_grant_reg[2]_8 ),
        .O(\la_ien_storage[95]_i_2_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h10)) 
    mgmtsoc_reset_re_i_1
       (.I0(state_reg_0),
        .I1(\FSM_onehot_grant_reg[2]_7 ),
        .I2(\dbg_uart_address_reg[2] ),
        .O(csrbank0_reset0_re));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    \mgmtsoc_reset_storage[0]_i_1 
       (.I0(state_reg_0),
        .I1(\FSM_onehot_grant_reg[2]_7 ),
        .I2(\uart_pending_r_reg[0]_0 ),
        .I3(\dbg_uart_address_reg[2] ),
        .I4(\mgmtsoc_reset_storage_reg[0]_0 ),
        .O(\mgmtsoc_reset_storage_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    \mgmtsoc_reset_storage[1]_i_1 
       (.I0(state_reg_0),
        .I1(\FSM_onehot_grant_reg[2]_7 ),
        .I2(\user_irq_ena_storage_reg[1]_1 ),
        .I3(\dbg_uart_address_reg[2] ),
        .I4(\mgmtsoc_reset_storage_reg[1]_1 ),
        .O(\mgmtsoc_reset_storage_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mgmtsoc_scratch_storage[31]_i_1 
       (.I0(state_reg_0),
        .I1(\FSM_onehot_grant_reg[2]_7 ),
        .I2(\FSM_onehot_grant_reg[2]_8 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h10)) 
    mgmtsoc_update_value_re_i_1
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\mgmtsoc_load_storage[31]_i_3_n_0 ),
        .I2(\dbg_uart_address_reg[2]_0 ),
        .O(csrbank10_update_value0_re));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mgmtsoc_update_value_storage_i_1
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(\mgmtsoc_load_storage[31]_i_3_n_0 ),
        .I2(\uart_pending_r_reg[0]_0 ),
        .I3(\dbg_uart_address_reg[2]_0 ),
        .I4(mgmtsoc_update_value_storage),
        .O(mgmtsoc_update_value_storage_reg));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \mgmtsoc_vexriscv_i_cmd_payload_address[7]_i_1 
       (.I0(slave_sel_reg[0]),
        .I1(mprj_stb_o_core),
        .I2(\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] ),
        .I3(mgmtsoc_vexriscv_transfer_complete_reg_0),
        .I4(mgmtsoc_vexriscv_transfer_in_progress_reg_0),
        .O(mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0));
  LUT5 #(
    .INIT(32'h44504400)) 
    mgmtsoc_vexriscv_i_cmd_payload_wr_i_1
       (.I0(mgmtsoc_vexriscv_transfer_complete_reg_1),
        .I1(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I2(mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0),
        .I3(mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0),
        .I4(mgmtsoc_vexriscv_transfer_in_progress_reg_1),
        .O(int_rst_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h000000D5)) 
    mgmtsoc_vexriscv_transfer_complete_i_1
       (.I0(mgmtsoc_vexriscv_transfer_in_progress_reg_1),
        .I1(mgmtsoc_vexriscv_transfer_complete_reg_0),
        .I2(mgmtsoc_vexriscv_transfer_in_progress_reg_0),
        .I3(mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0),
        .I4(mgmtsoc_vexriscv_transfer_complete_reg_1),
        .O(mgmtsoc_vexriscv_transfer_complete_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    mgmtsoc_vexriscv_transfer_in_progress_i_1
       (.I0(mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0),
        .I1(mgmtsoc_vexriscv_transfer_in_progress_reg_1),
        .I2(mgmtsoc_vexriscv_transfer_in_progress_reg_0),
        .O(mgmtsoc_vexriscv_transfer_in_progress_reg));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    mgmtsoc_vexriscv_transfer_wait_for_ack_i_2
       (.I0(slave_sel_reg[0]),
        .I1(mprj_stb_o_core),
        .I2(\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] ),
        .I3(mgmtsoc_vexriscv_transfer_complete_reg_0),
        .O(mgmtsoc_vexriscv_transfer_wait_for_ack_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00101110)) 
    \rdata[31]_i_1 
       (.I0(mprj_ack_i_core),
        .I1(ready_i_3_n_0),
        .I2(caravel_rstn_buf),
        .I3(\interface6_bank_bus_dat_r[31]_i_6_0 [65]),
        .I4(\interface6_bank_bus_dat_r_reg[31] [65]),
        .O(ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ready_i_1
       (.I0(ready_i_3_n_0),
        .I1(mprj_ack_i_core),
        .O(ready_reg_0));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    ready_i_3
       (.I0(mprj_adr_o_core[28]),
        .I1(mprj_adr_o_core[31]),
        .I2(mprj_adr_o_core[30]),
        .I3(mprj_adr_o_core[29]),
        .I4(mprj_stb_o_core),
        .O(ready_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \slave_sel_r[0]_i_1 
       (.I0(mprj_adr_o_core[11]),
        .I1(\FSM_onehot_grant_reg[2]_15 ),
        .I2(\FSM_onehot_grant_reg[2]_16 ),
        .I3(mprj_adr_o_core[10]),
        .I4(\slave_sel_r[0]_i_2_n_0 ),
        .I5(\slave_sel_r[0]_i_3_n_0 ),
        .O(slave_sel_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \slave_sel_r[0]_i_2 
       (.I0(mprj_adr_o_core[29]),
        .I1(mprj_adr_o_core[31]),
        .I2(mprj_adr_o_core[30]),
        .I3(mprj_adr_o_core[28]),
        .I4(\slave_sel_r[0]_i_4_n_0 ),
        .O(\slave_sel_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \slave_sel_r[0]_i_3 
       (.I0(\FSM_onehot_grant_reg[2]_0 ),
        .I1(\slave_sel_r[6]_i_7_n_0 ),
        .I2(\slave_sel_r[2]_i_7_n_0 ),
        .I3(\FSM_onehot_grant_reg[2]_17 ),
        .I4(\slave_sel_r[1]_i_3_n_0 ),
        .I5(\slave_sel_r[0]_i_5_n_0 ),
        .O(\slave_sel_r[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slave_sel_r[0]_i_4 
       (.I0(mprj_adr_o_core[17]),
        .I1(mprj_adr_o_core[16]),
        .I2(mprj_adr_o_core[19]),
        .I3(mprj_adr_o_core[18]),
        .O(\slave_sel_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8BB88)) 
    \slave_sel_r[0]_i_5 
       (.I0(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [13]),
        .I1(grant_reg[1]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [15]),
        .I3(lineLoader_address[15]),
        .I4(grant_reg[0]),
        .I5(mprj_adr_o_core[14]),
        .O(\slave_sel_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slave_sel_r[1]_i_1 
       (.I0(mprj_adr_o_core[11]),
        .I1(mprj_adr_o_core[15]),
        .I2(\slave_sel_r[1]_i_2_n_0 ),
        .I3(\slave_sel_r[6]_i_4_n_0 ),
        .I4(\slave_sel_r[1]_i_3_n_0 ),
        .I5(\slave_sel_r[2]_i_6_n_0 ),
        .O(\FSM_onehot_grant_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h1015101510101515)) 
    \slave_sel_r[1]_i_2 
       (.I0(mprj_adr_o_core[10]),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [12]),
        .I2(grant_reg[1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [14]),
        .I4(lineLoader_address[14]),
        .I5(grant_reg[0]),
        .O(\slave_sel_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001BFF1B)) 
    \slave_sel_r[1]_i_3 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[12]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [12]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [10]),
        .I5(mprj_adr_o_core[13]),
        .O(\slave_sel_r[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \slave_sel_r[2]_i_1 
       (.I0(mprj_adr_o_core[11]),
        .I1(mprj_adr_o_core[10]),
        .I2(mprj_adr_o_core[15]),
        .I3(\slave_sel_r[2]_i_5_n_0 ),
        .I4(\slave_sel_r[2]_i_6_n_0 ),
        .O(\FSM_onehot_grant_reg[2]_6 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[2]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[11]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [11]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [9]),
        .O(mprj_adr_o_core[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[2]_i_3 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[10]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [10]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [8]),
        .O(mprj_adr_o_core[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[2]_i_4 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[15]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [15]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [13]),
        .O(mprj_adr_o_core[15]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \slave_sel_r[2]_i_5 
       (.I0(\FSM_onehot_grant_reg[2]_16 ),
        .I1(mprj_adr_o_core[14]),
        .I2(mprj_adr_o_core[12]),
        .I3(mprj_adr_o_core[13]),
        .I4(\slave_sel_r[6]_i_4_n_0 ),
        .O(\slave_sel_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \slave_sel_r[2]_i_6 
       (.I0(mprj_adr_o_core[28]),
        .I1(mprj_adr_o_core[31]),
        .I2(mprj_adr_o_core[30]),
        .I3(\slave_sel_r[2]_i_7_n_0 ),
        .I4(\FSM_onehot_grant_reg[2]_17 ),
        .I5(\slave_sel_r[3]_i_2_n_0 ),
        .O(\slave_sel_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000047474477)) 
    \slave_sel_r[2]_i_7 
       (.I0(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [20]),
        .I1(grant_reg[1]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [22]),
        .I3(lineLoader_address[22]),
        .I4(grant_reg[0]),
        .I5(mprj_adr_o_core[23]),
        .O(\slave_sel_r[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \slave_sel_r[3]_i_1 
       (.I0(\slave_sel_r[3]_i_2_n_0 ),
        .I1(mprj_adr_o_core[28]),
        .I2(mprj_adr_o_core[31]),
        .I3(mprj_adr_o_core[30]),
        .O(slave_sel_reg[1]));
  LUT6 #(
    .INIT(64'hEFEAEFEAEFEFEAEA)) 
    \slave_sel_r[3]_i_2 
       (.I0(\slave_sel_r[6]_i_7_n_0 ),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [27]),
        .I2(grant_reg[1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [29]),
        .I4(lineLoader_address[29]),
        .I5(grant_reg[0]),
        .O(\slave_sel_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \slave_sel_r[4]_i_1 
       (.I0(mprj_adr_o_core[29]),
        .I1(mprj_adr_o_core[28]),
        .I2(mprj_adr_o_core[31]),
        .I3(mprj_adr_o_core[30]),
        .O(slave_sel_reg[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[4]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[29]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [29]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [27]),
        .O(mprj_adr_o_core[29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[4]_i_3 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[31]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [31]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [29]),
        .O(mprj_adr_o_core[31]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[4]_i_4 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[30]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [30]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [28]),
        .O(mprj_adr_o_core[30]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \slave_sel_r[5]_i_1 
       (.I0(\slave_sel_r[6]_i_6_n_0 ),
        .I1(\slave_sel_r[5]_i_2_n_0 ),
        .I2(mprj_adr_o_core[28]),
        .I3(\slave_sel_r[5]_i_3_n_0 ),
        .I4(mprj_adr_o_core[27]),
        .I5(mprj_adr_o_core[24]),
        .O(slave_sel_reg[3]));
  LUT6 #(
    .INIT(64'h47474477FFFFFFFF)) 
    \slave_sel_r[5]_i_2 
       (.I0(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [23]),
        .I1(grant_reg[1]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [25]),
        .I3(lineLoader_address[25]),
        .I4(grant_reg[0]),
        .I5(mprj_adr_o_core[26]),
        .O(\slave_sel_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAEFEAEFEFEAEA)) 
    \slave_sel_r[5]_i_3 
       (.I0(mprj_adr_o_core[31]),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [28]),
        .I2(grant_reg[1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [30]),
        .I4(lineLoader_address[30]),
        .I5(grant_reg[0]),
        .O(\slave_sel_r[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[5]_i_4 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[27]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [27]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [25]),
        .O(mprj_adr_o_core[27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[5]_i_5 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[24]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [24]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [22]),
        .O(mprj_adr_o_core[24]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slave_sel_r[6]_i_1 
       (.I0(mprj_adr_o_core[28]),
        .I1(\FSM_onehot_grant_reg[2]_17 ),
        .I2(\slave_sel_r[6]_i_4_n_0 ),
        .I3(\slave_sel_r[6]_i_5_n_0 ),
        .I4(\slave_sel_r[6]_i_6_n_0 ),
        .I5(\slave_sel_r[6]_i_7_n_0 ),
        .O(slave_sel_reg[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[6]_i_2 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[28]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [28]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [26]),
        .O(mprj_adr_o_core[28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \slave_sel_r[6]_i_3 
       (.I0(grant_reg[0]),
        .I1(lineLoader_address[21]),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [21]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [19]),
        .O(\FSM_onehot_grant_reg[2]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \slave_sel_r[6]_i_4 
       (.I0(mprj_adr_o_core[16]),
        .I1(mprj_adr_o_core[17]),
        .I2(mprj_adr_o_core[18]),
        .I3(mprj_adr_o_core[19]),
        .I4(\FSM_onehot_grant_reg[2]_0 ),
        .O(\slave_sel_r[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \slave_sel_r[6]_i_5 
       (.I0(mprj_adr_o_core[31]),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [28]),
        .I2(grant_reg[1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [30]),
        .I4(lineLoader_address[30]),
        .I5(grant_reg[0]),
        .O(\slave_sel_r[6]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \slave_sel_r[6]_i_6 
       (.I0(mprj_adr_o_core[23]),
        .I1(mprj_adr_o_core[22]),
        .I2(mprj_adr_o_core[29]),
        .O(\slave_sel_r[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slave_sel_r[6]_i_7 
       (.I0(mprj_adr_o_core[26]),
        .I1(mprj_adr_o_core[25]),
        .I2(mprj_adr_o_core[27]),
        .I3(mprj_adr_o_core[24]),
        .O(\slave_sel_r[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \spi_master_control_storage[15]_i_1 
       (.I0(state_reg_1),
        .I1(\FSM_onehot_grant_reg[2]_10 ),
        .I2(\dbg_uart_address_reg[2] ),
        .O(\la_ien_storage[127]_i_3_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \spi_master_control_storage[15]_i_2 
       (.I0(next_state),
        .I1(mprj_adr_o_core[14]),
        .I2(mprj_adr_o_core[15]),
        .I3(p_0_in),
        .O(state_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \spi_master_cs_storage[16]_i_1 
       (.I0(state_reg_1),
        .I1(\FSM_onehot_grant_reg[2]_10 ),
        .I2(\FSM_onehot_grant_reg[2]_12 ),
        .O(\la_oe_storage[127]_i_2_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    spi_master_loopback_storage_i_1
       (.I0(state_reg_1),
        .I1(\FSM_onehot_grant_reg[2]_10 ),
        .I2(\uart_pending_r_reg[0]_0 ),
        .I3(\FSM_onehot_grant_reg[2]_11 ),
        .I4(spi_master_loopback_storage),
        .O(spi_master_loopback_storage_reg));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \spi_master_mosi_storage[7]_i_1 
       (.I0(state_reg_1),
        .I1(\FSM_onehot_grant_reg[2]_10 ),
        .I2(\FSM_onehot_grant_reg[2]_9 ),
        .O(\la_ien_storage[63]_i_2_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \spimaster_storage[15]_i_1 
       (.I0(state_reg_1),
        .I1(\FSM_onehot_grant_reg[2]_10 ),
        .I2(\la_oe_storage[63]_i_2_n_0 ),
        .I3(\la_oe_storage[63]_i_3_n_0 ),
        .O(\la_oe_storage[63]_i_3_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    state_i_2
       (.I0(\slave_sel_r[6]_i_4_n_0 ),
        .I1(\interface3_bank_bus_dat_r[31]_i_10_n_0 ),
        .I2(\interface3_bank_bus_dat_r[31]_i_9_n_0 ),
        .I3(\slave_sel_r[6]_i_6_n_0 ),
        .I4(mprj_adr_o_core[31]),
        .I5(\slave_sel_r[6]_i_7_n_0 ),
        .O(mgmtsoc_adr1));
  LUT3 #(
    .INIT(8'h40)) 
    storage_reg_0_15_0_5_i_1
       (.I0(\dbg_uart_address_reg[10] ),
        .I1(\uart_tx_fifo_produce_reg[0] ),
        .I2(\dbg_uart_address_reg[2] ),
        .O(\uart_tx_fifo_level0_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \uart_enable_storage[0]_i_1 
       (.I0(\uart_pending_r_reg[0]_0 ),
        .I1(\FSM_onehot_grant_reg[2]_11 ),
        .I2(\dbg_uart_address_reg[10] ),
        .I3(\uart_enable_storage_reg[0]_0 ),
        .O(\uart_enable_storage_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \uart_enable_storage[1]_i_1 
       (.I0(\user_irq_ena_storage_reg[1]_1 ),
        .I1(\FSM_onehot_grant_reg[2]_11 ),
        .I2(\dbg_uart_address_reg[10] ),
        .I3(\interface11_bank_bus_dat_r_reg[1] ),
        .O(\uart_enable_storage_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \uart_pending_r[0]_i_1 
       (.I0(\uart_pending_r_reg[0]_0 ),
        .I1(\FSM_onehot_grant_reg[2]_12 ),
        .I2(\dbg_uart_address_reg[10] ),
        .I3(\uart_pending_r_reg[0]_1 ),
        .O(\uart_pending_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \uart_pending_r[1]_i_1 
       (.I0(\user_irq_ena_storage_reg[1]_1 ),
        .I1(\FSM_onehot_grant_reg[2]_12 ),
        .I2(\dbg_uart_address_reg[10] ),
        .I3(\uart_pending_r_reg[1]_0 ),
        .O(\uart_pending_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    uart_pending_re_i_1
       (.I0(\FSM_onehot_grant_reg[2]_12 ),
        .I1(\dbg_uart_address_reg[10] ),
        .O(csrbank11_ev_pending_re));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \uart_tx_fifo_level0[1]_i_1 
       (.I0(\uart_tx_fifo_level0_reg[4] [0]),
        .I1(\uart_tx_fifo_level0_reg[4] [1]),
        .I2(\uart_tx_fifo_level0_reg[1] ),
        .O(\uart_tx_fifo_level0_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \uart_tx_fifo_level0[2]_i_1 
       (.I0(\uart_tx_fifo_level0_reg[4] [2]),
        .I1(\uart_tx_fifo_level0_reg[1] ),
        .I2(\uart_tx_fifo_level0_reg[4] [1]),
        .I3(\uart_tx_fifo_level0_reg[4] [0]),
        .O(\uart_tx_fifo_level0_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \uart_tx_fifo_level0[3]_i_1 
       (.I0(\uart_tx_fifo_level0_reg[4] [3]),
        .I1(\uart_tx_fifo_level0_reg[1] ),
        .I2(\uart_tx_fifo_level0_reg[4] [1]),
        .I3(\uart_tx_fifo_level0_reg[4] [0]),
        .I4(\uart_tx_fifo_level0_reg[4] [2]),
        .O(\uart_tx_fifo_level0_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \uart_tx_fifo_level0[4]_i_1 
       (.I0(uart_tx_fifo_syncfifo_readable),
        .I1(uart_tx_fifo_rdport_re),
        .I2(\uart_tx_fifo_level0_reg[1] ),
        .O(\uart_tx_fifo_level0_reg[2] ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \uart_tx_fifo_level0[4]_i_2 
       (.I0(\uart_tx_fifo_level0_reg[4] [3]),
        .I1(\uart_tx_fifo_level0_reg[4] [2]),
        .I2(\uart_tx_fifo_level0_reg[4] [4]),
        .I3(\uart_tx_fifo_level0_reg[1] ),
        .I4(\uart_tx_fifo_level0_reg[4] [1]),
        .I5(\uart_tx_fifo_level0_reg[4] [0]),
        .O(\uart_tx_fifo_level0_reg[3] [3]));
  LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
    \user_irq_ena_storage[0]_i_1 
       (.I0(\user_irq_ena_storage[2]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\FSM_onehot_grant_reg[2]_10 ),
        .I3(\dbg_uart_address_reg[2] ),
        .I4(\uart_pending_r_reg[0]_0 ),
        .I5(\user_irq_ena_storage_reg[0]_1 ),
        .O(\user_irq_ena_storage_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
    \user_irq_ena_storage[1]_i_1 
       (.I0(\user_irq_ena_storage[2]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\FSM_onehot_grant_reg[2]_10 ),
        .I3(\dbg_uart_address_reg[2] ),
        .I4(\user_irq_ena_storage_reg[1]_1 ),
        .I5(\user_irq_ena_storage_reg[1]_2 ),
        .O(\user_irq_ena_storage_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
    \user_irq_ena_storage[2]_i_1 
       (.I0(\user_irq_ena_storage[2]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\FSM_onehot_grant_reg[2]_10 ),
        .I3(\dbg_uart_address_reg[2] ),
        .I4(mgmtsoc_dat_w),
        .I5(\user_irq_ena_storage_reg[2]_1 ),
        .O(\user_irq_ena_storage_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \user_irq_ena_storage[2]_i_2 
       (.I0(mprj_adr_o_core[14]),
        .I1(mprj_adr_o_core[15]),
        .I2(next_state),
        .O(\user_irq_ena_storage[2]_i_2_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 1}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "56" *) 
  (* RTL_RAM_NAME = "inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "510" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "27" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ways_0_tags_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR[3],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,lineLoader_write_tag_0_payload_address,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clock),
        .CLKBWRCLK(clock),
        .DIADI({lineLoader_address[19:6],1'b0,lineLoader_write_tag_0_payload_data_valid}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,lineLoader_address[31:20]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({fetchStage_read_waysValues_0_tag_address[13:0],fetchStage_hit_error,ways_0_tags_reg_n_15}),
        .DOBDO({NLW_ways_0_tags_reg_DOBDO_UNCONNECTED[15:12],fetchStage_read_waysValues_0_tag_address[25:14]}),
        .DOPADOP(NLW_ways_0_tags_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ways_0_tags_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ways_0_tags_reg_i_2_n_0,ways_0_tags_reg_i_2_n_0,ways_0_tags_reg_i_2_n_0,ways_0_tags_reg_i_2_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ways_0_tags_reg_i_1
       (.I0(lineLoader_address[5]),
        .I1(lineLoader_write_tag_0_payload_data_valid),
        .I2(\lineLoader_flushCounter_reg_n_0_[0] ),
        .O(lineLoader_write_tag_0_payload_address));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    ways_0_tags_reg_i_2
       (.I0(lineLoader_wordIndex[2]),
        .I1(lineLoader_wordIndex[1]),
        .I2(lineLoader_wordIndex[0]),
        .I3(_zz_iBus_rsp_valid),
        .I4(lineLoader_write_tag_0_payload_data_valid),
        .O(ways_0_tags_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFEEFFFFEEEE)) 
    \wbbd_addr[0]_i_1 
       (.I0(\wbbd_addr[0]_i_2_n_0 ),
        .I1(\wbbd_addr[4]_i_3_0 [0]),
        .I2(\FSM_onehot_grant_reg[2]_2 ),
        .I3(out[0]),
        .I4(\wbbd_addr[0]_i_4_n_0 ),
        .I5(\wbbd_addr[4]_i_3_0 [3]),
        .O(\FSM_onehot_wbbd_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \wbbd_addr[0]_i_2 
       (.I0(\wbbd_addr[4]_i_3_0 [2]),
        .I1(\FSM_onehot_grant_reg[2]_13 ),
        .I2(\wbbd_addr_reg[0] ),
        .I3(\FSM_onehot_grant_reg[2]_14 ),
        .I4(\FSM_onehot_grant_reg[2]_2 ),
        .I5(\wbbd_addr[4]_i_3_0 [1]),
        .O(\wbbd_addr[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \wbbd_addr[0]_i_4 
       (.I0(\wbbd_addr[4]_i_3_0 [4]),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\wbbd_addr_reg[0]_0 ),
        .O(\wbbd_addr[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFCFCFEFC)) 
    \wbbd_addr[1]_i_3 
       (.I0(\wbbd_addr[4]_i_3_0 [3]),
        .I1(\wbbd_addr[1]_i_6_n_0 ),
        .I2(\wbbd_addr[1]_i_7_n_0 ),
        .I3(out[1]),
        .I4(\FSM_onehot_grant_reg[2]_2 ),
        .O(\FSM_onehot_wbbd_state_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h20000020)) 
    \wbbd_addr[1]_i_6 
       (.I0(\wbbd_addr[4]_i_3_0 [5]),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\wbbd_addr[1]_i_3_0 ),
        .I3(\FSM_onehot_grant_reg[2]_1 ),
        .I4(\FSM_onehot_grant_reg[2]_0 ),
        .O(\wbbd_addr[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0200000020020000)) 
    \wbbd_addr[1]_i_7 
       (.I0(\wbbd_addr[4]_i_3_0 [4]),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I3(\FSM_onehot_grant_reg[2]_0 ),
        .I4(\wbbd_addr[1]_i_3_1 ),
        .I5(\FSM_onehot_grant_reg[2]_1 ),
        .O(\wbbd_addr[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020100000)) 
    \wbbd_addr[2]_i_11 
       (.I0(\interface12_bank_bus_dat_r_reg[0] ),
        .I1(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I2(\FSM_onehot_grant_reg[2]_0 ),
        .I3(\FSM_onehot_grant_reg[2]_1 ),
        .I4(\wbbd_addr[2]_i_5 ),
        .I5(\FSM_onehot_grant_reg[2]_2 ),
        .O(\FSM_onehot_grant_reg[2] ));
  LUT6 #(
    .INIT(64'h2222222220000000)) 
    \wbbd_addr[2]_i_4 
       (.I0(\wbbd_addr[4]_i_3_0 [4]),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\wbbd_addr_reg[2] ),
        .I3(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I4(\FSM_onehot_grant_reg[2]_0 ),
        .I5(\wbbd_addr_reg[2]_0 ),
        .O(\FSM_onehot_wbbd_state_reg[5] ));
  LUT6 #(
    .INIT(64'hCCFECCEECCFCCCCC)) 
    \wbbd_addr[3]_i_3 
       (.I0(\wbbd_addr[4]_i_3_0 [3]),
        .I1(\wbbd_addr[6]_i_9_n_0 ),
        .I2(\wbbd_addr_reg[3] ),
        .I3(\FSM_onehot_grant_reg[2]_2 ),
        .I4(\wbbd_addr[4]_i_3_0 [4]),
        .I5(out[2]),
        .O(\FSM_onehot_wbbd_state_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0200220202002000)) 
    \wbbd_addr[4]_i_2 
       (.I0(\wbbd_addr[4]_i_3_0 [1]),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\FSM_onehot_grant_reg[2]_13 ),
        .I3(\wbbd_addr_reg[4]_0 ),
        .I4(\FSM_onehot_grant_reg[2]_14 ),
        .I5(\wbbd_addr_reg[4]_1 ),
        .O(\FSM_onehot_wbbd_state_reg[1] ));
  LUT6 #(
    .INIT(64'hCCFECCEECCFCCCCC)) 
    \wbbd_addr[4]_i_3 
       (.I0(\wbbd_addr[4]_i_3_0 [3]),
        .I1(\wbbd_addr[4]_i_6_n_0 ),
        .I2(\wbbd_addr_reg[4] ),
        .I3(\FSM_onehot_grant_reg[2]_2 ),
        .I4(\wbbd_addr[4]_i_3_0 [4]),
        .I5(out[3]),
        .O(\FSM_onehot_wbbd_state_reg[3] ));
  LUT6 #(
    .INIT(64'h0020000020000000)) 
    \wbbd_addr[4]_i_6 
       (.I0(\wbbd_addr[4]_i_3_0 [5]),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\wbbd_addr[4]_i_3_1 ),
        .I3(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I4(\FSM_onehot_grant_reg[2]_0 ),
        .I5(\FSM_onehot_grant_reg[2]_1 ),
        .O(\wbbd_addr[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCFCFEFC)) 
    \wbbd_addr[5]_i_3 
       (.I0(\wbbd_addr[4]_i_3_0 [3]),
        .I1(\wbbd_addr[6]_i_9_n_0 ),
        .I2(\wbbd_addr[6]_i_10_n_0 ),
        .I3(out[4]),
        .I4(\FSM_onehot_grant_reg[2]_2 ),
        .O(\FSM_onehot_wbbd_state_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h1015101510101515)) 
    \wbbd_addr[5]_i_4 
       (.I0(\FSM_onehot_grant_reg[2]_0 ),
        .I1(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [19]),
        .I2(grant_reg[1]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [21]),
        .I4(lineLoader_address[21]),
        .I5(grant_reg[0]),
        .O(\dbg_uart_address_reg[19] ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \wbbd_addr[6]_i_10 
       (.I0(\wbbd_addr[4]_i_3_0 [4]),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\FSM_onehot_grant_reg[2]_0 ),
        .I3(\interface12_bank_bus_dat_r_reg[0]_0 ),
        .I4(\wbbd_addr_reg[2] ),
        .O(\wbbd_addr[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEBAAAAAFEBA)) 
    \wbbd_addr[6]_i_4 
       (.I0(mprj_adr_o_core[23]),
        .I1(grant_reg[0]),
        .I2(lineLoader_address[22]),
        .I3(\mgmtsoc_litespimmap_burst_adr_reg[29]_1 [22]),
        .I4(grant_reg[1]),
        .I5(\mgmtsoc_litespimmap_burst_adr_reg[29]_0 [20]),
        .O(\FSM_onehot_grant_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hFCFCFEFC)) 
    \wbbd_addr[6]_i_5 
       (.I0(\wbbd_addr[4]_i_3_0 [3]),
        .I1(\wbbd_addr[6]_i_9_n_0 ),
        .I2(\wbbd_addr[6]_i_10_n_0 ),
        .I3(out[5]),
        .I4(\FSM_onehot_grant_reg[2]_2 ),
        .O(\FSM_onehot_wbbd_state_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \wbbd_addr[6]_i_9 
       (.I0(\wbbd_addr[4]_i_3_0 [5]),
        .I1(\FSM_onehot_grant_reg[2]_2 ),
        .I2(\FSM_onehot_grant_reg[2]_0 ),
        .I3(\FSM_onehot_grant_reg[2]_1 ),
        .I4(\wbbd_addr[1]_i_3_0 ),
        .O(\wbbd_addr[6]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "RAM128" *) 
module design_1_caravel_0_0_RAM128
   (Do0,
    clock,
    dff2_en,
    RAM_reg_0,
    mprj_adr_o_core,
    RAM_reg_1,
    RAM_reg_2,
    RAM_reg_3,
    RAM_reg_4,
    RAM_reg_5,
    RAM_reg_6,
    Di0,
    WE0,
    mprj_sel_o_core,
    RAM_reg_7,
    dBusWishbone_DAT_MOSI,
    grant_reg,
    Q);
  output [31:0]Do0;
  input clock;
  input dff2_en;
  input RAM_reg_0;
  input [0:0]mprj_adr_o_core;
  input RAM_reg_1;
  input RAM_reg_2;
  input RAM_reg_3;
  input RAM_reg_4;
  input RAM_reg_5;
  input RAM_reg_6;
  input [23:0]Di0;
  input [3:0]WE0;
  input [0:0]mprj_sel_o_core;
  input RAM_reg_7;
  input [7:0]dBusWishbone_DAT_MOSI;
  input [1:0]grant_reg;
  input [7:0]Q;

  wire [23:0]Di0;
  wire [31:0]Do0;
  wire [7:0]Q;
  wire RAM_reg_0;
  wire RAM_reg_1;
  wire RAM_reg_2;
  wire RAM_reg_3;
  wire RAM_reg_4;
  wire RAM_reg_5;
  wire RAM_reg_6;
  wire RAM_reg_7;
  wire [3:0]WE0;
  wire clock;
  wire [7:0]dBusWishbone_DAT_MOSI;
  wire dff2_en;
  wire [1:0]grant_reg;
  wire [0:0]mprj_adr_o_core;
  wire [0:0]mprj_sel_o_core;
  wire [31:24]p_1_in;
  wire [1:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/soc/core/RAM128/RAM_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,1'b1,mprj_adr_o_core,RAM_reg_1,RAM_reg_2,RAM_reg_3,RAM_reg_4,RAM_reg_5,RAM_reg_6,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,mprj_adr_o_core,RAM_reg_1,RAM_reg_2,RAM_reg_3,RAM_reg_4,RAM_reg_5,RAM_reg_6,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clock),
        .CLKBWRCLK(clock),
        .DIADI(Di0[15:0]),
        .DIBDI({p_1_in,Di0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(Do0[15:0]),
        .DOBDO(Do0[31:16]),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(dff2_en),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(RAM_reg_0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE(WE0));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_10
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[0]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[0]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_3
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[7]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[7]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_4
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[6]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[6]),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_5
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[5]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[5]),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_6
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[4]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[4]),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_7
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[3]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[3]),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_8
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[2]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[2]),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_9
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[1]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[1]),
        .O(p_1_in[25]));
endmodule

(* ORIG_REF_NAME = "RAM256" *) 
module design_1_caravel_0_0_RAM256
   (D,
    dBusWishbone_DAT_MISO,
    \dbg_uart_data_reg[0] ,
    \dbg_uart_data_reg[0]_0 ,
    \dbg_uart_data_reg[0]_1 ,
    dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1,
    Q,
    \dbg_uart_data_reg[8] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[0] ,
    Do0,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[0]_1 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[1] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[2] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[2]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[3] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[4] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[5] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[6] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[8] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[8]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[9] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[9]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[10] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[10]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[11] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[11]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[12] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[12]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[13] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[13]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[14] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[14]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[15] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[15]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[16] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[16]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[17] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[17]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[18] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[18]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[19] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[19]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[20] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[20]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[21] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[21]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[22] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[22]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[23] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[23]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[24] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[24]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[25] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[25]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[26] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[26]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[27] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[27]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[28] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[28]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[29] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[29]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[30] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[30]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[31] ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 ,
    clock,
    dff_en,
    RAM_reg_0,
    mprj_adr_o_core,
    RAM_reg_1,
    RAM_reg_2,
    RAM_reg_3,
    RAM_reg_4,
    RAM_reg_5,
    RAM_reg_6,
    Di0,
    WE0,
    mprj_sel_o_core,
    RAM_reg_7,
    dBusWishbone_DAT_MOSI,
    grant_reg);
  output [31:0]D;
  output [31:0]dBusWishbone_DAT_MISO;
  input \dbg_uart_data_reg[0] ;
  input \dbg_uart_data_reg[0]_0 ;
  input \dbg_uart_data_reg[0]_1 ;
  input [6:0]dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1;
  input [31:0]Q;
  input \dbg_uart_data_reg[8] ;
  input [1:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[0] ;
  input [31:0]Do0;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[0]_1 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[1] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[2] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[2]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[3] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[4] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[5] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[6] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[7] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[8] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[8]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[9] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[9]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[10] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[10]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[11] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[11]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[12] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[12]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[13] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[13]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[14] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[14]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[15] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[15]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[16] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[16]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[17] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[17]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[18] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[18]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[19] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[19]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[20] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[20]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[21] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[21]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[22] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[22]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[23] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[23]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[24] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[24]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[25] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[25]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[26] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[26]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[27] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[27]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[28] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[28]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[29] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[29]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[30] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[30]_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[31] ;
  input \memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 ;
  input clock;
  input dff_en;
  input RAM_reg_0;
  input [1:0]mprj_adr_o_core;
  input RAM_reg_1;
  input RAM_reg_2;
  input RAM_reg_3;
  input RAM_reg_4;
  input RAM_reg_5;
  input RAM_reg_6;
  input [23:0]Di0;
  input [3:0]WE0;
  input [0:0]mprj_sel_o_core;
  input RAM_reg_7;
  input [7:0]dBusWishbone_DAT_MOSI;
  input [1:0]grant_reg;

  wire [31:0]D;
  wire [23:0]Di0;
  wire [31:0]Do0;
  wire [31:0]Q;
  wire RAM_reg_0;
  wire RAM_reg_1;
  wire RAM_reg_2;
  wire RAM_reg_3;
  wire RAM_reg_4;
  wire RAM_reg_5;
  wire RAM_reg_6;
  wire RAM_reg_7;
  wire RAM_reg_n_0;
  wire RAM_reg_n_1;
  wire RAM_reg_n_10;
  wire RAM_reg_n_11;
  wire RAM_reg_n_12;
  wire RAM_reg_n_13;
  wire RAM_reg_n_14;
  wire RAM_reg_n_15;
  wire RAM_reg_n_16;
  wire RAM_reg_n_17;
  wire RAM_reg_n_18;
  wire RAM_reg_n_19;
  wire RAM_reg_n_2;
  wire RAM_reg_n_20;
  wire RAM_reg_n_21;
  wire RAM_reg_n_22;
  wire RAM_reg_n_23;
  wire RAM_reg_n_24;
  wire RAM_reg_n_25;
  wire RAM_reg_n_26;
  wire RAM_reg_n_27;
  wire RAM_reg_n_28;
  wire RAM_reg_n_29;
  wire RAM_reg_n_3;
  wire RAM_reg_n_30;
  wire RAM_reg_n_31;
  wire RAM_reg_n_4;
  wire RAM_reg_n_5;
  wire RAM_reg_n_6;
  wire RAM_reg_n_7;
  wire RAM_reg_n_8;
  wire RAM_reg_n_9;
  wire [3:0]WE0;
  wire clock;
  wire [31:0]dBusWishbone_DAT_MISO;
  wire [7:0]dBusWishbone_DAT_MOSI;
  wire \dbg_uart_data_reg[0] ;
  wire \dbg_uart_data_reg[0]_0 ;
  wire \dbg_uart_data_reg[0]_1 ;
  wire \dbg_uart_data_reg[8] ;
  wire [6:0]dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1;
  wire dff_en;
  wire [1:0]grant_reg;
  wire [1:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[0] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[0]_1 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[10] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[10]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[11] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[11]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[12] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[12]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[13] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[13]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[14] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[14]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[15] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[15]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[16] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[16]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[17] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[17]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[18] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[18]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[19] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[19]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[1] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[20] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[20]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[21] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[21]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[22] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[22]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[23] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[23]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[24] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[24]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[25] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[25]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[26] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[26]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[27] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[27]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[28] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[28]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[29] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[29]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[2] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[2]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[30] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[30]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[31] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[3] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[4] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[5] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[6] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[7] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[8] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[8]_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[9] ;
  wire \memory_to_writeBack_MEMORY_READ_DATA_reg[9]_0 ;
  wire [1:0]mprj_adr_o_core;
  wire [0:0]mprj_sel_o_core;
  wire [31:24]p_1_in;
  wire [1:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/soc/core/RAM256/RAM_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,mprj_adr_o_core,RAM_reg_1,RAM_reg_2,RAM_reg_3,RAM_reg_4,RAM_reg_5,RAM_reg_6,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mprj_adr_o_core,RAM_reg_1,RAM_reg_2,RAM_reg_3,RAM_reg_4,RAM_reg_5,RAM_reg_6,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clock),
        .CLKBWRCLK(clock),
        .DIADI(Di0[15:0]),
        .DIBDI({p_1_in,Di0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({RAM_reg_n_0,RAM_reg_n_1,RAM_reg_n_2,RAM_reg_n_3,RAM_reg_n_4,RAM_reg_n_5,RAM_reg_n_6,RAM_reg_n_7,RAM_reg_n_8,RAM_reg_n_9,RAM_reg_n_10,RAM_reg_n_11,RAM_reg_n_12,RAM_reg_n_13,RAM_reg_n_14,RAM_reg_n_15}),
        .DOBDO({RAM_reg_n_16,RAM_reg_n_17,RAM_reg_n_18,RAM_reg_n_19,RAM_reg_n_20,RAM_reg_n_21,RAM_reg_n_22,RAM_reg_n_23,RAM_reg_n_24,RAM_reg_n_25,RAM_reg_n_26,RAM_reg_n_27,RAM_reg_n_28,RAM_reg_n_29,RAM_reg_n_30,RAM_reg_n_31}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(dff_en),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(RAM_reg_0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE(WE0));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_27
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[7]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[31]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_28
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[6]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[30]),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_29
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[5]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[29]),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_30
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[4]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[28]),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_31
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[3]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[27]),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_32
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[2]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[26]),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_33
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[1]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[25]),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    RAM_reg_i_34
       (.I0(mprj_sel_o_core),
        .I1(RAM_reg_7),
        .I2(dBusWishbone_DAT_MOSI[0]),
        .I3(grant_reg[0]),
        .I4(grant_reg[1]),
        .I5(Q[24]),
        .O(p_1_in[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[0]_i_1 
       (.I0(dBusWishbone_DAT_MISO[0]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(\dbg_uart_data_reg[0]_0 ),
        .I3(\dbg_uart_data_reg[0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[10]_i_1 
       (.I0(dBusWishbone_DAT_MISO[10]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[2]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[11]_i_1 
       (.I0(dBusWishbone_DAT_MISO[11]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[3]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[12]_i_1 
       (.I0(dBusWishbone_DAT_MISO[12]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[4]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[13]_i_1 
       (.I0(dBusWishbone_DAT_MISO[13]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[5]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[14]_i_1 
       (.I0(dBusWishbone_DAT_MISO[14]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[6]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[15]_i_1 
       (.I0(dBusWishbone_DAT_MISO[15]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[7]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[16]_i_1 
       (.I0(dBusWishbone_DAT_MISO[16]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[8]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[17]_i_1 
       (.I0(dBusWishbone_DAT_MISO[17]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[9]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[18]_i_1 
       (.I0(dBusWishbone_DAT_MISO[18]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[10]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[19]_i_1 
       (.I0(dBusWishbone_DAT_MISO[19]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[11]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[1]_i_1 
       (.I0(dBusWishbone_DAT_MISO[1]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[0]),
        .I3(\dbg_uart_data_reg[0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[20]_i_1 
       (.I0(dBusWishbone_DAT_MISO[20]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[12]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[21]_i_1 
       (.I0(dBusWishbone_DAT_MISO[21]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[13]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[22]_i_1 
       (.I0(dBusWishbone_DAT_MISO[22]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[14]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[23]_i_1 
       (.I0(dBusWishbone_DAT_MISO[23]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[15]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[24]_i_1 
       (.I0(dBusWishbone_DAT_MISO[24]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[16]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[25]_i_1 
       (.I0(dBusWishbone_DAT_MISO[25]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[17]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[26]_i_1 
       (.I0(dBusWishbone_DAT_MISO[26]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[18]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[27]_i_1 
       (.I0(dBusWishbone_DAT_MISO[27]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[19]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[28]_i_1 
       (.I0(dBusWishbone_DAT_MISO[28]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[20]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[29]_i_1 
       (.I0(dBusWishbone_DAT_MISO[29]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[21]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[2]_i_1 
       (.I0(dBusWishbone_DAT_MISO[2]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[1]),
        .I3(\dbg_uart_data_reg[0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[30]_i_1 
       (.I0(dBusWishbone_DAT_MISO[30]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[22]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[31]_i_2 
       (.I0(dBusWishbone_DAT_MISO[31]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[23]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[3]_i_1 
       (.I0(dBusWishbone_DAT_MISO[3]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[2]),
        .I3(\dbg_uart_data_reg[0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[4]_i_1 
       (.I0(dBusWishbone_DAT_MISO[4]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[3]),
        .I3(\dbg_uart_data_reg[0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[5]_i_1 
       (.I0(dBusWishbone_DAT_MISO[5]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[4]),
        .I3(\dbg_uart_data_reg[0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[6]_i_1 
       (.I0(dBusWishbone_DAT_MISO[6]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[5]),
        .I3(\dbg_uart_data_reg[0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[7]_i_1 
       (.I0(dBusWishbone_DAT_MISO[7]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[6]),
        .I3(\dbg_uart_data_reg[0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[8]_i_1 
       (.I0(dBusWishbone_DAT_MISO[8]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[0]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_data[9]_i_1 
       (.I0(dBusWishbone_DAT_MISO[9]),
        .I1(\dbg_uart_data_reg[0] ),
        .I2(Q[1]),
        .I3(\dbg_uart_data_reg[8] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_15),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[0]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_1 ),
        .O(dBusWishbone_DAT_MISO[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[10]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_5),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[10]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[10] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[10]_0 ),
        .O(dBusWishbone_DAT_MISO[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[11]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_4),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[11]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[11] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[11]_0 ),
        .O(dBusWishbone_DAT_MISO[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[12]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_3),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[12]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[12] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[12]_0 ),
        .O(dBusWishbone_DAT_MISO[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[13]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_2),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[13]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[13] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[13]_0 ),
        .O(dBusWishbone_DAT_MISO[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[14]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_1),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[14]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[14] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[14]_0 ),
        .O(dBusWishbone_DAT_MISO[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[15]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_0),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[15]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[15] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[15]_0 ),
        .O(dBusWishbone_DAT_MISO[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_31),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[16]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[16] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[16]_0 ),
        .O(dBusWishbone_DAT_MISO[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[17]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_30),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[17]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[17] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[17]_0 ),
        .O(dBusWishbone_DAT_MISO[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[18]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_29),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[18]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[18] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[18]_0 ),
        .O(dBusWishbone_DAT_MISO[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[19]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_28),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[19]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[19] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[19]_0 ),
        .O(dBusWishbone_DAT_MISO[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[1]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_14),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[1]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[1] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0 ),
        .O(dBusWishbone_DAT_MISO[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[20]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_27),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[20]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[20] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[20]_0 ),
        .O(dBusWishbone_DAT_MISO[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[21]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_26),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[21]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[21] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[21]_0 ),
        .O(dBusWishbone_DAT_MISO[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[22]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_25),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[22]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[22] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[22]_0 ),
        .O(dBusWishbone_DAT_MISO[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[23]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_24),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[23]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[23] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[23]_0 ),
        .O(dBusWishbone_DAT_MISO[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[24]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_23),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[24]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[24] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[24]_0 ),
        .O(dBusWishbone_DAT_MISO[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[25]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_22),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[25]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[25] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[25]_0 ),
        .O(dBusWishbone_DAT_MISO[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[26]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_21),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[26]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[26] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[26]_0 ),
        .O(dBusWishbone_DAT_MISO[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[27]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_20),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[27]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[27] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[27]_0 ),
        .O(dBusWishbone_DAT_MISO[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[28]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_19),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[28]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[28] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[28]_0 ),
        .O(dBusWishbone_DAT_MISO[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[29]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_18),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[29]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[29] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[29]_0 ),
        .O(dBusWishbone_DAT_MISO[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[2]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_13),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[2] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[2]_0 ),
        .O(dBusWishbone_DAT_MISO[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[30]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_17),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[30]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[30] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[30]_0 ),
        .O(dBusWishbone_DAT_MISO[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_1 
       (.I0(RAM_reg_n_16),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I2(Do0[31]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[31] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 ),
        .O(dBusWishbone_DAT_MISO[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[3]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_12),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[3]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[3] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0 ),
        .O(dBusWishbone_DAT_MISO[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[4]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_11),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[4]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[4] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0 ),
        .O(dBusWishbone_DAT_MISO[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[5]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_10),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[5]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[5] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0 ),
        .O(dBusWishbone_DAT_MISO[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[6]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_9),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[6]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[6] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0 ),
        .O(dBusWishbone_DAT_MISO[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[7]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_8),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[7]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[7] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 ),
        .O(dBusWishbone_DAT_MISO[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[8]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_7),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[8]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[8] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[8]_0 ),
        .O(dBusWishbone_DAT_MISO[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[9]_i_1 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [0]),
        .I1(RAM_reg_n_6),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0] [1]),
        .I3(Do0[9]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[9] ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA_reg[9]_0 ),
        .O(dBusWishbone_DAT_MISO[9]));
endmodule

(* ORIG_REF_NAME = "VexRiscv" *) 
module design_1_caravel_0_0_VexRiscv
   (\dbg_uart_address_reg[2] ,
    \FSM_onehot_grant_reg[2] ,
    \FSM_onehot_grant_reg[2]_0 ,
    \FSM_onehot_grant_reg[2]_1 ,
    \FSM_onehot_grant_reg[2]_2 ,
    \FSM_onehot_grant_reg[2]_3 ,
    \FSM_onehot_grant_reg[2]_4 ,
    \dbg_uart_address_reg[19] ,
    shared_ack,
    \FSM_onehot_grant_reg[2]_5 ,
    slave_sel_reg,
    \FSM_onehot_grant_reg[2]_6 ,
    D,
    \memdat_3_reg[7] ,
    \mgmtsoc_bus_errors_reg[31] ,
    E,
    state_reg,
    \FSM_onehot_grant_reg[2]_7 ,
    \FSM_onehot_grant_reg[2]_8 ,
    csrbank0_reset0_re,
    \mgmtsoc_reset_storage_reg[1] ,
    mgmtsoc_dat_w,
    \mgmtsoc_reset_storage_reg[0] ,
    \dbg_uart_data_reg[0] ,
    mgmtsoc_en_storage_reg,
    \FSM_onehot_grant_reg[2]_9 ,
    \la_ien_storage[95]_i_2 ,
    csrbank10_ev_pending_re,
    mgmtsoc_pending_r_reg,
    mgmtsoc_enable_storage_reg,
    csrbank10_update_value0_re,
    \dbg_uart_address_reg[2]_0 ,
    mgmtsoc_update_value_storage_reg,
    \la_ien_storage[127]_i_3 ,
    \la_ien_storage[63]_i_2 ,
    state_reg_0,
    \FSM_onehot_grant_reg[2]_10 ,
    spi_master_loopback_storage_reg,
    \FSM_onehot_grant_reg[2]_11 ,
    \la_oe_storage[63]_i_3 ,
    \la_oe_storage[127]_i_2 ,
    \FSM_onehot_grant_reg[2]_12 ,
    \la_ien_storage[127]_i_3_0 ,
    \user_irq_ena_storage_reg[0] ,
    state_reg_1,
    \user_irq_ena_storage_reg[1] ,
    \user_irq_ena_storage_reg[2] ,
    \user_irq_ena_storage_reg[0]_0 ,
    \user_irq_ena_storage_reg[1]_0 ,
    \user_irq_ena_storage_reg[2]_0 ,
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg,
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0,
    \uartwishbonebridge_state_reg[0] ,
    dBus_cmd_rData_wr_reg_0,
    p_1_in,
    \dBus_cmd_rData_data_reg[31]_0 ,
    ready_reg,
    ready_reg_0,
    \FSM_onehot_grant_reg[2]_13 ,
    \FSM_onehot_wbbd_state_reg[0] ,
    \FSM_onehot_wbbd_state_reg[3] ,
    \FSM_onehot_wbbd_state_reg[1] ,
    \FSM_onehot_wbbd_state_reg[1]_0 ,
    \FSM_onehot_wbbd_state_reg[0]_0 ,
    \FSM_onehot_grant_reg[2]_14 ,
    \FSM_onehot_grant_reg[2]_15 ,
    \FSM_onehot_wbbd_state_reg[3]_0 ,
    \FSM_onehot_wbbd_state_reg[3]_1 ,
    \FSM_onehot_wbbd_state_reg[3]_2 ,
    \FSM_onehot_wbbd_state_reg[3]_3 ,
    \FSM_onehot_wbbd_state_reg[3]_4 ,
    \FSM_onehot_wbbd_state_reg[5] ,
    \FSM_onehot_wbbd_state_reg[1]_1 ,
    \FSM_onehot_grant_reg[2]_16 ,
    \FSM_onehot_grant_reg[2]_17 ,
    \FSM_onehot_grant_reg[2]_18 ,
    \FSM_onehot_grant_reg[2]_19 ,
    \FSM_sequential_litespiphy_state_reg[0] ,
    litespi_rx_demux_endpoint1_source_ready,
    \FSM_sequential_litespiphy_state_reg[1] ,
    mgmtsoc_vexriscv_transfer_in_progress_reg,
    \FSM_sequential_switch_Fetcher_l362_reg[1]_0 ,
    mgmtsoc_vexriscv_transfer_complete_reg,
    \uart_pending_r_reg[0] ,
    \dbg_uart_address_reg[10] ,
    \uart_pending_r_reg[1] ,
    \uart_enable_storage_reg[0] ,
    \uart_enable_storage_reg[1] ,
    int_rst_reg,
    int_rst_reg_0,
    dff_en,
    dff_bus_ack0,
    dff2_en,
    dff2_bus_ack0,
    \la_ien_storage[127]_i_3_1 ,
    \FSM_onehot_grant_reg[2]_20 ,
    \interface3_bank_bus_dat_r[31]_i_1 ,
    SR,
    \uart_tx_fifo_level0_reg[2] ,
    uart_tx_fifo_wrport_we__0,
    \uart_tx_fifo_level0_reg[3] ,
    \la_ien_storage[127]_i_4 ,
    int_rst_reg_1,
    int_rst_reg_2,
    \la_out_storage[127]_i_3 ,
    \la_ien_storage[127]_i_4_0 ,
    csrbank18_ev_pending_re,
    \dbg_uart_address_reg[10]_0 ,
    csrbank17_ev_pending_re,
    \dbg_uart_address_reg[10]_1 ,
    csrbank16_ev_pending_re,
    \dbg_uart_address_reg[10]_2 ,
    csrbank15_ev_pending_re,
    \FSM_onehot_grant_reg[2]_21 ,
    csrbank14_ev_pending_re,
    \FSM_onehot_grant_reg[2]_22 ,
    csrbank13_ev_pending_re,
    \FSM_onehot_grant_reg[2]_23 ,
    csrbank11_ev_pending_re,
    \interface3_bank_bus_dat_r[31]_i_1_0 ,
    \mgmtsoc_load_storage_reg[31] ,
    \la_out_storage_reg[31] ,
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[31] ,
    gpioin5_enable_storage_reg,
    gpioin4_enable_storage_reg,
    gpioin3_enable_storage_reg,
    gpio_out_storage_reg,
    \FSM_onehot_grant_reg[2]_24 ,
    \FSM_onehot_grant_reg[2]_25 ,
    gpioin2_gpioin2_edge_storage_reg,
    gpioin1_gpioin1_edge_storage_reg,
    gpioin0_gpioin0_edge_storage_reg,
    \mgmtsoc_litespisdrphycore_storage[7]_i_3 ,
    mprj_wb_iena_storage_reg,
    \FSM_onehot_grant_reg[2]_26 ,
    state_reg_2,
    spi_enabled_storage_reg,
    debug_oeb_storage_reg,
    \mgmtsoc_load_storage[31]_i_2 ,
    \mgmtsoc_load_storage[31]_i_3 ,
    debug_mode_storage_reg,
    \interface3_bank_bus_dat_r[31]_i_6 ,
    uart_enabled_storage_reg,
    \la_ien_storage[127]_i_4_1 ,
    mgmtsoc_adr1,
    litespi_grant_reg,
    int_rst_reg_3,
    mgmtsoc_litespimmap_cs,
    CO,
    WE0,
    \FSM_onehot_grant_reg[2]_27 ,
    dBus_cmd_rData_wr_reg_1,
    \FSM_onehot_grant_reg[2]_28 ,
    \mgmtsoc_litespimmap_burst_adr_reg[29] ,
    \litespi_state_reg[0] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[29] ,
    \dbg_uart_data_reg[31] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[0] ,
    error,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[1] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[2] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[3] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[4] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[5] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[6] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[7] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[8] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[9] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[10] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[11] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[12] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[13] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[14] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[15] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[16] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[17] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[18] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[19] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[20] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[21] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[22] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[23] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[24] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[25] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[26] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[27] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[28] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[29] ,
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[30] ,
    \slave_sel_r_reg[0] ,
    \wb_dat_o_reg[0] ,
    \slave_sel_r_reg[5] ,
    \wb_dat_o_reg[1] ,
    \wb_dat_o_reg[2] ,
    \wb_dat_o_reg[3] ,
    \wb_dat_o_reg[4] ,
    \wb_dat_o_reg[5] ,
    \wb_dat_o_reg[6] ,
    \wb_dat_o_reg[7] ,
    \wb_dat_o_reg[8] ,
    \wb_dat_o_reg[9] ,
    \wb_dat_o_reg[10] ,
    \wb_dat_o_reg[11] ,
    \wb_dat_o_reg[12] ,
    \wb_dat_o_reg[13] ,
    \wb_dat_o_reg[14] ,
    \wb_dat_o_reg[15] ,
    \wb_dat_o_reg[16] ,
    \wb_dat_o_reg[17] ,
    \wb_dat_o_reg[18] ,
    \wb_dat_o_reg[19] ,
    \wb_dat_o_reg[20] ,
    \wb_dat_o_reg[21] ,
    \wb_dat_o_reg[22] ,
    \wb_dat_o_reg[23] ,
    \wb_dat_o_reg[24] ,
    \wb_dat_o_reg[25] ,
    \wb_dat_o_reg[26] ,
    \wb_dat_o_reg[27] ,
    \wb_dat_o_reg[28] ,
    \wb_dat_o_reg[29] ,
    \wb_dat_o_reg[30] ,
    \DebugPlugin_busReadDataReg_reg[31]_0 ,
    debug_resetOut,
    \wbbd_addr[2]_i_5 ,
    Q,
    grant_reg,
    \_zz_iBusWishbone_ADR_reg[2]_0 ,
    \interface9_bank_bus_dat_r_reg[7] ,
    \interface11_bank_bus_dat_r_reg[1] ,
    \interface11_bank_bus_dat_r_reg[1]_0 ,
    mgmtsoc_bus_errors_reg,
    \interface0_bank_bus_dat_r_reg[31] ,
    \mgmtsoc_reset_storage_reg[1]_0 ,
    \mgmtsoc_reset_storage_reg[0]_0 ,
    mgmtsoc_en_storage,
    mgmtsoc_pending_r,
    mgmtsoc_enable_storage,
    mgmtsoc_update_value_storage,
    spi_master_loopback_storage,
    \user_irq_ena_storage_reg[0]_1 ,
    \user_irq_ena_storage_reg[1]_1 ,
    \user_irq_ena_storage_reg[2]_1 ,
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] ,
    mgmtsoc_vexriscv_transfer_complete_reg_0,
    mgmtsoc_vexriscv_transfer_in_progress_reg_0,
    mgmtsoc_litespisdrphycore_sr_out1,
    \mgmtsoc_litespisdrphycore_sr_out_reg[16] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6] ,
    count_reg_7_sp_1,
    \count_reg[7]_0 ,
    mprj_ack_i_core,
    la_input,
    \interface6_bank_bus_dat_r[31]_i_6 ,
    \interface6_bank_bus_dat_r_reg[31] ,
    O,
    \count_reg[8] ,
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[31] ,
    RAM_reg,
    \count[0]_i_2__0 ,
    \count_reg[12] ,
    \count_reg[16] ,
    \count_reg[20] ,
    \count_reg[24] ,
    \count_reg[28] ,
    \count_reg[31] ,
    caravel_rstn_buf,
    wbbd_write_reg,
    out,
    \wbbd_addr_reg[0] ,
    \wbbd_addr_reg[4] ,
    \wbbd_addr[4]_i_3 ,
    \wbbd_addr[1]_i_3 ,
    \wbbd_addr_reg[3] ,
    \wbbd_addr_reg[0]_0 ,
    \wbbd_addr_reg[2] ,
    \wbbd_addr_reg[2]_0 ,
    \wbbd_addr[1]_i_3_0 ,
    \wbbd_addr_reg[4]_0 ,
    \wbbd_addr_reg[4]_1 ,
    \FSM_onehot_grant_reg[1] ,
    litespiphy_next_state__0,
    \FSM_sequential_litespiphy_state_reg[1]_0 ,
    \FSM_sequential_litespiphy_state_reg[1]_1 ,
    \FSM_sequential_litespiphy_state_reg[1]_2 ,
    litespiphy_state,
    DebugPlugin_haltedByBreak_reg_0,
    \uart_pending_r_reg[0]_0 ,
    \uart_pending_r_reg[1]_0 ,
    \uart_enable_storage_reg[0]_0 ,
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
    dff_bus_ack,
    dff2_bus_ack,
    uart_tx_fifo_syncfifo_readable,
    uart_tx_fifo_rdport_re,
    \uart_tx_fifo_level0_reg[4] ,
    \uart_tx_fifo_produce_reg[0] ,
    mgmtsoc_master_status_status,
    mgmtsoc_master_rx_fifo_source_valid_reg,
    \interface11_bank_bus_dat_r_reg[0] ,
    \interface11_bank_bus_dat_r_reg[0]_0 ,
    mgmtsoc_zero_pending,
    \interface9_bank_bus_dat_r_reg[16] ,
    \interface9_bank_bus_dat_r_reg[15] ,
    data11,
    \interface6_bank_bus_dat_r_reg[31]_0 ,
    \interface3_bank_bus_dat_r_reg[31] ,
    \interface3_bank_bus_dat_r_reg[23] ,
    \interface3_bank_bus_dat_r_reg[7] ,
    gpioin5_gpioin5_trigger,
    gpioin4_gpioin4_trigger,
    gpioin3_gpioin3_trigger,
    gpio_oe_storage,
    csrbank10_ev_status_w,
    \interface10_bank_bus_dat_r_reg[31] ,
    \interface9_bank_bus_dat_r_reg[0] ,
    \interface9_bank_bus_dat_r_reg[0]_0 ,
    \interface10_bank_bus_dat_r_reg[31]_0 ,
    \interface10_bank_bus_dat_r_reg[31]_1 ,
    p_0_in33_in,
    gpioin5_gpioin5_mode_storage,
    gpioin4_gpioin4_mode_storage,
    gpioin3_gpioin3_mode_storage,
    gpioin2_gpioin2_mode_storage,
    gpioin1_gpioin1_mode_storage,
    gpioin0_gpioin0_mode_storage,
    \interface5_bank_bus_dat_r_reg[0] ,
    gpioin5_enable_storage,
    gpioin4_enable_storage,
    gpioin3_enable_storage,
    gpioin2_enable_storage,
    gpioin1_enable_storage,
    gpioin0_enable_storage,
    \interface5_bank_bus_dat_r_reg[0]_0 ,
    \interface3_bank_bus_dat_r_reg[0] ,
    gpioin5_gpioin5_pending,
    gpioin4_gpioin4_pending,
    gpioin3_gpioin3_pending,
    multiregimpl2_regs1,
    multiregimpl136_regs1,
    multiregimpl135_regs1,
    multiregimpl134_regs1,
    \interface5_bank_bus_dat_r_reg[0]_1 ,
    gpioin2_gpioin2_trigger,
    gpioin1_gpioin1_trigger,
    gpioin0_gpioin0_trigger,
    gpioin5_gpioin5_edge_storage,
    gpioin4_gpioin4_edge_storage,
    gpioin3_gpioin3_edge_storage,
    gpioin2_gpioin2_edge_storage,
    gpioin1_gpioin1_edge_storage,
    gpioin0_gpioin0_edge_storage,
    gpio_ien_storage,
    \interface9_bank_bus_dat_r_reg[15]_0 ,
    \interface9_bank_bus_dat_r_reg[7]_0 ,
    uart_pending_status_reg,
    memdat_3,
    \interface7_bank_bus_dat_r_reg[0] ,
    gpioin2_gpioin2_pending,
    gpioin0_gpioin0_pending,
    \interface8_bank_bus_dat_r_reg[0] ,
    \interface2_bank_bus_dat_r_reg[0] ,
    \interface1_bank_bus_dat_r_reg[0] ,
    uart_enabled_storage,
    gpioin1_gpioin1_pending,
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ,
    \litespi_state_reg[0]_0 ,
    \litespi_state_reg[0]_1 ,
    \litespi_state_reg[0]_2 ,
    \mgmtsoc_litespisdrphycore_count_reg[2] ,
    \mgmtsoc_litespisdrphycore_count_reg[2]_0 ,
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 ,
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 ,
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
    \litespi_state_reg[2]_i_2 ,
    mgmtsoc_litespimmap_burst_adr_litespi_next_value10,
    \mgmtsoc_litespimmap_burst_adr_reg[28] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[7] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[11] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[2] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[8] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[9] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[10] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[12] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[13] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[14] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[21] ,
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_2 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[15] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[18] ,
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_2 ,
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[17] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[19] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[20] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[22] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[23] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[24] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[25] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[26] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[27] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[28] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[30] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[31] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 ,
    mgmtsoc_crossbar_source_payload_len,
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 ,
    \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_45 ,
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ,
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_2 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[5] ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2 ,
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_4 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[4] ,
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_2 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ,
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_6 ,
    \mgmtsoc_litespisdrphycore_sr_out_reg[2]_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_4 ,
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_5 ,
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 ,
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ,
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 ,
    count_reg,
    hk_dat_i,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 ,
    hk_ack_i,
    dBus_cmd_rValid_inv_i_2_0,
    mgmtsoc_reset_re,
    mgmtsoc_vexriscv_debug_reset,
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 ,
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 ,
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 ,
    \memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA[1]_i_4_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_1 ,
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_2 ,
    interface2_bank_bus_dat_r,
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_0 ,
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_0 ,
    interface7_bank_bus_dat_r,
    interface8_bank_bus_dat_r,
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_1 ,
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_2 ,
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_3 ,
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_4 ,
    interface12_bank_bus_dat_r,
    clock,
    mgmtsoc_vexriscv_i_cmd_valid,
    \io_cpu_fetch_data_regNextWhen_reg[31] ,
    \FSM_sequential_switch_Fetcher_l362_reg[0]_0 ,
    dBusWishbone_DAT_MISO);
  output \dbg_uart_address_reg[2] ;
  output \FSM_onehot_grant_reg[2] ;
  output \FSM_onehot_grant_reg[2]_0 ;
  output \FSM_onehot_grant_reg[2]_1 ;
  output \FSM_onehot_grant_reg[2]_2 ;
  output \FSM_onehot_grant_reg[2]_3 ;
  output \FSM_onehot_grant_reg[2]_4 ;
  output \dbg_uart_address_reg[19] ;
  output shared_ack;
  output \FSM_onehot_grant_reg[2]_5 ;
  output [6:0]slave_sel_reg;
  output \FSM_onehot_grant_reg[2]_6 ;
  output [16:0]D;
  output [7:0]\memdat_3_reg[7] ;
  output [31:0]\mgmtsoc_bus_errors_reg[31] ;
  output [0:0]E;
  output state_reg;
  output \FSM_onehot_grant_reg[2]_7 ;
  output \FSM_onehot_grant_reg[2]_8 ;
  output csrbank0_reset0_re;
  output \mgmtsoc_reset_storage_reg[1] ;
  output [30:0]mgmtsoc_dat_w;
  output \mgmtsoc_reset_storage_reg[0] ;
  output [0:0]\dbg_uart_data_reg[0] ;
  output mgmtsoc_en_storage_reg;
  output \FSM_onehot_grant_reg[2]_9 ;
  output [0:0]\la_ien_storage[95]_i_2 ;
  output csrbank10_ev_pending_re;
  output mgmtsoc_pending_r_reg;
  output mgmtsoc_enable_storage_reg;
  output csrbank10_update_value0_re;
  output \dbg_uart_address_reg[2]_0 ;
  output mgmtsoc_update_value_storage_reg;
  output [0:0]\la_ien_storage[127]_i_3 ;
  output [0:0]\la_ien_storage[63]_i_2 ;
  output state_reg_0;
  output \FSM_onehot_grant_reg[2]_10 ;
  output spi_master_loopback_storage_reg;
  output \FSM_onehot_grant_reg[2]_11 ;
  output [0:0]\la_oe_storage[63]_i_3 ;
  output [0:0]\la_oe_storage[127]_i_2 ;
  output \FSM_onehot_grant_reg[2]_12 ;
  output [0:0]\la_ien_storage[127]_i_3_0 ;
  output \user_irq_ena_storage_reg[0] ;
  output state_reg_1;
  output \user_irq_ena_storage_reg[1] ;
  output \user_irq_ena_storage_reg[2] ;
  output \user_irq_ena_storage_reg[0]_0 ;
  output \user_irq_ena_storage_reg[1]_0 ;
  output \user_irq_ena_storage_reg[2]_0 ;
  output mgmtsoc_vexriscv_transfer_wait_for_ack_reg;
  output [0:0]mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0;
  output \uartwishbonebridge_state_reg[0] ;
  output [0:0]dBus_cmd_rData_wr_reg_0;
  output [31:0]p_1_in;
  output [7:0]\dBus_cmd_rData_data_reg[31]_0 ;
  output [0:0]ready_reg;
  output ready_reg_0;
  output [1:0]\FSM_onehot_grant_reg[2]_13 ;
  output \FSM_onehot_wbbd_state_reg[0] ;
  output \FSM_onehot_wbbd_state_reg[3] ;
  output [0:0]\FSM_onehot_wbbd_state_reg[1] ;
  output \FSM_onehot_wbbd_state_reg[1]_0 ;
  output [0:0]\FSM_onehot_wbbd_state_reg[0]_0 ;
  output \FSM_onehot_grant_reg[2]_14 ;
  output \FSM_onehot_grant_reg[2]_15 ;
  output \FSM_onehot_wbbd_state_reg[3]_0 ;
  output \FSM_onehot_wbbd_state_reg[3]_1 ;
  output \FSM_onehot_wbbd_state_reg[3]_2 ;
  output \FSM_onehot_wbbd_state_reg[3]_3 ;
  output \FSM_onehot_wbbd_state_reg[3]_4 ;
  output \FSM_onehot_wbbd_state_reg[5] ;
  output \FSM_onehot_wbbd_state_reg[1]_1 ;
  output \FSM_onehot_grant_reg[2]_16 ;
  output \FSM_onehot_grant_reg[2]_17 ;
  output \FSM_onehot_grant_reg[2]_18 ;
  output \FSM_onehot_grant_reg[2]_19 ;
  output \FSM_sequential_litespiphy_state_reg[0] ;
  output litespi_rx_demux_endpoint1_source_ready;
  output \FSM_sequential_litespiphy_state_reg[1] ;
  output mgmtsoc_vexriscv_transfer_in_progress_reg;
  output \FSM_sequential_switch_Fetcher_l362_reg[1]_0 ;
  output mgmtsoc_vexriscv_transfer_complete_reg;
  output \uart_pending_r_reg[0] ;
  output \dbg_uart_address_reg[10] ;
  output \uart_pending_r_reg[1] ;
  output \uart_enable_storage_reg[0] ;
  output \uart_enable_storage_reg[1] ;
  output int_rst_reg;
  output int_rst_reg_0;
  output dff_en;
  output dff_bus_ack0;
  output dff2_en;
  output dff2_bus_ack0;
  output [0:0]\la_ien_storage[127]_i_3_1 ;
  output \FSM_onehot_grant_reg[2]_20 ;
  output [0:0]\interface3_bank_bus_dat_r[31]_i_1 ;
  output [0:0]SR;
  output [0:0]\uart_tx_fifo_level0_reg[2] ;
  output uart_tx_fifo_wrport_we__0;
  output [3:0]\uart_tx_fifo_level0_reg[3] ;
  output [3:0]\la_ien_storage[127]_i_4 ;
  output int_rst_reg_1;
  output [0:0]int_rst_reg_2;
  output [3:0]\la_out_storage[127]_i_3 ;
  output [3:0]\la_ien_storage[127]_i_4_0 ;
  output csrbank18_ev_pending_re;
  output \dbg_uart_address_reg[10]_0 ;
  output csrbank17_ev_pending_re;
  output \dbg_uart_address_reg[10]_1 ;
  output csrbank16_ev_pending_re;
  output \dbg_uart_address_reg[10]_2 ;
  output csrbank15_ev_pending_re;
  output \FSM_onehot_grant_reg[2]_21 ;
  output csrbank14_ev_pending_re;
  output \FSM_onehot_grant_reg[2]_22 ;
  output csrbank13_ev_pending_re;
  output \FSM_onehot_grant_reg[2]_23 ;
  output csrbank11_ev_pending_re;
  output [0:0]\interface3_bank_bus_dat_r[31]_i_1_0 ;
  output [31:0]\mgmtsoc_load_storage_reg[31] ;
  output [31:0]\la_out_storage_reg[31] ;
  output [31:0]\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] ;
  output gpioin5_enable_storage_reg;
  output gpioin4_enable_storage_reg;
  output gpioin3_enable_storage_reg;
  output gpio_out_storage_reg;
  output \FSM_onehot_grant_reg[2]_24 ;
  output \FSM_onehot_grant_reg[2]_25 ;
  output gpioin2_gpioin2_edge_storage_reg;
  output gpioin1_gpioin1_edge_storage_reg;
  output gpioin0_gpioin0_edge_storage_reg;
  output [0:0]\mgmtsoc_litespisdrphycore_storage[7]_i_3 ;
  output mprj_wb_iena_storage_reg;
  output \FSM_onehot_grant_reg[2]_26 ;
  output state_reg_2;
  output spi_enabled_storage_reg;
  output debug_oeb_storage_reg;
  output [0:0]\mgmtsoc_load_storage[31]_i_2 ;
  output [0:0]\mgmtsoc_load_storage[31]_i_3 ;
  output debug_mode_storage_reg;
  output [0:0]\interface3_bank_bus_dat_r[31]_i_6 ;
  output uart_enabled_storage_reg;
  output [0:0]\la_ien_storage[127]_i_4_1 ;
  output mgmtsoc_adr1;
  output [0:0]litespi_grant_reg;
  output [0:0]int_rst_reg_3;
  output mgmtsoc_litespimmap_cs;
  output [0:0]CO;
  output [3:0]WE0;
  output \FSM_onehot_grant_reg[2]_27 ;
  output [3:0]dBus_cmd_rData_wr_reg_1;
  output \FSM_onehot_grant_reg[2]_28 ;
  output [29:0]\mgmtsoc_litespimmap_burst_adr_reg[29] ;
  output \litespi_state_reg[0] ;
  output [29:0]\mgmtsoc_litespisdrphycore_sr_out_reg[29] ;
  output [31:0]\dbg_uart_data_reg[31] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[0] ;
  output error;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[1] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[2] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[3] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[4] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[5] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[6] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[7] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[8] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[9] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[10] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[11] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[12] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[13] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[14] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[15] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[16] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[17] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[18] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[19] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[20] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[21] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[22] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[23] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[24] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[25] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[26] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[27] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[28] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[29] ;
  output \mgmtsoc_vexriscv_debug_bus_dat_r_reg[30] ;
  output \slave_sel_r_reg[0] ;
  output \wb_dat_o_reg[0] ;
  output \slave_sel_r_reg[5] ;
  output \wb_dat_o_reg[1] ;
  output \wb_dat_o_reg[2] ;
  output \wb_dat_o_reg[3] ;
  output \wb_dat_o_reg[4] ;
  output \wb_dat_o_reg[5] ;
  output \wb_dat_o_reg[6] ;
  output \wb_dat_o_reg[7] ;
  output \wb_dat_o_reg[8] ;
  output \wb_dat_o_reg[9] ;
  output \wb_dat_o_reg[10] ;
  output \wb_dat_o_reg[11] ;
  output \wb_dat_o_reg[12] ;
  output \wb_dat_o_reg[13] ;
  output \wb_dat_o_reg[14] ;
  output \wb_dat_o_reg[15] ;
  output \wb_dat_o_reg[16] ;
  output \wb_dat_o_reg[17] ;
  output \wb_dat_o_reg[18] ;
  output \wb_dat_o_reg[19] ;
  output \wb_dat_o_reg[20] ;
  output \wb_dat_o_reg[21] ;
  output \wb_dat_o_reg[22] ;
  output \wb_dat_o_reg[23] ;
  output \wb_dat_o_reg[24] ;
  output \wb_dat_o_reg[25] ;
  output \wb_dat_o_reg[26] ;
  output \wb_dat_o_reg[27] ;
  output \wb_dat_o_reg[28] ;
  output \wb_dat_o_reg[29] ;
  output \wb_dat_o_reg[30] ;
  output [31:0]\DebugPlugin_busReadDataReg_reg[31]_0 ;
  output debug_resetOut;
  input \wbbd_addr[2]_i_5 ;
  input [29:0]Q;
  input [1:0]grant_reg;
  input \_zz_iBusWishbone_ADR_reg[2]_0 ;
  input [7:0]\interface9_bank_bus_dat_r_reg[7] ;
  input \interface11_bank_bus_dat_r_reg[1] ;
  input \interface11_bank_bus_dat_r_reg[1]_0 ;
  input [31:0]mgmtsoc_bus_errors_reg;
  input [31:0]\interface0_bank_bus_dat_r_reg[31] ;
  input \mgmtsoc_reset_storage_reg[1]_0 ;
  input \mgmtsoc_reset_storage_reg[0]_0 ;
  input mgmtsoc_en_storage;
  input mgmtsoc_pending_r;
  input mgmtsoc_enable_storage;
  input mgmtsoc_update_value_storage;
  input spi_master_loopback_storage;
  input \user_irq_ena_storage_reg[0]_1 ;
  input \user_irq_ena_storage_reg[1]_1 ;
  input \user_irq_ena_storage_reg[2]_1 ;
  input \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] ;
  input mgmtsoc_vexriscv_transfer_complete_reg_0;
  input mgmtsoc_vexriscv_transfer_in_progress_reg_0;
  input [3:0]mgmtsoc_litespisdrphycore_sr_out1;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[16] ;
  input [1:0]\mgmtsoc_litespisdrphycore_sr_out_reg[6] ;
  input count_reg_7_sp_1;
  input \count_reg[7]_0 ;
  input mprj_ack_i_core;
  input [0:0]la_input;
  input [127:0]\interface6_bank_bus_dat_r[31]_i_6 ;
  input [127:0]\interface6_bank_bus_dat_r_reg[31] ;
  input [3:0]O;
  input [3:0]\count_reg[8] ;
  input [31:0]\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] ;
  input RAM_reg;
  input \count[0]_i_2__0 ;
  input [3:0]\count_reg[12] ;
  input [3:0]\count_reg[16] ;
  input [3:0]\count_reg[20] ;
  input [3:0]\count_reg[24] ;
  input [3:0]\count_reg[28] ;
  input [2:0]\count_reg[31] ;
  input caravel_rstn_buf;
  input [5:0]wbbd_write_reg;
  input [5:0]out;
  input \wbbd_addr_reg[0] ;
  input \wbbd_addr_reg[4] ;
  input \wbbd_addr[4]_i_3 ;
  input \wbbd_addr[1]_i_3 ;
  input \wbbd_addr_reg[3] ;
  input \wbbd_addr_reg[0]_0 ;
  input \wbbd_addr_reg[2] ;
  input \wbbd_addr_reg[2]_0 ;
  input \wbbd_addr[1]_i_3_0 ;
  input \wbbd_addr_reg[4]_0 ;
  input \wbbd_addr_reg[4]_1 ;
  input \FSM_onehot_grant_reg[1] ;
  input [1:0]litespiphy_next_state__0;
  input \FSM_sequential_litespiphy_state_reg[1]_0 ;
  input \FSM_sequential_litespiphy_state_reg[1]_1 ;
  input \FSM_sequential_litespiphy_state_reg[1]_2 ;
  input [1:0]litespiphy_state;
  input DebugPlugin_haltedByBreak_reg_0;
  input \uart_pending_r_reg[0]_0 ;
  input \uart_pending_r_reg[1]_0 ;
  input \uart_enable_storage_reg[0]_0 ;
  input mgmtsoc_vexriscv_i_cmd_payload_wr_reg;
  input dff_bus_ack;
  input dff2_bus_ack;
  input uart_tx_fifo_syncfifo_readable;
  input uart_tx_fifo_rdport_re;
  input [4:0]\uart_tx_fifo_level0_reg[4] ;
  input \uart_tx_fifo_produce_reg[0] ;
  input [0:0]mgmtsoc_master_status_status;
  input mgmtsoc_master_rx_fifo_source_valid_reg;
  input \interface11_bank_bus_dat_r_reg[0] ;
  input \interface11_bank_bus_dat_r_reg[0]_0 ;
  input mgmtsoc_zero_pending;
  input [16:0]\interface9_bank_bus_dat_r_reg[16] ;
  input [15:0]\interface9_bank_bus_dat_r_reg[15] ;
  input [31:0]data11;
  input [127:0]\interface6_bank_bus_dat_r_reg[31]_0 ;
  input [31:0]\interface3_bank_bus_dat_r_reg[31] ;
  input [23:0]\interface3_bank_bus_dat_r_reg[23] ;
  input [7:0]\interface3_bank_bus_dat_r_reg[7] ;
  input gpioin5_gpioin5_trigger;
  input gpioin4_gpioin4_trigger;
  input gpioin3_gpioin3_trigger;
  input gpio_oe_storage;
  input csrbank10_ev_status_w;
  input [31:0]\interface10_bank_bus_dat_r_reg[31] ;
  input \interface9_bank_bus_dat_r_reg[0] ;
  input \interface9_bank_bus_dat_r_reg[0]_0 ;
  input [31:0]\interface10_bank_bus_dat_r_reg[31]_0 ;
  input [31:0]\interface10_bank_bus_dat_r_reg[31]_1 ;
  input p_0_in33_in;
  input gpioin5_gpioin5_mode_storage;
  input gpioin4_gpioin4_mode_storage;
  input gpioin3_gpioin3_mode_storage;
  input gpioin2_gpioin2_mode_storage;
  input gpioin1_gpioin1_mode_storage;
  input gpioin0_gpioin0_mode_storage;
  input \interface5_bank_bus_dat_r_reg[0] ;
  input gpioin5_enable_storage;
  input gpioin4_enable_storage;
  input gpioin3_enable_storage;
  input gpioin2_enable_storage;
  input gpioin1_enable_storage;
  input gpioin0_enable_storage;
  input \interface5_bank_bus_dat_r_reg[0]_0 ;
  input [0:0]\interface3_bank_bus_dat_r_reg[0] ;
  input gpioin5_gpioin5_pending;
  input gpioin4_gpioin4_pending;
  input gpioin3_gpioin3_pending;
  input multiregimpl2_regs1;
  input multiregimpl136_regs1;
  input multiregimpl135_regs1;
  input multiregimpl134_regs1;
  input \interface5_bank_bus_dat_r_reg[0]_1 ;
  input gpioin2_gpioin2_trigger;
  input gpioin1_gpioin1_trigger;
  input gpioin0_gpioin0_trigger;
  input gpioin5_gpioin5_edge_storage;
  input gpioin4_gpioin4_edge_storage;
  input gpioin3_gpioin3_edge_storage;
  input gpioin2_gpioin2_edge_storage;
  input gpioin1_gpioin1_edge_storage;
  input gpioin0_gpioin0_edge_storage;
  input gpio_ien_storage;
  input [15:0]\interface9_bank_bus_dat_r_reg[15]_0 ;
  input [7:0]\interface9_bank_bus_dat_r_reg[7]_0 ;
  input [1:0]uart_pending_status_reg;
  input [7:0]memdat_3;
  input \interface7_bank_bus_dat_r_reg[0] ;
  input gpioin2_gpioin2_pending;
  input gpioin0_gpioin0_pending;
  input \interface8_bank_bus_dat_r_reg[0] ;
  input \interface2_bank_bus_dat_r_reg[0] ;
  input \interface1_bank_bus_dat_r_reg[0] ;
  input uart_enabled_storage;
  input gpioin1_gpioin1_pending;
  input \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ;
  input \litespi_state_reg[0]_0 ;
  input \litespi_state_reg[0]_1 ;
  input \litespi_state_reg[0]_2 ;
  input \mgmtsoc_litespisdrphycore_count_reg[2] ;
  input [3:0]\mgmtsoc_litespisdrphycore_count_reg[2]_0 ;
  input \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 ;
  input \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 ;
  input mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0;
  input [29:0]\litespi_state_reg[2]_i_2 ;
  input [28:0]mgmtsoc_litespimmap_burst_adr_litespi_next_value10;
  input \mgmtsoc_litespimmap_burst_adr_reg[28] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[7] ;
  input [7:0]\mgmtsoc_litespisdrphycore_sr_out_reg[11] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[2] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[8] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[9] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[10] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[12] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[13] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[14] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[21] ;
  input \mgmtsoc_litespisdrphycore_sr_out[18]_i_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[15] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[18] ;
  input \mgmtsoc_litespisdrphycore_sr_out[16]_i_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[17] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[19] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[20] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[22] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[23] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[24] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[25] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[26] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[27] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[28] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[30] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[31] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 ;
  input [0:0]mgmtsoc_crossbar_source_payload_len;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0 ;
  input [24:0]\mgmtsoc_litespisdrphycore_sr_out[31]_i_45 ;
  input \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out[22]_i_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[5] ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out[17]_i_4 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[4] ;
  input \mgmtsoc_litespisdrphycore_sr_out[29]_i_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out[31]_i_6 ;
  input \mgmtsoc_litespisdrphycore_sr_out_reg[2]_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[19]_i_4 ;
  input \mgmtsoc_litespisdrphycore_sr_out[31]_i_5 ;
  input \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 ;
  input \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ;
  input \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 ;
  input [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 ;
  input [4:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 ;
  input [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 ;
  input [19:0]count_reg;
  input [31:0]hk_dat_i;
  input [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 ;
  input hk_ack_i;
  input dBus_cmd_rValid_inv_i_2_0;
  input mgmtsoc_reset_re;
  input mgmtsoc_vexriscv_debug_reset;
  input [31:0]\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 ;
  input [31:0]\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 ;
  input [31:0]\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 ;
  input [31:0]\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 ;
  input [7:0]\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 ;
  input [16:0]\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 ;
  input [7:0]\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA[1]_i_4_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_1 ;
  input \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_2 ;
  input [0:0]interface2_bank_bus_dat_r;
  input \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_0 ;
  input \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_0 ;
  input [0:0]interface7_bank_bus_dat_r;
  input [0:0]interface8_bank_bus_dat_r;
  input \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_1 ;
  input \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_2 ;
  input \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_3 ;
  input \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_4 ;
  input [0:0]interface12_bank_bus_dat_r;
  input clock;
  input mgmtsoc_vexriscv_i_cmd_valid;
  input [31:0]\io_cpu_fetch_data_regNextWhen_reg[31] ;
  input [5:0]\FSM_sequential_switch_Fetcher_l362_reg[0]_0 ;
  input [31:0]dBusWishbone_DAT_MISO;

  wire [0:0]CO;
  wire CsrPlugin_exception;
  wire CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_2_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_6_n_0 ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[0] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[10] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[11] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[12] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[13] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[14] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[15] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[16] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[17] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[18] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[19] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[1] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[20] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[21] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[22] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[23] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[24] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[25] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[26] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[27] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[28] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[29] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[2] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[30] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[31] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[3] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[4] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[5] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[6] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[7] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[8] ;
  wire \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[9] ;
  wire [3:0]CsrPlugin_exceptionPortCtrl_exceptionContext_code;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_1_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4_n_0;
  wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_inv_i_1_n_0;
  wire CsrPlugin_hadException;
  wire \CsrPlugin_interrupt_code[3]_i_1_n_0 ;
  wire \CsrPlugin_interrupt_code_reg_n_0_[3] ;
  wire CsrPlugin_interrupt_valid_i_1_n_0;
  wire CsrPlugin_interrupt_valid_i_2_n_0;
  wire CsrPlugin_interrupt_valid_i_3_n_0;
  wire CsrPlugin_interrupt_valid_reg_n_0;
  wire [3:0]CsrPlugin_mcause_exceptionCode;
  wire CsrPlugin_mcause_interrupt;
  wire CsrPlugin_mcause_interrupt_i_1_n_0;
  wire \CsrPlugin_mepc[0]_i_1_n_0 ;
  wire \CsrPlugin_mepc[10]_i_1_n_0 ;
  wire \CsrPlugin_mepc[11]_i_1_n_0 ;
  wire \CsrPlugin_mepc[12]_i_1_n_0 ;
  wire \CsrPlugin_mepc[13]_i_1_n_0 ;
  wire \CsrPlugin_mepc[14]_i_1_n_0 ;
  wire \CsrPlugin_mepc[15]_i_1_n_0 ;
  wire \CsrPlugin_mepc[16]_i_1_n_0 ;
  wire \CsrPlugin_mepc[17]_i_1_n_0 ;
  wire \CsrPlugin_mepc[18]_i_1_n_0 ;
  wire \CsrPlugin_mepc[19]_i_1_n_0 ;
  wire \CsrPlugin_mepc[1]_i_1_n_0 ;
  wire \CsrPlugin_mepc[20]_i_1_n_0 ;
  wire \CsrPlugin_mepc[21]_i_1_n_0 ;
  wire \CsrPlugin_mepc[22]_i_1_n_0 ;
  wire \CsrPlugin_mepc[23]_i_1_n_0 ;
  wire \CsrPlugin_mepc[24]_i_1_n_0 ;
  wire \CsrPlugin_mepc[25]_i_1_n_0 ;
  wire \CsrPlugin_mepc[26]_i_1_n_0 ;
  wire \CsrPlugin_mepc[27]_i_1_n_0 ;
  wire \CsrPlugin_mepc[28]_i_1_n_0 ;
  wire \CsrPlugin_mepc[29]_i_1_n_0 ;
  wire \CsrPlugin_mepc[2]_i_1_n_0 ;
  wire \CsrPlugin_mepc[30]_i_1_n_0 ;
  wire \CsrPlugin_mepc[31]_i_1_n_0 ;
  wire \CsrPlugin_mepc[31]_i_2_n_0 ;
  wire \CsrPlugin_mepc[31]_i_3_n_0 ;
  wire \CsrPlugin_mepc[3]_i_1_n_0 ;
  wire \CsrPlugin_mepc[4]_i_1_n_0 ;
  wire \CsrPlugin_mepc[5]_i_1_n_0 ;
  wire \CsrPlugin_mepc[6]_i_1_n_0 ;
  wire \CsrPlugin_mepc[7]_i_1_n_0 ;
  wire \CsrPlugin_mepc[8]_i_1_n_0 ;
  wire \CsrPlugin_mepc[9]_i_1_n_0 ;
  wire [31:0]CsrPlugin_mepc__0;
  wire CsrPlugin_mie_MEIE_i_1_n_0;
  wire CsrPlugin_mie_MEIE_reg_n_0;
  wire CsrPlugin_mie_MSIE;
  wire CsrPlugin_mie_MSIE_i_1_n_0;
  wire CsrPlugin_mie_MTIE;
  wire CsrPlugin_mie_MTIE_i_1_n_0;
  wire CsrPlugin_mip_MEIP;
  wire CsrPlugin_mip_MEIP_i_2_n_0;
  wire CsrPlugin_mip_MEIP_i_3_n_0;
  wire CsrPlugin_mip_MEIP_i_4_n_0;
  wire CsrPlugin_mip_MSIP;
  wire CsrPlugin_mip_MSIP_i_1_n_0;
  wire CsrPlugin_mstatus_MIE;
  wire CsrPlugin_mstatus_MIE_i_1_n_0;
  wire CsrPlugin_mstatus_MPIE;
  wire CsrPlugin_mstatus_MPIE_i_2_n_0;
  wire CsrPlugin_mstatus_MPIE_i_3_n_0;
  wire CsrPlugin_mstatus_MPIE_i_5_n_0;
  wire CsrPlugin_mstatus_MPIE_reg_n_0;
  wire \CsrPlugin_mstatus_MPP[0]_i_1_n_0 ;
  wire \CsrPlugin_mstatus_MPP[1]_i_1_n_0 ;
  wire \CsrPlugin_mstatus_MPP_reg_n_0_[0] ;
  wire \CsrPlugin_mstatus_MPP_reg_n_0_[1] ;
  wire \CsrPlugin_mtval_reg_n_0_[0] ;
  wire \CsrPlugin_mtval_reg_n_0_[10] ;
  wire \CsrPlugin_mtval_reg_n_0_[11] ;
  wire \CsrPlugin_mtval_reg_n_0_[12] ;
  wire \CsrPlugin_mtval_reg_n_0_[13] ;
  wire \CsrPlugin_mtval_reg_n_0_[14] ;
  wire \CsrPlugin_mtval_reg_n_0_[15] ;
  wire \CsrPlugin_mtval_reg_n_0_[16] ;
  wire \CsrPlugin_mtval_reg_n_0_[17] ;
  wire \CsrPlugin_mtval_reg_n_0_[18] ;
  wire \CsrPlugin_mtval_reg_n_0_[19] ;
  wire \CsrPlugin_mtval_reg_n_0_[1] ;
  wire \CsrPlugin_mtval_reg_n_0_[20] ;
  wire \CsrPlugin_mtval_reg_n_0_[21] ;
  wire \CsrPlugin_mtval_reg_n_0_[22] ;
  wire \CsrPlugin_mtval_reg_n_0_[23] ;
  wire \CsrPlugin_mtval_reg_n_0_[24] ;
  wire \CsrPlugin_mtval_reg_n_0_[25] ;
  wire \CsrPlugin_mtval_reg_n_0_[26] ;
  wire \CsrPlugin_mtval_reg_n_0_[27] ;
  wire \CsrPlugin_mtval_reg_n_0_[28] ;
  wire \CsrPlugin_mtval_reg_n_0_[29] ;
  wire \CsrPlugin_mtval_reg_n_0_[2] ;
  wire \CsrPlugin_mtval_reg_n_0_[30] ;
  wire \CsrPlugin_mtval_reg_n_0_[31] ;
  wire \CsrPlugin_mtval_reg_n_0_[3] ;
  wire \CsrPlugin_mtval_reg_n_0_[4] ;
  wire \CsrPlugin_mtval_reg_n_0_[5] ;
  wire \CsrPlugin_mtval_reg_n_0_[6] ;
  wire \CsrPlugin_mtval_reg_n_0_[7] ;
  wire \CsrPlugin_mtval_reg_n_0_[8] ;
  wire \CsrPlugin_mtval_reg_n_0_[9] ;
  wire CsrPlugin_mtvec_base;
  wire \CsrPlugin_mtvec_base[0]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[0]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[0]_i_4_n_0 ;
  wire \CsrPlugin_mtvec_base[0]_i_5_n_0 ;
  wire \CsrPlugin_mtvec_base[10]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[10]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[10]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[11]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[11]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[12]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[12]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[12]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[13]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[13]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[13]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[14]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[14]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[14]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[15]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[15]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[15]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[16]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[16]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[16]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[17]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[17]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[17]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[18]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[18]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[18]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[19]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[19]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[19]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[1]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[1]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[20]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[20]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[20]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[21]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[21]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[21]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[22]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[22]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[22]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[23]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[23]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[23]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[24]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[24]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[24]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[25]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[25]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[25]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[26]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[26]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[26]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[27]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[27]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[27]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[28]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[28]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[28]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[29]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[29]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[29]_i_4_n_0 ;
  wire \CsrPlugin_mtvec_base[29]_i_5_n_0 ;
  wire \CsrPlugin_mtvec_base[2]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[2]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[2]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[2]_i_4_n_0 ;
  wire \CsrPlugin_mtvec_base[3]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[3]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[3]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[4]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[4]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[4]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[5]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[5]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[5]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[5]_i_4_n_0 ;
  wire \CsrPlugin_mtvec_base[6]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[6]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[7]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[7]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[8]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[8]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[9]_i_1_n_0 ;
  wire \CsrPlugin_mtvec_base[9]_i_2_n_0 ;
  wire \CsrPlugin_mtvec_base[9]_i_3_n_0 ;
  wire \CsrPlugin_mtvec_base[9]_i_4_n_0 ;
  wire CsrPlugin_pipelineLiberator_pcValids_0_reg_n_0;
  wire CsrPlugin_pipelineLiberator_pcValids_1_reg_n_0;
  wire CsrPlugin_pipelineLiberator_pcValids_2_reg_n_0;
  wire [3:0]CsrPlugin_trapCause;
  wire [16:0]D;
  wire [4:0]DebugPlugin_busReadDataReg;
  wire \DebugPlugin_busReadDataReg[0]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[10]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[11]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[12]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[13]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[14]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[15]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[15]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[16]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[16]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[17]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[17]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[18]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[18]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[19]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[19]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[1]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[20]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[20]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[21]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[21]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[22]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[22]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[23]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[23]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[24]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[24]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[25]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[25]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[26]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[26]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[27]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[27]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[28]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[28]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[29]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[29]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[2]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[2]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[30]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[30]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[31]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[31]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[31]_i_3_n_0 ;
  wire \DebugPlugin_busReadDataReg[3]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[3]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[4]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[4]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[5]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[5]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[6]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[6]_i_2_n_0 ;
  wire \DebugPlugin_busReadDataReg[7]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[8]_i_1_n_0 ;
  wire \DebugPlugin_busReadDataReg[9]_i_1_n_0 ;
  wire [31:0]\DebugPlugin_busReadDataReg_reg[31]_0 ;
  wire DebugPlugin_debugUsed;
  wire DebugPlugin_debugUsed_i_1_n_0;
  wire DebugPlugin_disableEbreak_i_1_n_0;
  wire DebugPlugin_disableEbreak_reg_n_0;
  wire DebugPlugin_godmode_i_1_n_0;
  wire DebugPlugin_godmode_reg_n_0;
  wire DebugPlugin_haltIt_reg_n_0;
  wire DebugPlugin_haltedByBreak;
  wire DebugPlugin_haltedByBreak_i_1_n_0;
  wire DebugPlugin_haltedByBreak_i_2_n_0;
  wire DebugPlugin_haltedByBreak_reg_0;
  wire DebugPlugin_isPipBusy;
  wire DebugPlugin_isPipBusy0;
  wire DebugPlugin_resetIt_i_1_n_0;
  wire DebugPlugin_resetIt_reg_n_0;
  wire DebugPlugin_stepIt43_out;
  wire DebugPlugin_stepIt_i_1_n_0;
  wire DebugPlugin_stepIt_reg_n_0;
  wire [0:0]E;
  wire \FSM_onehot_grant_reg[1] ;
  wire \FSM_onehot_grant_reg[2] ;
  wire \FSM_onehot_grant_reg[2]_0 ;
  wire \FSM_onehot_grant_reg[2]_1 ;
  wire \FSM_onehot_grant_reg[2]_10 ;
  wire \FSM_onehot_grant_reg[2]_11 ;
  wire \FSM_onehot_grant_reg[2]_12 ;
  wire [1:0]\FSM_onehot_grant_reg[2]_13 ;
  wire \FSM_onehot_grant_reg[2]_14 ;
  wire \FSM_onehot_grant_reg[2]_15 ;
  wire \FSM_onehot_grant_reg[2]_16 ;
  wire \FSM_onehot_grant_reg[2]_17 ;
  wire \FSM_onehot_grant_reg[2]_18 ;
  wire \FSM_onehot_grant_reg[2]_19 ;
  wire \FSM_onehot_grant_reg[2]_2 ;
  wire \FSM_onehot_grant_reg[2]_20 ;
  wire \FSM_onehot_grant_reg[2]_21 ;
  wire \FSM_onehot_grant_reg[2]_22 ;
  wire \FSM_onehot_grant_reg[2]_23 ;
  wire \FSM_onehot_grant_reg[2]_24 ;
  wire \FSM_onehot_grant_reg[2]_25 ;
  wire \FSM_onehot_grant_reg[2]_26 ;
  wire \FSM_onehot_grant_reg[2]_27 ;
  wire \FSM_onehot_grant_reg[2]_28 ;
  wire \FSM_onehot_grant_reg[2]_3 ;
  wire \FSM_onehot_grant_reg[2]_4 ;
  wire \FSM_onehot_grant_reg[2]_5 ;
  wire \FSM_onehot_grant_reg[2]_6 ;
  wire \FSM_onehot_grant_reg[2]_7 ;
  wire \FSM_onehot_grant_reg[2]_8 ;
  wire \FSM_onehot_grant_reg[2]_9 ;
  wire \FSM_onehot_wbbd_state_reg[0] ;
  wire [0:0]\FSM_onehot_wbbd_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_wbbd_state_reg[1] ;
  wire \FSM_onehot_wbbd_state_reg[1]_0 ;
  wire \FSM_onehot_wbbd_state_reg[1]_1 ;
  wire \FSM_onehot_wbbd_state_reg[3] ;
  wire \FSM_onehot_wbbd_state_reg[3]_0 ;
  wire \FSM_onehot_wbbd_state_reg[3]_1 ;
  wire \FSM_onehot_wbbd_state_reg[3]_2 ;
  wire \FSM_onehot_wbbd_state_reg[3]_3 ;
  wire \FSM_onehot_wbbd_state_reg[3]_4 ;
  wire \FSM_onehot_wbbd_state_reg[5] ;
  wire \FSM_sequential_litespiphy_state_reg[0] ;
  wire \FSM_sequential_litespiphy_state_reg[1] ;
  wire \FSM_sequential_litespiphy_state_reg[1]_0 ;
  wire \FSM_sequential_litespiphy_state_reg[1]_1 ;
  wire \FSM_sequential_litespiphy_state_reg[1]_2 ;
  wire \FSM_sequential_switch_Fetcher_l362[0]_i_2_n_0 ;
  wire \FSM_sequential_switch_Fetcher_l362[0]_i_3_n_0 ;
  wire [5:0]\FSM_sequential_switch_Fetcher_l362_reg[0]_0 ;
  wire \FSM_sequential_switch_Fetcher_l362_reg[1]_0 ;
  wire [4:0]HazardSimplePlugin_writeBackBuffer_payload_address;
  wire HazardSimplePlugin_writeBackBuffer_valid;
  wire HazardSimplePlugin_writeBackWrites_valid;
  wire [31:0]IBusCachedPlugin_cache_io_cpu_decode_data;
  wire IBusCachedPlugin_cache_n_10;
  wire IBusCachedPlugin_cache_n_11;
  wire IBusCachedPlugin_cache_n_12;
  wire IBusCachedPlugin_cache_n_13;
  wire IBusCachedPlugin_cache_n_14;
  wire IBusCachedPlugin_cache_n_15;
  wire IBusCachedPlugin_cache_n_16;
  wire IBusCachedPlugin_cache_n_17;
  wire IBusCachedPlugin_cache_n_18;
  wire IBusCachedPlugin_cache_n_19;
  wire IBusCachedPlugin_cache_n_20;
  wire IBusCachedPlugin_cache_n_21;
  wire IBusCachedPlugin_cache_n_22;
  wire IBusCachedPlugin_cache_n_23;
  wire IBusCachedPlugin_cache_n_24;
  wire IBusCachedPlugin_cache_n_25;
  wire IBusCachedPlugin_cache_n_26;
  wire IBusCachedPlugin_cache_n_27;
  wire IBusCachedPlugin_cache_n_28;
  wire IBusCachedPlugin_cache_n_30;
  wire IBusCachedPlugin_cache_n_466;
  wire IBusCachedPlugin_cache_n_468;
  wire IBusCachedPlugin_cache_n_469;
  wire IBusCachedPlugin_cache_n_470;
  wire IBusCachedPlugin_cache_n_471;
  wire IBusCachedPlugin_cache_n_473;
  wire IBusCachedPlugin_cache_n_474;
  wire IBusCachedPlugin_cache_n_475;
  wire IBusCachedPlugin_cache_n_476;
  wire IBusCachedPlugin_cache_n_478;
  wire IBusCachedPlugin_cache_n_479;
  wire IBusCachedPlugin_cache_n_480;
  wire IBusCachedPlugin_cache_n_481;
  wire IBusCachedPlugin_cache_n_482;
  wire IBusCachedPlugin_cache_n_483;
  wire IBusCachedPlugin_cache_n_484;
  wire IBusCachedPlugin_cache_n_485;
  wire IBusCachedPlugin_cache_n_486;
  wire IBusCachedPlugin_cache_n_487;
  wire IBusCachedPlugin_cache_n_488;
  wire IBusCachedPlugin_cache_n_489;
  wire IBusCachedPlugin_cache_n_490;
  wire IBusCachedPlugin_cache_n_491;
  wire IBusCachedPlugin_cache_n_492;
  wire IBusCachedPlugin_cache_n_493;
  wire IBusCachedPlugin_cache_n_494;
  wire IBusCachedPlugin_cache_n_495;
  wire IBusCachedPlugin_cache_n_496;
  wire IBusCachedPlugin_cache_n_497;
  wire IBusCachedPlugin_cache_n_498;
  wire IBusCachedPlugin_cache_n_499;
  wire IBusCachedPlugin_cache_n_500;
  wire IBusCachedPlugin_cache_n_501;
  wire IBusCachedPlugin_cache_n_502;
  wire IBusCachedPlugin_cache_n_503;
  wire IBusCachedPlugin_cache_n_504;
  wire IBusCachedPlugin_cache_n_505;
  wire IBusCachedPlugin_cache_n_506;
  wire IBusCachedPlugin_cache_n_507;
  wire IBusCachedPlugin_cache_n_508;
  wire IBusCachedPlugin_cache_n_509;
  wire IBusCachedPlugin_cache_n_510;
  wire IBusCachedPlugin_cache_n_511;
  wire IBusCachedPlugin_cache_n_512;
  wire IBusCachedPlugin_cache_n_513;
  wire IBusCachedPlugin_cache_n_514;
  wire IBusCachedPlugin_cache_n_515;
  wire IBusCachedPlugin_cache_n_516;
  wire IBusCachedPlugin_cache_n_517;
  wire IBusCachedPlugin_cache_n_518;
  wire IBusCachedPlugin_cache_n_519;
  wire IBusCachedPlugin_cache_n_530;
  wire IBusCachedPlugin_cache_n_531;
  wire IBusCachedPlugin_cache_n_533;
  wire IBusCachedPlugin_cache_n_535;
  wire IBusCachedPlugin_cache_n_536;
  wire IBusCachedPlugin_cache_n_537;
  wire IBusCachedPlugin_cache_n_538;
  wire IBusCachedPlugin_cache_n_539;
  wire IBusCachedPlugin_cache_n_554;
  wire IBusCachedPlugin_cache_n_558;
  wire IBusCachedPlugin_cache_n_559;
  wire IBusCachedPlugin_cache_n_560;
  wire IBusCachedPlugin_cache_n_561;
  wire IBusCachedPlugin_cache_n_562;
  wire IBusCachedPlugin_cache_n_563;
  wire IBusCachedPlugin_cache_n_567;
  wire IBusCachedPlugin_cache_n_568;
  wire IBusCachedPlugin_cache_n_569;
  wire IBusCachedPlugin_cache_n_571;
  wire IBusCachedPlugin_cache_n_572;
  wire IBusCachedPlugin_cache_n_573;
  wire IBusCachedPlugin_cache_n_574;
  wire IBusCachedPlugin_cache_n_575;
  wire IBusCachedPlugin_cache_n_576;
  wire IBusCachedPlugin_cache_n_579;
  wire IBusCachedPlugin_cache_n_580;
  wire IBusCachedPlugin_cache_n_581;
  wire IBusCachedPlugin_cache_n_582;
  wire IBusCachedPlugin_cache_n_583;
  wire IBusCachedPlugin_cache_n_584;
  wire IBusCachedPlugin_cache_n_585;
  wire IBusCachedPlugin_cache_n_586;
  wire IBusCachedPlugin_cache_n_587;
  wire IBusCachedPlugin_cache_n_588;
  wire IBusCachedPlugin_cache_n_589;
  wire IBusCachedPlugin_cache_n_590;
  wire IBusCachedPlugin_cache_n_6;
  wire IBusCachedPlugin_cache_n_63;
  wire IBusCachedPlugin_cache_n_7;
  wire IBusCachedPlugin_cache_n_70;
  wire IBusCachedPlugin_cache_n_72;
  wire IBusCachedPlugin_cache_n_73;
  wire IBusCachedPlugin_cache_n_8;
  wire IBusCachedPlugin_cache_n_9;
  wire IBusCachedPlugin_fetchPc_booted;
  wire \IBusCachedPlugin_fetchPc_pcReg[10]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[11]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[12]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[13]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[14]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[15]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[16]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[17]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[18]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[19]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[20]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[21]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[22]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[23]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[24]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[25]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[26]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[27]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[28]_i_4_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[30]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[5]_i_6_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[5]_i_8_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[6]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[7]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[8]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg[9]_i_2_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_1 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_2 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_3 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_4 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_5 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_6 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_7 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_1 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_2 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_3 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_4 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_5 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_6 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_7 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_1 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_2 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_3 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_4 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_5 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_6 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_7 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_1 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_2 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_3 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_4 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_5 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_6 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_7 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_0 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_1 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_2 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_3 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_4 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_5 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_6 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_7 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_2 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_3 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_5 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_6 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_7 ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[2] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[3] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[4] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[5] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[6] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[7] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[8] ;
  wire \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9] ;
  wire [5:2]IBusCachedPlugin_iBusRsp_stages_0_input_payload;
  wire IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready;
  wire IBusCachedPlugin_injector_nextPcCalc_valids_0;
  wire IBusCachedPlugin_injector_nextPcCalc_valids_1;
  wire IBusCachedPlugin_mmuBus_rsp_isIoAccess;
  wire [3:0]O;
  wire [29:0]Q;
  wire RAM_reg;
  wire RegFilePlugin_regFile_reg_1_i_11_n_0;
  wire RegFilePlugin_regFile_reg_1_i_12_n_0;
  wire RegFilePlugin_regFile_reg_1_i_13_n_0;
  wire RegFilePlugin_regFile_reg_1_i_14_n_0;
  wire RegFilePlugin_regFile_reg_1_i_15_n_0;
  wire RegFilePlugin_regFile_reg_1_i_16_n_0;
  wire RegFilePlugin_regFile_reg_1_i_17_n_0;
  wire RegFilePlugin_regFile_reg_1_i_18_n_0;
  wire RegFilePlugin_regFile_reg_1_i_19_n_0;
  wire RegFilePlugin_regFile_reg_1_i_25_n_0;
  wire RegFilePlugin_regFile_reg_1_i_26_n_0;
  wire RegFilePlugin_regFile_reg_1_i_44_n_0;
  wire RegFilePlugin_regFile_reg_1_i_45_n_0;
  wire RegFilePlugin_regFile_reg_1_i_46_n_0;
  wire RegFilePlugin_regFile_reg_1_i_47_n_0;
  wire RegFilePlugin_regFile_reg_1_i_48_n_0;
  wire RegFilePlugin_regFile_reg_1_i_49_n_0;
  wire RegFilePlugin_regFile_reg_1_i_50_n_0;
  wire RegFilePlugin_regFile_reg_1_i_51_n_0;
  wire RegFilePlugin_regFile_reg_1_i_52_n_0;
  wire RegFilePlugin_regFile_reg_1_i_53_n_0;
  wire RegFilePlugin_regFile_reg_1_i_54_n_0;
  wire RegFilePlugin_regFile_reg_1_i_55_n_0;
  wire RegFilePlugin_regFile_reg_1_i_56_n_0;
  wire RegFilePlugin_regFile_reg_1_i_57_n_0;
  wire RegFilePlugin_regFile_reg_1_i_58_n_0;
  wire RegFilePlugin_regFile_reg_1_i_59_n_0;
  wire RegFilePlugin_regFile_reg_1_i_60_n_0;
  wire RegFilePlugin_regFile_reg_1_i_61_n_0;
  wire RegFilePlugin_regFile_reg_1_i_62_n_0;
  wire RegFilePlugin_regFile_reg_1_i_63_n_0;
  wire RegFilePlugin_regFile_reg_1_i_64_n_0;
  wire RegFilePlugin_regFile_reg_1_i_65_n_0;
  wire RegFilePlugin_regFile_reg_1_i_66_n_0;
  wire RegFilePlugin_regFile_reg_1_i_67_n_0;
  wire RegFilePlugin_regFile_reg_1_i_68_n_0;
  wire RegFilePlugin_regFile_reg_1_i_69_n_0;
  wire RegFilePlugin_regFile_reg_1_i_70_n_0;
  wire RegFilePlugin_regFile_reg_1_i_71_n_0;
  wire RegFilePlugin_regFile_reg_1_i_72_n_0;
  wire [0:0]SR;
  wire [3:0]WE0;
  wire _zz_2;
  wire _zz_CsrPlugin_csrMapping_readDataInit;
  wire \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1_n_0 ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2_n_0 ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_4_n_0 ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_5_n_0 ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1_n_0 ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2_n_0 ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0 ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_4_n_0 ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_5_n_0 ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[10] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[11] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[12] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[13] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[14] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[15] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[16] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[17] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[18] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[19] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[20] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[21] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[22] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[23] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[24] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[25] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[26] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[27] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[28] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[29] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[30] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[31] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[7] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[8] ;
  wire \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[9] ;
  wire [2:2]_zz_IBusCachedPlugin_fetchPc_pc;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_5_n_0;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_6_n_0;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_7_n_0;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_n_0;
  wire [31:2]_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
  wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_n_0;
  wire _zz__zz_decode_ENV_CTRL_2_15;
  wire _zz__zz_decode_ENV_CTRL_2_3;
  wire _zz__zz_decode_ENV_CTRL_2_85;
  wire _zz__zz_decode_ENV_CTRL_2_98;
  wire [4:0]_zz__zz_execute_SRC1_1;
  wire [0:0]_zz_decode_ALU_BITWISE_CTRL_2;
  wire [1:1]_zz_decode_ALU_CTRL_2;
  wire [1:1]_zz_decode_BRANCH_CTRL_2;
  wire [1:1]_zz_decode_ENV_CTRL_7;
  wire [0:0]_zz_decode_SHIFT_CTRL_2;
  wire [1:0]_zz_decode_SRC1_CTRL_2;
  wire [1:0]_zz_decode_SRC2_CTRL_2;
  wire _zz_execute_SRC2_1;
  wire [31:1]_zz_execute_SrcPlugin_addSub;
  wire [31:0]_zz_execute_to_memory_REGFILE_WRITE_DATA;
  wire _zz_iBusWishbone_ADR;
  wire \_zz_iBusWishbone_ADR_reg[2]_0 ;
  wire \_zz_iBusWishbone_ADR_reg_n_0_[0] ;
  wire \_zz_iBusWishbone_ADR_reg_n_0_[1] ;
  wire \_zz_iBusWishbone_ADR_reg_n_0_[2] ;
  wire _zz_iBus_rsp_valid;
  wire _zz_when_DebugPlugin_l244;
  wire caravel_rstn_buf;
  wire clock;
  wire \count[0]_i_2__0 ;
  wire [19:0]count_reg;
  wire [3:0]\count_reg[12] ;
  wire [3:0]\count_reg[16] ;
  wire [3:0]\count_reg[20] ;
  wire [3:0]\count_reg[24] ;
  wire [3:0]\count_reg[28] ;
  wire [2:0]\count_reg[31] ;
  wire \count_reg[7]_0 ;
  wire [3:0]\count_reg[8] ;
  wire count_reg_7_sn_1;
  wire csrbank0_reset0_re;
  wire csrbank10_ev_pending_re;
  wire csrbank10_ev_status_w;
  wire csrbank10_update_value0_re;
  wire csrbank11_ev_pending_re;
  wire csrbank13_ev_pending_re;
  wire csrbank14_ev_pending_re;
  wire csrbank15_ev_pending_re;
  wire csrbank16_ev_pending_re;
  wire csrbank17_ev_pending_re;
  wire csrbank18_ev_pending_re;
  wire [31:0]dBusWishbone_DAT_MISO;
  wire [1:0]dBus_cmd_payload_size;
  wire \dBus_cmd_rData_address[10]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[11]_i_10_n_0 ;
  wire \dBus_cmd_rData_address[11]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[11]_i_3_n_0 ;
  wire \dBus_cmd_rData_address[11]_i_4_n_0 ;
  wire \dBus_cmd_rData_address[11]_i_5_n_0 ;
  wire \dBus_cmd_rData_address[11]_i_6_n_0 ;
  wire \dBus_cmd_rData_address[11]_i_7_n_0 ;
  wire \dBus_cmd_rData_address[11]_i_8_n_0 ;
  wire \dBus_cmd_rData_address[11]_i_9_n_0 ;
  wire \dBus_cmd_rData_address[12]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[13]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[14]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[15]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[15]_i_3_n_0 ;
  wire \dBus_cmd_rData_address[15]_i_4_n_0 ;
  wire \dBus_cmd_rData_address[15]_i_5_n_0 ;
  wire \dBus_cmd_rData_address[15]_i_6_n_0 ;
  wire \dBus_cmd_rData_address[15]_i_7_n_0 ;
  wire \dBus_cmd_rData_address[16]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[17]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[18]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[19]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[19]_i_3_n_0 ;
  wire \dBus_cmd_rData_address[19]_i_4_n_0 ;
  wire \dBus_cmd_rData_address[19]_i_5_n_0 ;
  wire \dBus_cmd_rData_address[19]_i_6_n_0 ;
  wire \dBus_cmd_rData_address[19]_i_7_n_0 ;
  wire \dBus_cmd_rData_address[19]_i_8_n_0 ;
  wire \dBus_cmd_rData_address[19]_i_9_n_0 ;
  wire \dBus_cmd_rData_address[20]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[21]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[22]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[23]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[23]_i_3_n_0 ;
  wire \dBus_cmd_rData_address[23]_i_4_n_0 ;
  wire \dBus_cmd_rData_address[23]_i_5_n_0 ;
  wire \dBus_cmd_rData_address[23]_i_6_n_0 ;
  wire \dBus_cmd_rData_address[24]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[25]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[26]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[27]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[27]_i_3_n_0 ;
  wire \dBus_cmd_rData_address[27]_i_4_n_0 ;
  wire \dBus_cmd_rData_address[27]_i_5_n_0 ;
  wire \dBus_cmd_rData_address[27]_i_6_n_0 ;
  wire \dBus_cmd_rData_address[28]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[29]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[2]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[30]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[31]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[31]_i_3_n_0 ;
  wire \dBus_cmd_rData_address[31]_i_4_n_0 ;
  wire \dBus_cmd_rData_address[31]_i_5_n_0 ;
  wire \dBus_cmd_rData_address[31]_i_6_n_0 ;
  wire \dBus_cmd_rData_address[31]_i_7_n_0 ;
  wire \dBus_cmd_rData_address[3]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[4]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[5]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[6]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[7]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[7]_i_3_n_0 ;
  wire \dBus_cmd_rData_address[7]_i_4_n_0 ;
  wire \dBus_cmd_rData_address[7]_i_5_n_0 ;
  wire \dBus_cmd_rData_address[7]_i_6_n_0 ;
  wire \dBus_cmd_rData_address[7]_i_7_n_0 ;
  wire \dBus_cmd_rData_address[7]_i_8_n_0 ;
  wire \dBus_cmd_rData_address[7]_i_9_n_0 ;
  wire \dBus_cmd_rData_address[8]_i_1_n_0 ;
  wire \dBus_cmd_rData_address[9]_i_1_n_0 ;
  wire \dBus_cmd_rData_address_reg[11]_i_2_n_0 ;
  wire \dBus_cmd_rData_address_reg[11]_i_2_n_1 ;
  wire \dBus_cmd_rData_address_reg[11]_i_2_n_2 ;
  wire \dBus_cmd_rData_address_reg[11]_i_2_n_3 ;
  wire \dBus_cmd_rData_address_reg[15]_i_2_n_0 ;
  wire \dBus_cmd_rData_address_reg[15]_i_2_n_1 ;
  wire \dBus_cmd_rData_address_reg[15]_i_2_n_2 ;
  wire \dBus_cmd_rData_address_reg[15]_i_2_n_3 ;
  wire \dBus_cmd_rData_address_reg[19]_i_2_n_0 ;
  wire \dBus_cmd_rData_address_reg[19]_i_2_n_1 ;
  wire \dBus_cmd_rData_address_reg[19]_i_2_n_2 ;
  wire \dBus_cmd_rData_address_reg[19]_i_2_n_3 ;
  wire \dBus_cmd_rData_address_reg[23]_i_2_n_0 ;
  wire \dBus_cmd_rData_address_reg[23]_i_2_n_1 ;
  wire \dBus_cmd_rData_address_reg[23]_i_2_n_2 ;
  wire \dBus_cmd_rData_address_reg[23]_i_2_n_3 ;
  wire \dBus_cmd_rData_address_reg[27]_i_2_n_0 ;
  wire \dBus_cmd_rData_address_reg[27]_i_2_n_1 ;
  wire \dBus_cmd_rData_address_reg[27]_i_2_n_2 ;
  wire \dBus_cmd_rData_address_reg[27]_i_2_n_3 ;
  wire \dBus_cmd_rData_address_reg[31]_i_2_n_1 ;
  wire \dBus_cmd_rData_address_reg[31]_i_2_n_2 ;
  wire \dBus_cmd_rData_address_reg[31]_i_2_n_3 ;
  wire \dBus_cmd_rData_address_reg[7]_i_2_n_0 ;
  wire \dBus_cmd_rData_address_reg[7]_i_2_n_1 ;
  wire \dBus_cmd_rData_address_reg[7]_i_2_n_2 ;
  wire \dBus_cmd_rData_address_reg[7]_i_2_n_3 ;
  wire \dBus_cmd_rData_address_reg_n_0_[0] ;
  wire \dBus_cmd_rData_address_reg_n_0_[10] ;
  wire \dBus_cmd_rData_address_reg_n_0_[11] ;
  wire \dBus_cmd_rData_address_reg_n_0_[12] ;
  wire \dBus_cmd_rData_address_reg_n_0_[13] ;
  wire \dBus_cmd_rData_address_reg_n_0_[14] ;
  wire \dBus_cmd_rData_address_reg_n_0_[15] ;
  wire \dBus_cmd_rData_address_reg_n_0_[16] ;
  wire \dBus_cmd_rData_address_reg_n_0_[17] ;
  wire \dBus_cmd_rData_address_reg_n_0_[18] ;
  wire \dBus_cmd_rData_address_reg_n_0_[19] ;
  wire \dBus_cmd_rData_address_reg_n_0_[1] ;
  wire \dBus_cmd_rData_address_reg_n_0_[20] ;
  wire \dBus_cmd_rData_address_reg_n_0_[21] ;
  wire \dBus_cmd_rData_address_reg_n_0_[22] ;
  wire \dBus_cmd_rData_address_reg_n_0_[23] ;
  wire \dBus_cmd_rData_address_reg_n_0_[24] ;
  wire \dBus_cmd_rData_address_reg_n_0_[25] ;
  wire \dBus_cmd_rData_address_reg_n_0_[26] ;
  wire \dBus_cmd_rData_address_reg_n_0_[27] ;
  wire \dBus_cmd_rData_address_reg_n_0_[28] ;
  wire \dBus_cmd_rData_address_reg_n_0_[29] ;
  wire \dBus_cmd_rData_address_reg_n_0_[2] ;
  wire \dBus_cmd_rData_address_reg_n_0_[30] ;
  wire \dBus_cmd_rData_address_reg_n_0_[31] ;
  wire \dBus_cmd_rData_address_reg_n_0_[3] ;
  wire \dBus_cmd_rData_address_reg_n_0_[4] ;
  wire \dBus_cmd_rData_address_reg_n_0_[5] ;
  wire \dBus_cmd_rData_address_reg_n_0_[6] ;
  wire \dBus_cmd_rData_address_reg_n_0_[7] ;
  wire \dBus_cmd_rData_address_reg_n_0_[8] ;
  wire \dBus_cmd_rData_address_reg_n_0_[9] ;
  wire \dBus_cmd_rData_data[10]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[11]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[12]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[13]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[14]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[15]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[16]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[17]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[18]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[19]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[20]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[21]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[22]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[23]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[24]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[25]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[26]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[27]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[28]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[29]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[30]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[31]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[8]_i_1_n_0 ;
  wire \dBus_cmd_rData_data[9]_i_1_n_0 ;
  wire [7:0]\dBus_cmd_rData_data_reg[31]_0 ;
  wire \dBus_cmd_rData_data_reg_n_0_[0] ;
  wire \dBus_cmd_rData_data_reg_n_0_[10] ;
  wire \dBus_cmd_rData_data_reg_n_0_[11] ;
  wire \dBus_cmd_rData_data_reg_n_0_[12] ;
  wire \dBus_cmd_rData_data_reg_n_0_[13] ;
  wire \dBus_cmd_rData_data_reg_n_0_[14] ;
  wire \dBus_cmd_rData_data_reg_n_0_[15] ;
  wire \dBus_cmd_rData_data_reg_n_0_[16] ;
  wire \dBus_cmd_rData_data_reg_n_0_[17] ;
  wire \dBus_cmd_rData_data_reg_n_0_[18] ;
  wire \dBus_cmd_rData_data_reg_n_0_[19] ;
  wire \dBus_cmd_rData_data_reg_n_0_[1] ;
  wire \dBus_cmd_rData_data_reg_n_0_[20] ;
  wire \dBus_cmd_rData_data_reg_n_0_[21] ;
  wire \dBus_cmd_rData_data_reg_n_0_[22] ;
  wire \dBus_cmd_rData_data_reg_n_0_[23] ;
  wire \dBus_cmd_rData_data_reg_n_0_[2] ;
  wire \dBus_cmd_rData_data_reg_n_0_[3] ;
  wire \dBus_cmd_rData_data_reg_n_0_[4] ;
  wire \dBus_cmd_rData_data_reg_n_0_[5] ;
  wire \dBus_cmd_rData_data_reg_n_0_[6] ;
  wire \dBus_cmd_rData_data_reg_n_0_[7] ;
  wire \dBus_cmd_rData_data_reg_n_0_[8] ;
  wire \dBus_cmd_rData_data_reg_n_0_[9] ;
  wire \dBus_cmd_rData_size_reg_n_0_[0] ;
  wire [0:0]dBus_cmd_rData_wr_reg_0;
  wire [3:0]dBus_cmd_rData_wr_reg_1;
  wire dBus_cmd_rData_wr_reg_n_0;
  wire dBus_cmd_rValid_inv_i_1_n_0;
  wire dBus_cmd_rValid_inv_i_2_0;
  wire dBus_cmd_rValid_inv_i_2_n_0;
  wire dBus_cmd_ready;
  wire data0;
  wire [31:0]data11;
  wire \dbg_uart_address_reg[10] ;
  wire \dbg_uart_address_reg[10]_0 ;
  wire \dbg_uart_address_reg[10]_1 ;
  wire \dbg_uart_address_reg[10]_2 ;
  wire \dbg_uart_address_reg[19] ;
  wire \dbg_uart_address_reg[2] ;
  wire \dbg_uart_address_reg[2]_0 ;
  wire [0:0]\dbg_uart_data_reg[0] ;
  wire [31:0]\dbg_uart_data_reg[31] ;
  wire debug_mode_storage_reg;
  wire debug_oeb_storage_reg;
  wire debug_resetOut;
  wire decode_CSR_WRITE_OPCODE;
  wire decode_DO_EBREAK;
  wire decode_IS_CSR;
  wire [4:0]decode_RegFilePlugin_regFileReadAddress1;
  wire [4:0]decode_RegFilePlugin_regFileReadAddress2;
  wire decode_SRC2_FORCE_ZERO;
  wire decode_SRC_LESS_UNSIGNED;
  wire decode_SRC_USE_SUB_LESS;
  wire [0:0]decode_to_execute_ALU_BITWISE_CTRL;
  wire [1:0]decode_to_execute_ALU_CTRL;
  wire [1:0]decode_to_execute_BRANCH_CTRL;
  wire decode_to_execute_CSR_WRITE_OPCODE;
  wire decode_to_execute_DO_EBREAK;
  wire [1:0]decode_to_execute_ENV_CTRL;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[0] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[14] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[1] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[20] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[21] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[22] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[23] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[24] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[25] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[26] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[27] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[28] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[29] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[2] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[30] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[3] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[4] ;
  wire \decode_to_execute_INSTRUCTION_reg_n_0_[6] ;
  wire decode_to_execute_IS_CSR;
  wire decode_to_execute_MEMORY_ENABLE;
  wire decode_to_execute_MEMORY_STORE;
  wire [31:2]decode_to_execute_PC;
  wire decode_to_execute_REGFILE_WRITE_VALID_reg_n_0;
  wire [31:0]decode_to_execute_RS1;
  wire [31:0]decode_to_execute_RS2;
  wire [1:0]decode_to_execute_SHIFT_CTRL;
  wire [1:0]decode_to_execute_SRC1_CTRL;
  wire [1:0]decode_to_execute_SRC2_CTRL;
  wire decode_to_execute_SRC2_FORCE_ZERO;
  wire decode_to_execute_SRC_LESS_UNSIGNED;
  wire decode_to_execute_SRC_USE_SUB_LESS;
  wire dff2_bus_ack;
  wire dff2_bus_ack0;
  wire dff2_en;
  wire dff_bus_ack;
  wire dff_bus_ack0;
  wire dff_en;
  wire error;
  wire [31:1]execute_BranchPlugin_branchAdder;
  wire [19:0]execute_BranchPlugin_branch_src1;
  wire execute_CsrPlugin_csr_3008;
  wire execute_CsrPlugin_csr_4032;
  wire execute_CsrPlugin_csr_768;
  wire execute_CsrPlugin_csr_772;
  wire execute_CsrPlugin_csr_773;
  wire execute_CsrPlugin_csr_833;
  wire execute_CsrPlugin_csr_834;
  wire execute_CsrPlugin_csr_835;
  wire execute_CsrPlugin_csr_836;
  wire execute_DBusSimplePlugin_skipCmd;
  wire [4:0]execute_LightShifterPlugin_amplitudeReg0;
  wire \execute_LightShifterPlugin_amplitudeReg[1]_i_1_n_0 ;
  wire \execute_LightShifterPlugin_amplitudeReg[2]_i_2_n_0 ;
  wire \execute_LightShifterPlugin_amplitudeReg[3]_i_1_n_0 ;
  wire \execute_LightShifterPlugin_amplitudeReg[3]_i_3_n_0 ;
  wire \execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0 ;
  wire \execute_LightShifterPlugin_amplitudeReg[4]_i_5_n_0 ;
  wire [4:1]execute_LightShifterPlugin_amplitudeReg_reg;
  wire \execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0] ;
  wire execute_LightShifterPlugin_isActive__0;
  wire execute_LightShifterPlugin_isActive_i_1_n_0;
  wire execute_arbitration_flushIt;
  wire execute_arbitration_isValid_i_2_n_0;
  wire execute_arbitration_isValid_reg_n_0;
  wire execute_to_memory_ALIGNEMENT_FAULT;
  wire [1:1]execute_to_memory_BRANCH_CALC;
  wire \execute_to_memory_BRANCH_CALC[11]_i_3_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[11]_i_4_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[11]_i_5_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[11]_i_6_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[15]_i_6_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[15]_i_7_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[15]_i_8_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[15]_i_9_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[19]_i_6_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[19]_i_7_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[19]_i_8_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[19]_i_9_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[23]_i_2_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[23]_i_3_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[23]_i_4_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[23]_i_5_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[27]_i_2_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[27]_i_3_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[27]_i_4_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[27]_i_5_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[31]_i_2_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[31]_i_3_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[31]_i_4_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[31]_i_5_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[3]_i_6_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[3]_i_7_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[3]_i_8_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[3]_i_9_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[7]_i_3_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[7]_i_4_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[7]_i_5_n_0 ;
  wire \execute_to_memory_BRANCH_CALC[7]_i_6_n_0 ;
  wire [31:2]execute_to_memory_BRANCH_CALC__0;
  wire \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_0 ;
  wire \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_1 ;
  wire \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_2 ;
  wire \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_3 ;
  wire \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_0 ;
  wire \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_1 ;
  wire \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_2 ;
  wire \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_3 ;
  wire \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_0 ;
  wire \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_1 ;
  wire \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_2 ;
  wire \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_3 ;
  wire \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_0 ;
  wire \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_1 ;
  wire \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_2 ;
  wire \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_3 ;
  wire \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_0 ;
  wire \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_1 ;
  wire \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_2 ;
  wire \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_3 ;
  wire \execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_1 ;
  wire \execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_2 ;
  wire \execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_3 ;
  wire \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_0 ;
  wire \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_1 ;
  wire \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_2 ;
  wire \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_3 ;
  wire \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_0 ;
  wire \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_1 ;
  wire \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_2 ;
  wire \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_3 ;
  wire execute_to_memory_BRANCH_DO;
  wire execute_to_memory_BRANCH_DO_i_10_n_0;
  wire execute_to_memory_BRANCH_DO_i_11_n_0;
  wire execute_to_memory_BRANCH_DO_i_12_n_0;
  wire execute_to_memory_BRANCH_DO_i_13_n_0;
  wire execute_to_memory_BRANCH_DO_i_14_n_0;
  wire execute_to_memory_BRANCH_DO_i_15_n_0;
  wire execute_to_memory_BRANCH_DO_i_16_n_0;
  wire execute_to_memory_BRANCH_DO_i_1_n_0;
  wire execute_to_memory_BRANCH_DO_i_2_n_0;
  wire execute_to_memory_BRANCH_DO_i_5_n_0;
  wire execute_to_memory_BRANCH_DO_i_6_n_0;
  wire execute_to_memory_BRANCH_DO_i_7_n_0;
  wire execute_to_memory_BRANCH_DO_i_9_n_0;
  wire execute_to_memory_BRANCH_DO_reg_i_3_n_2;
  wire execute_to_memory_BRANCH_DO_reg_i_3_n_3;
  wire execute_to_memory_BRANCH_DO_reg_i_4_n_0;
  wire execute_to_memory_BRANCH_DO_reg_i_4_n_1;
  wire execute_to_memory_BRANCH_DO_reg_i_4_n_2;
  wire execute_to_memory_BRANCH_DO_reg_i_4_n_3;
  wire execute_to_memory_BRANCH_DO_reg_i_8_n_0;
  wire execute_to_memory_BRANCH_DO_reg_i_8_n_1;
  wire execute_to_memory_BRANCH_DO_reg_i_8_n_2;
  wire execute_to_memory_BRANCH_DO_reg_i_8_n_3;
  wire [1:0]execute_to_memory_ENV_CTRL;
  wire \execute_to_memory_INSTRUCTION_reg_n_0_[12] ;
  wire \execute_to_memory_INSTRUCTION_reg_n_0_[13] ;
  wire \execute_to_memory_INSTRUCTION_reg_n_0_[14] ;
  wire \execute_to_memory_INSTRUCTION_reg_n_0_[28] ;
  wire \execute_to_memory_INSTRUCTION_reg_n_0_[29] ;
  wire [1:0]execute_to_memory_MEMORY_ADDRESS_LOW;
  wire \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1_n_0 ;
  wire execute_to_memory_MEMORY_ENABLE;
  wire execute_to_memory_MEMORY_STORE;
  wire [31:2]execute_to_memory_PC;
  wire [31:0]execute_to_memory_REGFILE_WRITE_DATA;
  wire \execute_to_memory_REGFILE_WRITE_DATA[0]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[0]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[0]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[0]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[10]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[10]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[10]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[11]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[11]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[11]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[12]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[12]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[12]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[13]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[13]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[13]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[14]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[14]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[14]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[15]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[15]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[15]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[16]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[16]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[16]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[17]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[17]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[17]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[18]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[18]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[18]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[19]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[19]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[19]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[1]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[1]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[1]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[20]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[20]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[20]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[21]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[21]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[21]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[22]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[22]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[22]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[23]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[23]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[23]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[24]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[24]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[24]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[25]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[25]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[25]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[26]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[26]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[26]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[27]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[27]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[27]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[28]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[28]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[28]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[29]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[29]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[29]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[2]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[2]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[2]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[30]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[30]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[30]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[31]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[31]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[31]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[31]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[3]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[3]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[3]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[3]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[3]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[3]_i_7_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[3]_i_8_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[4]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[4]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[4]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[5]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[5]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[5]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[6]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[6]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[6]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[7]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[7]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[7]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[8]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[8]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[8]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[9]_i_2_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[9]_i_3_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[9]_i_4_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0 ;
  wire \execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0 ;
  wire execute_to_memory_REGFILE_WRITE_VALID;
  wire externalInterrupt;
  wire [7:0]externalInterruptArray_regNext;
  wire gpio_ien_storage;
  wire gpio_oe_storage;
  wire gpio_out_storage_reg;
  wire gpioin0_enable_storage;
  wire gpioin0_gpioin0_edge_storage;
  wire gpioin0_gpioin0_edge_storage_reg;
  wire gpioin0_gpioin0_mode_storage;
  wire gpioin0_gpioin0_pending;
  wire gpioin0_gpioin0_trigger;
  wire gpioin1_enable_storage;
  wire gpioin1_gpioin1_edge_storage;
  wire gpioin1_gpioin1_edge_storage_reg;
  wire gpioin1_gpioin1_mode_storage;
  wire gpioin1_gpioin1_pending;
  wire gpioin1_gpioin1_trigger;
  wire gpioin2_enable_storage;
  wire gpioin2_gpioin2_edge_storage;
  wire gpioin2_gpioin2_edge_storage_reg;
  wire gpioin2_gpioin2_mode_storage;
  wire gpioin2_gpioin2_pending;
  wire gpioin2_gpioin2_trigger;
  wire gpioin3_enable_storage;
  wire gpioin3_enable_storage_reg;
  wire gpioin3_gpioin3_edge_storage;
  wire gpioin3_gpioin3_mode_storage;
  wire gpioin3_gpioin3_pending;
  wire gpioin3_gpioin3_trigger;
  wire gpioin4_enable_storage;
  wire gpioin4_enable_storage_reg;
  wire gpioin4_gpioin4_edge_storage;
  wire gpioin4_gpioin4_mode_storage;
  wire gpioin4_gpioin4_pending;
  wire gpioin4_gpioin4_trigger;
  wire gpioin5_enable_storage;
  wire gpioin5_enable_storage_reg;
  wire gpioin5_gpioin5_edge_storage;
  wire gpioin5_gpioin5_mode_storage;
  wire gpioin5_gpioin5_pending;
  wire gpioin5_gpioin5_trigger;
  wire [1:0]grant_reg;
  wire hk_ack_i;
  wire [31:0]hk_dat_i;
  wire int_rst_reg;
  wire int_rst_reg_0;
  wire int_rst_reg_1;
  wire [0:0]int_rst_reg_2;
  wire [0:0]int_rst_reg_3;
  wire [31:0]\interface0_bank_bus_dat_r_reg[31] ;
  wire [31:0]\interface10_bank_bus_dat_r_reg[31] ;
  wire [31:0]\interface10_bank_bus_dat_r_reg[31]_0 ;
  wire [31:0]\interface10_bank_bus_dat_r_reg[31]_1 ;
  wire \interface11_bank_bus_dat_r_reg[0] ;
  wire \interface11_bank_bus_dat_r_reg[0]_0 ;
  wire \interface11_bank_bus_dat_r_reg[1] ;
  wire \interface11_bank_bus_dat_r_reg[1]_0 ;
  wire [0:0]interface12_bank_bus_dat_r;
  wire \interface1_bank_bus_dat_r_reg[0] ;
  wire [0:0]interface2_bank_bus_dat_r;
  wire \interface2_bank_bus_dat_r_reg[0] ;
  wire [0:0]\interface3_bank_bus_dat_r[31]_i_1 ;
  wire [0:0]\interface3_bank_bus_dat_r[31]_i_1_0 ;
  wire [0:0]\interface3_bank_bus_dat_r[31]_i_6 ;
  wire [0:0]\interface3_bank_bus_dat_r_reg[0] ;
  wire [23:0]\interface3_bank_bus_dat_r_reg[23] ;
  wire [31:0]\interface3_bank_bus_dat_r_reg[31] ;
  wire [7:0]\interface3_bank_bus_dat_r_reg[7] ;
  wire \interface5_bank_bus_dat_r_reg[0] ;
  wire \interface5_bank_bus_dat_r_reg[0]_0 ;
  wire \interface5_bank_bus_dat_r_reg[0]_1 ;
  wire [127:0]\interface6_bank_bus_dat_r[31]_i_6 ;
  wire [127:0]\interface6_bank_bus_dat_r_reg[31] ;
  wire [127:0]\interface6_bank_bus_dat_r_reg[31]_0 ;
  wire [0:0]interface7_bank_bus_dat_r;
  wire \interface7_bank_bus_dat_r_reg[0] ;
  wire [0:0]interface8_bank_bus_dat_r;
  wire \interface8_bank_bus_dat_r_reg[0] ;
  wire \interface9_bank_bus_dat_r_reg[0] ;
  wire \interface9_bank_bus_dat_r_reg[0]_0 ;
  wire [15:0]\interface9_bank_bus_dat_r_reg[15] ;
  wire [15:0]\interface9_bank_bus_dat_r_reg[15]_0 ;
  wire [16:0]\interface9_bank_bus_dat_r_reg[16] ;
  wire [7:0]\interface9_bank_bus_dat_r_reg[7] ;
  wire [7:0]\interface9_bank_bus_dat_r_reg[7]_0 ;
  wire [31:0]\io_cpu_fetch_data_regNextWhen_reg[31] ;
  wire [0:0]\la_ien_storage[127]_i_3 ;
  wire [0:0]\la_ien_storage[127]_i_3_0 ;
  wire [0:0]\la_ien_storage[127]_i_3_1 ;
  wire [3:0]\la_ien_storage[127]_i_4 ;
  wire [3:0]\la_ien_storage[127]_i_4_0 ;
  wire [0:0]\la_ien_storage[127]_i_4_1 ;
  wire [0:0]\la_ien_storage[63]_i_2 ;
  wire [0:0]\la_ien_storage[95]_i_2 ;
  wire [0:0]la_input;
  wire [0:0]\la_oe_storage[127]_i_2 ;
  wire [0:0]\la_oe_storage[63]_i_3 ;
  wire [3:0]\la_out_storage[127]_i_3 ;
  wire [31:0]\la_out_storage_reg[31] ;
  wire [4:0]lastStageRegFileWrite_payload_address;
  wire [31:2]lastStageRegFileWrite_payload_data;
  wire lastStageRegFileWrite_valid;
  wire [0:0]litespi_grant_reg;
  wire litespi_rx_demux_endpoint1_source_ready;
  wire \litespi_state[2]_i_14_n_0 ;
  wire \litespi_state_reg[0] ;
  wire \litespi_state_reg[0]_0 ;
  wire \litespi_state_reg[0]_1 ;
  wire \litespi_state_reg[0]_2 ;
  wire [29:0]\litespi_state_reg[2]_i_2 ;
  wire [1:0]litespiphy_next_state__0;
  wire [1:0]litespiphy_state;
  wire [7:0]memdat_3;
  wire [7:0]\memdat_3_reg[7] ;
  wire memory_arbitration_isValid_i_1_n_0;
  wire memory_arbitration_isValid_i_2_n_0;
  wire memory_arbitration_isValid_reg_n_0;
  wire [1:0]memory_to_writeBack_ENV_CTRL;
  wire \memory_to_writeBack_INSTRUCTION_reg_n_0_[10] ;
  wire \memory_to_writeBack_INSTRUCTION_reg_n_0_[11] ;
  wire \memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ;
  wire \memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ;
  wire \memory_to_writeBack_INSTRUCTION_reg_n_0_[14] ;
  wire \memory_to_writeBack_INSTRUCTION_reg_n_0_[7] ;
  wire \memory_to_writeBack_INSTRUCTION_reg_n_0_[8] ;
  wire \memory_to_writeBack_INSTRUCTION_reg_n_0_[9] ;
  wire [1:0]memory_to_writeBack_MEMORY_ADDRESS_LOW;
  wire memory_to_writeBack_MEMORY_ENABLE;
  wire [31:0]memory_to_writeBack_MEMORY_READ_DATA;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_1 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_2 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_1 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_2 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_3 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_4 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_5_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_7_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[10]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[11]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[12]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[13]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[14]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[15]_i_4_n_0 ;
  wire [16:0]\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[16]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[17]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[18]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[19]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[1]_i_4_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[1]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[1]_i_5_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[20]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[21]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[22]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[23]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[24]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[25]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[26]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[27]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[28]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[29]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[2]_i_5_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[30]_i_4_n_0 ;
  wire [31:0]\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 ;
  wire [31:0]\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 ;
  wire [31:0]\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 ;
  wire [31:0]\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[31]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[3]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[3]_i_5_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[4]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[4]_i_5_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[5]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[5]_i_5_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[6]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[6]_i_5_n_0 ;
  wire [7:0]\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 ;
  wire [7:0]\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[7]_i_5_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[8]_i_4_n_0 ;
  wire \memory_to_writeBack_MEMORY_READ_DATA[9]_i_4_n_0 ;
  wire [4:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 ;
  wire [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 ;
  wire [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 ;
  wire [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 ;
  wire [31:2]memory_to_writeBack_PC;
  wire [31:0]memory_to_writeBack_REGFILE_WRITE_DATA;
  wire memory_to_writeBack_REGFILE_WRITE_VALID;
  wire mgmtsoc_adr1;
  wire [31:0]mgmtsoc_bus_errors_reg;
  wire [31:0]\mgmtsoc_bus_errors_reg[31] ;
  wire [4:2]mgmtsoc_crossbar_source_payload_data;
  wire [0:0]mgmtsoc_crossbar_source_payload_len;
  wire [30:0]mgmtsoc_dat_w;
  wire mgmtsoc_en_storage;
  wire mgmtsoc_en_storage_reg;
  wire mgmtsoc_enable_storage;
  wire mgmtsoc_enable_storage_reg;
  wire [7:0]mgmtsoc_interrupt;
  wire [28:0]mgmtsoc_litespimmap_burst_adr_litespi_next_value10;
  wire \mgmtsoc_litespimmap_burst_adr_reg[28] ;
  wire [29:0]\mgmtsoc_litespimmap_burst_adr_reg[29] ;
  wire mgmtsoc_litespimmap_cs;
  wire \mgmtsoc_litespisdrphycore_count_reg[2] ;
  wire [3:0]\mgmtsoc_litespisdrphycore_count_reg[2]_0 ;
  wire [3:0]mgmtsoc_litespisdrphycore_sr_out1;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_4 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_4 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 ;
  wire [24:0]\mgmtsoc_litespisdrphycore_sr_out[31]_i_45 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_5 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_6 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[3]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[3]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[4]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[9]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[10] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 ;
  wire [7:0]\mgmtsoc_litespisdrphycore_sr_out_reg[11] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[12] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[13] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[14] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[15] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[16] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[17] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[18] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[19] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[20] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[21] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[22] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[23] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[24] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[25] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[26] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[27] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[28] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 ;
  wire [29:0]\mgmtsoc_litespisdrphycore_sr_out_reg[29] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[2] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[2]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[30] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[31] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[4] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[5] ;
  wire [1:0]\mgmtsoc_litespisdrphycore_sr_out_reg[6] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[7] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[8] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg[9] ;
  wire [0:0]\mgmtsoc_litespisdrphycore_storage[7]_i_3 ;
  wire [0:0]\mgmtsoc_load_storage[31]_i_2 ;
  wire [0:0]\mgmtsoc_load_storage[31]_i_3 ;
  wire [31:0]\mgmtsoc_load_storage_reg[31] ;
  wire \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_6_n_0 ;
  wire \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_7_n_0 ;
  wire \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_8_n_0 ;
  wire [31:0]\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] ;
  wire mgmtsoc_master_rx_fifo_source_valid_reg;
  wire [0:0]mgmtsoc_master_status_status;
  wire [31:0]\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] ;
  wire \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ;
  wire mgmtsoc_pending_r;
  wire mgmtsoc_pending_r_reg;
  wire mgmtsoc_reset_re;
  wire \mgmtsoc_reset_storage_reg[0] ;
  wire \mgmtsoc_reset_storage_reg[0]_0 ;
  wire \mgmtsoc_reset_storage_reg[1] ;
  wire \mgmtsoc_reset_storage_reg[1]_0 ;
  wire mgmtsoc_update_value_storage;
  wire mgmtsoc_update_value_storage_reg;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[0] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[10] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[11] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[12] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[13] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[14] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[15] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[16] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[17] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[18] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[19] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[1] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[20] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[21] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[22] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[23] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[24] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[25] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[26] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[27] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[28] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[29] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[2] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[30] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[3] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[4] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[5] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[6] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[7] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[8] ;
  wire \mgmtsoc_vexriscv_debug_bus_dat_r_reg[9] ;
  wire mgmtsoc_vexriscv_debug_reset;
  wire \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] ;
  wire \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 ;
  wire \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 ;
  wire mgmtsoc_vexriscv_i_cmd_payload_wr_reg;
  wire mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0;
  wire mgmtsoc_vexriscv_i_cmd_valid;
  wire mgmtsoc_vexriscv_transfer_complete_reg;
  wire mgmtsoc_vexriscv_transfer_complete_reg_0;
  wire mgmtsoc_vexriscv_transfer_in_progress_reg;
  wire mgmtsoc_vexriscv_transfer_in_progress_reg_0;
  wire mgmtsoc_vexriscv_transfer_wait_for_ack_reg;
  wire [0:0]mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0;
  wire mgmtsoc_zero_pending;
  wire mprj_ack_i_core;
  wire [2:0]mprj_sel_o_core;
  wire mprj_wb_iena_storage_reg;
  wire multiregimpl134_regs1;
  wire multiregimpl135_regs1;
  wire multiregimpl136_regs1;
  wire multiregimpl2_regs1;
  wire [5:0]out;
  wire p_0_in0;
  wire p_0_in33_in;
  wire [31:0]p_1_in;
  wire [4:0]p_1_in0_in;
  wire [4:0]p_1_in1_in;
  wire [31:2]p_1_in_0;
  wire [0:0]ready_reg;
  wire ready_reg_0;
  wire reset0;
  wire shared_ack;
  wire \slave_sel_r_reg[0] ;
  wire \slave_sel_r_reg[5] ;
  wire [6:0]slave_sel_reg;
  wire spi_enabled_storage_reg;
  wire spi_master_loopback_storage;
  wire spi_master_loopback_storage_reg;
  wire state_reg;
  wire state_reg_0;
  wire state_reg_1;
  wire state_reg_2;
  wire [1:0]switch_CsrPlugin_l1068;
  wire [2:0]switch_Fetcher_l362;
  wire \uart_enable_storage_reg[0] ;
  wire \uart_enable_storage_reg[0]_0 ;
  wire \uart_enable_storage_reg[1] ;
  wire uart_enabled_storage;
  wire uart_enabled_storage_reg;
  wire \uart_pending_r_reg[0] ;
  wire \uart_pending_r_reg[0]_0 ;
  wire \uart_pending_r_reg[1] ;
  wire \uart_pending_r_reg[1]_0 ;
  wire [1:0]uart_pending_status_reg;
  wire [0:0]\uart_tx_fifo_level0_reg[2] ;
  wire [3:0]\uart_tx_fifo_level0_reg[3] ;
  wire [4:0]\uart_tx_fifo_level0_reg[4] ;
  wire \uart_tx_fifo_produce_reg[0] ;
  wire uart_tx_fifo_rdport_re;
  wire uart_tx_fifo_syncfifo_readable;
  wire uart_tx_fifo_wrport_we__0;
  wire \uartwishbonebridge_state_reg[0] ;
  wire \user_irq_ena_storage_reg[0] ;
  wire \user_irq_ena_storage_reg[0]_0 ;
  wire \user_irq_ena_storage_reg[0]_1 ;
  wire \user_irq_ena_storage_reg[1] ;
  wire \user_irq_ena_storage_reg[1]_0 ;
  wire \user_irq_ena_storage_reg[1]_1 ;
  wire \user_irq_ena_storage_reg[2] ;
  wire \user_irq_ena_storage_reg[2]_0 ;
  wire \user_irq_ena_storage_reg[2]_1 ;
  wire \wb_dat_o_reg[0] ;
  wire \wb_dat_o_reg[10] ;
  wire \wb_dat_o_reg[11] ;
  wire \wb_dat_o_reg[12] ;
  wire \wb_dat_o_reg[13] ;
  wire \wb_dat_o_reg[14] ;
  wire \wb_dat_o_reg[15] ;
  wire \wb_dat_o_reg[16] ;
  wire \wb_dat_o_reg[17] ;
  wire \wb_dat_o_reg[18] ;
  wire \wb_dat_o_reg[19] ;
  wire \wb_dat_o_reg[1] ;
  wire \wb_dat_o_reg[20] ;
  wire \wb_dat_o_reg[21] ;
  wire \wb_dat_o_reg[22] ;
  wire \wb_dat_o_reg[23] ;
  wire \wb_dat_o_reg[24] ;
  wire \wb_dat_o_reg[25] ;
  wire \wb_dat_o_reg[26] ;
  wire \wb_dat_o_reg[27] ;
  wire \wb_dat_o_reg[28] ;
  wire \wb_dat_o_reg[29] ;
  wire \wb_dat_o_reg[2] ;
  wire \wb_dat_o_reg[30] ;
  wire \wb_dat_o_reg[3] ;
  wire \wb_dat_o_reg[4] ;
  wire \wb_dat_o_reg[5] ;
  wire \wb_dat_o_reg[6] ;
  wire \wb_dat_o_reg[7] ;
  wire \wb_dat_o_reg[8] ;
  wire \wb_dat_o_reg[9] ;
  wire \wbbd_addr[1]_i_3 ;
  wire \wbbd_addr[1]_i_3_0 ;
  wire \wbbd_addr[2]_i_5 ;
  wire \wbbd_addr[4]_i_3 ;
  wire \wbbd_addr_reg[0] ;
  wire \wbbd_addr_reg[0]_0 ;
  wire \wbbd_addr_reg[2] ;
  wire \wbbd_addr_reg[2]_0 ;
  wire \wbbd_addr_reg[3] ;
  wire \wbbd_addr_reg[4] ;
  wire \wbbd_addr_reg[4]_0 ;
  wire \wbbd_addr_reg[4]_1 ;
  wire \wbbd_data[7]_i_3_n_0 ;
  wire wbbd_write_i_5_n_0;
  wire [5:0]wbbd_write_reg;
  wire when_CsrPlugin_l1019;
  wire when_CsrPlugin_l909_1;
  wire when_CsrPlugin_l909_2;
  wire when_Pipeline_l124_2;
  wire when_Pipeline_l124_42;
  wire when_Pipeline_l154_1;
  wire writeBack_arbitration_isValid;
  wire writeBack_arbitration_isValid_i_1_n_0;
  wire [3:2]\NLW_IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_O_UNCONNECTED ;
  wire [1:0]NLW_RegFilePlugin_regFile_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_RegFilePlugin_regFile_reg_1_DOPBDOP_UNCONNECTED;
  wire [1:0]NLW_RegFilePlugin_regFile_reg_2_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_RegFilePlugin_regFile_reg_2_DOPBDOP_UNCONNECTED;
  wire [3:3]\NLW_dBus_cmd_rData_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_execute_to_memory_BRANCH_CALC_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_execute_to_memory_BRANCH_CALC_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_execute_to_memory_BRANCH_DO_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_execute_to_memory_BRANCH_DO_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_execute_to_memory_BRANCH_DO_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_execute_to_memory_BRANCH_DO_reg_i_8_O_UNCONNECTED;

  assign count_reg_7_sn_1 = count_reg_7_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_2 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[0]),
        .I1(execute_to_memory_MEMORY_ENABLE),
        .I2(memory_arbitration_isValid_reg_n_0),
        .I3(execute_to_memory_ALIGNEMENT_FAULT),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_2 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
        .I1(execute_to_memory_MEMORY_ENABLE),
        .I2(memory_arbitration_isValid_reg_n_0),
        .I3(execute_to_memory_ALIGNEMENT_FAULT),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_6 
       (.I0(execute_to_memory_ALIGNEMENT_FAULT),
        .I1(memory_arbitration_isValid_reg_n_0),
        .I2(execute_to_memory_MEMORY_ENABLE),
        .O(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_6_n_0 ));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_517),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_507),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_506),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_505),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_504),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_503),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[15] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_502),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[16] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_501),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_500),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_499),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[19] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_498),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_516),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_497),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_496),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[22] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_495),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_494),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_493),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_492),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_491),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_490),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_489),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_488),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_515),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_487),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_486),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_514),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[4] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_513),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[5] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_512),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[6] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_511),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_510),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[8] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_509),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[9] 
       (.C(clock),
        .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .D(IBusCachedPlugin_cache_n_508),
        .Q(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_588),
        .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_476),
        .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_590),
        .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
        .R(1'b0));
  FDRE \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_589),
        .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAFFFF)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0),
        .I1(writeBack_arbitration_isValid),
        .I2(memory_arbitration_isValid_reg_n_0),
        .I3(DebugPlugin_haltedByBreak_i_2_n_0),
        .I4(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0),
        .I5(IBusCachedPlugin_cache_n_8),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0));
  FDRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_518),
        .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBFBBB)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2
       (.I0(IBusCachedPlugin_cache_n_8),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(execute_arbitration_isValid_reg_n_0),
        .I4(memory_arbitration_isValid_reg_n_0),
        .I5(writeBack_arbitration_isValid),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3
       (.I0(decode_to_execute_ENV_CTRL[0]),
        .I1(decode_to_execute_ENV_CTRL[1]),
        .I2(execute_arbitration_isValid_reg_n_0),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0));
  FDRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_519),
        .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
        .R(reset0));
  LUT6 #(
    .INIT(64'h4500FFFF45004500)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_1
       (.I0(IBusCachedPlugin_cache_n_6),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
        .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0),
        .I3(IBusCachedPlugin_cache_n_531),
        .I4(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4_n_0),
        .I5(when_CsrPlugin_l909_1),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h0F7F7F7F)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3
       (.I0(execute_to_memory_MEMORY_ENABLE),
        .I1(execute_to_memory_ALIGNEMENT_FAULT),
        .I2(memory_arbitration_isValid_reg_n_0),
        .I3(execute_to_memory_BRANCH_DO),
        .I4(execute_to_memory_BRANCH_CALC),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0));
  LUT5 #(
    .INIT(32'hFBFBFBFF)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4
       (.I0(execute_arbitration_flushIt),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0),
        .I2(IBusCachedPlugin_cache_n_8),
        .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0),
        .I4(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4_n_0));
  FDRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg
       (.C(clock),
        .CE(1'b1),
        .D(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_1_n_0),
        .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
        .R(reset0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_inv_i_1
       (.I0(IBusCachedPlugin_cache_n_531),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0),
        .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
        .I3(IBusCachedPlugin_cache_n_6),
        .O(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_inv_i_1_n_0));
  (* inverted = "yes" *) 
  FDSE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg_inv
       (.C(clock),
        .CE(1'b1),
        .D(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_inv_i_1_n_0),
        .Q(when_Pipeline_l124_2),
        .S(reset0));
  LUT2 #(
    .INIT(4'h1)) 
    CsrPlugin_hadException_i_1
       (.I0(when_Pipeline_l124_2),
        .I1(DebugPlugin_godmode_reg_n_0),
        .O(CsrPlugin_exception));
  FDRE CsrPlugin_hadException_reg
       (.C(clock),
        .CE(1'b1),
        .D(CsrPlugin_exception),
        .Q(CsrPlugin_hadException),
        .R(reset0));
  LUT6 #(
    .INIT(64'hFF707070F0F0F0F0)) 
    \CsrPlugin_interrupt_code[3]_i_1 
       (.I0(CsrPlugin_mip_MSIP),
        .I1(CsrPlugin_mie_MSIE),
        .I2(\CsrPlugin_interrupt_code_reg_n_0_[3] ),
        .I3(CsrPlugin_mie_MEIE_reg_n_0),
        .I4(CsrPlugin_mip_MEIP),
        .I5(CsrPlugin_mstatus_MIE),
        .O(\CsrPlugin_interrupt_code[3]_i_1_n_0 ));
  FDRE \CsrPlugin_interrupt_code_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(\CsrPlugin_interrupt_code[3]_i_1_n_0 ),
        .Q(\CsrPlugin_interrupt_code_reg_n_0_[3] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    CsrPlugin_interrupt_valid_i_1
       (.I0(CsrPlugin_interrupt_valid_i_2_n_0),
        .I1(CsrPlugin_hadException),
        .I2(CsrPlugin_interrupt_valid_i_3_n_0),
        .O(CsrPlugin_interrupt_valid_i_1_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    CsrPlugin_interrupt_valid_i_2
       (.I0(IBusCachedPlugin_cache_n_535),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
        .I2(CsrPlugin_pipelineLiberator_pcValids_2_reg_n_0),
        .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
        .I4(when_Pipeline_l124_2),
        .O(CsrPlugin_interrupt_valid_i_2_n_0));
  LUT6 #(
    .INIT(64'hBBBBBFFFBFFFBFFF)) 
    CsrPlugin_interrupt_valid_i_3
       (.I0(reset0),
        .I1(CsrPlugin_mstatus_MIE),
        .I2(CsrPlugin_mip_MEIP),
        .I3(CsrPlugin_mie_MEIE_reg_n_0),
        .I4(CsrPlugin_mip_MSIP),
        .I5(CsrPlugin_mie_MSIE),
        .O(CsrPlugin_interrupt_valid_i_3_n_0));
  FDRE CsrPlugin_interrupt_valid_reg
       (.C(clock),
        .CE(1'b1),
        .D(CsrPlugin_interrupt_valid_i_1_n_0),
        .Q(CsrPlugin_interrupt_valid_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \CsrPlugin_mcause_exceptionCode[0]_i_1 
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]),
        .I1(CsrPlugin_hadException),
        .O(CsrPlugin_trapCause[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \CsrPlugin_mcause_exceptionCode[1]_i_1 
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
        .I1(CsrPlugin_hadException),
        .O(CsrPlugin_trapCause[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CsrPlugin_mcause_exceptionCode[2]_i_1 
       (.I0(CsrPlugin_hadException),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
        .O(CsrPlugin_trapCause[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mcause_exceptionCode[3]_i_2 
       (.I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
        .I1(CsrPlugin_hadException),
        .I2(\CsrPlugin_interrupt_code_reg_n_0_[3] ),
        .O(CsrPlugin_trapCause[3]));
  FDRE \CsrPlugin_mcause_exceptionCode_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l1019),
        .D(CsrPlugin_trapCause[0]),
        .Q(CsrPlugin_mcause_exceptionCode[0]),
        .R(1'b0));
  FDRE \CsrPlugin_mcause_exceptionCode_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l1019),
        .D(CsrPlugin_trapCause[1]),
        .Q(CsrPlugin_mcause_exceptionCode[1]),
        .R(1'b0));
  FDRE \CsrPlugin_mcause_exceptionCode_reg[2] 
       (.C(clock),
        .CE(when_CsrPlugin_l1019),
        .D(CsrPlugin_trapCause[2]),
        .Q(CsrPlugin_mcause_exceptionCode[2]),
        .R(1'b0));
  FDRE \CsrPlugin_mcause_exceptionCode_reg[3] 
       (.C(clock),
        .CE(when_CsrPlugin_l1019),
        .D(CsrPlugin_trapCause[3]),
        .Q(CsrPlugin_mcause_exceptionCode[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT1 #(
    .INIT(2'h1)) 
    CsrPlugin_mcause_interrupt_i_1
       (.I0(CsrPlugin_hadException),
        .O(CsrPlugin_mcause_interrupt_i_1_n_0));
  FDRE CsrPlugin_mcause_interrupt_reg
       (.C(clock),
        .CE(when_CsrPlugin_l1019),
        .D(CsrPlugin_mcause_interrupt_i_1_n_0),
        .Q(CsrPlugin_mcause_interrupt),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \CsrPlugin_mepc[0]_i_1 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1_n_0 ),
        .I1(execute_CsrPlugin_csr_833),
        .I2(decode_to_execute_IS_CSR),
        .I3(execute_arbitration_isValid_reg_n_0),
        .I4(decode_to_execute_CSR_WRITE_OPCODE),
        .I5(when_CsrPlugin_l909_1),
        .O(\CsrPlugin_mepc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mepc[10]_i_1 
       (.I0(memory_to_writeBack_PC[10]),
        .I1(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .I2(\CsrPlugin_mtvec_base[8]_i_1_n_0 ),
        .O(\CsrPlugin_mepc[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mepc[11]_i_1 
       (.I0(memory_to_writeBack_PC[11]),
        .I1(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .I2(\CsrPlugin_mtvec_base[9]_i_1_n_0 ),
        .O(\CsrPlugin_mepc[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mepc[12]_i_1 
       (.I0(memory_to_writeBack_PC[12]),
        .I1(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .I2(\CsrPlugin_mtvec_base[10]_i_1_n_0 ),
        .O(\CsrPlugin_mepc[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mepc[13]_i_1 
       (.I0(memory_to_writeBack_PC[13]),
        .I1(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .I2(\CsrPlugin_mtvec_base[11]_i_1_n_0 ),
        .O(\CsrPlugin_mepc[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[14]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[12]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[12]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[14]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00008B338B33)) 
    \CsrPlugin_mepc[15]_i_1 
       (.I0(\CsrPlugin_mtvec_base[13]_i_2_n_0 ),
        .I1(\CsrPlugin_mtvec_base[13]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[0]),
        .I3(dBus_cmd_payload_size[1]),
        .I4(memory_to_writeBack_PC[15]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00008B338B33)) 
    \CsrPlugin_mepc[16]_i_1 
       (.I0(\CsrPlugin_mtvec_base[14]_i_2_n_0 ),
        .I1(\CsrPlugin_mtvec_base[14]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[0]),
        .I3(dBus_cmd_payload_size[1]),
        .I4(memory_to_writeBack_PC[16]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[17]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[15]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[15]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[17]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00008B338B33)) 
    \CsrPlugin_mepc[18]_i_1 
       (.I0(\CsrPlugin_mtvec_base[16]_i_2_n_0 ),
        .I1(\CsrPlugin_mtvec_base[16]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[0]),
        .I3(dBus_cmd_payload_size[1]),
        .I4(memory_to_writeBack_PC[18]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00008B338B33)) 
    \CsrPlugin_mepc[19]_i_1 
       (.I0(\CsrPlugin_mtvec_base[17]_i_2_n_0 ),
        .I1(\CsrPlugin_mtvec_base[17]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[0]),
        .I3(dBus_cmd_payload_size[1]),
        .I4(memory_to_writeBack_PC[19]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \CsrPlugin_mepc[1]_i_1 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1_n_0 ),
        .I1(execute_CsrPlugin_csr_833),
        .I2(decode_to_execute_IS_CSR),
        .I3(execute_arbitration_isValid_reg_n_0),
        .I4(decode_to_execute_CSR_WRITE_OPCODE),
        .I5(when_CsrPlugin_l909_1),
        .O(\CsrPlugin_mepc[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[20]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[18]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[18]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[20]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[21]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[19]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[19]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[21]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[22]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[20]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[20]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[22]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[23]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[21]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[21]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[23]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[24]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[22]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[22]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[24]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[25]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[23]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[23]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[25]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[26]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[24]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[24]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[26]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[27]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[25]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[25]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[27]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[28]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[26]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[26]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[28]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[29]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[27]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[27]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[29]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[2]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(IBusCachedPlugin_cache_n_579),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[0]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[2]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[30]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[28]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[28]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[30]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \CsrPlugin_mepc[31]_i_1 
       (.I0(when_CsrPlugin_l1019),
        .I1(execute_CsrPlugin_csr_833),
        .I2(decode_to_execute_IS_CSR),
        .I3(execute_arbitration_isValid_reg_n_0),
        .I4(decode_to_execute_CSR_WRITE_OPCODE),
        .I5(when_CsrPlugin_l909_1),
        .O(\CsrPlugin_mepc[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007C4C7C4C)) 
    \CsrPlugin_mepc[31]_i_2 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[29]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[29]_i_4_n_0 ),
        .I4(memory_to_writeBack_PC[31]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \CsrPlugin_mepc[31]_i_3 
       (.I0(when_CsrPlugin_l909_1),
        .I1(decode_to_execute_CSR_WRITE_OPCODE),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(decode_to_execute_IS_CSR),
        .I4(execute_CsrPlugin_csr_833),
        .O(\CsrPlugin_mepc[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \CsrPlugin_mepc[3]_i_1 
       (.I0(\CsrPlugin_mtvec_base[1]_i_2_n_0 ),
        .I1(memory_to_writeBack_PC[3]),
        .I2(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00003FA03FA0)) 
    \CsrPlugin_mepc[4]_i_1 
       (.I0(\CsrPlugin_mtvec_base[2]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[2]_i_3_n_0 ),
        .I4(memory_to_writeBack_PC[4]),
        .I5(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .O(\CsrPlugin_mepc[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mepc[5]_i_1 
       (.I0(memory_to_writeBack_PC[5]),
        .I1(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .I2(\CsrPlugin_mtvec_base[3]_i_1_n_0 ),
        .O(\CsrPlugin_mepc[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mepc[6]_i_1 
       (.I0(memory_to_writeBack_PC[6]),
        .I1(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .I2(\CsrPlugin_mtvec_base[4]_i_1_n_0 ),
        .O(\CsrPlugin_mepc[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mepc[7]_i_1 
       (.I0(memory_to_writeBack_PC[7]),
        .I1(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .I2(\CsrPlugin_mtvec_base[5]_i_1_n_0 ),
        .O(\CsrPlugin_mepc[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mepc[8]_i_1 
       (.I0(memory_to_writeBack_PC[8]),
        .I1(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .I2(\CsrPlugin_mtvec_base[6]_i_1_n_0 ),
        .O(\CsrPlugin_mepc[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CsrPlugin_mepc[9]_i_1 
       (.I0(memory_to_writeBack_PC[9]),
        .I1(\CsrPlugin_mepc[31]_i_3_n_0 ),
        .I2(\CsrPlugin_mtvec_base[7]_i_1_n_0 ),
        .O(\CsrPlugin_mepc[9]_i_1_n_0 ));
  FDRE \CsrPlugin_mepc_reg[0] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[0]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[0]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[10] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[10]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[10]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[11] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[11]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[11]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[12] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[12]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[12]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[13] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[13]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[13]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[14] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[14]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[14]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[15] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[15]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[15]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[16] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[16]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[16]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[17] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[17]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[17]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[18] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[18]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[18]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[19] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[19]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[19]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[1] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[1]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[1]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[20] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[20]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[20]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[21] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[21]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[21]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[22] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[22]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[22]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[23] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[23]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[23]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[24] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[24]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[24]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[25] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[25]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[25]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[26] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[26]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[26]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[27] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[27]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[27]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[28] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[28]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[28]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[29] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[29]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[29]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[2] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[2]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[2]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[30] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[30]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[30]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[31] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[31]_i_2_n_0 ),
        .Q(CsrPlugin_mepc__0[31]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[3] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[3]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[3]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[4] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[4]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[4]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[5] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[5]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[5]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[6] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[6]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[6]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[7] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[7]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[7]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[8] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[8]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[8]),
        .R(1'b0));
  FDRE \CsrPlugin_mepc_reg[9] 
       (.C(clock),
        .CE(\CsrPlugin_mepc[31]_i_1_n_0 ),
        .D(\CsrPlugin_mepc[9]_i_1_n_0 ),
        .Q(CsrPlugin_mepc__0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    CsrPlugin_mie_MEIE_i_1
       (.I0(\CsrPlugin_mtvec_base[9]_i_1_n_0 ),
        .I1(execute_CsrPlugin_csr_772),
        .I2(when_CsrPlugin_l909_1),
        .I3(decode_to_execute_CSR_WRITE_OPCODE),
        .I4(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I5(CsrPlugin_mie_MEIE_reg_n_0),
        .O(CsrPlugin_mie_MEIE_i_1_n_0));
  FDRE CsrPlugin_mie_MEIE_reg
       (.C(clock),
        .CE(1'b1),
        .D(CsrPlugin_mie_MEIE_i_1_n_0),
        .Q(CsrPlugin_mie_MEIE_reg_n_0),
        .R(reset0));
  LUT6 #(
    .INIT(64'h7FFFFFFF40000000)) 
    CsrPlugin_mie_MSIE_i_1
       (.I0(\CsrPlugin_mtvec_base[1]_i_2_n_0 ),
        .I1(execute_CsrPlugin_csr_772),
        .I2(when_CsrPlugin_l909_1),
        .I3(decode_to_execute_CSR_WRITE_OPCODE),
        .I4(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I5(CsrPlugin_mie_MSIE),
        .O(CsrPlugin_mie_MSIE_i_1_n_0));
  FDRE CsrPlugin_mie_MSIE_reg
       (.C(clock),
        .CE(1'b1),
        .D(CsrPlugin_mie_MSIE_i_1_n_0),
        .Q(CsrPlugin_mie_MSIE),
        .R(reset0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    CsrPlugin_mie_MTIE_i_1
       (.I0(\CsrPlugin_mtvec_base[5]_i_1_n_0 ),
        .I1(execute_CsrPlugin_csr_772),
        .I2(when_CsrPlugin_l909_1),
        .I3(decode_to_execute_CSR_WRITE_OPCODE),
        .I4(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I5(CsrPlugin_mie_MTIE),
        .O(CsrPlugin_mie_MTIE_i_1_n_0));
  FDRE CsrPlugin_mie_MTIE_reg
       (.C(clock),
        .CE(1'b1),
        .D(CsrPlugin_mie_MTIE_i_1_n_0),
        .Q(CsrPlugin_mie_MTIE),
        .R(reset0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    CsrPlugin_mip_MEIP_i_1
       (.I0(CsrPlugin_mip_MEIP_i_2_n_0),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5] ),
        .I2(externalInterruptArray_regNext[5]),
        .I3(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1] ),
        .I4(externalInterruptArray_regNext[1]),
        .I5(CsrPlugin_mip_MEIP_i_3_n_0),
        .O(externalInterrupt));
  LUT4 #(
    .INIT(16'hF888)) 
    CsrPlugin_mip_MEIP_i_2
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6] ),
        .I1(externalInterruptArray_regNext[6]),
        .I2(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4] ),
        .I3(externalInterruptArray_regNext[4]),
        .O(CsrPlugin_mip_MEIP_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    CsrPlugin_mip_MEIP_i_3
       (.I0(externalInterruptArray_regNext[3]),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3] ),
        .I2(externalInterruptArray_regNext[7]),
        .I3(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[7] ),
        .I4(CsrPlugin_mip_MEIP_i_4_n_0),
        .O(CsrPlugin_mip_MEIP_i_3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CsrPlugin_mip_MEIP_i_4
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2] ),
        .I1(externalInterruptArray_regNext[2]),
        .I2(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0] ),
        .I3(externalInterruptArray_regNext[0]),
        .O(CsrPlugin_mip_MEIP_i_4_n_0));
  FDRE CsrPlugin_mip_MEIP_reg
       (.C(clock),
        .CE(1'b1),
        .D(externalInterrupt),
        .Q(CsrPlugin_mip_MEIP),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    CsrPlugin_mip_MSIP_i_1
       (.I0(\CsrPlugin_mtvec_base[1]_i_2_n_0 ),
        .I1(execute_CsrPlugin_csr_836),
        .I2(when_CsrPlugin_l909_1),
        .I3(decode_to_execute_CSR_WRITE_OPCODE),
        .I4(execute_arbitration_isValid_reg_n_0),
        .I5(decode_to_execute_IS_CSR),
        .O(CsrPlugin_mip_MSIP_i_1_n_0));
  FDRE CsrPlugin_mip_MSIP_reg
       (.C(clock),
        .CE(1'b1),
        .D(CsrPlugin_mip_MSIP_i_1_n_0),
        .Q(CsrPlugin_mip_MSIP),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    CsrPlugin_mstatus_MIE_i_1
       (.I0(IBusCachedPlugin_cache_n_533),
        .I1(CsrPlugin_mstatus_MPIE_reg_n_0),
        .I2(\CsrPlugin_mtvec_base[1]_i_2_n_0 ),
        .I3(execute_CsrPlugin_csr_768),
        .I4(CsrPlugin_mstatus_MPIE_i_5_n_0),
        .O(CsrPlugin_mstatus_MIE_i_1_n_0));
  FDRE CsrPlugin_mstatus_MIE_reg
       (.C(clock),
        .CE(CsrPlugin_mstatus_MPIE),
        .D(CsrPlugin_mstatus_MIE_i_1_n_0),
        .Q(CsrPlugin_mstatus_MIE),
        .R(reset0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    CsrPlugin_mstatus_MPIE_i_1
       (.I0(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I1(decode_to_execute_CSR_WRITE_OPCODE),
        .I2(when_CsrPlugin_l909_1),
        .I3(execute_CsrPlugin_csr_768),
        .I4(IBusCachedPlugin_cache_n_533),
        .I5(when_CsrPlugin_l1019),
        .O(CsrPlugin_mstatus_MPIE));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    CsrPlugin_mstatus_MPIE_i_2
       (.I0(\CsrPlugin_mtvec_base[5]_i_1_n_0 ),
        .I1(execute_CsrPlugin_csr_768),
        .I2(CsrPlugin_mstatus_MPIE_i_5_n_0),
        .I3(CsrPlugin_mstatus_MIE),
        .I4(IBusCachedPlugin_cache_n_533),
        .O(CsrPlugin_mstatus_MPIE_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CsrPlugin_mstatus_MPIE_i_3
       (.I0(decode_to_execute_IS_CSR),
        .I1(execute_arbitration_isValid_reg_n_0),
        .O(CsrPlugin_mstatus_MPIE_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    CsrPlugin_mstatus_MPIE_i_5
       (.I0(decode_to_execute_IS_CSR),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_CSR_WRITE_OPCODE),
        .I3(when_CsrPlugin_l909_1),
        .O(CsrPlugin_mstatus_MPIE_i_5_n_0));
  FDRE CsrPlugin_mstatus_MPIE_reg
       (.C(clock),
        .CE(CsrPlugin_mstatus_MPIE),
        .D(CsrPlugin_mstatus_MPIE_i_2_n_0),
        .Q(CsrPlugin_mstatus_MPIE_reg_n_0),
        .R(reset0));
  LUT6 #(
    .INIT(64'h4555555555555555)) 
    \CsrPlugin_mstatus_MPP[0]_i_1 
       (.I0(IBusCachedPlugin_cache_n_533),
        .I1(\CsrPlugin_mtvec_base[9]_i_1_n_0 ),
        .I2(execute_CsrPlugin_csr_768),
        .I3(when_CsrPlugin_l909_1),
        .I4(decode_to_execute_CSR_WRITE_OPCODE),
        .I5(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .O(\CsrPlugin_mstatus_MPP[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4555555555555555)) 
    \CsrPlugin_mstatus_MPP[1]_i_1 
       (.I0(IBusCachedPlugin_cache_n_533),
        .I1(\CsrPlugin_mtvec_base[10]_i_1_n_0 ),
        .I2(execute_CsrPlugin_csr_768),
        .I3(when_CsrPlugin_l909_1),
        .I4(decode_to_execute_CSR_WRITE_OPCODE),
        .I5(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .O(\CsrPlugin_mstatus_MPP[1]_i_1_n_0 ));
  FDSE \CsrPlugin_mstatus_MPP_reg[0] 
       (.C(clock),
        .CE(CsrPlugin_mstatus_MPIE),
        .D(\CsrPlugin_mstatus_MPP[0]_i_1_n_0 ),
        .Q(\CsrPlugin_mstatus_MPP_reg_n_0_[0] ),
        .S(reset0));
  FDSE \CsrPlugin_mstatus_MPP_reg[1] 
       (.C(clock),
        .CE(CsrPlugin_mstatus_MPIE),
        .D(\CsrPlugin_mstatus_MPP[1]_i_1_n_0 ),
        .Q(\CsrPlugin_mstatus_MPP_reg_n_0_[1] ),
        .S(reset0));
  FDRE \CsrPlugin_mtval_reg[0] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[0] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[10] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[10] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[11] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[11] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[12] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[12] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[13] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[13] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[14] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[14] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[15] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[15] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[16] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[16] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[17] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[17] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[18] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[18] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[19] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[19] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[1] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[1] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[20] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[20] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[21] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[21] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[22] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[22] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[23] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[23] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[24] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[24] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[25] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[25] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[26] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[26] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[27] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[27] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[28] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[28] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[29] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[29] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[2] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[2] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[30] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[30] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[31] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[31] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[3] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[3] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[4] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[4] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[5] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[5] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[6] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[6] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[7] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[7] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[8] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[8] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \CsrPlugin_mtval_reg[9] 
       (.C(clock),
        .CE(CsrPlugin_hadException),
        .D(\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[9] ),
        .Q(\CsrPlugin_mtval_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[0]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(IBusCachedPlugin_cache_n_579),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[0]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \CsrPlugin_mtvec_base[0]_i_3 
       (.I0(externalInterruptArray_regNext[2]),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2] ),
        .I2(execute_CsrPlugin_csr_4032),
        .I3(\CsrPlugin_mtvec_base[0]_i_4_n_0 ),
        .I4(\CsrPlugin_mtvec_base[0]_i_5_n_0 ),
        .O(\CsrPlugin_mtvec_base[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CsrPlugin_mtvec_base[0]_i_4 
       (.I0(CsrPlugin_mcause_exceptionCode[2]),
        .I1(execute_CsrPlugin_csr_834),
        .I2(\CsrPlugin_mtval_reg_n_0_[2] ),
        .I3(execute_CsrPlugin_csr_835),
        .O(\CsrPlugin_mtvec_base[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CsrPlugin_mtvec_base[0]_i_5 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2] ),
        .I1(execute_CsrPlugin_csr_3008),
        .I2(CsrPlugin_mepc__0[2]),
        .I3(execute_CsrPlugin_csr_833),
        .O(\CsrPlugin_mtvec_base[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBF454001004540)) 
    \CsrPlugin_mtvec_base[10]_i_1 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(dBus_cmd_payload_size[0]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[12]),
        .I4(dBus_cmd_payload_size[1]),
        .I5(\CsrPlugin_mtvec_base[10]_i_2_n_0 ),
        .O(\CsrPlugin_mtvec_base[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \CsrPlugin_mtvec_base[10]_i_2 
       (.I0(execute_CsrPlugin_csr_768),
        .I1(\CsrPlugin_mstatus_MPP_reg_n_0_[1] ),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[12]),
        .I4(\CsrPlugin_mtvec_base[10]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CsrPlugin_mtvec_base[10]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[12] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[12] ),
        .I3(execute_CsrPlugin_csr_3008),
        .O(\CsrPlugin_mtvec_base[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDF030011100300)) 
    \CsrPlugin_mtvec_base[11]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[13]),
        .I4(dBus_cmd_payload_size[1]),
        .I5(\CsrPlugin_mtvec_base[11]_i_2_n_0 ),
        .O(\CsrPlugin_mtvec_base[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[11]_i_2 
       (.I0(\CsrPlugin_mtval_reg_n_0_[13] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[13]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[13] ),
        .O(\CsrPlugin_mtvec_base[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[12]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[12]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[12]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[12]_i_2 
       (.I0(decode_to_execute_RS1[14]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[14] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[12]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[14] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[14]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[14] ),
        .O(\CsrPlugin_mtvec_base[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B33)) 
    \CsrPlugin_mtvec_base[13]_i_1 
       (.I0(\CsrPlugin_mtvec_base[13]_i_2_n_0 ),
        .I1(\CsrPlugin_mtvec_base[13]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[0]),
        .I3(dBus_cmd_payload_size[1]),
        .O(\CsrPlugin_mtvec_base[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[13]_i_2 
       (.I0(\CsrPlugin_mtval_reg_n_0_[15] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[15]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[15] ),
        .O(\CsrPlugin_mtvec_base[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \CsrPlugin_mtvec_base[13]_i_3 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(decode_to_execute_RS1[15]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(_zz__zz_execute_SRC1_1[0]),
        .O(\CsrPlugin_mtvec_base[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B33)) 
    \CsrPlugin_mtvec_base[14]_i_1 
       (.I0(\CsrPlugin_mtvec_base[14]_i_2_n_0 ),
        .I1(\CsrPlugin_mtvec_base[14]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[0]),
        .I3(dBus_cmd_payload_size[1]),
        .O(\CsrPlugin_mtvec_base[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[14]_i_2 
       (.I0(\CsrPlugin_mtval_reg_n_0_[16] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[16]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[16] ),
        .O(\CsrPlugin_mtvec_base[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \CsrPlugin_mtvec_base[14]_i_3 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(decode_to_execute_RS1[16]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(_zz__zz_execute_SRC1_1[1]),
        .O(\CsrPlugin_mtvec_base[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[15]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[15]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[15]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[15]_i_2 
       (.I0(decode_to_execute_RS1[17]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(_zz__zz_execute_SRC1_1[2]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[15]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[17] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[17]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[17] ),
        .O(\CsrPlugin_mtvec_base[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B33)) 
    \CsrPlugin_mtvec_base[16]_i_1 
       (.I0(\CsrPlugin_mtvec_base[16]_i_2_n_0 ),
        .I1(\CsrPlugin_mtvec_base[16]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[0]),
        .I3(dBus_cmd_payload_size[1]),
        .O(\CsrPlugin_mtvec_base[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[16]_i_2 
       (.I0(\CsrPlugin_mtval_reg_n_0_[18] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[18]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[18] ),
        .O(\CsrPlugin_mtvec_base[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \CsrPlugin_mtvec_base[16]_i_3 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(decode_to_execute_RS1[18]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(_zz__zz_execute_SRC1_1[3]),
        .O(\CsrPlugin_mtvec_base[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B33)) 
    \CsrPlugin_mtvec_base[17]_i_1 
       (.I0(\CsrPlugin_mtvec_base[17]_i_2_n_0 ),
        .I1(\CsrPlugin_mtvec_base[17]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[0]),
        .I3(dBus_cmd_payload_size[1]),
        .O(\CsrPlugin_mtvec_base[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[17]_i_2 
       (.I0(\CsrPlugin_mtval_reg_n_0_[19] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[19]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[19] ),
        .O(\CsrPlugin_mtvec_base[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \CsrPlugin_mtvec_base[17]_i_3 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(decode_to_execute_RS1[19]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(_zz__zz_execute_SRC1_1[4]),
        .O(\CsrPlugin_mtvec_base[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[18]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[18]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[18]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[18]_i_2 
       (.I0(decode_to_execute_RS1[20]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[20] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[18]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[20] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[20]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[20] ),
        .O(\CsrPlugin_mtvec_base[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[19]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[19]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[19]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[19]_i_2 
       (.I0(decode_to_execute_RS1[21]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[21] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[19]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[21] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[21]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[21] ),
        .O(\CsrPlugin_mtvec_base[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CsrPlugin_mtvec_base[1]_i_1 
       (.I0(\CsrPlugin_mtvec_base[1]_i_2_n_0 ),
        .O(\CsrPlugin_mtvec_base[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC05F)) 
    \CsrPlugin_mtvec_base[1]_i_2 
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(IBusCachedPlugin_cache_n_580),
        .O(\CsrPlugin_mtvec_base[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[20]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[20]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[20]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[20]_i_2 
       (.I0(decode_to_execute_RS1[22]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[22] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[20]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[22] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[22]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[22] ),
        .O(\CsrPlugin_mtvec_base[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[21]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[21]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[21]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[21]_i_2 
       (.I0(decode_to_execute_RS1[23]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[23] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[21]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[23] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[23]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[23] ),
        .O(\CsrPlugin_mtvec_base[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[22]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[22]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[22]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[22]_i_2 
       (.I0(decode_to_execute_RS1[24]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[24] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[22]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[24] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[24]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[24] ),
        .O(\CsrPlugin_mtvec_base[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[23]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[23]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[23]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[23]_i_2 
       (.I0(decode_to_execute_RS1[25]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[25] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[23]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[25] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[25]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[25] ),
        .O(\CsrPlugin_mtvec_base[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[24]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[24]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[24]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[24]_i_2 
       (.I0(decode_to_execute_RS1[26]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[26] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[24]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[26] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[26]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[26] ),
        .O(\CsrPlugin_mtvec_base[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[25]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[25]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[25]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[25]_i_2 
       (.I0(decode_to_execute_RS1[27]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[27] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[25]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[27] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[27]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[27] ),
        .O(\CsrPlugin_mtvec_base[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[26]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[26]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[26]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[26]_i_2 
       (.I0(decode_to_execute_RS1[28]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[28] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[26]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[28] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[28]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[28] ),
        .O(\CsrPlugin_mtvec_base[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[27]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[27]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[27]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[27]_i_2 
       (.I0(decode_to_execute_RS1[29]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[29] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[27]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[29] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[29]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[29] ),
        .O(\CsrPlugin_mtvec_base[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[28]_i_1 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[28]_i_2_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[28]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[28]_i_2 
       (.I0(decode_to_execute_RS1[30]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[30] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[28]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[30] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[30]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[30] ),
        .O(\CsrPlugin_mtvec_base[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \CsrPlugin_mtvec_base[29]_i_1 
       (.I0(execute_CsrPlugin_csr_773),
        .I1(when_CsrPlugin_l909_1),
        .I2(decode_to_execute_CSR_WRITE_OPCODE),
        .I3(execute_arbitration_isValid_reg_n_0),
        .I4(decode_to_execute_IS_CSR),
        .O(CsrPlugin_mtvec_base));
  LUT4 #(
    .INIT(16'h7C4C)) 
    \CsrPlugin_mtvec_base[29]_i_2 
       (.I0(dBus_cmd_payload_size[0]),
        .I1(\CsrPlugin_mtvec_base[29]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[29]_i_4_n_0 ),
        .O(\CsrPlugin_mtvec_base[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \CsrPlugin_mtvec_base[29]_i_3 
       (.I0(decode_to_execute_RS1[31]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(_zz_execute_SRC2_1),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \CsrPlugin_mtvec_base[29]_i_4 
       (.I0(execute_CsrPlugin_csr_834),
        .I1(CsrPlugin_mcause_interrupt),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[31]),
        .I4(\CsrPlugin_mtvec_base[29]_i_5_n_0 ),
        .O(\CsrPlugin_mtvec_base[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CsrPlugin_mtvec_base[29]_i_5 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[31] ),
        .I1(execute_CsrPlugin_csr_3008),
        .I2(\CsrPlugin_mtval_reg_n_0_[31] ),
        .I3(execute_CsrPlugin_csr_835),
        .O(\CsrPlugin_mtvec_base[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h3FA0)) 
    \CsrPlugin_mtvec_base[2]_i_1 
       (.I0(\CsrPlugin_mtvec_base[2]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\CsrPlugin_mtvec_base[2]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \CsrPlugin_mtvec_base[2]_i_2 
       (.I0(externalInterruptArray_regNext[4]),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4] ),
        .I2(execute_CsrPlugin_csr_4032),
        .I3(\CsrPlugin_mtvec_base[2]_i_4_n_0 ),
        .O(\CsrPlugin_mtvec_base[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \CsrPlugin_mtvec_base[2]_i_3 
       (.I0(_zz__zz_execute_SRC1_1[4]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[4]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\CsrPlugin_mtvec_base[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[2]_i_4 
       (.I0(\CsrPlugin_mtval_reg_n_0_[4] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[4]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4] ),
        .O(\CsrPlugin_mtvec_base[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A03FA0)) 
    \CsrPlugin_mtvec_base[3]_i_1 
       (.I0(\CsrPlugin_mtvec_base[3]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_RS1[5]),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(decode_to_execute_SRC1_CTRL[0]),
        .O(\CsrPlugin_mtvec_base[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \CsrPlugin_mtvec_base[3]_i_2 
       (.I0(externalInterruptArray_regNext[5]),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5] ),
        .I2(execute_CsrPlugin_csr_4032),
        .I3(\CsrPlugin_mtvec_base[3]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[3]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[5] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[5]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5] ),
        .O(\CsrPlugin_mtvec_base[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A03FA0)) 
    \CsrPlugin_mtvec_base[4]_i_1 
       (.I0(\CsrPlugin_mtvec_base[4]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_RS1[6]),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(decode_to_execute_SRC1_CTRL[0]),
        .O(\CsrPlugin_mtvec_base[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \CsrPlugin_mtvec_base[4]_i_2 
       (.I0(externalInterruptArray_regNext[6]),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6] ),
        .I2(execute_CsrPlugin_csr_4032),
        .I3(\CsrPlugin_mtvec_base[4]_i_3_n_0 ),
        .O(\CsrPlugin_mtvec_base[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[4]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[6] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[6]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6] ),
        .O(\CsrPlugin_mtvec_base[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A03FA0)) 
    \CsrPlugin_mtvec_base[5]_i_1 
       (.I0(\CsrPlugin_mtvec_base[5]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_RS1[7]),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(decode_to_execute_SRC1_CTRL[0]),
        .O(\CsrPlugin_mtvec_base[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF800)) 
    \CsrPlugin_mtvec_base[5]_i_2 
       (.I0(execute_CsrPlugin_csr_4032),
        .I1(externalInterruptArray_regNext[7]),
        .I2(execute_CsrPlugin_csr_3008),
        .I3(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[7] ),
        .I4(\CsrPlugin_mtvec_base[5]_i_3_n_0 ),
        .I5(\CsrPlugin_mtvec_base[5]_i_4_n_0 ),
        .O(\CsrPlugin_mtvec_base[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CsrPlugin_mtvec_base[5]_i_3 
       (.I0(CsrPlugin_mstatus_MPIE_reg_n_0),
        .I1(execute_CsrPlugin_csr_768),
        .I2(\CsrPlugin_mtval_reg_n_0_[7] ),
        .I3(execute_CsrPlugin_csr_835),
        .O(\CsrPlugin_mtvec_base[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CsrPlugin_mtvec_base[5]_i_4 
       (.I0(CsrPlugin_mepc__0[7]),
        .I1(execute_CsrPlugin_csr_833),
        .I2(CsrPlugin_mie_MTIE),
        .I3(execute_CsrPlugin_csr_772),
        .O(\CsrPlugin_mtvec_base[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A03FA0)) 
    \CsrPlugin_mtvec_base[6]_i_1 
       (.I0(\CsrPlugin_mtvec_base[6]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_RS1[8]),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(decode_to_execute_SRC1_CTRL[0]),
        .O(\CsrPlugin_mtvec_base[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[6]_i_2 
       (.I0(\CsrPlugin_mtval_reg_n_0_[8] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[8]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[8] ),
        .O(\CsrPlugin_mtvec_base[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A03FA0)) 
    \CsrPlugin_mtvec_base[7]_i_1 
       (.I0(\CsrPlugin_mtvec_base[7]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_RS1[9]),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(decode_to_execute_SRC1_CTRL[0]),
        .O(\CsrPlugin_mtvec_base[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[7]_i_2 
       (.I0(\CsrPlugin_mtval_reg_n_0_[9] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[9]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[9] ),
        .O(\CsrPlugin_mtvec_base[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A03FA0)) 
    \CsrPlugin_mtvec_base[8]_i_1 
       (.I0(\CsrPlugin_mtvec_base[8]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_RS1[10]),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(decode_to_execute_SRC1_CTRL[0]),
        .O(\CsrPlugin_mtvec_base[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \CsrPlugin_mtvec_base[8]_i_2 
       (.I0(\CsrPlugin_mtval_reg_n_0_[10] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(execute_CsrPlugin_csr_833),
        .I3(CsrPlugin_mepc__0[10]),
        .I4(execute_CsrPlugin_csr_3008),
        .I5(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[10] ),
        .O(\CsrPlugin_mtvec_base[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A03FA0)) 
    \CsrPlugin_mtvec_base[9]_i_1 
       (.I0(\CsrPlugin_mtvec_base[9]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_RS1[11]),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(decode_to_execute_SRC1_CTRL[0]),
        .O(\CsrPlugin_mtvec_base[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \CsrPlugin_mtvec_base[9]_i_2 
       (.I0(execute_CsrPlugin_csr_833),
        .I1(CsrPlugin_mepc__0[11]),
        .I2(CsrPlugin_mip_MEIP),
        .I3(execute_CsrPlugin_csr_836),
        .I4(\CsrPlugin_mtvec_base[9]_i_3_n_0 ),
        .I5(\CsrPlugin_mtvec_base[9]_i_4_n_0 ),
        .O(\CsrPlugin_mtvec_base[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CsrPlugin_mtvec_base[9]_i_3 
       (.I0(\CsrPlugin_mtval_reg_n_0_[11] ),
        .I1(execute_CsrPlugin_csr_835),
        .I2(\CsrPlugin_mstatus_MPP_reg_n_0_[0] ),
        .I3(execute_CsrPlugin_csr_768),
        .O(\CsrPlugin_mtvec_base[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CsrPlugin_mtvec_base[9]_i_4 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[11] ),
        .I1(execute_CsrPlugin_csr_3008),
        .I2(CsrPlugin_mie_MEIE_reg_n_0),
        .I3(execute_CsrPlugin_csr_772),
        .O(\CsrPlugin_mtvec_base[9]_i_4_n_0 ));
  FDRE \CsrPlugin_mtvec_base_reg[0] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[0]_i_1_n_0 ),
        .Q(p_1_in_0[2]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[10] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[10]_i_1_n_0 ),
        .Q(p_1_in_0[12]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[11] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[11]_i_1_n_0 ),
        .Q(p_1_in_0[13]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[12] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[12]_i_1_n_0 ),
        .Q(p_1_in_0[14]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[13] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[13]_i_1_n_0 ),
        .Q(p_1_in_0[15]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[14] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[14]_i_1_n_0 ),
        .Q(p_1_in_0[16]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[15] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[15]_i_1_n_0 ),
        .Q(p_1_in_0[17]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[16] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[16]_i_1_n_0 ),
        .Q(p_1_in_0[18]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[17] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[17]_i_1_n_0 ),
        .Q(p_1_in_0[19]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[18] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[18]_i_1_n_0 ),
        .Q(p_1_in_0[20]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[19] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[19]_i_1_n_0 ),
        .Q(p_1_in_0[21]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[1] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[1]_i_1_n_0 ),
        .Q(p_1_in_0[3]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[20] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[20]_i_1_n_0 ),
        .Q(p_1_in_0[22]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[21] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[21]_i_1_n_0 ),
        .Q(p_1_in_0[23]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[22] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[22]_i_1_n_0 ),
        .Q(p_1_in_0[24]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[23] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[23]_i_1_n_0 ),
        .Q(p_1_in_0[25]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[24] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[24]_i_1_n_0 ),
        .Q(p_1_in_0[26]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[25] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[25]_i_1_n_0 ),
        .Q(p_1_in_0[27]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[26] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[26]_i_1_n_0 ),
        .Q(p_1_in_0[28]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[27] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[27]_i_1_n_0 ),
        .Q(p_1_in_0[29]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[28] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[28]_i_1_n_0 ),
        .Q(p_1_in_0[30]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[29] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[29]_i_2_n_0 ),
        .Q(p_1_in_0[31]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[2] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[2]_i_1_n_0 ),
        .Q(p_1_in_0[4]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[3] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[3]_i_1_n_0 ),
        .Q(p_1_in_0[5]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[4] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[4]_i_1_n_0 ),
        .Q(p_1_in_0[6]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[5] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[5]_i_1_n_0 ),
        .Q(p_1_in_0[7]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[6] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[6]_i_1_n_0 ),
        .Q(p_1_in_0[8]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[7] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[7]_i_1_n_0 ),
        .Q(p_1_in_0[9]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[8] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[8]_i_1_n_0 ),
        .Q(p_1_in_0[10]),
        .R(1'b0));
  FDRE \CsrPlugin_mtvec_base_reg[9] 
       (.C(clock),
        .CE(CsrPlugin_mtvec_base),
        .D(\CsrPlugin_mtvec_base[9]_i_1_n_0 ),
        .Q(p_1_in_0[11]),
        .R(1'b0));
  FDRE CsrPlugin_pipelineLiberator_pcValids_0_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_471),
        .Q(CsrPlugin_pipelineLiberator_pcValids_0_reg_n_0),
        .R(1'b0));
  FDRE CsrPlugin_pipelineLiberator_pcValids_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_583),
        .Q(CsrPlugin_pipelineLiberator_pcValids_1_reg_n_0),
        .R(1'b0));
  FDRE CsrPlugin_pipelineLiberator_pcValids_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_584),
        .Q(CsrPlugin_pipelineLiberator_pcValids_2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \DebugPlugin_busReadDataReg[0]_i_1 
       (.I0(decode_to_execute_DO_EBREAK),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(RegFilePlugin_regFile_reg_1_i_62_n_0),
        .O(\DebugPlugin_busReadDataReg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h80BF)) 
    \DebugPlugin_busReadDataReg[10]_i_1 
       (.I0(decode_to_execute_PC[10]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(RegFilePlugin_regFile_reg_1_i_52_n_0),
        .O(\DebugPlugin_busReadDataReg[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h80BF)) 
    \DebugPlugin_busReadDataReg[11]_i_1 
       (.I0(decode_to_execute_PC[11]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(RegFilePlugin_regFile_reg_1_i_51_n_0),
        .O(\DebugPlugin_busReadDataReg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hC555)) 
    \DebugPlugin_busReadDataReg[12]_i_1 
       (.I0(RegFilePlugin_regFile_reg_1_i_50_n_0),
        .I1(decode_to_execute_PC[12]),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(decode_to_execute_DO_EBREAK),
        .O(\DebugPlugin_busReadDataReg[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h80BF)) 
    \DebugPlugin_busReadDataReg[13]_i_1 
       (.I0(decode_to_execute_PC[13]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(RegFilePlugin_regFile_reg_1_i_49_n_0),
        .O(\DebugPlugin_busReadDataReg[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h80BF)) 
    \DebugPlugin_busReadDataReg[14]_i_1 
       (.I0(decode_to_execute_PC[14]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(RegFilePlugin_regFile_reg_1_i_48_n_0),
        .O(\DebugPlugin_busReadDataReg[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h80BF)) 
    \DebugPlugin_busReadDataReg[15]_i_1 
       (.I0(decode_to_execute_PC[15]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[15]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000BBB0BBBBBBBB)) 
    \DebugPlugin_busReadDataReg[15]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I1(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
        .I2(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I4(RegFilePlugin_regFile_reg_1_i_45_n_0),
        .I5(RegFilePlugin_regFile_reg_1_i_44_n_0),
        .O(\DebugPlugin_busReadDataReg[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[16]_i_1 
       (.I0(decode_to_execute_PC[16]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[16]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[16]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[16]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
        .O(\DebugPlugin_busReadDataReg[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[17]_i_1 
       (.I0(decode_to_execute_PC[17]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[17]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[17]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[17]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
        .O(\DebugPlugin_busReadDataReg[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[18]_i_1 
       (.I0(decode_to_execute_PC[18]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[18]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[18]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[18]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
        .O(\DebugPlugin_busReadDataReg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[19]_i_1 
       (.I0(decode_to_execute_PC[19]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[19]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[19]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[19]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
        .O(\DebugPlugin_busReadDataReg[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \DebugPlugin_busReadDataReg[1]_i_1 
       (.I0(decode_to_execute_DO_EBREAK),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(RegFilePlugin_regFile_reg_1_i_61_n_0),
        .O(\DebugPlugin_busReadDataReg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[20]_i_1 
       (.I0(decode_to_execute_PC[20]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[20]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[20]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[20]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
        .O(\DebugPlugin_busReadDataReg[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[21]_i_1 
       (.I0(decode_to_execute_PC[21]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[21]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[21]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[21]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
        .O(\DebugPlugin_busReadDataReg[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[22]_i_1 
       (.I0(decode_to_execute_PC[22]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[22]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[22]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[22]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
        .O(\DebugPlugin_busReadDataReg[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[23]_i_1 
       (.I0(decode_to_execute_PC[23]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[23]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[23]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[23]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
        .O(\DebugPlugin_busReadDataReg[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[24]_i_1 
       (.I0(decode_to_execute_PC[24]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[24]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[24]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[24]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
        .O(\DebugPlugin_busReadDataReg[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[25]_i_1 
       (.I0(decode_to_execute_PC[25]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[25]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[25]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[25]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
        .O(\DebugPlugin_busReadDataReg[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[26]_i_1 
       (.I0(decode_to_execute_PC[26]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[26]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[26]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[26]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
        .O(\DebugPlugin_busReadDataReg[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[27]_i_1 
       (.I0(decode_to_execute_PC[27]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[27]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[27]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[27]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
        .O(\DebugPlugin_busReadDataReg[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[28]_i_1 
       (.I0(decode_to_execute_PC[28]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[28]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[28]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[28]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
        .O(\DebugPlugin_busReadDataReg[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[29]_i_1 
       (.I0(decode_to_execute_PC[29]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[29]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[29]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[29]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
        .O(\DebugPlugin_busReadDataReg[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[2]_i_1 
       (.I0(decode_to_execute_PC[2]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[2]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AEA)) 
    \DebugPlugin_busReadDataReg[2]_i_2 
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
        .I1(writeBack_arbitration_isValid),
        .I2(memory_to_writeBack_MEMORY_ENABLE),
        .I3(RegFilePlugin_regFile_reg_1_i_60_n_0),
        .O(\DebugPlugin_busReadDataReg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[30]_i_1 
       (.I0(decode_to_execute_PC[30]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[30]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[30]_i_2 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[30]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
        .O(\DebugPlugin_busReadDataReg[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \DebugPlugin_busReadDataReg[31]_i_1 
       (.I0(writeBack_arbitration_isValid),
        .I1(decode_to_execute_DO_EBREAK),
        .I2(execute_arbitration_isValid_reg_n_0),
        .O(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[31]_i_2 
       (.I0(decode_to_execute_PC[31]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[31]_i_3_n_0 ),
        .O(\DebugPlugin_busReadDataReg[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5000000)) 
    \DebugPlugin_busReadDataReg[31]_i_3 
       (.I0(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[31]),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
        .O(\DebugPlugin_busReadDataReg[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[3]_i_1 
       (.I0(decode_to_execute_PC[3]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[3]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AEA)) 
    \DebugPlugin_busReadDataReg[3]_i_2 
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
        .I1(writeBack_arbitration_isValid),
        .I2(memory_to_writeBack_MEMORY_ENABLE),
        .I3(RegFilePlugin_regFile_reg_1_i_59_n_0),
        .O(\DebugPlugin_busReadDataReg[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[4]_i_1 
       (.I0(decode_to_execute_PC[4]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[4]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AEA)) 
    \DebugPlugin_busReadDataReg[4]_i_2 
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
        .I1(writeBack_arbitration_isValid),
        .I2(memory_to_writeBack_MEMORY_ENABLE),
        .I3(RegFilePlugin_regFile_reg_1_i_58_n_0),
        .O(\DebugPlugin_busReadDataReg[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[5]_i_1 
       (.I0(decode_to_execute_PC[5]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[5]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AEA)) 
    \DebugPlugin_busReadDataReg[5]_i_2 
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
        .I1(writeBack_arbitration_isValid),
        .I2(memory_to_writeBack_MEMORY_ENABLE),
        .I3(RegFilePlugin_regFile_reg_1_i_57_n_0),
        .O(\DebugPlugin_busReadDataReg[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \DebugPlugin_busReadDataReg[6]_i_1 
       (.I0(decode_to_execute_PC[6]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(\DebugPlugin_busReadDataReg[6]_i_2_n_0 ),
        .O(\DebugPlugin_busReadDataReg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AEA)) 
    \DebugPlugin_busReadDataReg[6]_i_2 
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
        .I1(writeBack_arbitration_isValid),
        .I2(memory_to_writeBack_MEMORY_ENABLE),
        .I3(RegFilePlugin_regFile_reg_1_i_56_n_0),
        .O(\DebugPlugin_busReadDataReg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0FCCCCCC)) 
    \DebugPlugin_busReadDataReg[7]_i_1 
       (.I0(decode_to_execute_PC[7]),
        .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
        .I2(RegFilePlugin_regFile_reg_1_i_55_n_0),
        .I3(writeBack_arbitration_isValid),
        .I4(memory_to_writeBack_MEMORY_ENABLE),
        .I5(DebugPlugin_haltedByBreak_i_2_n_0),
        .O(\DebugPlugin_busReadDataReg[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h80BF)) 
    \DebugPlugin_busReadDataReg[8]_i_1 
       (.I0(decode_to_execute_PC[8]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(RegFilePlugin_regFile_reg_1_i_54_n_0),
        .O(\DebugPlugin_busReadDataReg[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h80BF)) 
    \DebugPlugin_busReadDataReg[9]_i_1 
       (.I0(decode_to_execute_PC[9]),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(decode_to_execute_DO_EBREAK),
        .I3(RegFilePlugin_regFile_reg_1_i_53_n_0),
        .O(\DebugPlugin_busReadDataReg[9]_i_1_n_0 ));
  FDRE \DebugPlugin_busReadDataReg_reg[0] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[0]_i_1_n_0 ),
        .Q(DebugPlugin_busReadDataReg[0]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[10] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[10]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[11] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[11]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[12] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[12]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[13] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[13]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[14] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[14]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[15] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[15]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[16] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[16]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[17] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[17]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[18] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[18]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[19] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[19]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[1] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[1]_i_1_n_0 ),
        .Q(DebugPlugin_busReadDataReg[1]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[20] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[20]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[21] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[21]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[22] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[22]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[23] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[23]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[24] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[24]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[25] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[25]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[26] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[26]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[27] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[27]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[28] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[28]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[29] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[29]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[2] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[2]_i_1_n_0 ),
        .Q(DebugPlugin_busReadDataReg[2]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[30] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[30]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[31] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[31]_i_2_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[3] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[3]_i_1_n_0 ),
        .Q(DebugPlugin_busReadDataReg[3]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[4] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[4]_i_1_n_0 ),
        .Q(DebugPlugin_busReadDataReg[4]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[5] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[5]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[6] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[6]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[7] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[7]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[8] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[8]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \DebugPlugin_busReadDataReg_reg[9] 
       (.C(clock),
        .CE(\DebugPlugin_busReadDataReg[31]_i_1_n_0 ),
        .D(\DebugPlugin_busReadDataReg[9]_i_1_n_0 ),
        .Q(\DebugPlugin_busReadDataReg_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hE)) 
    DebugPlugin_debugUsed_i_1
       (.I0(mgmtsoc_vexriscv_i_cmd_valid),
        .I1(DebugPlugin_debugUsed),
        .O(DebugPlugin_debugUsed_i_1_n_0));
  FDRE DebugPlugin_debugUsed_reg
       (.C(clock),
        .CE(1'b1),
        .D(DebugPlugin_debugUsed_i_1_n_0),
        .Q(DebugPlugin_debugUsed),
        .R(DebugPlugin_haltedByBreak_reg_0));
  LUT5 #(
    .INIT(32'h00007740)) 
    DebugPlugin_disableEbreak_i_1
       (.I0(\io_cpu_fetch_data_regNextWhen_reg[31] [26]),
        .I1(DebugPlugin_stepIt43_out),
        .I2(\io_cpu_fetch_data_regNextWhen_reg[31] [18]),
        .I3(DebugPlugin_disableEbreak_reg_n_0),
        .I4(DebugPlugin_haltedByBreak_reg_0),
        .O(DebugPlugin_disableEbreak_i_1_n_0));
  FDRE DebugPlugin_disableEbreak_reg
       (.C(clock),
        .CE(1'b1),
        .D(DebugPlugin_disableEbreak_i_1_n_0),
        .Q(DebugPlugin_disableEbreak_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000551055105510)) 
    DebugPlugin_godmode_i_1
       (.I0(DebugPlugin_haltedByBreak_reg_0),
        .I1(DebugPlugin_isPipBusy),
        .I2(DebugPlugin_haltIt_reg_n_0),
        .I3(DebugPlugin_godmode_reg_n_0),
        .I4(DebugPlugin_stepIt43_out),
        .I5(\io_cpu_fetch_data_regNextWhen_reg[31] [25]),
        .O(DebugPlugin_godmode_i_1_n_0));
  FDRE DebugPlugin_godmode_reg
       (.C(clock),
        .CE(1'b1),
        .D(DebugPlugin_godmode_i_1_n_0),
        .Q(DebugPlugin_godmode_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    DebugPlugin_haltIt_i_2
       (.I0(\FSM_sequential_switch_Fetcher_l362[0]_i_3_n_0 ),
        .I1(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [4]),
        .I2(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [5]),
        .I3(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [3]),
        .I4(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [0]),
        .O(DebugPlugin_stepIt43_out));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    DebugPlugin_haltIt_i_3
       (.I0(decode_to_execute_DO_EBREAK),
        .I1(execute_arbitration_isValid_reg_n_0),
        .I2(memory_arbitration_isValid_reg_n_0),
        .I3(writeBack_arbitration_isValid),
        .O(execute_arbitration_flushIt));
  FDRE DebugPlugin_haltIt_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_475),
        .Q(DebugPlugin_haltIt_reg_n_0),
        .R(DebugPlugin_haltedByBreak_reg_0));
  LUT6 #(
    .INIT(64'h777F7777000F0000)) 
    DebugPlugin_haltedByBreak_i_1
       (.I0(DebugPlugin_stepIt43_out),
        .I1(\io_cpu_fetch_data_regNextWhen_reg[31] [25]),
        .I2(writeBack_arbitration_isValid),
        .I3(memory_arbitration_isValid_reg_n_0),
        .I4(DebugPlugin_haltedByBreak_i_2_n_0),
        .I5(DebugPlugin_haltedByBreak),
        .O(DebugPlugin_haltedByBreak_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DebugPlugin_haltedByBreak_i_2
       (.I0(execute_arbitration_isValid_reg_n_0),
        .I1(decode_to_execute_DO_EBREAK),
        .O(DebugPlugin_haltedByBreak_i_2_n_0));
  FDRE DebugPlugin_haltedByBreak_reg
       (.C(clock),
        .CE(1'b1),
        .D(DebugPlugin_haltedByBreak_i_1_n_0),
        .Q(DebugPlugin_haltedByBreak),
        .R(DebugPlugin_haltedByBreak_reg_0));
  FDRE DebugPlugin_isPipBusy_reg
       (.C(clock),
        .CE(1'b1),
        .D(DebugPlugin_isPipBusy0),
        .Q(DebugPlugin_isPipBusy),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00007740)) 
    DebugPlugin_resetIt_i_1
       (.I0(\io_cpu_fetch_data_regNextWhen_reg[31] [24]),
        .I1(DebugPlugin_stepIt43_out),
        .I2(\io_cpu_fetch_data_regNextWhen_reg[31] [16]),
        .I3(DebugPlugin_resetIt_reg_n_0),
        .I4(DebugPlugin_haltedByBreak_reg_0),
        .O(DebugPlugin_resetIt_i_1_n_0));
  FDRE DebugPlugin_resetIt_reg
       (.C(clock),
        .CE(1'b1),
        .D(DebugPlugin_resetIt_i_1_n_0),
        .Q(DebugPlugin_resetIt_reg_n_0),
        .R(1'b0));
  FDRE DebugPlugin_resetIt_regNext_reg
       (.C(clock),
        .CE(1'b1),
        .D(DebugPlugin_resetIt_reg_n_0),
        .Q(debug_resetOut),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    DebugPlugin_stepIt_i_1
       (.I0(\io_cpu_fetch_data_regNextWhen_reg[31] [4]),
        .I1(DebugPlugin_stepIt43_out),
        .I2(DebugPlugin_stepIt_reg_n_0),
        .O(DebugPlugin_stepIt_i_1_n_0));
  FDRE DebugPlugin_stepIt_reg
       (.C(clock),
        .CE(1'b1),
        .D(DebugPlugin_stepIt_i_1_n_0),
        .Q(DebugPlugin_stepIt_reg_n_0),
        .R(DebugPlugin_haltedByBreak_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \FSM_sequential_switch_Fetcher_l362[0]_i_2 
       (.I0(\FSM_sequential_switch_Fetcher_l362[0]_i_3_n_0 ),
        .I1(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [0]),
        .I2(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [4]),
        .I3(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [5]),
        .I4(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [3]),
        .O(\FSM_sequential_switch_Fetcher_l362[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_switch_Fetcher_l362[0]_i_3 
       (.I0(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .I1(mgmtsoc_vexriscv_i_cmd_valid),
        .I2(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [2]),
        .I3(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [1]),
        .O(\FSM_sequential_switch_Fetcher_l362[0]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:001,iSTATE1:010,iSTATE2:011,iSTATE3:100," *) 
  FDRE \FSM_sequential_switch_Fetcher_l362_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_468),
        .Q(switch_Fetcher_l362[0]),
        .R(reset0));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:001,iSTATE1:010,iSTATE2:011,iSTATE3:100," *) 
  FDRE \FSM_sequential_switch_Fetcher_l362_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_470),
        .Q(switch_Fetcher_l362[1]),
        .R(reset0));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:001,iSTATE1:010,iSTATE2:011,iSTATE3:100," *) 
  FDRE \FSM_sequential_switch_Fetcher_l362_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_469),
        .Q(switch_Fetcher_l362[2]),
        .R(reset0));
  FDRE \HazardSimplePlugin_writeBackBuffer_payload_address_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\memory_to_writeBack_INSTRUCTION_reg_n_0_[7] ),
        .Q(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
        .R(1'b0));
  FDRE \HazardSimplePlugin_writeBackBuffer_payload_address_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\memory_to_writeBack_INSTRUCTION_reg_n_0_[8] ),
        .Q(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
        .R(1'b0));
  FDRE \HazardSimplePlugin_writeBackBuffer_payload_address_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\memory_to_writeBack_INSTRUCTION_reg_n_0_[9] ),
        .Q(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
        .R(1'b0));
  FDRE \HazardSimplePlugin_writeBackBuffer_payload_address_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(\memory_to_writeBack_INSTRUCTION_reg_n_0_[10] ),
        .Q(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
        .R(1'b0));
  FDRE \HazardSimplePlugin_writeBackBuffer_payload_address_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(\memory_to_writeBack_INSTRUCTION_reg_n_0_[11] ),
        .Q(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
        .R(1'b0));
  FDRE HazardSimplePlugin_writeBackBuffer_valid_reg
       (.C(clock),
        .CE(1'b1),
        .D(HazardSimplePlugin_writeBackWrites_valid),
        .Q(HazardSimplePlugin_writeBackBuffer_valid),
        .R(reset0));
  design_1_caravel_0_0_InstructionCache IBusCachedPlugin_cache
       (.ADDRARDADDR(IBusCachedPlugin_iBusRsp_stages_0_input_payload),
        .CO(CO),
        .CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0] (\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_2_n_0 ),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1] (\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_2_n_0 ),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] (CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] ({_zz_execute_SRC2_1,\decode_to_execute_INSTRUCTION_reg_n_0_[30] ,\decode_to_execute_INSTRUCTION_reg_n_0_[29] ,\decode_to_execute_INSTRUCTION_reg_n_0_[28] ,\decode_to_execute_INSTRUCTION_reg_n_0_[27] ,\decode_to_execute_INSTRUCTION_reg_n_0_[26] ,\decode_to_execute_INSTRUCTION_reg_n_0_[25] ,\decode_to_execute_INSTRUCTION_reg_n_0_[24] ,\decode_to_execute_INSTRUCTION_reg_n_0_[23] ,\decode_to_execute_INSTRUCTION_reg_n_0_[22] ,\decode_to_execute_INSTRUCTION_reg_n_0_[21] ,\decode_to_execute_INSTRUCTION_reg_n_0_[20] ,_zz__zz_execute_SRC1_1,\decode_to_execute_INSTRUCTION_reg_n_0_[14] ,dBus_cmd_payload_size[1],p_1_in1_in,\decode_to_execute_INSTRUCTION_reg_n_0_[6] ,\decode_to_execute_INSTRUCTION_reg_n_0_[4] ,\decode_to_execute_INSTRUCTION_reg_n_0_[3] ,\decode_to_execute_INSTRUCTION_reg_n_0_[2] ,\decode_to_execute_INSTRUCTION_reg_n_0_[1] ,\decode_to_execute_INSTRUCTION_reg_n_0_[0] }),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0 (execute_to_memory_BRANCH_CALC__0),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1 (execute_to_memory_REGFILE_WRITE_DATA[31:2]),
        .CsrPlugin_exceptionPortCtrl_exceptionContext_code(CsrPlugin_exceptionPortCtrl_exceptionContext_code),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0] (IBusCachedPlugin_cache_n_588),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0 (CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1] (IBusCachedPlugin_cache_n_476),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0 (\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_6_n_0 ),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2] (IBusCachedPlugin_cache_n_590),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0 (memory_arbitration_isValid_reg_n_0),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] (IBusCachedPlugin_cache_n_589),
        .\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0 (decode_to_execute_ENV_CTRL),
        .CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
        .CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0),
        .CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
        .CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg(IBusCachedPlugin_cache_n_519),
        .CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg_0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0),
        .CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
        .CsrPlugin_hadException(CsrPlugin_hadException),
        .CsrPlugin_mstatus_MPIE_reg({switch_CsrPlugin_l1068,\memory_to_writeBack_INSTRUCTION_reg_n_0_[11] ,\memory_to_writeBack_INSTRUCTION_reg_n_0_[10] ,\memory_to_writeBack_INSTRUCTION_reg_n_0_[9] ,\memory_to_writeBack_INSTRUCTION_reg_n_0_[8] ,\memory_to_writeBack_INSTRUCTION_reg_n_0_[7] }),
        .CsrPlugin_pipelineLiberator_pcValids_0_reg(IBusCachedPlugin_cache_n_471),
        .CsrPlugin_pipelineLiberator_pcValids_0_reg_0(CsrPlugin_pipelineLiberator_pcValids_0_reg_n_0),
        .CsrPlugin_pipelineLiberator_pcValids_1_reg(IBusCachedPlugin_cache_n_583),
        .CsrPlugin_pipelineLiberator_pcValids_1_reg_0(CsrPlugin_pipelineLiberator_pcValids_1_reg_n_0),
        .CsrPlugin_pipelineLiberator_pcValids_2_reg(IBusCachedPlugin_cache_n_584),
        .CsrPlugin_pipelineLiberator_pcValids_2_reg_0(DebugPlugin_stepIt_reg_n_0),
        .CsrPlugin_pipelineLiberator_pcValids_2_reg_1(CsrPlugin_interrupt_valid_reg_n_0),
        .CsrPlugin_pipelineLiberator_pcValids_2_reg_2(CsrPlugin_pipelineLiberator_pcValids_2_reg_n_0),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload),
        .DI(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[2] ),
        .DebugPlugin_debugUsed(DebugPlugin_debugUsed),
        .DebugPlugin_haltIt_reg(IBusCachedPlugin_cache_n_535),
        .DebugPlugin_haltIt_reg_0(DebugPlugin_haltIt_reg_n_0),
        .DebugPlugin_isPipBusy0(DebugPlugin_isPipBusy0),
        .DebugPlugin_stepIt43_out(DebugPlugin_stepIt43_out),
        .E(E),
        .\FSM_onehot_grant_reg[0] (IBusCachedPlugin_cache_n_70),
        .\FSM_onehot_grant_reg[0]_0 (IBusCachedPlugin_cache_n_72),
        .\FSM_onehot_grant_reg[0]_1 (IBusCachedPlugin_cache_n_73),
        .\FSM_onehot_grant_reg[1] (\FSM_onehot_grant_reg[1] ),
        .\FSM_onehot_grant_reg[2] (\FSM_onehot_grant_reg[2] ),
        .\FSM_onehot_grant_reg[2]_0 (\FSM_onehot_grant_reg[2]_2 ),
        .\FSM_onehot_grant_reg[2]_1 (\FSM_onehot_grant_reg[2]_3 ),
        .\FSM_onehot_grant_reg[2]_10 (\FSM_onehot_grant_reg[2]_10 ),
        .\FSM_onehot_grant_reg[2]_11 (\FSM_onehot_grant_reg[2]_11 ),
        .\FSM_onehot_grant_reg[2]_12 (\FSM_onehot_grant_reg[2]_12 ),
        .\FSM_onehot_grant_reg[2]_13 (\FSM_onehot_grant_reg[2]_14 ),
        .\FSM_onehot_grant_reg[2]_14 (\FSM_onehot_grant_reg[2]_15 ),
        .\FSM_onehot_grant_reg[2]_15 (\FSM_onehot_grant_reg[2]_13 [0]),
        .\FSM_onehot_grant_reg[2]_16 (\FSM_onehot_grant_reg[2]_13 [1]),
        .\FSM_onehot_grant_reg[2]_17 (\FSM_onehot_grant_reg[2]_16 ),
        .\FSM_onehot_grant_reg[2]_18 (\FSM_onehot_grant_reg[2]_17 ),
        .\FSM_onehot_grant_reg[2]_19 (\FSM_onehot_grant_reg[2]_18 ),
        .\FSM_onehot_grant_reg[2]_2 (\FSM_onehot_grant_reg[2]_4 ),
        .\FSM_onehot_grant_reg[2]_20 (\FSM_onehot_grant_reg[2]_19 ),
        .\FSM_onehot_grant_reg[2]_21 (\FSM_onehot_grant_reg[2]_20 ),
        .\FSM_onehot_grant_reg[2]_22 (\FSM_onehot_grant_reg[2]_21 ),
        .\FSM_onehot_grant_reg[2]_23 (\FSM_onehot_grant_reg[2]_22 ),
        .\FSM_onehot_grant_reg[2]_24 (\FSM_onehot_grant_reg[2]_23 ),
        .\FSM_onehot_grant_reg[2]_25 (\FSM_onehot_grant_reg[2]_24 ),
        .\FSM_onehot_grant_reg[2]_26 (\FSM_onehot_grant_reg[2]_26 ),
        .\FSM_onehot_grant_reg[2]_27 (\FSM_onehot_grant_reg[2]_27 ),
        .\FSM_onehot_grant_reg[2]_28 (\FSM_onehot_grant_reg[2]_28 ),
        .\FSM_onehot_grant_reg[2]_29 (IBusCachedPlugin_cache_n_531),
        .\FSM_onehot_grant_reg[2]_3 (\FSM_onehot_grant_reg[2]_5 ),
        .\FSM_onehot_grant_reg[2]_4 (slave_sel_reg[1]),
        .\FSM_onehot_grant_reg[2]_5 (\FSM_onehot_grant_reg[2]_6 ),
        .\FSM_onehot_grant_reg[2]_6 (slave_sel_reg[2]),
        .\FSM_onehot_grant_reg[2]_7 (\FSM_onehot_grant_reg[2]_7 ),
        .\FSM_onehot_grant_reg[2]_8 (\FSM_onehot_grant_reg[2]_8 ),
        .\FSM_onehot_grant_reg[2]_9 (\FSM_onehot_grant_reg[2]_9 ),
        .\FSM_onehot_wbbd_state_reg[0] (\FSM_onehot_wbbd_state_reg[0] ),
        .\FSM_onehot_wbbd_state_reg[0]_0 (\FSM_onehot_wbbd_state_reg[0]_0 ),
        .\FSM_onehot_wbbd_state_reg[1] (\FSM_onehot_wbbd_state_reg[1]_1 ),
        .\FSM_onehot_wbbd_state_reg[3] (\FSM_onehot_wbbd_state_reg[3]_0 ),
        .\FSM_onehot_wbbd_state_reg[3]_0 (\FSM_onehot_wbbd_state_reg[3]_1 ),
        .\FSM_onehot_wbbd_state_reg[3]_1 (\FSM_onehot_wbbd_state_reg[3]_2 ),
        .\FSM_onehot_wbbd_state_reg[3]_2 (\FSM_onehot_wbbd_state_reg[3]_3 ),
        .\FSM_onehot_wbbd_state_reg[3]_3 (\FSM_onehot_wbbd_state_reg[3]_4 ),
        .\FSM_onehot_wbbd_state_reg[5] (\FSM_onehot_wbbd_state_reg[5] ),
        .\FSM_sequential_litespiphy_state_reg[0] (\FSM_sequential_litespiphy_state_reg[0] ),
        .\FSM_sequential_litespiphy_state_reg[1] (\FSM_sequential_litespiphy_state_reg[1] ),
        .\FSM_sequential_litespiphy_state_reg[1]_0 (\FSM_sequential_litespiphy_state_reg[1]_0 ),
        .\FSM_sequential_litespiphy_state_reg[1]_1 (\FSM_sequential_litespiphy_state_reg[1]_1 ),
        .\FSM_sequential_litespiphy_state_reg[1]_2 (\FSM_sequential_litespiphy_state_reg[1]_2 ),
        .\FSM_sequential_switch_Fetcher_l362[2]_i_2_0 (execute_to_memory_ENV_CTRL),
        .\FSM_sequential_switch_Fetcher_l362_reg[0] (\FSM_sequential_switch_Fetcher_l362[0]_i_2_n_0 ),
        .\FSM_sequential_switch_Fetcher_l362_reg[2] (IBusCachedPlugin_cache_n_468),
        .\FSM_sequential_switch_Fetcher_l362_reg[2]_0 (IBusCachedPlugin_cache_n_469),
        .\FSM_sequential_switch_Fetcher_l362_reg[2]_1 (IBusCachedPlugin_cache_n_470),
        .HazardSimplePlugin_writeBackBuffer_valid(HazardSimplePlugin_writeBackBuffer_valid),
        .HazardSimplePlugin_writeBackWrites_valid(HazardSimplePlugin_writeBackWrites_valid),
        .IBusCachedPlugin_fetchPc_booted(IBusCachedPlugin_fetchPc_booted),
        .IBusCachedPlugin_fetchPc_booted_reg(IBusCachedPlugin_cache_n_474),
        .IBusCachedPlugin_fetchPc_inc_reg(IBusCachedPlugin_cache_n_480),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[10] (\IBusCachedPlugin_fetchPc_pcReg[10]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[11] (\IBusCachedPlugin_fetchPc_pcReg[11]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[12] (\IBusCachedPlugin_fetchPc_pcReg[12]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[12]_0 ({\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_7 }),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[13] (\IBusCachedPlugin_fetchPc_pcReg[13]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[14] (\IBusCachedPlugin_fetchPc_pcReg[14]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[15] (\IBusCachedPlugin_fetchPc_pcReg[15]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[16] (\IBusCachedPlugin_fetchPc_pcReg[16]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[16]_0 ({\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_7 }),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[17] (\IBusCachedPlugin_fetchPc_pcReg[17]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[18] (\IBusCachedPlugin_fetchPc_pcReg[18]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[19] (\IBusCachedPlugin_fetchPc_pcReg[19]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[20] (\IBusCachedPlugin_fetchPc_pcReg[20]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[20]_0 ({\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_7 }),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[21] (\IBusCachedPlugin_fetchPc_pcReg[21]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[22] (\IBusCachedPlugin_fetchPc_pcReg[22]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[23] (\IBusCachedPlugin_fetchPc_pcReg[23]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[24] (\IBusCachedPlugin_fetchPc_pcReg[24]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[24]_0 ({\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_7 }),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[25] (\IBusCachedPlugin_fetchPc_pcReg[25]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[26] (\IBusCachedPlugin_fetchPc_pcReg[26]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[27] (\IBusCachedPlugin_fetchPc_pcReg[27]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[28] ({\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_7 }),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[28]_0 (\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[28]_1 (\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28] ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[28]_2 (\IBusCachedPlugin_fetchPc_pcReg[28]_i_4_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[28]_3 (memory_to_writeBack_ENV_CTRL),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[29] (\IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[30] (\IBusCachedPlugin_fetchPc_pcReg[30]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[31] (\IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[6] (\IBusCachedPlugin_fetchPc_pcReg[6]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[6]_0 (\IBusCachedPlugin_fetchPc_pcReg[5]_i_6_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[7] (\IBusCachedPlugin_fetchPc_pcReg[7]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[8] (IBusCachedPlugin_cache_n_581),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[8]_0 (\IBusCachedPlugin_fetchPc_pcReg[8]_i_2_n_0 ),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[8]_1 ({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[8] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[7] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[6] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[5] }),
        .\IBusCachedPlugin_fetchPc_pcReg_reg[9] (\IBusCachedPlugin_fetchPc_pcReg[9]_i_2_n_0 ),
        .IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .IBusCachedPlugin_injector_nextPcCalc_valids_0(IBusCachedPlugin_injector_nextPcCalc_valids_0),
        .IBusCachedPlugin_injector_nextPcCalc_valids_0_reg(IBusCachedPlugin_cache_n_481),
        .IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_n_0),
        .IBusCachedPlugin_injector_nextPcCalc_valids_1(IBusCachedPlugin_injector_nextPcCalc_valids_1),
        .O({\IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_7 }),
        .Q(IBusCachedPlugin_cache_io_cpu_decode_data),
        .RAM_reg(dBus_cmd_rData_wr_reg_0),
        .RAM_reg_0(dBus_cmd_rData_wr_reg_n_0),
        .RegFilePlugin_regFile_reg_1(IBusCachedPlugin_cache_n_554),
        .RegFilePlugin_regFile_reg_1_0(IBusCachedPlugin_cache_n_558),
        .RegFilePlugin_regFile_reg_2(IBusCachedPlugin_cache_n_560),
        .RegFilePlugin_regFile_reg_2_0(IBusCachedPlugin_cache_n_563),
        .RegFilePlugin_regFile_reg_2_1(decode_to_execute_SHIFT_CTRL),
        .RegFilePlugin_regFile_reg_2_2(execute_LightShifterPlugin_amplitudeReg_reg),
        .S(\litespi_state[2]_i_14_n_0 ),
        .WE0(WE0),
        ._zz_IBusCachedPlugin_fetchPc_pc(_zz_IBusCachedPlugin_fetchPc_pc),
        ._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg(IBusCachedPlugin_cache_n_587),
        ._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4_n_0),
        ._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_1(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_5_n_0),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10] (IBusCachedPlugin_cache_n_26),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11] (IBusCachedPlugin_cache_n_25),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12] (IBusCachedPlugin_cache_n_24),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13] (IBusCachedPlugin_cache_n_23),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14] (IBusCachedPlugin_cache_n_22),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15] (IBusCachedPlugin_cache_n_21),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16] (IBusCachedPlugin_cache_n_20),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18] (IBusCachedPlugin_cache_n_19),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19] (IBusCachedPlugin_cache_n_18),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20] (IBusCachedPlugin_cache_n_17),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21] (IBusCachedPlugin_cache_n_16),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22] (IBusCachedPlugin_cache_n_15),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23] (IBusCachedPlugin_cache_n_14),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24] (IBusCachedPlugin_cache_n_13),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25] (IBusCachedPlugin_cache_n_12),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26] (IBusCachedPlugin_cache_n_11),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27] (IBusCachedPlugin_cache_n_10),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29] (IBusCachedPlugin_cache_n_9),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30] (IBusCachedPlugin_cache_n_7),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6] (IBusCachedPlugin_cache_n_28),
        .\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7] (IBusCachedPlugin_cache_n_27),
        ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg(IBusCachedPlugin_cache_n_585),
        ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_0(IBusCachedPlugin_cache_n_586),
        ._zz_RegFilePlugin_regFile_port0(decode_to_execute_RS1[3:0]),
        ._zz_RegFilePlugin_regFile_port1(decode_to_execute_RS2[4:0]),
        ._zz__zz_decode_ENV_CTRL_2_98(_zz__zz_decode_ENV_CTRL_2_98),
        ._zz_decode_ALU_BITWISE_CTRL_2(_zz_decode_ALU_BITWISE_CTRL_2),
        ._zz_iBusWishbone_ADR(_zz_iBusWishbone_ADR),
        .\_zz_iBusWishbone_ADR_reg[0] (\_zz_iBusWishbone_ADR_reg_n_0_[0] ),
        .\_zz_iBusWishbone_ADR_reg[1] (\_zz_iBusWishbone_ADR_reg_n_0_[1] ),
        .\_zz_iBusWishbone_ADR_reg[2] (\_zz_iBusWishbone_ADR_reg[2]_0 ),
        .\_zz_iBusWishbone_ADR_reg[2]_0 (\_zz_iBusWishbone_ADR_reg_n_0_[2] ),
        ._zz_iBus_rsp_valid(_zz_iBus_rsp_valid),
        .banks_0_reg_0(CsrPlugin_mepc__0[5:2]),
        .banks_0_reg_1(p_1_in_0[5:2]),
        .banks_0_reg_2({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[4] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[3] }),
        .banks_0_reg_i_26_0(p_1_in0_in),
        .banks_0_reg_i_28_0(HazardSimplePlugin_writeBackBuffer_payload_address),
        .caravel_rstn_buf(caravel_rstn_buf),
        .clock(clock),
        .\count[0]_i_2__0_0 (RAM_reg),
        .\count[0]_i_2__0_1 (\count[0]_i_2__0 ),
        .count_reg(count_reg),
        .\count_reg[12] (\count_reg[12] ),
        .\count_reg[16] (\count_reg[16] ),
        .\count_reg[20] (\count_reg[20] ),
        .\count_reg[24] (\count_reg[24] ),
        .\count_reg[28] (\count_reg[28] ),
        .\count_reg[31] ({\dBus_cmd_rData_data_reg[31]_0 ,\dBus_cmd_rData_data_reg_n_0_[23] ,\dBus_cmd_rData_data_reg_n_0_[22] ,\dBus_cmd_rData_data_reg_n_0_[21] ,\dBus_cmd_rData_data_reg_n_0_[20] ,\dBus_cmd_rData_data_reg_n_0_[19] ,\dBus_cmd_rData_data_reg_n_0_[18] ,\dBus_cmd_rData_data_reg_n_0_[17] ,\dBus_cmd_rData_data_reg_n_0_[16] ,\dBus_cmd_rData_data_reg_n_0_[15] ,\dBus_cmd_rData_data_reg_n_0_[14] ,\dBus_cmd_rData_data_reg_n_0_[13] ,\dBus_cmd_rData_data_reg_n_0_[12] ,\dBus_cmd_rData_data_reg_n_0_[11] ,\dBus_cmd_rData_data_reg_n_0_[10] ,\dBus_cmd_rData_data_reg_n_0_[9] ,\dBus_cmd_rData_data_reg_n_0_[8] ,\dBus_cmd_rData_data_reg_n_0_[7] ,\dBus_cmd_rData_data_reg_n_0_[6] ,\dBus_cmd_rData_data_reg_n_0_[5] ,\dBus_cmd_rData_data_reg_n_0_[4] ,\dBus_cmd_rData_data_reg_n_0_[3] ,\dBus_cmd_rData_data_reg_n_0_[2] ,\dBus_cmd_rData_data_reg_n_0_[1] ,\dBus_cmd_rData_data_reg_n_0_[0] }),
        .\count_reg[31]_0 (\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] ),
        .\count_reg[31]_1 (\count_reg[31] ),
        .\count_reg[4] (O),
        .\count_reg[7]_0 (\count_reg[7]_0 ),
        .\count_reg[8] (\count_reg[8] ),
        .count_reg_1_sp_1(error),
        .count_reg_7_sp_1(count_reg_7_sn_1),
        .csrbank0_reset0_re(csrbank0_reset0_re),
        .csrbank10_ev_pending_re(csrbank10_ev_pending_re),
        .csrbank10_ev_status_w(csrbank10_ev_status_w),
        .csrbank10_update_value0_re(csrbank10_update_value0_re),
        .csrbank11_ev_pending_re(csrbank11_ev_pending_re),
        .csrbank13_ev_pending_re(csrbank13_ev_pending_re),
        .csrbank14_ev_pending_re(csrbank14_ev_pending_re),
        .csrbank15_ev_pending_re(csrbank15_ev_pending_re),
        .csrbank16_ev_pending_re(csrbank16_ev_pending_re),
        .csrbank17_ev_pending_re(csrbank17_ev_pending_re),
        .csrbank18_ev_pending_re(csrbank18_ev_pending_re),
        .dBus_cmd_payload_size(dBus_cmd_payload_size[0]),
        .\dBus_cmd_rData_address_reg[0] (decode_to_execute_SRC1_CTRL),
        .dBus_cmd_rData_wr_reg(dBus_cmd_rData_wr_reg_1),
        .dBus_cmd_rValid_inv_i_2(dBus_cmd_rValid_inv_i_2_0),
        .dBus_cmd_ready(dBus_cmd_ready),
        .data11(data11),
        .\dbg_uart_address_reg[10] (\dbg_uart_address_reg[10] ),
        .\dbg_uart_address_reg[10]_0 (SR),
        .\dbg_uart_address_reg[10]_1 (\dbg_uart_address_reg[10]_0 ),
        .\dbg_uart_address_reg[10]_2 (\dbg_uart_address_reg[10]_1 ),
        .\dbg_uart_address_reg[10]_3 (\dbg_uart_address_reg[10]_2 ),
        .\dbg_uart_address_reg[19] (\dbg_uart_address_reg[19] ),
        .\dbg_uart_address_reg[2] (\dbg_uart_address_reg[2] ),
        .\dbg_uart_address_reg[2]_0 (\dbg_uart_address_reg[2]_0 ),
        .debug_mode_storage_reg(debug_mode_storage_reg),
        .debug_oeb_storage_reg(debug_oeb_storage_reg),
        .decodeStage_hit_valid_reg_0(IBusCachedPlugin_cache_n_482),
        .decodeStage_hit_valid_reg_1(IBusCachedPlugin_cache_n_483),
        .decodeStage_hit_valid_reg_2(IBusCachedPlugin_cache_n_484),
        .decodeStage_hit_valid_reg_3(IBusCachedPlugin_cache_n_485),
        .decode_CSR_WRITE_OPCODE(decode_CSR_WRITE_OPCODE),
        .decode_DO_EBREAK(decode_DO_EBREAK),
        .decode_IS_CSR(decode_IS_CSR),
        .decode_RegFilePlugin_regFileReadAddress1(decode_RegFilePlugin_regFileReadAddress1),
        .decode_RegFilePlugin_regFileReadAddress2(decode_RegFilePlugin_regFileReadAddress2),
        .decode_SRC2_FORCE_ZERO(decode_SRC2_FORCE_ZERO),
        .decode_SRC_LESS_UNSIGNED(decode_SRC_LESS_UNSIGNED),
        .decode_SRC_USE_SUB_LESS(decode_SRC_USE_SUB_LESS),
        .decode_to_execute_DO_EBREAK(decode_to_execute_DO_EBREAK),
        .decode_to_execute_DO_EBREAK_reg(IBusCachedPlugin_cache_n_538),
        .decode_to_execute_DO_EBREAK_reg_0(DebugPlugin_disableEbreak_reg_n_0),
        .\decode_to_execute_ENV_CTRL_reg[1] (IBusCachedPlugin_cache_n_530),
        .\decode_to_execute_INSTRUCTION_reg[11] (IBusCachedPlugin_cache_n_561),
        .\decode_to_execute_INSTRUCTION_reg[12] (IBusCachedPlugin_cache_n_539),
        .\decode_to_execute_INSTRUCTION_reg[17] (IBusCachedPlugin_cache_n_579),
        .\decode_to_execute_INSTRUCTION_reg[18] (IBusCachedPlugin_cache_n_580),
        .\decode_to_execute_INSTRUCTION_reg[21] (IBusCachedPlugin_cache_n_63),
        .\decode_to_execute_INSTRUCTION_reg[23] (IBusCachedPlugin_cache_n_562),
        .decode_to_execute_IS_CSR(decode_to_execute_IS_CSR),
        .decode_to_execute_MEMORY_ENABLE(decode_to_execute_MEMORY_ENABLE),
        .decode_to_execute_MEMORY_STORE(decode_to_execute_MEMORY_STORE),
        .decode_to_execute_REGFILE_WRITE_VALID_reg(IBusCachedPlugin_cache_n_479),
        .decode_to_execute_REGFILE_WRITE_VALID_reg_0(decode_to_execute_REGFILE_WRITE_VALID_reg_n_0),
        .\decode_to_execute_SHIFT_CTRL_reg[0] (IBusCachedPlugin_cache_n_537),
        .decode_to_execute_SRC2_FORCE_ZERO(decode_to_execute_SRC2_FORCE_ZERO),
        .decode_to_execute_SRC_USE_SUB_LESS(decode_to_execute_SRC_USE_SUB_LESS),
        .decode_to_execute_SRC_USE_SUB_LESS_reg(_zz_execute_SrcPlugin_addSub[3:1]),
        .decode_to_execute_SRC_USE_SUB_LESS_reg_0(IBusCachedPlugin_cache_n_582),
        .dff2_bus_ack(dff2_bus_ack),
        .dff2_bus_ack0(dff2_bus_ack0),
        .dff2_en(dff2_en),
        .dff_bus_ack(dff_bus_ack),
        .dff_bus_ack0(dff_bus_ack0),
        .dff_en(dff_en),
        .\execute_LightShifterPlugin_amplitudeReg_reg[0] (decode_to_execute_SRC2_CTRL),
        .\execute_LightShifterPlugin_amplitudeReg_reg[4] (IBusCachedPlugin_cache_n_536),
        .\execute_LightShifterPlugin_amplitudeReg_reg[4]_0 (decode_to_execute_PC[4:2]),
        .execute_LightShifterPlugin_isActive__0(execute_LightShifterPlugin_isActive__0),
        .execute_arbitration_flushIt(execute_arbitration_flushIt),
        .execute_arbitration_isValid_reg(IBusCachedPlugin_cache_n_478),
        .execute_arbitration_isValid_reg_0(IBusCachedPlugin_cache_n_559),
        .execute_arbitration_isValid_reg_1(execute_arbitration_isValid_i_2_n_0),
        .execute_arbitration_isValid_reg_2(execute_arbitration_isValid_reg_n_0),
        .execute_to_memory_ALIGNEMENT_FAULT(execute_to_memory_ALIGNEMENT_FAULT),
        .\execute_to_memory_BRANCH_CALC_reg[28] (IBusCachedPlugin_cache_n_473),
        .execute_to_memory_BRANCH_DO(execute_to_memory_BRANCH_DO),
        .execute_to_memory_BRANCH_DO_reg(IBusCachedPlugin_cache_n_8),
        .execute_to_memory_MEMORY_ENABLE(execute_to_memory_MEMORY_ENABLE),
        .execute_to_memory_MEMORY_STORE(execute_to_memory_MEMORY_STORE),
        .\execute_to_memory_REGFILE_WRITE_DATA_reg[31] ({IBusCachedPlugin_cache_n_486,IBusCachedPlugin_cache_n_487,IBusCachedPlugin_cache_n_488,IBusCachedPlugin_cache_n_489,IBusCachedPlugin_cache_n_490,IBusCachedPlugin_cache_n_491,IBusCachedPlugin_cache_n_492,IBusCachedPlugin_cache_n_493,IBusCachedPlugin_cache_n_494,IBusCachedPlugin_cache_n_495,IBusCachedPlugin_cache_n_496,IBusCachedPlugin_cache_n_497,IBusCachedPlugin_cache_n_498,IBusCachedPlugin_cache_n_499,IBusCachedPlugin_cache_n_500,IBusCachedPlugin_cache_n_501,IBusCachedPlugin_cache_n_502,IBusCachedPlugin_cache_n_503,IBusCachedPlugin_cache_n_504,IBusCachedPlugin_cache_n_505,IBusCachedPlugin_cache_n_506,IBusCachedPlugin_cache_n_507,IBusCachedPlugin_cache_n_508,IBusCachedPlugin_cache_n_509,IBusCachedPlugin_cache_n_510,IBusCachedPlugin_cache_n_511,IBusCachedPlugin_cache_n_512,IBusCachedPlugin_cache_n_513,IBusCachedPlugin_cache_n_514,IBusCachedPlugin_cache_n_515,IBusCachedPlugin_cache_n_516,IBusCachedPlugin_cache_n_517}),
        .execute_to_memory_REGFILE_WRITE_VALID(execute_to_memory_REGFILE_WRITE_VALID),
        .fetchStage_hit_hits_00_carry_0({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9] }),
        .fetchStage_hit_hits_00_carry_1({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13] }),
        .fetchStage_hit_hits_00_carry__0_0({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17] }),
        .fetchStage_hit_hits_00_carry__0_1({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21] }),
        .fetchStage_hit_hits_00_carry__0_2({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25] }),
        .fetchStage_hit_hits_00_carry__1_0({IBusCachedPlugin_mmuBus_rsp_isIoAccess,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29] }),
        .gpio_ien_storage(gpio_ien_storage),
        .gpio_oe_storage(gpio_oe_storage),
        .gpio_out_storage_reg(gpio_out_storage_reg),
        .gpioin0_enable_storage(gpioin0_enable_storage),
        .gpioin0_gpioin0_edge_storage(gpioin0_gpioin0_edge_storage),
        .gpioin0_gpioin0_edge_storage_reg(gpioin0_gpioin0_edge_storage_reg),
        .gpioin0_gpioin0_mode_storage(gpioin0_gpioin0_mode_storage),
        .gpioin0_gpioin0_pending(gpioin0_gpioin0_pending),
        .gpioin0_gpioin0_trigger(gpioin0_gpioin0_trigger),
        .gpioin1_enable_storage(gpioin1_enable_storage),
        .gpioin1_gpioin1_edge_storage(gpioin1_gpioin1_edge_storage),
        .gpioin1_gpioin1_edge_storage_reg(gpioin1_gpioin1_edge_storage_reg),
        .gpioin1_gpioin1_mode_storage(gpioin1_gpioin1_mode_storage),
        .gpioin1_gpioin1_pending(gpioin1_gpioin1_pending),
        .gpioin1_gpioin1_trigger(gpioin1_gpioin1_trigger),
        .gpioin2_enable_storage(gpioin2_enable_storage),
        .gpioin2_gpioin2_edge_storage(gpioin2_gpioin2_edge_storage),
        .gpioin2_gpioin2_edge_storage_reg(gpioin2_gpioin2_edge_storage_reg),
        .gpioin2_gpioin2_mode_storage(gpioin2_gpioin2_mode_storage),
        .gpioin2_gpioin2_pending(gpioin2_gpioin2_pending),
        .gpioin2_gpioin2_trigger(gpioin2_gpioin2_trigger),
        .gpioin3_enable_storage(gpioin3_enable_storage),
        .gpioin3_enable_storage_reg(gpioin3_enable_storage_reg),
        .gpioin3_gpioin3_edge_storage(gpioin3_gpioin3_edge_storage),
        .gpioin3_gpioin3_mode_storage(gpioin3_gpioin3_mode_storage),
        .gpioin3_gpioin3_pending(gpioin3_gpioin3_pending),
        .gpioin3_gpioin3_trigger(gpioin3_gpioin3_trigger),
        .gpioin4_enable_storage(gpioin4_enable_storage),
        .gpioin4_enable_storage_reg(gpioin4_enable_storage_reg),
        .gpioin4_gpioin4_edge_storage(gpioin4_gpioin4_edge_storage),
        .gpioin4_gpioin4_mode_storage(gpioin4_gpioin4_mode_storage),
        .gpioin4_gpioin4_pending(gpioin4_gpioin4_pending),
        .gpioin4_gpioin4_trigger(gpioin4_gpioin4_trigger),
        .gpioin5_enable_storage(gpioin5_enable_storage),
        .gpioin5_enable_storage_reg(gpioin5_enable_storage_reg),
        .gpioin5_gpioin5_edge_storage(gpioin5_gpioin5_edge_storage),
        .gpioin5_gpioin5_mode_storage(gpioin5_gpioin5_mode_storage),
        .gpioin5_gpioin5_pending(gpioin5_gpioin5_pending),
        .gpioin5_gpioin5_trigger(gpioin5_gpioin5_trigger),
        .grant_reg(grant_reg),
        .hk_ack_i(hk_ack_i),
        .int_rst_reg(int_rst_reg),
        .int_rst_reg_0(int_rst_reg_0),
        .int_rst_reg_1(int_rst_reg_1),
        .int_rst_reg_2(int_rst_reg_2),
        .int_rst_reg_3(int_rst_reg_3),
        .\interface0_bank_bus_dat_r_reg[31] (\interface0_bank_bus_dat_r_reg[31] ),
        .\interface10_bank_bus_dat_r_reg[31] (\interface10_bank_bus_dat_r_reg[31] ),
        .\interface10_bank_bus_dat_r_reg[31]_0 (\interface10_bank_bus_dat_r_reg[31]_0 ),
        .\interface10_bank_bus_dat_r_reg[31]_1 (\interface10_bank_bus_dat_r_reg[31]_1 ),
        .\interface11_bank_bus_dat_r_reg[0] (\interface11_bank_bus_dat_r_reg[0] ),
        .\interface11_bank_bus_dat_r_reg[0]_0 (\interface11_bank_bus_dat_r_reg[0]_0 ),
        .\interface11_bank_bus_dat_r_reg[1] (\interface11_bank_bus_dat_r_reg[1] ),
        .\interface11_bank_bus_dat_r_reg[1]_0 (\interface11_bank_bus_dat_r_reg[1]_0 ),
        .\interface12_bank_bus_dat_r_reg[0] (\FSM_onehot_grant_reg[2]_0 ),
        .\interface12_bank_bus_dat_r_reg[0]_0 (\FSM_onehot_grant_reg[2]_1 ),
        .\interface12_bank_bus_dat_r_reg[0]_1 (\FSM_onehot_grant_reg[2]_25 ),
        .\interface1_bank_bus_dat_r_reg[0] (\interface1_bank_bus_dat_r_reg[0] ),
        .\interface2_bank_bus_dat_r_reg[0] (\interface2_bank_bus_dat_r_reg[0] ),
        .\interface3_bank_bus_dat_r[31]_i_1_0 (\interface3_bank_bus_dat_r[31]_i_1 ),
        .\interface3_bank_bus_dat_r[31]_i_1_1 (\interface3_bank_bus_dat_r[31]_i_1_0 ),
        .\interface3_bank_bus_dat_r[31]_i_6_0 (\interface3_bank_bus_dat_r[31]_i_6 ),
        .\interface3_bank_bus_dat_r_reg[0] (\interface3_bank_bus_dat_r_reg[0] ),
        .\interface3_bank_bus_dat_r_reg[23] (\interface3_bank_bus_dat_r_reg[23] ),
        .\interface3_bank_bus_dat_r_reg[31] (\interface3_bank_bus_dat_r_reg[31] ),
        .\interface3_bank_bus_dat_r_reg[31]_0 (\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .\interface3_bank_bus_dat_r_reg[7] (\interface3_bank_bus_dat_r_reg[7] ),
        .\interface5_bank_bus_dat_r_reg[0] (\interface5_bank_bus_dat_r_reg[0] ),
        .\interface5_bank_bus_dat_r_reg[0]_0 (\interface5_bank_bus_dat_r_reg[0]_0 ),
        .\interface5_bank_bus_dat_r_reg[0]_1 (\interface5_bank_bus_dat_r_reg[0]_1 ),
        .\interface6_bank_bus_dat_r[31]_i_6_0 (\interface6_bank_bus_dat_r[31]_i_6 ),
        .\interface6_bank_bus_dat_r_reg[31] (\interface6_bank_bus_dat_r_reg[31] ),
        .\interface6_bank_bus_dat_r_reg[31]_0 (\interface6_bank_bus_dat_r_reg[31]_0 ),
        .\interface7_bank_bus_dat_r_reg[0] (\interface7_bank_bus_dat_r_reg[0] ),
        .\interface8_bank_bus_dat_r_reg[0] (\interface8_bank_bus_dat_r_reg[0] ),
        .\interface9_bank_bus_dat_r_reg[0] (\interface9_bank_bus_dat_r_reg[0] ),
        .\interface9_bank_bus_dat_r_reg[0]_0 (\interface9_bank_bus_dat_r_reg[0]_0 ),
        .\interface9_bank_bus_dat_r_reg[15] (\interface9_bank_bus_dat_r_reg[15] ),
        .\interface9_bank_bus_dat_r_reg[15]_0 (\interface9_bank_bus_dat_r_reg[15]_0 ),
        .\interface9_bank_bus_dat_r_reg[16] (\interface9_bank_bus_dat_r_reg[16] ),
        .\interface9_bank_bus_dat_r_reg[7] (\interface9_bank_bus_dat_r_reg[7] ),
        .\interface9_bank_bus_dat_r_reg[7]_0 (\interface9_bank_bus_dat_r_reg[7]_0 ),
        .\io_cpu_fetch_data_regNextWhen_reg[14]_0 ({_zz__zz_decode_ENV_CTRL_2_15,_zz_decode_SHIFT_CTRL_2}),
        .\io_cpu_fetch_data_regNextWhen_reg[21]_0 (IBusCachedPlugin_cache_n_567),
        .\io_cpu_fetch_data_regNextWhen_reg[21]_1 (IBusCachedPlugin_cache_n_573),
        .\io_cpu_fetch_data_regNextWhen_reg[21]_2 (IBusCachedPlugin_cache_n_576),
        .\io_cpu_fetch_data_regNextWhen_reg[22]_0 (IBusCachedPlugin_cache_n_574),
        .\io_cpu_fetch_data_regNextWhen_reg[26]_0 (IBusCachedPlugin_cache_n_575),
        .\io_cpu_fetch_data_regNextWhen_reg[29]_0 (IBusCachedPlugin_cache_n_568),
        .\io_cpu_fetch_data_regNextWhen_reg[29]_1 (IBusCachedPlugin_cache_n_569),
        .\io_cpu_fetch_data_regNextWhen_reg[2]_0 (_zz_decode_SRC2_CTRL_2),
        .\io_cpu_fetch_data_regNextWhen_reg[30]_0 (IBusCachedPlugin_cache_n_571),
        .\io_cpu_fetch_data_regNextWhen_reg[30]_1 (IBusCachedPlugin_cache_n_572),
        .\io_cpu_fetch_data_regNextWhen_reg[31]_0 (\io_cpu_fetch_data_regNextWhen_reg[31] ),
        .\io_cpu_fetch_data_regNextWhen_reg[4]_0 ({_zz_decode_ALU_CTRL_2,_zz__zz_decode_ENV_CTRL_2_85}),
        .\io_cpu_fetch_data_regNextWhen_reg[6]_0 ({_zz_decode_BRANCH_CTRL_2,IBusCachedPlugin_cache_n_30}),
        .\io_cpu_fetch_data_regNextWhen_reg[6]_1 ({_zz_decode_ENV_CTRL_7,_zz__zz_decode_ENV_CTRL_2_3}),
        .\io_cpu_fetch_data_regNextWhen_reg[6]_2 (_zz_decode_SRC1_CTRL_2),
        .\la_ien_storage[127]_i_3_0 (\la_ien_storage[127]_i_3 ),
        .\la_ien_storage[127]_i_3_1 (\la_ien_storage[127]_i_3_0 ),
        .\la_ien_storage[127]_i_3_2 (\la_ien_storage[127]_i_3_1 ),
        .\la_ien_storage[127]_i_4_0 (\la_ien_storage[127]_i_4 ),
        .\la_ien_storage[127]_i_4_1 (\la_ien_storage[127]_i_4_0 ),
        .\la_ien_storage[127]_i_4_2 (\la_ien_storage[127]_i_4_1 ),
        .\la_ien_storage[63]_i_2_0 (\la_ien_storage[63]_i_2 ),
        .\la_ien_storage[95]_i_2_0 (\la_ien_storage[95]_i_2 ),
        .la_input(la_input),
        .\la_oe_storage[127]_i_2_0 (\la_oe_storage[127]_i_2 ),
        .\la_oe_storage[63]_i_3_0 (\la_oe_storage[63]_i_3 ),
        .\la_out_storage[127]_i_3_0 (\la_out_storage[127]_i_3 ),
        .\la_out_storage_reg[31] (\la_out_storage_reg[31] ),
        .\lineLoader_flushCounter_reg[1]_0 (_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_n_0),
        .litespi_grant_reg(litespi_grant_reg),
        .\litespi_state_reg[0] (\litespi_state_reg[0] ),
        .\litespi_state_reg[0]_0 (\litespi_state_reg[0]_0 ),
        .\litespi_state_reg[0]_1 (\litespi_state_reg[0]_1 ),
        .\litespi_state_reg[0]_2 (\litespi_state_reg[0]_2 ),
        .\litespi_state_reg[2]_i_2_0 (\litespi_state_reg[2]_i_2 [29:3]),
        .litespiphy_next_state__0(litespiphy_next_state__0),
        .litespiphy_state(litespiphy_state),
        .memdat_3(memdat_3),
        .\memdat_3_reg[7] (\memdat_3_reg[7] ),
        .memory_to_writeBack_MEMORY_READ_DATA(memory_to_writeBack_MEMORY_READ_DATA),
        .memory_to_writeBack_REGFILE_WRITE_VALID(memory_to_writeBack_REGFILE_WRITE_VALID),
        .mgmtsoc_adr1(mgmtsoc_adr1),
        .mgmtsoc_bus_errors_reg(mgmtsoc_bus_errors_reg),
        .\mgmtsoc_bus_errors_reg[31] (\mgmtsoc_bus_errors_reg[31] ),
        .mgmtsoc_crossbar_source_payload_len(mgmtsoc_crossbar_source_payload_len),
        .mgmtsoc_dat_w(mgmtsoc_dat_w[1]),
        .mgmtsoc_en_storage(mgmtsoc_en_storage),
        .mgmtsoc_en_storage_reg(mgmtsoc_en_storage_reg),
        .mgmtsoc_enable_storage(mgmtsoc_enable_storage),
        .mgmtsoc_enable_storage_reg(mgmtsoc_enable_storage_reg),
        .mgmtsoc_litespimmap_burst_adr_litespi_next_value10(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[28:2]),
        .\mgmtsoc_litespimmap_burst_adr_reg[28] (\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .\mgmtsoc_litespimmap_burst_adr_reg[29] (\mgmtsoc_litespimmap_burst_adr_reg[29] [29:3]),
        .\mgmtsoc_litespimmap_burst_adr_reg[29]_0 (Q),
        .\mgmtsoc_litespimmap_burst_adr_reg[29]_1 ({\dBus_cmd_rData_address_reg_n_0_[31] ,\dBus_cmd_rData_address_reg_n_0_[30] ,\dBus_cmd_rData_address_reg_n_0_[29] ,\dBus_cmd_rData_address_reg_n_0_[28] ,\dBus_cmd_rData_address_reg_n_0_[27] ,\dBus_cmd_rData_address_reg_n_0_[26] ,\dBus_cmd_rData_address_reg_n_0_[25] ,\dBus_cmd_rData_address_reg_n_0_[24] ,\dBus_cmd_rData_address_reg_n_0_[23] ,\dBus_cmd_rData_address_reg_n_0_[22] ,\dBus_cmd_rData_address_reg_n_0_[21] ,\dBus_cmd_rData_address_reg_n_0_[20] ,\dBus_cmd_rData_address_reg_n_0_[19] ,\dBus_cmd_rData_address_reg_n_0_[18] ,\dBus_cmd_rData_address_reg_n_0_[17] ,\dBus_cmd_rData_address_reg_n_0_[16] ,\dBus_cmd_rData_address_reg_n_0_[15] ,\dBus_cmd_rData_address_reg_n_0_[14] ,\dBus_cmd_rData_address_reg_n_0_[13] ,\dBus_cmd_rData_address_reg_n_0_[12] ,\dBus_cmd_rData_address_reg_n_0_[11] ,\dBus_cmd_rData_address_reg_n_0_[10] ,\dBus_cmd_rData_address_reg_n_0_[9] ,\dBus_cmd_rData_address_reg_n_0_[8] ,\dBus_cmd_rData_address_reg_n_0_[7] ,\dBus_cmd_rData_address_reg_n_0_[6] ,\dBus_cmd_rData_address_reg_n_0_[5] ,\dBus_cmd_rData_address_reg_n_0_[4] ,\dBus_cmd_rData_address_reg_n_0_[3] ,\dBus_cmd_rData_address_reg_n_0_[2] ,\dBus_cmd_rData_address_reg_n_0_[1] ,\dBus_cmd_rData_address_reg_n_0_[0] }),
        .mgmtsoc_litespimmap_cs(mgmtsoc_litespimmap_cs),
        .\mgmtsoc_litespisdrphycore_count_reg[2] (\mgmtsoc_litespisdrphycore_count_reg[2] ),
        .\mgmtsoc_litespisdrphycore_count_reg[2]_0 (\mgmtsoc_litespisdrphycore_count_reg[2]_0 ),
        .mgmtsoc_litespisdrphycore_sr_out1(mgmtsoc_litespisdrphycore_sr_out1),
        .\mgmtsoc_litespisdrphycore_sr_out[14]_i_5_0 (\mgmtsoc_litespisdrphycore_sr_out[18]_i_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[16]_i_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_1 (\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 (\mgmtsoc_litespisdrphycore_sr_out[17]_i_4 ),
        .\mgmtsoc_litespisdrphycore_sr_out[17]_i_4_1 (\mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 (\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out[19]_i_4_0 (\mgmtsoc_litespisdrphycore_sr_out[19]_i_4 ),
        .\mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[22]_i_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out[22]_i_2_1 (\mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[29]_i_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 (\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_2 (\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[30]_i_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 (\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 (\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 (\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_4 (\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_8_0 (\mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[31]_i_11_0 (mgmtsoc_crossbar_source_payload_data),
        .\mgmtsoc_litespisdrphycore_sr_out[31]_i_45_0 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_45 [24:3]),
        .\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_5 ),
        .\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_1 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[31]_i_6_0 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_6 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[10] (\mgmtsoc_litespisdrphycore_sr_out_reg[10] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[11] (\mgmtsoc_litespisdrphycore_sr_out_reg[11] [7:2]),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[2] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 (\mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[11]_3 (\mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[12] (\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[13] (\mgmtsoc_litespisdrphycore_sr_out_reg[13] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[14] (\mgmtsoc_litespisdrphycore_sr_out_reg[14] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[15] (\mgmtsoc_litespisdrphycore_sr_out_reg[15] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[16] (\mgmtsoc_litespisdrphycore_sr_out_reg[16] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 (\mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[17] (\mgmtsoc_litespisdrphycore_sr_out_reg[17] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[18] (\mgmtsoc_litespisdrphycore_sr_out_reg[18] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[18]_2 (\mgmtsoc_litespisdrphycore_sr_out[18]_i_9_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[19] (\mgmtsoc_litespisdrphycore_sr_out_reg[19] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[19]_2 (\mgmtsoc_litespisdrphycore_sr_out[19]_i_6_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[20] (\mgmtsoc_litespisdrphycore_sr_out_reg[20] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[21] (\mgmtsoc_litespisdrphycore_sr_out_reg[21] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[22] (\mgmtsoc_litespisdrphycore_sr_out_reg[22] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[23] (\mgmtsoc_litespisdrphycore_sr_out_reg[23] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[24] (\mgmtsoc_litespisdrphycore_sr_out_reg[24] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[25] (\mgmtsoc_litespisdrphycore_sr_out_reg[25] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[26] (\mgmtsoc_litespisdrphycore_sr_out_reg[26] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[27] (\mgmtsoc_litespisdrphycore_sr_out_reg[27] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[28] (\mgmtsoc_litespisdrphycore_sr_out_reg[28] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[29] (\mgmtsoc_litespisdrphycore_sr_out_reg[29] [29:3]),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[30] (\mgmtsoc_litespisdrphycore_sr_out_reg[30] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[31] (\mgmtsoc_litespisdrphycore_sr_out_reg[31] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 (\mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[5] (\mgmtsoc_litespisdrphycore_sr_out_reg[5] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[5]_0 (\mgmtsoc_litespisdrphycore_sr_out[5]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6] (\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 (\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 (\mgmtsoc_litespisdrphycore_sr_out_reg[6] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 (\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 (\mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[7] (\mgmtsoc_litespisdrphycore_sr_out_reg[7] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[8] (\mgmtsoc_litespisdrphycore_sr_out_reg[8] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 (\mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[9] (\mgmtsoc_litespisdrphycore_sr_out_reg[9] ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[9]_0 (\mgmtsoc_litespisdrphycore_sr_out[9]_i_5_n_0 ),
        .\mgmtsoc_litespisdrphycore_storage[7]_i_3_0 (\mgmtsoc_litespisdrphycore_storage[7]_i_3 ),
        .\mgmtsoc_load_storage[31]_i_2_0 (\mgmtsoc_load_storage[31]_i_2 ),
        .\mgmtsoc_load_storage[31]_i_3_0 (\mgmtsoc_load_storage[31]_i_3 ),
        .\mgmtsoc_load_storage_reg[31] (\mgmtsoc_load_storage_reg[31] ),
        .\mgmtsoc_master_rx_fifo_source_payload_data_reg[0] (\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_6_n_0 ),
        .\mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_0 (\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_7_n_0 ),
        .\mgmtsoc_master_rx_fifo_source_payload_data_reg[0]_1 (\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_8_n_0 ),
        .\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] (\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] ),
        .mgmtsoc_master_rx_fifo_source_valid_reg(litespi_rx_demux_endpoint1_source_ready),
        .mgmtsoc_master_rx_fifo_source_valid_reg_0(mgmtsoc_master_rx_fifo_source_valid_reg),
        .mgmtsoc_master_status_status(mgmtsoc_master_status_status),
        .mgmtsoc_pending_r(mgmtsoc_pending_r),
        .mgmtsoc_pending_r_reg(mgmtsoc_pending_r_reg),
        .mgmtsoc_reset_re(mgmtsoc_reset_re),
        .\mgmtsoc_reset_storage_reg[0] (\mgmtsoc_reset_storage_reg[0] ),
        .\mgmtsoc_reset_storage_reg[0]_0 (\mgmtsoc_reset_storage_reg[0]_0 ),
        .\mgmtsoc_reset_storage_reg[1] (\mgmtsoc_reset_storage_reg[1] ),
        .\mgmtsoc_reset_storage_reg[1]_0 (IBusCachedPlugin_cache_n_518),
        .\mgmtsoc_reset_storage_reg[1]_1 (\mgmtsoc_reset_storage_reg[1]_0 ),
        .mgmtsoc_update_value_storage(mgmtsoc_update_value_storage),
        .mgmtsoc_update_value_storage_reg(mgmtsoc_update_value_storage_reg),
        .mgmtsoc_vexriscv_debug_reset(mgmtsoc_vexriscv_debug_reset),
        .\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] (\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] ),
        .\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 (\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 ),
        .\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 (\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 ),
        .\mgmtsoc_vexriscv_i_cmd_payload_data_reg[17] (IBusCachedPlugin_cache_n_475),
        .mgmtsoc_vexriscv_i_cmd_payload_wr_reg(\uartwishbonebridge_state_reg[0] ),
        .mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0(mgmtsoc_vexriscv_i_cmd_payload_wr_reg),
        .mgmtsoc_vexriscv_transfer_complete_reg(mgmtsoc_vexriscv_transfer_complete_reg),
        .mgmtsoc_vexriscv_transfer_complete_reg_0(mgmtsoc_vexriscv_transfer_complete_reg_0),
        .mgmtsoc_vexriscv_transfer_complete_reg_1(DebugPlugin_haltedByBreak_reg_0),
        .mgmtsoc_vexriscv_transfer_in_progress_reg(mgmtsoc_vexriscv_transfer_in_progress_reg),
        .mgmtsoc_vexriscv_transfer_in_progress_reg_0(mgmtsoc_vexriscv_transfer_in_progress_reg_0),
        .mgmtsoc_vexriscv_transfer_in_progress_reg_1(\FSM_sequential_switch_Fetcher_l362_reg[1]_0 ),
        .mgmtsoc_vexriscv_transfer_wait_for_ack_reg(mgmtsoc_vexriscv_transfer_wait_for_ack_reg),
        .mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0(mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0),
        .mgmtsoc_zero_pending(mgmtsoc_zero_pending),
        .mprj_ack_i_core(mprj_ack_i_core),
        .mprj_sel_o_core(mprj_sel_o_core),
        .mprj_wb_iena_storage_reg(mprj_wb_iena_storage_reg),
        .multiregimpl134_regs1(multiregimpl134_regs1),
        .multiregimpl135_regs1(multiregimpl135_regs1),
        .multiregimpl136_regs1(multiregimpl136_regs1),
        .multiregimpl2_regs1(multiregimpl2_regs1),
        .out(out),
        .p_0_in33_in(p_0_in33_in),
        .p_1_in(p_1_in),
        .ready_reg(ready_reg),
        .ready_reg_0(ready_reg_0),
        .reset0(reset0),
        .slave_sel_reg({slave_sel_reg[6:3],slave_sel_reg[0]}),
        .spi_enabled_storage_reg(spi_enabled_storage_reg),
        .\spi_master_cs_storage_reg[16] (D),
        .spi_master_loopback_storage(spi_master_loopback_storage),
        .spi_master_loopback_storage_reg(spi_master_loopback_storage_reg),
        .state_reg(shared_ack),
        .state_reg_0(state_reg),
        .state_reg_1(state_reg_0),
        .state_reg_2(state_reg_1),
        .state_reg_3(state_reg_2),
        .state_reg_4(IBusCachedPlugin_cache_n_466),
        .switch_Fetcher_l362(switch_Fetcher_l362),
        .\uart_enable_storage_reg[0] (\uart_enable_storage_reg[0] ),
        .\uart_enable_storage_reg[0]_0 (\uart_enable_storage_reg[0]_0 ),
        .\uart_enable_storage_reg[1] (\uart_enable_storage_reg[1] ),
        .uart_enabled_storage(uart_enabled_storage),
        .uart_enabled_storage_reg(uart_enabled_storage_reg),
        .\uart_pending_r_reg[0] (\uart_pending_r_reg[0] ),
        .\uart_pending_r_reg[0]_0 (\dbg_uart_data_reg[0] ),
        .\uart_pending_r_reg[0]_1 (\uart_pending_r_reg[0]_0 ),
        .\uart_pending_r_reg[1] (\uart_pending_r_reg[1] ),
        .\uart_pending_r_reg[1]_0 (\uart_pending_r_reg[1]_0 ),
        .uart_pending_status_reg(uart_pending_status_reg),
        .\uart_tx_fifo_level0_reg[1] (uart_tx_fifo_wrport_we__0),
        .\uart_tx_fifo_level0_reg[2] (\uart_tx_fifo_level0_reg[2] ),
        .\uart_tx_fifo_level0_reg[3] (\uart_tx_fifo_level0_reg[3] ),
        .\uart_tx_fifo_level0_reg[4] (\uart_tx_fifo_level0_reg[4] ),
        .\uart_tx_fifo_produce_reg[0] (\uart_tx_fifo_produce_reg[0] ),
        .uart_tx_fifo_rdport_re(uart_tx_fifo_rdport_re),
        .uart_tx_fifo_syncfifo_readable(uart_tx_fifo_syncfifo_readable),
        .\user_irq_ena_storage_reg[0] (\user_irq_ena_storage_reg[0] ),
        .\user_irq_ena_storage_reg[0]_0 (\user_irq_ena_storage_reg[0]_0 ),
        .\user_irq_ena_storage_reg[0]_1 (\user_irq_ena_storage_reg[0]_1 ),
        .\user_irq_ena_storage_reg[1] (\user_irq_ena_storage_reg[1] ),
        .\user_irq_ena_storage_reg[1]_0 (\user_irq_ena_storage_reg[1]_0 ),
        .\user_irq_ena_storage_reg[1]_1 (mgmtsoc_dat_w[0]),
        .\user_irq_ena_storage_reg[1]_2 (\user_irq_ena_storage_reg[1]_1 ),
        .\user_irq_ena_storage_reg[2] (\user_irq_ena_storage_reg[2] ),
        .\user_irq_ena_storage_reg[2]_0 (\user_irq_ena_storage_reg[2]_0 ),
        .\user_irq_ena_storage_reg[2]_1 (\user_irq_ena_storage_reg[2]_1 ),
        .\wbbd_addr[1]_i_3_0 (\wbbd_addr[1]_i_3 ),
        .\wbbd_addr[1]_i_3_1 (\wbbd_addr[1]_i_3_0 ),
        .\wbbd_addr[2]_i_5 (\wbbd_addr[2]_i_5 ),
        .\wbbd_addr[4]_i_3_0 (wbbd_write_reg),
        .\wbbd_addr[4]_i_3_1 (\wbbd_addr[4]_i_3 ),
        .\wbbd_addr_reg[0] (\wbbd_addr_reg[0] ),
        .\wbbd_addr_reg[0]_0 (\wbbd_addr_reg[0]_0 ),
        .\wbbd_addr_reg[2] (\wbbd_addr_reg[2] ),
        .\wbbd_addr_reg[2]_0 (\wbbd_addr_reg[2]_0 ),
        .\wbbd_addr_reg[3] (\wbbd_addr_reg[3] ),
        .\wbbd_addr_reg[4] (\wbbd_addr_reg[4] ),
        .\wbbd_addr_reg[4]_0 (\wbbd_addr_reg[4]_0 ),
        .\wbbd_addr_reg[4]_1 (\wbbd_addr_reg[4]_1 ),
        .when_CsrPlugin_l1019(when_CsrPlugin_l1019),
        .when_CsrPlugin_l909_1(when_CsrPlugin_l909_1),
        .when_Pipeline_l124_2(when_Pipeline_l124_2),
        .writeBack_arbitration_isValid(writeBack_arbitration_isValid),
        .writeBack_arbitration_isValid_reg(IBusCachedPlugin_cache_n_6),
        .writeBack_arbitration_isValid_reg_0(IBusCachedPlugin_cache_n_533));
  FDRE IBusCachedPlugin_fetchPc_booted_reg
       (.C(clock),
        .CE(1'b1),
        .D(1'b1),
        .Q(IBusCachedPlugin_fetchPc_booted),
        .R(reset0));
  FDRE IBusCachedPlugin_fetchPc_inc_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_480),
        .Q(_zz_IBusCachedPlugin_fetchPc_pc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[10]_i_2 
       (.I0(CsrPlugin_mepc__0[10]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[10]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[10]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[11]_i_2 
       (.I0(CsrPlugin_mepc__0[11]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[11]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[11]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[12]_i_2 
       (.I0(CsrPlugin_mepc__0[12]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[12]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[12]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[13]_i_2 
       (.I0(CsrPlugin_mepc__0[13]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[13]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[13]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[14]_i_2 
       (.I0(CsrPlugin_mepc__0[14]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[14]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[14]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[15]_i_2 
       (.I0(CsrPlugin_mepc__0[15]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[15]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[15]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[16]_i_2 
       (.I0(CsrPlugin_mepc__0[16]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[16]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[16]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \IBusCachedPlugin_fetchPc_pcReg[17]_i_2 
       (.I0(CsrPlugin_mepc__0[17]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[17]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[17]),
        .O(\IBusCachedPlugin_fetchPc_pcReg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[18]_i_2 
       (.I0(CsrPlugin_mepc__0[18]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[18]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[18]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[19]_i_2 
       (.I0(CsrPlugin_mepc__0[19]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[19]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[19]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[20]_i_2 
       (.I0(CsrPlugin_mepc__0[20]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[20]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[20]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[21]_i_2 
       (.I0(CsrPlugin_mepc__0[21]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[21]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[21]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[22]_i_2 
       (.I0(CsrPlugin_mepc__0[22]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[22]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[22]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[23]_i_2 
       (.I0(CsrPlugin_mepc__0[23]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[23]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[23]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[24]_i_2 
       (.I0(CsrPlugin_mepc__0[24]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[24]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[24]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[25]_i_2 
       (.I0(CsrPlugin_mepc__0[25]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[25]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[25]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[26]_i_2 
       (.I0(CsrPlugin_mepc__0[26]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[26]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[26]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[27]_i_2 
       (.I0(CsrPlugin_mepc__0[27]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[27]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[27]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IBusCachedPlugin_fetchPc_pcReg[28]_i_2 
       (.I0(memory_arbitration_isValid_reg_n_0),
        .I1(execute_to_memory_BRANCH_DO),
        .O(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \IBusCachedPlugin_fetchPc_pcReg[28]_i_4 
       (.I0(reset0),
        .I1(CsrPlugin_mepc__0[28]),
        .I2(IBusCachedPlugin_cache_n_533),
        .I3(p_1_in_0[28]),
        .I4(IBusCachedPlugin_cache_n_6),
        .O(\IBusCachedPlugin_fetchPc_pcReg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[29]_i_2 
       (.I0(CsrPlugin_mepc__0[29]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[29]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[29]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[30]_i_2 
       (.I0(CsrPlugin_mepc__0[30]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[30]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[30]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \IBusCachedPlugin_fetchPc_pcReg[31]_i_3 
       (.I0(CsrPlugin_mepc__0[31]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[31]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[31]),
        .O(\IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \IBusCachedPlugin_fetchPc_pcReg[5]_i_6 
       (.I0(\IBusCachedPlugin_fetchPc_pcReg[5]_i_8_n_0 ),
        .I1(execute_to_memory_ENV_CTRL[0]),
        .I2(memory_arbitration_isValid_reg_n_0),
        .I3(execute_to_memory_ENV_CTRL[1]),
        .I4(IBusCachedPlugin_cache_n_530),
        .O(\IBusCachedPlugin_fetchPc_pcReg[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \IBusCachedPlugin_fetchPc_pcReg[5]_i_8 
       (.I0(memory_to_writeBack_ENV_CTRL[1]),
        .I1(memory_to_writeBack_ENV_CTRL[0]),
        .I2(writeBack_arbitration_isValid),
        .O(\IBusCachedPlugin_fetchPc_pcReg[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[6]_i_2 
       (.I0(CsrPlugin_mepc__0[6]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[6]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[6]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \IBusCachedPlugin_fetchPc_pcReg[7]_i_2 
       (.I0(CsrPlugin_mepc__0[7]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[7]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[7]),
        .I5(\IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0 ),
        .O(\IBusCachedPlugin_fetchPc_pcReg[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \IBusCachedPlugin_fetchPc_pcReg[8]_i_2 
       (.I0(CsrPlugin_mepc__0[8]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[8]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[8]),
        .O(\IBusCachedPlugin_fetchPc_pcReg[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \IBusCachedPlugin_fetchPc_pcReg[9]_i_2 
       (.I0(CsrPlugin_mepc__0[9]),
        .I1(IBusCachedPlugin_cache_n_533),
        .I2(p_1_in_0[9]),
        .I3(IBusCachedPlugin_cache_n_6),
        .I4(execute_to_memory_BRANCH_CALC__0[9]),
        .O(\IBusCachedPlugin_fetchPc_pcReg[9]_i_2_n_0 ));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[10] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_26),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[11] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_25),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[12] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_24),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12] ),
        .R(reset0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3 
       (.CI(IBusCachedPlugin_cache_n_581),
        .CO({\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_0 ,\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_1 ,\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_2 ,\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_7 }),
        .S({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9] }));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[13] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_23),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[14] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_22),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[15] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_21),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[16] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_20),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16] ),
        .R(reset0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3 
       (.CI(\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_0 ),
        .CO({\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_0 ,\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_1 ,\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_2 ,\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_7 }),
        .S({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13] }));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[17] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_483),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[18] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_19),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[19] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_18),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[20] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_17),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20] ),
        .R(reset0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3 
       (.CI(\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_0 ),
        .CO({\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_0 ,\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_1 ,\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_2 ,\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_7 }),
        .S({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17] }));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[21] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_16),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[22] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_15),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[23] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_14),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[24] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_13),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24] ),
        .R(reset0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3 
       (.CI(\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_0 ),
        .CO({\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_0 ,\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_1 ,\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_2 ,\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_7 }),
        .S({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21] }));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[25] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_12),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[26] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_11),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[27] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_10),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27] ),
        .R(reset0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3 
       (.CI(\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_0 ),
        .CO({\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_0 ,\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_1 ,\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_2 ,\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_4 ,\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_7 }),
        .S({\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25] }));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_473),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[29] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_9),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[2] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_iBusRsp_stages_0_input_payload[2]),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[2] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[30] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_7),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[31] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_482),
        .Q(IBusCachedPlugin_mmuBus_rsp_isIoAccess),
        .R(reset0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2 
       (.CI(\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_0 ),
        .CO({\NLW_IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_CO_UNCONNECTED [3:2],\IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_2 ,\IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_O_UNCONNECTED [3],\IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_5 ,\IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_6 ,\IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_7 }),
        .S({1'b0,IBusCachedPlugin_mmuBus_rsp_isIoAccess,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30] ,\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29] }));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[3] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_iBusRsp_stages_0_input_payload[3]),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[3] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[4] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_iBusRsp_stages_0_input_payload[4]),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[4] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[5] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_iBusRsp_stages_0_input_payload[5]),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[5] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[6] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_28),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[6] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[7] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_27),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[7] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[8] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_485),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[8] ),
        .R(reset0));
  FDRE \IBusCachedPlugin_fetchPc_pcReg_reg[9] 
       (.C(clock),
        .CE(IBusCachedPlugin_cache_n_474),
        .D(IBusCachedPlugin_cache_n_484),
        .Q(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9] ),
        .R(reset0));
  FDRE IBusCachedPlugin_injector_nextPcCalc_valids_0_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_585),
        .Q(IBusCachedPlugin_injector_nextPcCalc_valids_0),
        .R(reset0));
  FDRE IBusCachedPlugin_injector_nextPcCalc_valids_1_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_481),
        .Q(IBusCachedPlugin_injector_nextPcCalc_valids_1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_i_10
       (.I0(grant_reg[0]),
        .I1(\_zz_iBusWishbone_ADR_reg_n_0_[0] ),
        .I2(\dBus_cmd_rData_address_reg_n_0_[2] ),
        .I3(grant_reg[1]),
        .I4(Q[0]),
        .O(\FSM_onehot_grant_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_11__0
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [15]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[15] ),
        .O(\dbg_uart_data_reg[31] [15]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_12__0
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [14]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[14] ),
        .O(\dbg_uart_data_reg[31] [14]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_13__0
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [13]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[13] ),
        .O(\dbg_uart_data_reg[31] [13]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_14__0
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [12]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[12] ),
        .O(\dbg_uart_data_reg[31] [12]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_15__0
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [11]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[11] ),
        .O(\dbg_uart_data_reg[31] [11]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_16
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [10]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[10] ),
        .O(\dbg_uart_data_reg[31] [10]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_17
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [9]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[9] ),
        .O(\dbg_uart_data_reg[31] [9]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_18
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [8]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[8] ),
        .O(\dbg_uart_data_reg[31] [8]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_19
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [7]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[7] ),
        .O(\dbg_uart_data_reg[31] [7]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_20
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [6]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[6] ),
        .O(\dbg_uart_data_reg[31] [6]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_21
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [5]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[5] ),
        .O(\dbg_uart_data_reg[31] [5]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_22
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [4]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[4] ),
        .O(\dbg_uart_data_reg[31] [4]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_23
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [3]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[3] ),
        .O(\dbg_uart_data_reg[31] [3]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_24
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [2]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[2] ),
        .O(\dbg_uart_data_reg[31] [2]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_25
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [1]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[1] ),
        .O(\dbg_uart_data_reg[31] [1]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_26
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [0]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[0] ),
        .O(\dbg_uart_data_reg[31] [0]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_35
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [23]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[23] ),
        .O(\dbg_uart_data_reg[31] [23]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_36
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [22]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[22] ),
        .O(\dbg_uart_data_reg[31] [22]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_37
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [21]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[21] ),
        .O(\dbg_uart_data_reg[31] [21]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_38
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [20]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[20] ),
        .O(\dbg_uart_data_reg[31] [20]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_39
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [19]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[19] ),
        .O(\dbg_uart_data_reg[31] [19]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_40
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [18]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[18] ),
        .O(\dbg_uart_data_reg[31] [18]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_41
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [17]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[17] ),
        .O(\dbg_uart_data_reg[31] [17]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAM_reg_i_42
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [16]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg_n_0_[16] ),
        .O(\dbg_uart_data_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFFBFBFFFFFBBB)) 
    RAM_reg_i_48
       (.I0(RAM_reg),
        .I1(dBus_cmd_rData_wr_reg_n_0),
        .I2(\dBus_cmd_rData_address_reg_n_0_[1] ),
        .I3(\dBus_cmd_rData_size_reg_n_0_[0] ),
        .I4(p_0_in0),
        .I5(\dBus_cmd_rData_address_reg_n_0_[0] ),
        .O(dBus_cmd_rData_wr_reg_0));
  LUT6 #(
    .INIT(64'hBFBFBEAEFFFFFFFF)) 
    RAM_reg_i_50
       (.I0(RAM_reg),
        .I1(\dBus_cmd_rData_address_reg_n_0_[1] ),
        .I2(\dBus_cmd_rData_address_reg_n_0_[0] ),
        .I3(\dBus_cmd_rData_size_reg_n_0_[0] ),
        .I4(p_0_in0),
        .I5(dBus_cmd_rData_wr_reg_n_0),
        .O(mprj_sel_o_core[2]));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFBFBFBB)) 
    RAM_reg_i_51
       (.I0(RAM_reg),
        .I1(dBus_cmd_rData_wr_reg_n_0),
        .I2(\dBus_cmd_rData_address_reg_n_0_[1] ),
        .I3(\dBus_cmd_rData_size_reg_n_0_[0] ),
        .I4(p_0_in0),
        .I5(\dBus_cmd_rData_address_reg_n_0_[0] ),
        .O(mprj_sel_o_core[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_i_8
       (.I0(grant_reg[0]),
        .I1(\_zz_iBusWishbone_ADR_reg_n_0_[2] ),
        .I2(\dBus_cmd_rData_address_reg_n_0_[4] ),
        .I3(grant_reg[1]),
        .I4(Q[2]),
        .O(\FSM_onehot_grant_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_i_9
       (.I0(grant_reg[0]),
        .I1(\_zz_iBusWishbone_ADR_reg_n_0_[1] ),
        .I2(\dBus_cmd_rData_address_reg_n_0_[3] ),
        .I3(grant_reg[1]),
        .I4(Q[1]),
        .O(\FSM_onehot_grant_reg[2]_25 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "480" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    RegFilePlugin_regFile_reg_1
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,decode_RegFilePlugin_regFileReadAddress1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,lastStageRegFileWrite_payload_address,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clock),
        .CLKBWRCLK(clock),
        .DIADI({RegFilePlugin_regFile_reg_1_i_11_n_0,RegFilePlugin_regFile_reg_1_i_12_n_0,RegFilePlugin_regFile_reg_1_i_13_n_0,RegFilePlugin_regFile_reg_1_i_14_n_0,RegFilePlugin_regFile_reg_1_i_15_n_0,RegFilePlugin_regFile_reg_1_i_16_n_0,RegFilePlugin_regFile_reg_1_i_17_n_0,RegFilePlugin_regFile_reg_1_i_18_n_0,RegFilePlugin_regFile_reg_1_i_19_n_0,lastStageRegFileWrite_payload_data[6:2],RegFilePlugin_regFile_reg_1_i_25_n_0,RegFilePlugin_regFile_reg_1_i_26_n_0}),
        .DIBDI(lastStageRegFileWrite_payload_data[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(decode_to_execute_RS1[15:0]),
        .DOBDO(decode_to_execute_RS1[31:16]),
        .DOPADOP(NLW_RegFilePlugin_regFile_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_RegFilePlugin_regFile_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(when_CsrPlugin_l909_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({lastStageRegFileWrite_valid,lastStageRegFileWrite_valid,lastStageRegFileWrite_valid,lastStageRegFileWrite_valid}));
  LUT2 #(
    .INIT(4'h2)) 
    RegFilePlugin_regFile_reg_1_i_10
       (.I0(\memory_to_writeBack_INSTRUCTION_reg_n_0_[7] ),
        .I1(_zz_2),
        .O(lastStageRegFileWrite_payload_address[0]));
  LUT6 #(
    .INIT(64'h4440444055554440)) 
    RegFilePlugin_regFile_reg_1_i_11
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_44_n_0),
        .I2(RegFilePlugin_regFile_reg_1_i_45_n_0),
        .I3(RegFilePlugin_regFile_reg_1_i_46_n_0),
        .I4(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
        .I5(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_12
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_48_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_13
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_49_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_14
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_50_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_15
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_51_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_16
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_52_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_17
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_53_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_18
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_54_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_18_n_0));
  LUT5 #(
    .INIT(32'h15550040)) 
    RegFilePlugin_regFile_reg_1_i_19
       (.I0(_zz_2),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(writeBack_arbitration_isValid),
        .I3(RegFilePlugin_regFile_reg_1_i_55_n_0),
        .I4(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
        .O(RegFilePlugin_regFile_reg_1_i_19_n_0));
  LUT5 #(
    .INIT(32'h00007F40)) 
    RegFilePlugin_regFile_reg_1_i_20
       (.I0(RegFilePlugin_regFile_reg_1_i_56_n_0),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(writeBack_arbitration_isValid),
        .I3(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
        .I4(_zz_2),
        .O(lastStageRegFileWrite_payload_data[6]));
  LUT5 #(
    .INIT(32'h00007F40)) 
    RegFilePlugin_regFile_reg_1_i_21
       (.I0(RegFilePlugin_regFile_reg_1_i_57_n_0),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(writeBack_arbitration_isValid),
        .I3(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
        .I4(_zz_2),
        .O(lastStageRegFileWrite_payload_data[5]));
  LUT5 #(
    .INIT(32'h00007F40)) 
    RegFilePlugin_regFile_reg_1_i_22
       (.I0(RegFilePlugin_regFile_reg_1_i_58_n_0),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(writeBack_arbitration_isValid),
        .I3(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
        .I4(_zz_2),
        .O(lastStageRegFileWrite_payload_data[4]));
  LUT5 #(
    .INIT(32'h00007F40)) 
    RegFilePlugin_regFile_reg_1_i_23
       (.I0(RegFilePlugin_regFile_reg_1_i_59_n_0),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(writeBack_arbitration_isValid),
        .I3(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
        .I4(_zz_2),
        .O(lastStageRegFileWrite_payload_data[3]));
  LUT5 #(
    .INIT(32'h00007F40)) 
    RegFilePlugin_regFile_reg_1_i_24
       (.I0(RegFilePlugin_regFile_reg_1_i_60_n_0),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(writeBack_arbitration_isValid),
        .I3(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
        .I4(_zz_2),
        .O(lastStageRegFileWrite_payload_data[2]));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_25
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_61_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_25_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_26
       (.I0(_zz_2),
        .I1(RegFilePlugin_regFile_reg_1_i_62_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_26_n_0));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_27
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[31]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[31]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_28
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[30]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[30]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_29
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[29]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[29]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_30
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[28]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[28]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_31
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[27]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[27]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_32
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[26]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[26]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_33
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[25]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[25]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_34
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[24]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[24]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_35
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[23]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[23]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_36
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[22]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[22]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_37
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[21]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[21]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_38
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[20]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[20]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_39
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[19]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[19]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_40
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[18]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[18]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_41
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[17]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[17]));
  LUT6 #(
    .INIT(64'h00000000E222EEEE)) 
    RegFilePlugin_regFile_reg_1_i_42
       (.I0(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
        .I1(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[16]),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I4(RegFilePlugin_regFile_reg_1_i_63_n_0),
        .I5(_zz_2),
        .O(lastStageRegFileWrite_payload_data[16]));
  LUT3 #(
    .INIT(8'hEA)) 
    RegFilePlugin_regFile_reg_1_i_43
       (.I0(_zz_2),
        .I1(writeBack_arbitration_isValid),
        .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
        .O(lastStageRegFileWrite_valid));
  LUT6 #(
    .INIT(64'h8888888880808088)) 
    RegFilePlugin_regFile_reg_1_i_44
       (.I0(memory_to_writeBack_MEMORY_ENABLE),
        .I1(writeBack_arbitration_isValid),
        .I2(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I3(RegFilePlugin_regFile_reg_1_i_55_n_0),
        .I4(\memory_to_writeBack_INSTRUCTION_reg_n_0_[14] ),
        .I5(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .O(RegFilePlugin_regFile_reg_1_i_44_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    RegFilePlugin_regFile_reg_1_i_45
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[31]),
        .I1(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I3(memory_to_writeBack_MEMORY_READ_DATA[15]),
        .O(RegFilePlugin_regFile_reg_1_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RegFilePlugin_regFile_reg_1_i_46
       (.I0(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .O(RegFilePlugin_regFile_reg_1_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RegFilePlugin_regFile_reg_1_i_47
       (.I0(writeBack_arbitration_isValid),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .O(RegFilePlugin_regFile_reg_1_i_47_n_0));
  LUT5 #(
    .INIT(32'h8F008F8F)) 
    RegFilePlugin_regFile_reg_1_i_48
       (.I0(writeBack_arbitration_isValid),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
        .I3(RegFilePlugin_regFile_reg_1_i_64_n_0),
        .I4(RegFilePlugin_regFile_reg_1_i_44_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_48_n_0));
  LUT5 #(
    .INIT(32'h8F008F8F)) 
    RegFilePlugin_regFile_reg_1_i_49
       (.I0(writeBack_arbitration_isValid),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
        .I3(RegFilePlugin_regFile_reg_1_i_65_n_0),
        .I4(RegFilePlugin_regFile_reg_1_i_44_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_49_n_0));
  LUT5 #(
    .INIT(32'h8F008F8F)) 
    RegFilePlugin_regFile_reg_1_i_50
       (.I0(writeBack_arbitration_isValid),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
        .I3(RegFilePlugin_regFile_reg_1_i_66_n_0),
        .I4(RegFilePlugin_regFile_reg_1_i_44_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_50_n_0));
  LUT5 #(
    .INIT(32'h8F008F8F)) 
    RegFilePlugin_regFile_reg_1_i_51
       (.I0(writeBack_arbitration_isValid),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
        .I3(RegFilePlugin_regFile_reg_1_i_67_n_0),
        .I4(RegFilePlugin_regFile_reg_1_i_44_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_51_n_0));
  LUT5 #(
    .INIT(32'h8F008F8F)) 
    RegFilePlugin_regFile_reg_1_i_52
       (.I0(writeBack_arbitration_isValid),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
        .I3(RegFilePlugin_regFile_reg_1_i_68_n_0),
        .I4(RegFilePlugin_regFile_reg_1_i_44_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_52_n_0));
  LUT5 #(
    .INIT(32'h8F008F8F)) 
    RegFilePlugin_regFile_reg_1_i_53
       (.I0(writeBack_arbitration_isValid),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
        .I3(RegFilePlugin_regFile_reg_1_i_69_n_0),
        .I4(RegFilePlugin_regFile_reg_1_i_44_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h8F008F8F)) 
    RegFilePlugin_regFile_reg_1_i_54
       (.I0(writeBack_arbitration_isValid),
        .I1(memory_to_writeBack_MEMORY_ENABLE),
        .I2(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
        .I3(RegFilePlugin_regFile_reg_1_i_70_n_0),
        .I4(RegFilePlugin_regFile_reg_1_i_44_n_0),
        .O(RegFilePlugin_regFile_reg_1_i_54_n_0));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    RegFilePlugin_regFile_reg_1_i_55
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[15]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[23]),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[31]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I4(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I5(memory_to_writeBack_MEMORY_READ_DATA[7]),
        .O(RegFilePlugin_regFile_reg_1_i_55_n_0));
  LUT6 #(
    .INIT(64'h550F0033550FFF33)) 
    RegFilePlugin_regFile_reg_1_i_56
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[30]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[6]),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[22]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I4(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I5(memory_to_writeBack_MEMORY_READ_DATA[14]),
        .O(RegFilePlugin_regFile_reg_1_i_56_n_0));
  LUT6 #(
    .INIT(64'h550F0033550FFF33)) 
    RegFilePlugin_regFile_reg_1_i_57
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[29]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[5]),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[21]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I4(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I5(memory_to_writeBack_MEMORY_READ_DATA[13]),
        .O(RegFilePlugin_regFile_reg_1_i_57_n_0));
  LUT6 #(
    .INIT(64'h550F0033550FFF33)) 
    RegFilePlugin_regFile_reg_1_i_58
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[28]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[4]),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[20]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I4(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I5(memory_to_writeBack_MEMORY_READ_DATA[12]),
        .O(RegFilePlugin_regFile_reg_1_i_58_n_0));
  LUT6 #(
    .INIT(64'h550F0033550FFF33)) 
    RegFilePlugin_regFile_reg_1_i_59
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[27]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[3]),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[19]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I4(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I5(memory_to_writeBack_MEMORY_READ_DATA[11]),
        .O(RegFilePlugin_regFile_reg_1_i_59_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    RegFilePlugin_regFile_reg_1_i_6
       (.I0(\memory_to_writeBack_INSTRUCTION_reg_n_0_[11] ),
        .I1(_zz_2),
        .O(lastStageRegFileWrite_payload_address[4]));
  LUT6 #(
    .INIT(64'h550F0033550FFF33)) 
    RegFilePlugin_regFile_reg_1_i_60
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[26]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[2]),
        .I2(memory_to_writeBack_MEMORY_READ_DATA[18]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I4(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I5(memory_to_writeBack_MEMORY_READ_DATA[10]),
        .O(RegFilePlugin_regFile_reg_1_i_60_n_0));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAFFFF)) 
    RegFilePlugin_regFile_reg_1_i_61
       (.I0(RegFilePlugin_regFile_reg_1_i_71_n_0),
        .I1(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I3(memory_to_writeBack_MEMORY_READ_DATA[1]),
        .I4(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
        .O(RegFilePlugin_regFile_reg_1_i_61_n_0));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAFFFF)) 
    RegFilePlugin_regFile_reg_1_i_62
       (.I0(RegFilePlugin_regFile_reg_1_i_72_n_0),
        .I1(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I3(memory_to_writeBack_MEMORY_READ_DATA[0]),
        .I4(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I5(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
        .O(RegFilePlugin_regFile_reg_1_i_62_n_0));
  LUT5 #(
    .INIT(32'hFFFFCFEE)) 
    RegFilePlugin_regFile_reg_1_i_63
       (.I0(RegFilePlugin_regFile_reg_1_i_55_n_0),
        .I1(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .I2(RegFilePlugin_regFile_reg_1_i_45_n_0),
        .I3(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I4(\memory_to_writeBack_INSTRUCTION_reg_n_0_[14] ),
        .O(RegFilePlugin_regFile_reg_1_i_63_n_0));
  LUT6 #(
    .INIT(64'h3533353335330000)) 
    RegFilePlugin_regFile_reg_1_i_64
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[30]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[14]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I4(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I5(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .O(RegFilePlugin_regFile_reg_1_i_64_n_0));
  LUT6 #(
    .INIT(64'h3533353335330000)) 
    RegFilePlugin_regFile_reg_1_i_65
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[29]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[13]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I4(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I5(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .O(RegFilePlugin_regFile_reg_1_i_65_n_0));
  LUT6 #(
    .INIT(64'h5355535553550000)) 
    RegFilePlugin_regFile_reg_1_i_66
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[12]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[28]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I4(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I5(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .O(RegFilePlugin_regFile_reg_1_i_66_n_0));
  LUT6 #(
    .INIT(64'h5355535553550000)) 
    RegFilePlugin_regFile_reg_1_i_67
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[11]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[27]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I4(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I5(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .O(RegFilePlugin_regFile_reg_1_i_67_n_0));
  LUT6 #(
    .INIT(64'h3533353335330000)) 
    RegFilePlugin_regFile_reg_1_i_68
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[26]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[10]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I4(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I5(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .O(RegFilePlugin_regFile_reg_1_i_68_n_0));
  LUT6 #(
    .INIT(64'h3533353335330000)) 
    RegFilePlugin_regFile_reg_1_i_69
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[25]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[9]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I4(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I5(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .O(RegFilePlugin_regFile_reg_1_i_69_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    RegFilePlugin_regFile_reg_1_i_7
       (.I0(\memory_to_writeBack_INSTRUCTION_reg_n_0_[10] ),
        .I1(_zz_2),
        .O(lastStageRegFileWrite_payload_address[3]));
  LUT6 #(
    .INIT(64'h5355535553550000)) 
    RegFilePlugin_regFile_reg_1_i_70
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[8]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[24]),
        .I2(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I3(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .I4(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .I5(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .O(RegFilePlugin_regFile_reg_1_i_70_n_0));
  LUT6 #(
    .INIT(64'h3030505000F0F0F0)) 
    RegFilePlugin_regFile_reg_1_i_71
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[17]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[25]),
        .I2(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I3(memory_to_writeBack_MEMORY_READ_DATA[9]),
        .I4(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I5(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .O(RegFilePlugin_regFile_reg_1_i_71_n_0));
  LUT6 #(
    .INIT(64'h505000F03030F0F0)) 
    RegFilePlugin_regFile_reg_1_i_72
       (.I0(memory_to_writeBack_MEMORY_READ_DATA[24]),
        .I1(memory_to_writeBack_MEMORY_READ_DATA[8]),
        .I2(RegFilePlugin_regFile_reg_1_i_47_n_0),
        .I3(memory_to_writeBack_MEMORY_READ_DATA[16]),
        .I4(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .I5(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .O(RegFilePlugin_regFile_reg_1_i_72_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    RegFilePlugin_regFile_reg_1_i_8
       (.I0(\memory_to_writeBack_INSTRUCTION_reg_n_0_[9] ),
        .I1(_zz_2),
        .O(lastStageRegFileWrite_payload_address[2]));
  LUT2 #(
    .INIT(4'h2)) 
    RegFilePlugin_regFile_reg_1_i_9
       (.I0(\memory_to_writeBack_INSTRUCTION_reg_n_0_[8] ),
        .I1(_zz_2),
        .O(lastStageRegFileWrite_payload_address[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "480" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    RegFilePlugin_regFile_reg_2
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,decode_RegFilePlugin_regFileReadAddress2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,lastStageRegFileWrite_payload_address,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clock),
        .CLKBWRCLK(clock),
        .DIADI({RegFilePlugin_regFile_reg_1_i_11_n_0,RegFilePlugin_regFile_reg_1_i_12_n_0,RegFilePlugin_regFile_reg_1_i_13_n_0,RegFilePlugin_regFile_reg_1_i_14_n_0,RegFilePlugin_regFile_reg_1_i_15_n_0,RegFilePlugin_regFile_reg_1_i_16_n_0,RegFilePlugin_regFile_reg_1_i_17_n_0,RegFilePlugin_regFile_reg_1_i_18_n_0,RegFilePlugin_regFile_reg_1_i_19_n_0,lastStageRegFileWrite_payload_data[6:2],RegFilePlugin_regFile_reg_1_i_25_n_0,RegFilePlugin_regFile_reg_1_i_26_n_0}),
        .DIBDI(lastStageRegFileWrite_payload_data[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(decode_to_execute_RS2[15:0]),
        .DOBDO(decode_to_execute_RS2[31:16]),
        .DOPADOP(NLW_RegFilePlugin_regFile_reg_2_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_RegFilePlugin_regFile_reg_2_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(when_CsrPlugin_l909_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({lastStageRegFileWrite_valid,lastStageRegFileWrite_valid,lastStageRegFileWrite_valid,lastStageRegFileWrite_valid}));
  FDRE _zz_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(reset0),
        .Q(_zz_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3FA0)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2_n_0 ),
        .I1(dBus_cmd_payload_size[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(IBusCachedPlugin_cache_n_558),
        .O(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2 
       (.I0(externalInterruptArray_regNext[0]),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0] ),
        .I2(execute_CsrPlugin_csr_4032),
        .I3(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_4_n_0 ),
        .I4(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_5_n_0 ),
        .O(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_4 
       (.I0(execute_CsrPlugin_csr_834),
        .I1(CsrPlugin_mcause_exceptionCode[0]),
        .I2(execute_CsrPlugin_csr_835),
        .I3(\CsrPlugin_mtval_reg_n_0_[0] ),
        .O(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_5 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0] ),
        .I1(execute_CsrPlugin_csr_3008),
        .I2(CsrPlugin_mepc__0[0]),
        .I3(execute_CsrPlugin_csr_833),
        .O(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8B33)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2_n_0 ),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0 ),
        .I2(dBus_cmd_payload_size[0]),
        .I3(dBus_cmd_payload_size[1]),
        .O(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2 
       (.I0(externalInterruptArray_regNext[1]),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1] ),
        .I2(execute_CsrPlugin_csr_4032),
        .I3(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_4_n_0 ),
        .I4(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_5_n_0 ),
        .O(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7C7F)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3 
       (.I0(_zz__zz_execute_SRC1_1[1]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_SRC1_CTRL[1]),
        .I3(decode_to_execute_RS1[1]),
        .O(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_4 
       (.I0(CsrPlugin_mcause_exceptionCode[1]),
        .I1(execute_CsrPlugin_csr_834),
        .I2(\CsrPlugin_mtval_reg_n_0_[1] ),
        .I3(execute_CsrPlugin_csr_835),
        .O(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_5 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1] ),
        .I1(execute_CsrPlugin_csr_3008),
        .I2(CsrPlugin_mepc__0[1]),
        .I3(execute_CsrPlugin_csr_833),
        .O(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \_zz_CsrPlugin_csrMapping_readDataInit[31]_i_1 
       (.I0(execute_CsrPlugin_csr_3008),
        .I1(when_CsrPlugin_l909_1),
        .I2(decode_to_execute_CSR_WRITE_OPCODE),
        .I3(execute_arbitration_isValid_reg_n_0),
        .I4(decode_to_execute_IS_CSR),
        .O(_zz_CsrPlugin_csrMapping_readDataInit));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[0] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[10] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[8]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[10] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[11] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[9]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[11] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[12] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[10]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[12] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[13] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[11]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[13] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[14] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[12]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[14] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[15] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[13]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[15] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[16] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[14]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[16] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[17] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[15]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[17] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[18] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[16]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[18] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[19] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[17]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[19] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[1] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[20] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[18]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[20] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[21] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[19]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[21] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[22] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[20]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[22] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[23] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[21]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[23] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[24] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[22]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[24] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[25] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[23]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[25] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[26] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[24]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[26] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[27] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[25]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[27] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[28] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[26]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[28] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[29] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[27]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[29] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[2] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[0]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[30] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[28]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[30] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[31] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[29]_i_2_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[31] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[3] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[1]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[4] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[2]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[5] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[3]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[6] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[4]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[7] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[5]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[7] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[8] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[6]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[8] ),
        .R(reset0));
  FDRE \_zz_CsrPlugin_csrMapping_readDataInit_reg[9] 
       (.C(clock),
        .CE(_zz_CsrPlugin_csrMapping_readDataInit),
        .D(\CsrPlugin_mtvec_base[7]_i_1_n_0 ),
        .Q(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[9] ),
        .R(reset0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_5
       (.I0(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_6_n_0),
        .I1(when_Pipeline_l124_2),
        .I2(DebugPlugin_haltIt_reg_n_0),
        .I3(IBusCachedPlugin_fetchPc_booted),
        .I4(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
        .I5(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_7_n_0),
        .O(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h1000FFFF)) 
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_6
       (.I0(writeBack_arbitration_isValid),
        .I1(memory_arbitration_isValid_reg_n_0),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(decode_to_execute_DO_EBREAK),
        .I4(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0),
        .O(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_7
       (.I0(DebugPlugin_stepIt_reg_n_0),
        .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_n_0),
        .I2(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_n_0),
        .O(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_7_n_0));
  FDRE _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_587),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_n_0),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[17] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[28] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[2] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[2] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[31] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(IBusCachedPlugin_mmuBus_rsp_isIoAccess),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[3] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[3] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[4] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[4] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[5] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[5] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[6] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[7] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[8] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[8] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
        .R(1'b0));
  FDRE \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[9] 
       (.C(clock),
        .CE(IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready),
        .D(\IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9] ),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
        .R(1'b0));
  FDRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_586),
        .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_n_0),
        .R(1'b0));
  FDRE \_zz_iBusWishbone_ADR_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_70),
        .Q(\_zz_iBusWishbone_ADR_reg_n_0_[0] ),
        .R(reset0));
  FDRE \_zz_iBusWishbone_ADR_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_72),
        .Q(\_zz_iBusWishbone_ADR_reg_n_0_[1] ),
        .R(reset0));
  FDRE \_zz_iBusWishbone_ADR_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_73),
        .Q(\_zz_iBusWishbone_ADR_reg_n_0_[2] ),
        .R(reset0));
  FDRE _zz_iBus_rsp_valid_reg
       (.C(clock),
        .CE(1'b1),
        .D(_zz_iBusWishbone_ADR),
        .Q(_zz_iBus_rsp_valid),
        .R(reset0));
  FDRE _zz_when_DebugPlugin_l244_reg
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_switch_Fetcher_l362_reg[0]_0 [0]),
        .Q(_zz_when_DebugPlugin_l244),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \dBus_cmd_rData_address[10]_i_1 
       (.I0(decode_to_execute_RS1[10]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[10]),
        .O(\dBus_cmd_rData_address[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \dBus_cmd_rData_address[11]_i_1 
       (.I0(decode_to_execute_RS1[11]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[11]),
        .O(\dBus_cmd_rData_address[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10EFEF10)) 
    \dBus_cmd_rData_address[11]_i_10 
       (.I0(decode_to_execute_SRC1_CTRL[0]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_RS1[8]),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0 ),
        .I4(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dBus_cmd_rData_address[11]_i_3 
       (.I0(decode_to_execute_RS1[11]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\dBus_cmd_rData_address[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dBus_cmd_rData_address[11]_i_4 
       (.I0(decode_to_execute_RS1[10]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\dBus_cmd_rData_address[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dBus_cmd_rData_address[11]_i_5 
       (.I0(decode_to_execute_RS1[9]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\dBus_cmd_rData_address[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dBus_cmd_rData_address[11]_i_6 
       (.I0(decode_to_execute_RS1[8]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\dBus_cmd_rData_address[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h10EFEF10)) 
    \dBus_cmd_rData_address[11]_i_7 
       (.I0(decode_to_execute_SRC1_CTRL[0]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_RS1[11]),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0 ),
        .I4(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h10EFEF10)) 
    \dBus_cmd_rData_address[11]_i_8 
       (.I0(decode_to_execute_SRC1_CTRL[0]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_RS1[10]),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0 ),
        .I4(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h10EFEF10)) 
    \dBus_cmd_rData_address[11]_i_9 
       (.I0(decode_to_execute_SRC1_CTRL[0]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_RS1[9]),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0 ),
        .I4(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[12]_i_1 
       (.I0(decode_to_execute_RS1[12]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[12]),
        .O(\dBus_cmd_rData_address[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[13]_i_1 
       (.I0(decode_to_execute_RS1[13]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[13]),
        .O(\dBus_cmd_rData_address[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[14]_i_1 
       (.I0(decode_to_execute_RS1[14]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[14] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[14]),
        .O(\dBus_cmd_rData_address[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dBus_cmd_rData_address[15]_i_1 
       (.I0(_zz__zz_execute_SRC1_1[0]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[15]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[15]),
        .O(\dBus_cmd_rData_address[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \dBus_cmd_rData_address[15]_i_3 
       (.I0(_zz__zz_execute_SRC1_1[0]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[15]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\dBus_cmd_rData_address[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF4700B800B8FF47)) 
    \dBus_cmd_rData_address[15]_i_4 
       (.I0(_zz__zz_execute_SRC1_1[0]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[15]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \dBus_cmd_rData_address[15]_i_5 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[14] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[14]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \dBus_cmd_rData_address[15]_i_6 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[13]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \dBus_cmd_rData_address[15]_i_7 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(dBus_cmd_payload_size[0]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[12]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dBus_cmd_rData_address[16]_i_1 
       (.I0(_zz__zz_execute_SRC1_1[1]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[16]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[16]),
        .O(\dBus_cmd_rData_address[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[17]_i_1 
       (.I0(decode_to_execute_RS1[17]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(_zz__zz_execute_SRC1_1[2]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[17]),
        .O(\dBus_cmd_rData_address[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dBus_cmd_rData_address[18]_i_1 
       (.I0(_zz__zz_execute_SRC1_1[3]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[18]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[18]),
        .O(\dBus_cmd_rData_address[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dBus_cmd_rData_address[19]_i_1 
       (.I0(_zz__zz_execute_SRC1_1[4]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[19]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[19]),
        .O(\dBus_cmd_rData_address[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \dBus_cmd_rData_address[19]_i_3 
       (.I0(_zz__zz_execute_SRC1_1[4]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[19]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\dBus_cmd_rData_address[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \dBus_cmd_rData_address[19]_i_4 
       (.I0(_zz__zz_execute_SRC1_1[3]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[18]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\dBus_cmd_rData_address[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \dBus_cmd_rData_address[19]_i_5 
       (.I0(_zz__zz_execute_SRC1_1[1]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[16]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\dBus_cmd_rData_address[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF4700B800B8FF47)) 
    \dBus_cmd_rData_address[19]_i_6 
       (.I0(_zz__zz_execute_SRC1_1[4]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[19]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF4700B800B8FF47)) 
    \dBus_cmd_rData_address[19]_i_7 
       (.I0(_zz__zz_execute_SRC1_1[3]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[18]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \dBus_cmd_rData_address[19]_i_8 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(_zz__zz_execute_SRC1_1[2]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[17]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF4700B800B8FF47)) 
    \dBus_cmd_rData_address[19]_i_9 
       (.I0(_zz__zz_execute_SRC1_1[1]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[16]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[20]_i_1 
       (.I0(decode_to_execute_RS1[20]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[20] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[20]),
        .O(\dBus_cmd_rData_address[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[21]_i_1 
       (.I0(decode_to_execute_RS1[21]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[21] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[21]),
        .O(\dBus_cmd_rData_address[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[22]_i_1 
       (.I0(decode_to_execute_RS1[22]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[22] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[22]),
        .O(\dBus_cmd_rData_address[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[23]_i_1 
       (.I0(decode_to_execute_RS1[23]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[23] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[23]),
        .O(\dBus_cmd_rData_address[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \dBus_cmd_rData_address[23]_i_3 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[23] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[23]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \dBus_cmd_rData_address[23]_i_4 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[22] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[22]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \dBus_cmd_rData_address[23]_i_5 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[21] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[21]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \dBus_cmd_rData_address[23]_i_6 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[20] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[20]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[24]_i_1 
       (.I0(decode_to_execute_RS1[24]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[24] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[24]),
        .O(\dBus_cmd_rData_address[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[25]_i_1 
       (.I0(decode_to_execute_RS1[25]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[25] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[25]),
        .O(\dBus_cmd_rData_address[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[26]_i_1 
       (.I0(decode_to_execute_RS1[26]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[26] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[26]),
        .O(\dBus_cmd_rData_address[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[27]_i_1 
       (.I0(decode_to_execute_RS1[27]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[27] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[27]),
        .O(\dBus_cmd_rData_address[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \dBus_cmd_rData_address[27]_i_3 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[27] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[27]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \dBus_cmd_rData_address[27]_i_4 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[26] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[26]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \dBus_cmd_rData_address[27]_i_5 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[25] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[25]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABF45404540BABF)) 
    \dBus_cmd_rData_address[27]_i_6 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[24] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[24]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[28]_i_1 
       (.I0(decode_to_execute_RS1[28]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[28] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[28]),
        .O(\dBus_cmd_rData_address[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[29]_i_1 
       (.I0(decode_to_execute_RS1[29]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[29] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[29]),
        .O(\dBus_cmd_rData_address[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAF0CFFFFAF0C0000)) 
    \dBus_cmd_rData_address[2]_i_1 
       (.I0(_zz__zz_execute_SRC1_1[2]),
        .I1(decode_to_execute_RS1[2]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[2]),
        .O(\dBus_cmd_rData_address[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[30]_i_1 
       (.I0(decode_to_execute_RS1[30]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[30] ),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[30]),
        .O(\dBus_cmd_rData_address[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \dBus_cmd_rData_address[31]_i_1 
       (.I0(decode_to_execute_RS1[31]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(_zz_execute_SRC2_1),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[31]),
        .O(\dBus_cmd_rData_address[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dBus_cmd_rData_address[31]_i_3 
       (.I0(decode_to_execute_SRC_USE_SUB_LESS),
        .I1(\dBus_cmd_rData_address[31]_i_7_n_0 ),
        .O(\dBus_cmd_rData_address[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \dBus_cmd_rData_address[31]_i_4 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[30] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[30]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \dBus_cmd_rData_address[31]_i_5 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[29] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[29]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4540BABFBABF4540)) 
    \dBus_cmd_rData_address[31]_i_6 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(\decode_to_execute_INSTRUCTION_reg_n_0_[28] ),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_RS1[28]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0 ),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1417D4D7EBE82B28)) 
    \dBus_cmd_rData_address[31]_i_7 
       (.I0(_zz_execute_SRC2_1),
        .I1(decode_to_execute_SRC2_CTRL[1]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_RS2[31]),
        .I4(decode_to_execute_PC[31]),
        .I5(\CsrPlugin_mtvec_base[29]_i_3_n_0 ),
        .O(\dBus_cmd_rData_address[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8830FFFF88300000)) 
    \dBus_cmd_rData_address[3]_i_1 
       (.I0(_zz__zz_execute_SRC1_1[3]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[3]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[3]),
        .O(\dBus_cmd_rData_address[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8830FFFF88300000)) 
    \dBus_cmd_rData_address[4]_i_1 
       (.I0(_zz__zz_execute_SRC1_1[4]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(decode_to_execute_RS1[4]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[4]),
        .O(\dBus_cmd_rData_address[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \dBus_cmd_rData_address[5]_i_1 
       (.I0(decode_to_execute_RS1[5]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[5]),
        .O(\dBus_cmd_rData_address[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \dBus_cmd_rData_address[6]_i_1 
       (.I0(decode_to_execute_RS1[6]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[6]),
        .O(\dBus_cmd_rData_address[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \dBus_cmd_rData_address[7]_i_1 
       (.I0(decode_to_execute_RS1[7]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[7]),
        .O(\dBus_cmd_rData_address[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dBus_cmd_rData_address[7]_i_3 
       (.I0(decode_to_execute_RS1[7]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\dBus_cmd_rData_address[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dBus_cmd_rData_address[7]_i_4 
       (.I0(decode_to_execute_RS1[6]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\dBus_cmd_rData_address[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dBus_cmd_rData_address[7]_i_5 
       (.I0(decode_to_execute_RS1[5]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\dBus_cmd_rData_address[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h10EFEF10)) 
    \dBus_cmd_rData_address[7]_i_6 
       (.I0(decode_to_execute_SRC1_CTRL[0]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_RS1[7]),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0 ),
        .I4(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h10EFEF10)) 
    \dBus_cmd_rData_address[7]_i_7 
       (.I0(decode_to_execute_SRC1_CTRL[0]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_RS1[6]),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0 ),
        .I4(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h10EFEF10)) 
    \dBus_cmd_rData_address[7]_i_8 
       (.I0(decode_to_execute_SRC1_CTRL[0]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_RS1[5]),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0 ),
        .I4(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA4045BFB5BFBA404)) 
    \dBus_cmd_rData_address[7]_i_9 
       (.I0(decode_to_execute_SRC1_CTRL[1]),
        .I1(decode_to_execute_RS1[4]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(_zz__zz_execute_SRC1_1[4]),
        .I4(IBusCachedPlugin_cache_n_561),
        .I5(decode_to_execute_SRC_USE_SUB_LESS),
        .O(\dBus_cmd_rData_address[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \dBus_cmd_rData_address[8]_i_1 
       (.I0(decode_to_execute_RS1[8]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[8]),
        .O(\dBus_cmd_rData_address[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \dBus_cmd_rData_address[9]_i_1 
       (.I0(decode_to_execute_RS1[9]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[9]),
        .O(\dBus_cmd_rData_address[9]_i_1_n_0 ));
  FDRE \dBus_cmd_rData_address_reg[0] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(IBusCachedPlugin_cache_n_554),
        .Q(\dBus_cmd_rData_address_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[10] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[10]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[11] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[11]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dBus_cmd_rData_address_reg[11]_i_2 
       (.CI(\dBus_cmd_rData_address_reg[7]_i_2_n_0 ),
        .CO({\dBus_cmd_rData_address_reg[11]_i_2_n_0 ,\dBus_cmd_rData_address_reg[11]_i_2_n_1 ,\dBus_cmd_rData_address_reg[11]_i_2_n_2 ,\dBus_cmd_rData_address_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dBus_cmd_rData_address[11]_i_3_n_0 ,\dBus_cmd_rData_address[11]_i_4_n_0 ,\dBus_cmd_rData_address[11]_i_5_n_0 ,\dBus_cmd_rData_address[11]_i_6_n_0 }),
        .O(_zz_execute_SrcPlugin_addSub[11:8]),
        .S({\dBus_cmd_rData_address[11]_i_7_n_0 ,\dBus_cmd_rData_address[11]_i_8_n_0 ,\dBus_cmd_rData_address[11]_i_9_n_0 ,\dBus_cmd_rData_address[11]_i_10_n_0 }));
  FDRE \dBus_cmd_rData_address_reg[12] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[12]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[13] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[13]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[14] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[14]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[15] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[15]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dBus_cmd_rData_address_reg[15]_i_2 
       (.CI(\dBus_cmd_rData_address_reg[11]_i_2_n_0 ),
        .CO({\dBus_cmd_rData_address_reg[15]_i_2_n_0 ,\dBus_cmd_rData_address_reg[15]_i_2_n_1 ,\dBus_cmd_rData_address_reg[15]_i_2_n_2 ,\dBus_cmd_rData_address_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dBus_cmd_rData_address[15]_i_3_n_0 ,\CsrPlugin_mtvec_base[12]_i_2_n_0 ,\execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0 ,\execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0 }),
        .O(_zz_execute_SrcPlugin_addSub[15:12]),
        .S({\dBus_cmd_rData_address[15]_i_4_n_0 ,\dBus_cmd_rData_address[15]_i_5_n_0 ,\dBus_cmd_rData_address[15]_i_6_n_0 ,\dBus_cmd_rData_address[15]_i_7_n_0 }));
  FDRE \dBus_cmd_rData_address_reg[16] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[16]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[17] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[17]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[18] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[18]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[19] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[19]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dBus_cmd_rData_address_reg[19]_i_2 
       (.CI(\dBus_cmd_rData_address_reg[15]_i_2_n_0 ),
        .CO({\dBus_cmd_rData_address_reg[19]_i_2_n_0 ,\dBus_cmd_rData_address_reg[19]_i_2_n_1 ,\dBus_cmd_rData_address_reg[19]_i_2_n_2 ,\dBus_cmd_rData_address_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dBus_cmd_rData_address[19]_i_3_n_0 ,\dBus_cmd_rData_address[19]_i_4_n_0 ,\CsrPlugin_mtvec_base[15]_i_2_n_0 ,\dBus_cmd_rData_address[19]_i_5_n_0 }),
        .O(_zz_execute_SrcPlugin_addSub[19:16]),
        .S({\dBus_cmd_rData_address[19]_i_6_n_0 ,\dBus_cmd_rData_address[19]_i_7_n_0 ,\dBus_cmd_rData_address[19]_i_8_n_0 ,\dBus_cmd_rData_address[19]_i_9_n_0 }));
  FDRE \dBus_cmd_rData_address_reg[1] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[20] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[20]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[21] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[21]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[22] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[22]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[23] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[23]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dBus_cmd_rData_address_reg[23]_i_2 
       (.CI(\dBus_cmd_rData_address_reg[19]_i_2_n_0 ),
        .CO({\dBus_cmd_rData_address_reg[23]_i_2_n_0 ,\dBus_cmd_rData_address_reg[23]_i_2_n_1 ,\dBus_cmd_rData_address_reg[23]_i_2_n_2 ,\dBus_cmd_rData_address_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\CsrPlugin_mtvec_base[21]_i_2_n_0 ,\CsrPlugin_mtvec_base[20]_i_2_n_0 ,\CsrPlugin_mtvec_base[19]_i_2_n_0 ,\CsrPlugin_mtvec_base[18]_i_2_n_0 }),
        .O(_zz_execute_SrcPlugin_addSub[23:20]),
        .S({\dBus_cmd_rData_address[23]_i_3_n_0 ,\dBus_cmd_rData_address[23]_i_4_n_0 ,\dBus_cmd_rData_address[23]_i_5_n_0 ,\dBus_cmd_rData_address[23]_i_6_n_0 }));
  FDRE \dBus_cmd_rData_address_reg[24] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[24]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[25] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[25]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[26] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[26]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[27] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[27]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[27] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dBus_cmd_rData_address_reg[27]_i_2 
       (.CI(\dBus_cmd_rData_address_reg[23]_i_2_n_0 ),
        .CO({\dBus_cmd_rData_address_reg[27]_i_2_n_0 ,\dBus_cmd_rData_address_reg[27]_i_2_n_1 ,\dBus_cmd_rData_address_reg[27]_i_2_n_2 ,\dBus_cmd_rData_address_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\CsrPlugin_mtvec_base[25]_i_2_n_0 ,\CsrPlugin_mtvec_base[24]_i_2_n_0 ,\CsrPlugin_mtvec_base[23]_i_2_n_0 ,\CsrPlugin_mtvec_base[22]_i_2_n_0 }),
        .O(_zz_execute_SrcPlugin_addSub[27:24]),
        .S({\dBus_cmd_rData_address[27]_i_3_n_0 ,\dBus_cmd_rData_address[27]_i_4_n_0 ,\dBus_cmd_rData_address[27]_i_5_n_0 ,\dBus_cmd_rData_address[27]_i_6_n_0 }));
  FDRE \dBus_cmd_rData_address_reg[28] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[28]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[29] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[29]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[2] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[2]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[30] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[30]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[31] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[31]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dBus_cmd_rData_address_reg[31]_i_2 
       (.CI(\dBus_cmd_rData_address_reg[27]_i_2_n_0 ),
        .CO({\NLW_dBus_cmd_rData_address_reg[31]_i_2_CO_UNCONNECTED [3],\dBus_cmd_rData_address_reg[31]_i_2_n_1 ,\dBus_cmd_rData_address_reg[31]_i_2_n_2 ,\dBus_cmd_rData_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\CsrPlugin_mtvec_base[28]_i_2_n_0 ,\CsrPlugin_mtvec_base[27]_i_2_n_0 ,\CsrPlugin_mtvec_base[26]_i_2_n_0 }),
        .O(_zz_execute_SrcPlugin_addSub[31:28]),
        .S({\dBus_cmd_rData_address[31]_i_3_n_0 ,\dBus_cmd_rData_address[31]_i_4_n_0 ,\dBus_cmd_rData_address[31]_i_5_n_0 ,\dBus_cmd_rData_address[31]_i_6_n_0 }));
  FDRE \dBus_cmd_rData_address_reg[3] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[3]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[4] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[4]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[5] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[5]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[6] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[6]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[7] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[7]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dBus_cmd_rData_address_reg[7]_i_2 
       (.CI(IBusCachedPlugin_cache_n_582),
        .CO({\dBus_cmd_rData_address_reg[7]_i_2_n_0 ,\dBus_cmd_rData_address_reg[7]_i_2_n_1 ,\dBus_cmd_rData_address_reg[7]_i_2_n_2 ,\dBus_cmd_rData_address_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dBus_cmd_rData_address[7]_i_3_n_0 ,\dBus_cmd_rData_address[7]_i_4_n_0 ,\dBus_cmd_rData_address[7]_i_5_n_0 ,\CsrPlugin_mtvec_base[2]_i_3_n_0 }),
        .O(_zz_execute_SrcPlugin_addSub[7:4]),
        .S({\dBus_cmd_rData_address[7]_i_6_n_0 ,\dBus_cmd_rData_address[7]_i_7_n_0 ,\dBus_cmd_rData_address[7]_i_8_n_0 ,\dBus_cmd_rData_address[7]_i_9_n_0 }));
  FDRE \dBus_cmd_rData_address_reg[8] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[8]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_address_reg[9] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_address[9]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_address_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dBus_cmd_rData_data[10]_i_1 
       (.I0(dBus_cmd_payload_size[1]),
        .I1(decode_to_execute_RS2[10]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_RS2[2]),
        .O(\dBus_cmd_rData_data[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dBus_cmd_rData_data[11]_i_1 
       (.I0(dBus_cmd_payload_size[1]),
        .I1(decode_to_execute_RS2[11]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_RS2[3]),
        .O(\dBus_cmd_rData_data[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dBus_cmd_rData_data[12]_i_1 
       (.I0(dBus_cmd_payload_size[1]),
        .I1(decode_to_execute_RS2[12]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_RS2[4]),
        .O(\dBus_cmd_rData_data[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dBus_cmd_rData_data[13]_i_1 
       (.I0(dBus_cmd_payload_size[1]),
        .I1(decode_to_execute_RS2[13]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_RS2[5]),
        .O(\dBus_cmd_rData_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dBus_cmd_rData_data[14]_i_1 
       (.I0(dBus_cmd_payload_size[1]),
        .I1(decode_to_execute_RS2[14]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_RS2[6]),
        .O(\dBus_cmd_rData_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dBus_cmd_rData_data[15]_i_1 
       (.I0(dBus_cmd_payload_size[1]),
        .I1(decode_to_execute_RS2[15]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_RS2[7]),
        .O(\dBus_cmd_rData_data[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dBus_cmd_rData_data[16]_i_1 
       (.I0(decode_to_execute_RS2[16]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[0]),
        .O(\dBus_cmd_rData_data[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dBus_cmd_rData_data[17]_i_1 
       (.I0(decode_to_execute_RS2[17]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[1]),
        .O(\dBus_cmd_rData_data[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dBus_cmd_rData_data[18]_i_1 
       (.I0(decode_to_execute_RS2[18]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[2]),
        .O(\dBus_cmd_rData_data[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dBus_cmd_rData_data[19]_i_1 
       (.I0(decode_to_execute_RS2[19]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[3]),
        .O(\dBus_cmd_rData_data[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dBus_cmd_rData_data[20]_i_1 
       (.I0(decode_to_execute_RS2[20]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[4]),
        .O(\dBus_cmd_rData_data[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dBus_cmd_rData_data[21]_i_1 
       (.I0(decode_to_execute_RS2[21]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[5]),
        .O(\dBus_cmd_rData_data[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dBus_cmd_rData_data[22]_i_1 
       (.I0(decode_to_execute_RS2[22]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[6]),
        .O(\dBus_cmd_rData_data[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dBus_cmd_rData_data[23]_i_1 
       (.I0(decode_to_execute_RS2[23]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[7]),
        .O(\dBus_cmd_rData_data[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dBus_cmd_rData_data[24]_i_1 
       (.I0(decode_to_execute_RS2[24]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[8]),
        .I3(dBus_cmd_payload_size[0]),
        .I4(decode_to_execute_RS2[0]),
        .O(\dBus_cmd_rData_data[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dBus_cmd_rData_data[25]_i_1 
       (.I0(decode_to_execute_RS2[25]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[9]),
        .I3(dBus_cmd_payload_size[0]),
        .I4(decode_to_execute_RS2[1]),
        .O(\dBus_cmd_rData_data[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dBus_cmd_rData_data[26]_i_1 
       (.I0(decode_to_execute_RS2[26]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[10]),
        .I3(dBus_cmd_payload_size[0]),
        .I4(decode_to_execute_RS2[2]),
        .O(\dBus_cmd_rData_data[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dBus_cmd_rData_data[27]_i_1 
       (.I0(decode_to_execute_RS2[27]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[11]),
        .I3(dBus_cmd_payload_size[0]),
        .I4(decode_to_execute_RS2[3]),
        .O(\dBus_cmd_rData_data[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dBus_cmd_rData_data[28]_i_1 
       (.I0(decode_to_execute_RS2[28]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[12]),
        .I3(dBus_cmd_payload_size[0]),
        .I4(decode_to_execute_RS2[4]),
        .O(\dBus_cmd_rData_data[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dBus_cmd_rData_data[29]_i_1 
       (.I0(decode_to_execute_RS2[29]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[13]),
        .I3(dBus_cmd_payload_size[0]),
        .I4(decode_to_execute_RS2[5]),
        .O(\dBus_cmd_rData_data[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dBus_cmd_rData_data[30]_i_1 
       (.I0(decode_to_execute_RS2[30]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[14]),
        .I3(dBus_cmd_payload_size[0]),
        .I4(decode_to_execute_RS2[6]),
        .O(\dBus_cmd_rData_data[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dBus_cmd_rData_data[31]_i_1 
       (.I0(decode_to_execute_RS2[31]),
        .I1(dBus_cmd_payload_size[1]),
        .I2(decode_to_execute_RS2[15]),
        .I3(dBus_cmd_payload_size[0]),
        .I4(decode_to_execute_RS2[7]),
        .O(\dBus_cmd_rData_data[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dBus_cmd_rData_data[8]_i_1 
       (.I0(dBus_cmd_payload_size[1]),
        .I1(decode_to_execute_RS2[8]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_RS2[0]),
        .O(\dBus_cmd_rData_data[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dBus_cmd_rData_data[9]_i_1 
       (.I0(dBus_cmd_payload_size[1]),
        .I1(decode_to_execute_RS2[9]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_RS2[1]),
        .O(\dBus_cmd_rData_data[9]_i_1_n_0 ));
  FDRE \dBus_cmd_rData_data_reg[0] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(decode_to_execute_RS2[0]),
        .Q(\dBus_cmd_rData_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[10] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[10]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[11] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[11]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[12] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[12]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[13] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[13]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[14] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[14]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[15] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[15]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[16] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[16]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[17] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[17]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[18] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[18]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[19] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[19]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[1] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(decode_to_execute_RS2[1]),
        .Q(\dBus_cmd_rData_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[20] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[20]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[21] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[21]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[22] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[22]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[23] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[23]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[24] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[24]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[25] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[25]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[26] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[26]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[27] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[27]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[28] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[28]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[29] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[29]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[2] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(decode_to_execute_RS2[2]),
        .Q(\dBus_cmd_rData_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[30] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[30]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[31] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[31]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[3] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(decode_to_execute_RS2[3]),
        .Q(\dBus_cmd_rData_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[4] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(decode_to_execute_RS2[4]),
        .Q(\dBus_cmd_rData_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[5] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(decode_to_execute_RS2[5]),
        .Q(\dBus_cmd_rData_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[6] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(decode_to_execute_RS2[6]),
        .Q(\dBus_cmd_rData_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[7] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(decode_to_execute_RS2[7]),
        .Q(\dBus_cmd_rData_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[8] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[8]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_data_reg[9] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(\dBus_cmd_rData_data[9]_i_1_n_0 ),
        .Q(\dBus_cmd_rData_data_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_size_reg[0] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(dBus_cmd_payload_size[0]),
        .Q(\dBus_cmd_rData_size_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dBus_cmd_rData_size_reg[1] 
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(dBus_cmd_payload_size[1]),
        .Q(p_0_in0),
        .R(1'b0));
  FDRE dBus_cmd_rData_wr_reg
       (.C(clock),
        .CE(dBus_cmd_ready),
        .D(decode_to_execute_MEMORY_STORE),
        .Q(dBus_cmd_rData_wr_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD5555)) 
    dBus_cmd_rValid_inv_i_1
       (.I0(dBus_cmd_rValid_inv_i_2_n_0),
        .I1(IBusCachedPlugin_cache_n_539),
        .I2(IBusCachedPlugin_cache_n_538),
        .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0),
        .I4(dBus_cmd_ready),
        .I5(reset0),
        .O(dBus_cmd_rValid_inv_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF5557)) 
    dBus_cmd_rValid_inv_i_2
       (.I0(grant_reg[0]),
        .I1(IBusCachedPlugin_cache_n_466),
        .I2(error),
        .I3(\litespi_state_reg[0] ),
        .I4(dBus_cmd_ready),
        .O(dBus_cmd_rValid_inv_i_2_n_0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    dBus_cmd_rValid_reg_inv
       (.C(clock),
        .CE(1'b1),
        .D(dBus_cmd_rValid_inv_i_1_n_0),
        .Q(dBus_cmd_ready),
        .R(1'b0));
  FDRE \decode_to_execute_ALU_BITWISE_CTRL_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_decode_ALU_BITWISE_CTRL_2),
        .Q(decode_to_execute_ALU_BITWISE_CTRL),
        .R(1'b0));
  FDRE \decode_to_execute_ALU_CTRL_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz__zz_decode_ENV_CTRL_2_85),
        .Q(decode_to_execute_ALU_CTRL[0]),
        .R(1'b0));
  FDRE \decode_to_execute_ALU_CTRL_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_decode_ALU_CTRL_2),
        .Q(decode_to_execute_ALU_CTRL[1]),
        .R(1'b0));
  FDRE \decode_to_execute_BRANCH_CTRL_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_30),
        .Q(decode_to_execute_BRANCH_CTRL[0]),
        .R(1'b0));
  FDRE \decode_to_execute_BRANCH_CTRL_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_decode_BRANCH_CTRL_2),
        .Q(decode_to_execute_BRANCH_CTRL[1]),
        .R(1'b0));
  FDRE decode_to_execute_CSR_WRITE_OPCODE_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(decode_CSR_WRITE_OPCODE),
        .Q(decode_to_execute_CSR_WRITE_OPCODE),
        .R(1'b0));
  FDRE decode_to_execute_DO_EBREAK_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(decode_DO_EBREAK),
        .Q(decode_to_execute_DO_EBREAK),
        .R(1'b0));
  FDRE \decode_to_execute_ENV_CTRL_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz__zz_decode_ENV_CTRL_2_3),
        .Q(decode_to_execute_ENV_CTRL[0]),
        .R(1'b0));
  FDRE \decode_to_execute_ENV_CTRL_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_decode_ENV_CTRL_7),
        .Q(decode_to_execute_ENV_CTRL[1]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[10] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
        .Q(p_1_in1_in[3]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[11] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
        .Q(p_1_in1_in[4]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[12] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
        .Q(dBus_cmd_payload_size[0]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[13] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
        .Q(dBus_cmd_payload_size[1]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[14] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[15] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
        .Q(_zz__zz_execute_SRC1_1[0]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[16] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
        .Q(_zz__zz_execute_SRC1_1[1]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[17] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
        .Q(_zz__zz_execute_SRC1_1[2]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[18] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
        .Q(_zz__zz_execute_SRC1_1[3]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[19] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
        .Q(_zz__zz_execute_SRC1_1[4]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[20] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[21] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[22] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[23] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[24] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[25] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[26] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[27] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[28] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[29] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[2] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[30] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[31] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
        .Q(_zz_execute_SRC2_1),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[3] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[4] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[6] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
        .Q(\decode_to_execute_INSTRUCTION_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[7] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
        .Q(p_1_in1_in[0]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[8] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
        .Q(p_1_in1_in[1]),
        .R(1'b0));
  FDRE \decode_to_execute_INSTRUCTION_reg[9] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
        .Q(p_1_in1_in[2]),
        .R(1'b0));
  FDRE decode_to_execute_IS_CSR_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(decode_IS_CSR),
        .Q(decode_to_execute_IS_CSR),
        .R(1'b0));
  FDRE decode_to_execute_MEMORY_ENABLE_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz__zz_decode_ENV_CTRL_2_98),
        .Q(decode_to_execute_MEMORY_ENABLE),
        .R(1'b0));
  FDRE decode_to_execute_MEMORY_STORE_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
        .Q(decode_to_execute_MEMORY_STORE),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[10] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
        .Q(decode_to_execute_PC[10]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[11] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
        .Q(decode_to_execute_PC[11]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[12] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
        .Q(decode_to_execute_PC[12]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[13] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
        .Q(decode_to_execute_PC[13]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[14] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
        .Q(decode_to_execute_PC[14]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[15] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
        .Q(decode_to_execute_PC[15]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[16] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
        .Q(decode_to_execute_PC[16]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[17] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
        .Q(decode_to_execute_PC[17]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[18] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
        .Q(decode_to_execute_PC[18]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[19] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
        .Q(decode_to_execute_PC[19]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[20] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
        .Q(decode_to_execute_PC[20]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[21] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
        .Q(decode_to_execute_PC[21]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[22] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
        .Q(decode_to_execute_PC[22]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[23] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
        .Q(decode_to_execute_PC[23]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[24] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
        .Q(decode_to_execute_PC[24]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[25] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
        .Q(decode_to_execute_PC[25]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[26] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
        .Q(decode_to_execute_PC[26]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[27] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
        .Q(decode_to_execute_PC[27]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[28] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
        .Q(decode_to_execute_PC[28]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[29] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
        .Q(decode_to_execute_PC[29]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[2] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
        .Q(decode_to_execute_PC[2]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[30] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
        .Q(decode_to_execute_PC[30]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[31] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
        .Q(decode_to_execute_PC[31]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[3] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
        .Q(decode_to_execute_PC[3]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[4] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
        .Q(decode_to_execute_PC[4]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[5] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
        .Q(decode_to_execute_PC[5]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[6] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
        .Q(decode_to_execute_PC[6]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[7] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
        .Q(decode_to_execute_PC[7]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[8] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
        .Q(decode_to_execute_PC[8]),
        .R(1'b0));
  FDRE \decode_to_execute_PC_reg[9] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
        .Q(decode_to_execute_PC[9]),
        .R(1'b0));
  FDRE decode_to_execute_REGFILE_WRITE_VALID_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_479),
        .Q(decode_to_execute_REGFILE_WRITE_VALID_reg_n_0),
        .R(1'b0));
  FDRE \decode_to_execute_SHIFT_CTRL_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_decode_SHIFT_CTRL_2),
        .Q(decode_to_execute_SHIFT_CTRL[0]),
        .R(1'b0));
  FDRE \decode_to_execute_SHIFT_CTRL_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz__zz_decode_ENV_CTRL_2_15),
        .Q(decode_to_execute_SHIFT_CTRL[1]),
        .R(1'b0));
  FDRE \decode_to_execute_SRC1_CTRL_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_decode_SRC1_CTRL_2[0]),
        .Q(decode_to_execute_SRC1_CTRL[0]),
        .R(1'b0));
  FDRE \decode_to_execute_SRC1_CTRL_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_decode_SRC1_CTRL_2[1]),
        .Q(decode_to_execute_SRC1_CTRL[1]),
        .R(1'b0));
  FDRE \decode_to_execute_SRC2_CTRL_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_decode_SRC2_CTRL_2[0]),
        .Q(decode_to_execute_SRC2_CTRL[0]),
        .R(1'b0));
  FDRE \decode_to_execute_SRC2_CTRL_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(_zz_decode_SRC2_CTRL_2[1]),
        .Q(decode_to_execute_SRC2_CTRL[1]),
        .R(1'b0));
  FDRE decode_to_execute_SRC2_FORCE_ZERO_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(decode_SRC2_FORCE_ZERO),
        .Q(decode_to_execute_SRC2_FORCE_ZERO),
        .R(1'b0));
  FDRE decode_to_execute_SRC_LESS_UNSIGNED_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(decode_SRC_LESS_UNSIGNED),
        .Q(decode_to_execute_SRC_LESS_UNSIGNED),
        .R(1'b0));
  FDRE decode_to_execute_SRC_USE_SUB_LESS_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(decode_SRC_USE_SUB_LESS),
        .Q(decode_to_execute_SRC_USE_SUB_LESS),
        .R(1'b0));
  FDRE execute_CsrPlugin_csr_3008_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_571),
        .Q(execute_CsrPlugin_csr_3008),
        .R(1'b0));
  FDRE execute_CsrPlugin_csr_4032_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_573),
        .Q(execute_CsrPlugin_csr_4032),
        .R(1'b0));
  FDRE execute_CsrPlugin_csr_768_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_572),
        .Q(execute_CsrPlugin_csr_768),
        .R(1'b0));
  FDRE execute_CsrPlugin_csr_772_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_576),
        .Q(execute_CsrPlugin_csr_772),
        .R(1'b0));
  FDRE execute_CsrPlugin_csr_773_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_567),
        .Q(execute_CsrPlugin_csr_773),
        .R(1'b0));
  FDRE execute_CsrPlugin_csr_833_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_569),
        .Q(execute_CsrPlugin_csr_833),
        .R(1'b0));
  FDRE execute_CsrPlugin_csr_834_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_575),
        .Q(execute_CsrPlugin_csr_834),
        .R(1'b0));
  FDRE execute_CsrPlugin_csr_835_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_568),
        .Q(execute_CsrPlugin_csr_835),
        .R(1'b0));
  FDRE execute_CsrPlugin_csr_836_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_1),
        .D(IBusCachedPlugin_cache_n_574),
        .Q(execute_CsrPlugin_csr_836),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \execute_LightShifterPlugin_amplitudeReg[0]_i_1 
       (.I0(IBusCachedPlugin_cache_n_563),
        .I1(execute_LightShifterPlugin_isActive__0),
        .I2(\execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0] ),
        .O(execute_LightShifterPlugin_amplitudeReg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \execute_LightShifterPlugin_amplitudeReg[1]_i_1 
       (.I0(IBusCachedPlugin_cache_n_63),
        .I1(execute_LightShifterPlugin_amplitudeReg_reg[1]),
        .I2(IBusCachedPlugin_cache_n_563),
        .I3(execute_LightShifterPlugin_isActive__0),
        .I4(\execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0] ),
        .O(\execute_LightShifterPlugin_amplitudeReg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC35555CCC35A5A)) 
    \execute_LightShifterPlugin_amplitudeReg[2]_i_1 
       (.I0(IBusCachedPlugin_cache_n_560),
        .I1(execute_LightShifterPlugin_amplitudeReg_reg[2]),
        .I2(\execute_LightShifterPlugin_amplitudeReg[2]_i_2_n_0 ),
        .I3(execute_LightShifterPlugin_amplitudeReg_reg[1]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(IBusCachedPlugin_cache_n_63),
        .O(execute_LightShifterPlugin_amplitudeReg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_LightShifterPlugin_amplitudeReg[2]_i_2 
       (.I0(\execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0] ),
        .I1(execute_LightShifterPlugin_isActive__0),
        .I2(IBusCachedPlugin_cache_n_563),
        .O(\execute_LightShifterPlugin_amplitudeReg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3C355AACCCCAAAA)) 
    \execute_LightShifterPlugin_amplitudeReg[3]_i_1 
       (.I0(IBusCachedPlugin_cache_n_562),
        .I1(execute_LightShifterPlugin_amplitudeReg_reg[3]),
        .I2(execute_LightShifterPlugin_amplitudeReg_reg[2]),
        .I3(IBusCachedPlugin_cache_n_560),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_LightShifterPlugin_amplitudeReg[3]_i_3_n_0 ),
        .O(\execute_LightShifterPlugin_amplitudeReg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_LightShifterPlugin_amplitudeReg[3]_i_3 
       (.I0(IBusCachedPlugin_cache_n_63),
        .I1(execute_LightShifterPlugin_amplitudeReg_reg[1]),
        .I2(IBusCachedPlugin_cache_n_563),
        .I3(execute_LightShifterPlugin_isActive__0),
        .I4(\execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0] ),
        .O(\execute_LightShifterPlugin_amplitudeReg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \execute_LightShifterPlugin_amplitudeReg[4]_i_1 
       (.I0(IBusCachedPlugin_cache_n_538),
        .I1(IBusCachedPlugin_cache_n_537),
        .O(\execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC355CCAACCAA)) 
    \execute_LightShifterPlugin_amplitudeReg[4]_i_2 
       (.I0(IBusCachedPlugin_cache_n_561),
        .I1(execute_LightShifterPlugin_amplitudeReg_reg[4]),
        .I2(execute_LightShifterPlugin_amplitudeReg_reg[3]),
        .I3(execute_LightShifterPlugin_isActive__0),
        .I4(IBusCachedPlugin_cache_n_562),
        .I5(\execute_LightShifterPlugin_amplitudeReg[4]_i_5_n_0 ),
        .O(execute_LightShifterPlugin_amplitudeReg0[4]));
  LUT6 #(
    .INIT(64'h0005000011051100)) 
    \execute_LightShifterPlugin_amplitudeReg[4]_i_5 
       (.I0(\execute_LightShifterPlugin_amplitudeReg[2]_i_2_n_0 ),
        .I1(execute_LightShifterPlugin_amplitudeReg_reg[1]),
        .I2(IBusCachedPlugin_cache_n_63),
        .I3(execute_LightShifterPlugin_isActive__0),
        .I4(IBusCachedPlugin_cache_n_560),
        .I5(execute_LightShifterPlugin_amplitudeReg_reg[2]),
        .O(\execute_LightShifterPlugin_amplitudeReg[4]_i_5_n_0 ));
  FDRE \execute_LightShifterPlugin_amplitudeReg_reg[0] 
       (.C(clock),
        .CE(\execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0 ),
        .D(execute_LightShifterPlugin_amplitudeReg0[0]),
        .Q(\execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \execute_LightShifterPlugin_amplitudeReg_reg[1] 
       (.C(clock),
        .CE(\execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0 ),
        .D(\execute_LightShifterPlugin_amplitudeReg[1]_i_1_n_0 ),
        .Q(execute_LightShifterPlugin_amplitudeReg_reg[1]),
        .R(1'b0));
  FDRE \execute_LightShifterPlugin_amplitudeReg_reg[2] 
       (.C(clock),
        .CE(\execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0 ),
        .D(execute_LightShifterPlugin_amplitudeReg0[2]),
        .Q(execute_LightShifterPlugin_amplitudeReg_reg[2]),
        .R(1'b0));
  FDRE \execute_LightShifterPlugin_amplitudeReg_reg[3] 
       (.C(clock),
        .CE(\execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0 ),
        .D(\execute_LightShifterPlugin_amplitudeReg[3]_i_1_n_0 ),
        .Q(execute_LightShifterPlugin_amplitudeReg_reg[3]),
        .R(1'b0));
  FDRE \execute_LightShifterPlugin_amplitudeReg_reg[4] 
       (.C(clock),
        .CE(\execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0 ),
        .D(execute_LightShifterPlugin_amplitudeReg0[4]),
        .Q(execute_LightShifterPlugin_amplitudeReg_reg[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000EF01)) 
    execute_LightShifterPlugin_isActive_i_1
       (.I0(IBusCachedPlugin_cache_n_538),
        .I1(IBusCachedPlugin_cache_n_537),
        .I2(IBusCachedPlugin_cache_n_536),
        .I3(execute_LightShifterPlugin_isActive__0),
        .I4(reset0),
        .I5(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0),
        .O(execute_LightShifterPlugin_isActive_i_1_n_0));
  FDRE execute_LightShifterPlugin_isActive_reg
       (.C(clock),
        .CE(1'b1),
        .D(execute_LightShifterPlugin_isActive_i_1_n_0),
        .Q(execute_LightShifterPlugin_isActive__0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h1)) 
    execute_arbitration_isValid_i_2
       (.I0(when_CsrPlugin_l909_1),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0),
        .O(execute_arbitration_isValid_i_2_n_0));
  FDRE execute_arbitration_isValid_reg
       (.C(clock),
        .CE(1'b1),
        .D(IBusCachedPlugin_cache_n_478),
        .Q(execute_arbitration_isValid_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF00FF2E0000)) 
    execute_to_memory_ALIGNEMENT_FAULT_i_1
       (.I0(_zz_execute_SrcPlugin_addSub[1]),
        .I1(decode_to_execute_SRC2_FORCE_ZERO),
        .I2(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0 ),
        .I3(IBusCachedPlugin_cache_n_554),
        .I4(dBus_cmd_payload_size[1]),
        .I5(dBus_cmd_payload_size[0]),
        .O(execute_DBusSimplePlugin_skipCmd));
  FDRE execute_to_memory_ALIGNEMENT_FAULT_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_DBusSimplePlugin_skipCmd),
        .Q(execute_to_memory_ALIGNEMENT_FAULT),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[11]_i_2 
       (.I0(decode_to_execute_RS1[11]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[11]),
        .O(execute_BranchPlugin_branch_src1[11]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \execute_to_memory_BRANCH_CALC[11]_i_3 
       (.I0(execute_BranchPlugin_branch_src1[11]),
        .I1(p_1_in1_in[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(\decode_to_execute_INSTRUCTION_reg_n_0_[20] ),
        .I4(decode_to_execute_BRANCH_CTRL[0]),
        .I5(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[11]_i_4 
       (.I0(decode_to_execute_PC[10]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[10]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[30] ),
        .O(\execute_to_memory_BRANCH_CALC[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[11]_i_5 
       (.I0(decode_to_execute_PC[9]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[9]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[29] ),
        .O(\execute_to_memory_BRANCH_CALC[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[11]_i_6 
       (.I0(decode_to_execute_PC[8]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[8]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[28] ),
        .O(\execute_to_memory_BRANCH_CALC[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[15]_i_2 
       (.I0(decode_to_execute_RS1[15]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[15]),
        .O(execute_BranchPlugin_branch_src1[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[15]_i_3 
       (.I0(decode_to_execute_RS1[14]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[14]),
        .O(execute_BranchPlugin_branch_src1[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[15]_i_4 
       (.I0(decode_to_execute_RS1[13]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[13]),
        .O(execute_BranchPlugin_branch_src1[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[15]_i_5 
       (.I0(decode_to_execute_RS1[12]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[12]),
        .O(execute_BranchPlugin_branch_src1[12]));
  LUT6 #(
    .INIT(64'h33555A55CCAA5AAA)) 
    \execute_to_memory_BRANCH_CALC[15]_i_6 
       (.I0(decode_to_execute_PC[15]),
        .I1(decode_to_execute_RS1[15]),
        .I2(_zz__zz_execute_SRC1_1[0]),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(decode_to_execute_BRANCH_CTRL[0]),
        .I5(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33555A55CCAA5AAA)) 
    \execute_to_memory_BRANCH_CALC[15]_i_7 
       (.I0(decode_to_execute_PC[14]),
        .I1(decode_to_execute_RS1[14]),
        .I2(\decode_to_execute_INSTRUCTION_reg_n_0_[14] ),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(decode_to_execute_BRANCH_CTRL[0]),
        .I5(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h33555A55CCAA5AAA)) 
    \execute_to_memory_BRANCH_CALC[15]_i_8 
       (.I0(decode_to_execute_PC[13]),
        .I1(decode_to_execute_RS1[13]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(decode_to_execute_BRANCH_CTRL[0]),
        .I5(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h33555A55CCAA5AAA)) 
    \execute_to_memory_BRANCH_CALC[15]_i_9 
       (.I0(decode_to_execute_PC[12]),
        .I1(decode_to_execute_RS1[12]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(decode_to_execute_BRANCH_CTRL[0]),
        .I5(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[19]_i_2 
       (.I0(decode_to_execute_RS1[19]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[19]),
        .O(execute_BranchPlugin_branch_src1[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[19]_i_3 
       (.I0(decode_to_execute_RS1[18]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[18]),
        .O(execute_BranchPlugin_branch_src1[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[19]_i_4 
       (.I0(decode_to_execute_RS1[17]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[17]),
        .O(execute_BranchPlugin_branch_src1[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[19]_i_5 
       (.I0(decode_to_execute_RS1[16]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[16]),
        .O(execute_BranchPlugin_branch_src1[16]));
  LUT6 #(
    .INIT(64'h33555A55CCAA5AAA)) 
    \execute_to_memory_BRANCH_CALC[19]_i_6 
       (.I0(decode_to_execute_PC[19]),
        .I1(decode_to_execute_RS1[19]),
        .I2(_zz__zz_execute_SRC1_1[4]),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(decode_to_execute_BRANCH_CTRL[0]),
        .I5(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33555A55CCAA5AAA)) 
    \execute_to_memory_BRANCH_CALC[19]_i_7 
       (.I0(decode_to_execute_PC[18]),
        .I1(decode_to_execute_RS1[18]),
        .I2(_zz__zz_execute_SRC1_1[3]),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(decode_to_execute_BRANCH_CTRL[0]),
        .I5(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h33555A55CCAA5AAA)) 
    \execute_to_memory_BRANCH_CALC[19]_i_8 
       (.I0(decode_to_execute_PC[17]),
        .I1(decode_to_execute_RS1[17]),
        .I2(_zz__zz_execute_SRC1_1[2]),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(decode_to_execute_BRANCH_CTRL[0]),
        .I5(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h33555A55CCAA5AAA)) 
    \execute_to_memory_BRANCH_CALC[19]_i_9 
       (.I0(decode_to_execute_PC[16]),
        .I1(decode_to_execute_RS1[16]),
        .I2(_zz__zz_execute_SRC1_1[1]),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(decode_to_execute_BRANCH_CTRL[0]),
        .I5(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[23]_i_2 
       (.I0(decode_to_execute_PC[23]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[23]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[23]_i_3 
       (.I0(decode_to_execute_PC[22]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[22]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[23]_i_4 
       (.I0(decode_to_execute_PC[21]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[21]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[23]_i_5 
       (.I0(decode_to_execute_PC[20]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[20]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[27]_i_2 
       (.I0(decode_to_execute_PC[27]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[27]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[27]_i_3 
       (.I0(decode_to_execute_PC[26]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[26]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[27]_i_4 
       (.I0(decode_to_execute_PC[25]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[25]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[27]_i_5 
       (.I0(decode_to_execute_PC[24]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[24]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5666A666)) 
    \execute_to_memory_BRANCH_CALC[31]_i_2 
       (.I0(_zz_execute_SRC2_1),
        .I1(decode_to_execute_PC[31]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(decode_to_execute_RS1[31]),
        .O(\execute_to_memory_BRANCH_CALC[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[31]_i_3 
       (.I0(decode_to_execute_PC[30]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[30]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[31]_i_4 
       (.I0(decode_to_execute_PC[29]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[29]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[31]_i_5 
       (.I0(decode_to_execute_PC[28]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[28]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_BRANCH_CALC[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[3]_i_2 
       (.I0(decode_to_execute_RS1[3]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[3]),
        .O(execute_BranchPlugin_branch_src1[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[3]_i_3 
       (.I0(decode_to_execute_RS1[2]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[2]),
        .O(execute_BranchPlugin_branch_src1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \execute_to_memory_BRANCH_CALC[3]_i_4 
       (.I0(decode_to_execute_RS1[1]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .O(execute_BranchPlugin_branch_src1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \execute_to_memory_BRANCH_CALC[3]_i_5 
       (.I0(decode_to_execute_RS1[0]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .O(execute_BranchPlugin_branch_src1[0]));
  LUT6 #(
    .INIT(64'h1D1D55AAE2E255AA)) 
    \execute_to_memory_BRANCH_CALC[3]_i_6 
       (.I0(decode_to_execute_PC[3]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_RS1[3]),
        .I3(p_1_in1_in[3]),
        .I4(decode_to_execute_BRANCH_CTRL[1]),
        .I5(\decode_to_execute_INSTRUCTION_reg_n_0_[23] ),
        .O(\execute_to_memory_BRANCH_CALC[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D55AAE2E255AA)) 
    \execute_to_memory_BRANCH_CALC[3]_i_7 
       (.I0(decode_to_execute_PC[2]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_RS1[2]),
        .I3(p_1_in1_in[2]),
        .I4(decode_to_execute_BRANCH_CTRL[1]),
        .I5(\decode_to_execute_INSTRUCTION_reg_n_0_[22] ),
        .O(\execute_to_memory_BRANCH_CALC[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \execute_to_memory_BRANCH_CALC[3]_i_8 
       (.I0(decode_to_execute_BRANCH_CTRL[0]),
        .I1(decode_to_execute_RS1[1]),
        .I2(p_1_in1_in[1]),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[21] ),
        .O(\execute_to_memory_BRANCH_CALC[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4080)) 
    \execute_to_memory_BRANCH_CALC[3]_i_9 
       (.I0(decode_to_execute_RS1[0]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(\decode_to_execute_INSTRUCTION_reg_n_0_[20] ),
        .O(\execute_to_memory_BRANCH_CALC[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \execute_to_memory_BRANCH_CALC[7]_i_2 
       (.I0(decode_to_execute_RS1[4]),
        .I1(decode_to_execute_BRANCH_CTRL[1]),
        .I2(decode_to_execute_BRANCH_CTRL[0]),
        .I3(decode_to_execute_PC[4]),
        .O(execute_BranchPlugin_branch_src1[4]));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[7]_i_3 
       (.I0(decode_to_execute_PC[7]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[7]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[27] ),
        .O(\execute_to_memory_BRANCH_CALC[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[7]_i_4 
       (.I0(decode_to_execute_PC[6]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[6]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[26] ),
        .O(\execute_to_memory_BRANCH_CALC[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \execute_to_memory_BRANCH_CALC[7]_i_5 
       (.I0(decode_to_execute_PC[5]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_BRANCH_CTRL[1]),
        .I3(decode_to_execute_RS1[5]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[25] ),
        .O(\execute_to_memory_BRANCH_CALC[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D55AAE2E255AA)) 
    \execute_to_memory_BRANCH_CALC[7]_i_6 
       (.I0(decode_to_execute_PC[4]),
        .I1(decode_to_execute_BRANCH_CTRL[0]),
        .I2(decode_to_execute_RS1[4]),
        .I3(p_1_in1_in[4]),
        .I4(decode_to_execute_BRANCH_CTRL[1]),
        .I5(\decode_to_execute_INSTRUCTION_reg_n_0_[24] ),
        .O(\execute_to_memory_BRANCH_CALC[7]_i_6_n_0 ));
  FDRE \execute_to_memory_BRANCH_CALC_reg[10] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[10]),
        .Q(execute_to_memory_BRANCH_CALC__0[10]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[11] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[11]),
        .Q(execute_to_memory_BRANCH_CALC__0[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_to_memory_BRANCH_CALC_reg[11]_i_1 
       (.CI(\execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_0 ),
        .CO({\execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_0 ,\execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_1 ,\execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_2 ,\execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({execute_BranchPlugin_branch_src1[11],\decode_to_execute_INSTRUCTION_reg_n_0_[30] ,\decode_to_execute_INSTRUCTION_reg_n_0_[29] ,\decode_to_execute_INSTRUCTION_reg_n_0_[28] }),
        .O(execute_BranchPlugin_branchAdder[11:8]),
        .S({\execute_to_memory_BRANCH_CALC[11]_i_3_n_0 ,\execute_to_memory_BRANCH_CALC[11]_i_4_n_0 ,\execute_to_memory_BRANCH_CALC[11]_i_5_n_0 ,\execute_to_memory_BRANCH_CALC[11]_i_6_n_0 }));
  FDRE \execute_to_memory_BRANCH_CALC_reg[12] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[12]),
        .Q(execute_to_memory_BRANCH_CALC__0[12]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[13] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[13]),
        .Q(execute_to_memory_BRANCH_CALC__0[13]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[14] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[14]),
        .Q(execute_to_memory_BRANCH_CALC__0[14]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[15] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[15]),
        .Q(execute_to_memory_BRANCH_CALC__0[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_to_memory_BRANCH_CALC_reg[15]_i_1 
       (.CI(\execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_0 ),
        .CO({\execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_0 ,\execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_1 ,\execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_2 ,\execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(execute_BranchPlugin_branch_src1[15:12]),
        .O(execute_BranchPlugin_branchAdder[15:12]),
        .S({\execute_to_memory_BRANCH_CALC[15]_i_6_n_0 ,\execute_to_memory_BRANCH_CALC[15]_i_7_n_0 ,\execute_to_memory_BRANCH_CALC[15]_i_8_n_0 ,\execute_to_memory_BRANCH_CALC[15]_i_9_n_0 }));
  FDRE \execute_to_memory_BRANCH_CALC_reg[16] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[16]),
        .Q(execute_to_memory_BRANCH_CALC__0[16]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[17] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[17]),
        .Q(execute_to_memory_BRANCH_CALC__0[17]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[18] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[18]),
        .Q(execute_to_memory_BRANCH_CALC__0[18]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[19] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[19]),
        .Q(execute_to_memory_BRANCH_CALC__0[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_to_memory_BRANCH_CALC_reg[19]_i_1 
       (.CI(\execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_0 ),
        .CO({\execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_0 ,\execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_1 ,\execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_2 ,\execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(execute_BranchPlugin_branch_src1[19:16]),
        .O(execute_BranchPlugin_branchAdder[19:16]),
        .S({\execute_to_memory_BRANCH_CALC[19]_i_6_n_0 ,\execute_to_memory_BRANCH_CALC[19]_i_7_n_0 ,\execute_to_memory_BRANCH_CALC[19]_i_8_n_0 ,\execute_to_memory_BRANCH_CALC[19]_i_9_n_0 }));
  FDRE \execute_to_memory_BRANCH_CALC_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[1]),
        .Q(execute_to_memory_BRANCH_CALC),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[20] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[20]),
        .Q(execute_to_memory_BRANCH_CALC__0[20]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[21] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[21]),
        .Q(execute_to_memory_BRANCH_CALC__0[21]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[22] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[22]),
        .Q(execute_to_memory_BRANCH_CALC__0[22]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[23] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[23]),
        .Q(execute_to_memory_BRANCH_CALC__0[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_to_memory_BRANCH_CALC_reg[23]_i_1 
       (.CI(\execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_0 ),
        .CO({\execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_0 ,\execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_1 ,\execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_2 ,\execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({_zz_execute_SRC2_1,_zz_execute_SRC2_1,_zz_execute_SRC2_1,_zz_execute_SRC2_1}),
        .O(execute_BranchPlugin_branchAdder[23:20]),
        .S({\execute_to_memory_BRANCH_CALC[23]_i_2_n_0 ,\execute_to_memory_BRANCH_CALC[23]_i_3_n_0 ,\execute_to_memory_BRANCH_CALC[23]_i_4_n_0 ,\execute_to_memory_BRANCH_CALC[23]_i_5_n_0 }));
  FDRE \execute_to_memory_BRANCH_CALC_reg[24] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[24]),
        .Q(execute_to_memory_BRANCH_CALC__0[24]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[25] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[25]),
        .Q(execute_to_memory_BRANCH_CALC__0[25]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[26] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[26]),
        .Q(execute_to_memory_BRANCH_CALC__0[26]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[27] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[27]),
        .Q(execute_to_memory_BRANCH_CALC__0[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_to_memory_BRANCH_CALC_reg[27]_i_1 
       (.CI(\execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_0 ),
        .CO({\execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_0 ,\execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_1 ,\execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_2 ,\execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({_zz_execute_SRC2_1,_zz_execute_SRC2_1,_zz_execute_SRC2_1,_zz_execute_SRC2_1}),
        .O(execute_BranchPlugin_branchAdder[27:24]),
        .S({\execute_to_memory_BRANCH_CALC[27]_i_2_n_0 ,\execute_to_memory_BRANCH_CALC[27]_i_3_n_0 ,\execute_to_memory_BRANCH_CALC[27]_i_4_n_0 ,\execute_to_memory_BRANCH_CALC[27]_i_5_n_0 }));
  FDRE \execute_to_memory_BRANCH_CALC_reg[28] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[28]),
        .Q(execute_to_memory_BRANCH_CALC__0[28]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[29] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[29]),
        .Q(execute_to_memory_BRANCH_CALC__0[29]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[2] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[2]),
        .Q(execute_to_memory_BRANCH_CALC__0[2]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[30] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[30]),
        .Q(execute_to_memory_BRANCH_CALC__0[30]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[31] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[31]),
        .Q(execute_to_memory_BRANCH_CALC__0[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_to_memory_BRANCH_CALC_reg[31]_i_1 
       (.CI(\execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_0 ),
        .CO({\NLW_execute_to_memory_BRANCH_CALC_reg[31]_i_1_CO_UNCONNECTED [3],\execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_1 ,\execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_2 ,\execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,_zz_execute_SRC2_1,_zz_execute_SRC2_1,_zz_execute_SRC2_1}),
        .O(execute_BranchPlugin_branchAdder[31:28]),
        .S({\execute_to_memory_BRANCH_CALC[31]_i_2_n_0 ,\execute_to_memory_BRANCH_CALC[31]_i_3_n_0 ,\execute_to_memory_BRANCH_CALC[31]_i_4_n_0 ,\execute_to_memory_BRANCH_CALC[31]_i_5_n_0 }));
  FDRE \execute_to_memory_BRANCH_CALC_reg[3] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[3]),
        .Q(execute_to_memory_BRANCH_CALC__0[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_to_memory_BRANCH_CALC_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_0 ,\execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_1 ,\execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_2 ,\execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(execute_BranchPlugin_branch_src1[3:0]),
        .O({execute_BranchPlugin_branchAdder[3:1],\NLW_execute_to_memory_BRANCH_CALC_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\execute_to_memory_BRANCH_CALC[3]_i_6_n_0 ,\execute_to_memory_BRANCH_CALC[3]_i_7_n_0 ,\execute_to_memory_BRANCH_CALC[3]_i_8_n_0 ,\execute_to_memory_BRANCH_CALC[3]_i_9_n_0 }));
  FDRE \execute_to_memory_BRANCH_CALC_reg[4] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[4]),
        .Q(execute_to_memory_BRANCH_CALC__0[4]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[5] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[5]),
        .Q(execute_to_memory_BRANCH_CALC__0[5]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[6] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[6]),
        .Q(execute_to_memory_BRANCH_CALC__0[6]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[7] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[7]),
        .Q(execute_to_memory_BRANCH_CALC__0[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_to_memory_BRANCH_CALC_reg[7]_i_1 
       (.CI(\execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_0 ),
        .CO({\execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_0 ,\execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_1 ,\execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_2 ,\execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_INSTRUCTION_reg_n_0_[27] ,\decode_to_execute_INSTRUCTION_reg_n_0_[26] ,\decode_to_execute_INSTRUCTION_reg_n_0_[25] ,execute_BranchPlugin_branch_src1[4]}),
        .O(execute_BranchPlugin_branchAdder[7:4]),
        .S({\execute_to_memory_BRANCH_CALC[7]_i_3_n_0 ,\execute_to_memory_BRANCH_CALC[7]_i_4_n_0 ,\execute_to_memory_BRANCH_CALC[7]_i_5_n_0 ,\execute_to_memory_BRANCH_CALC[7]_i_6_n_0 }));
  FDRE \execute_to_memory_BRANCH_CALC_reg[8] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[8]),
        .Q(execute_to_memory_BRANCH_CALC__0[8]),
        .R(1'b0));
  FDRE \execute_to_memory_BRANCH_CALC_reg[9] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(execute_BranchPlugin_branchAdder[9]),
        .Q(execute_to_memory_BRANCH_CALC__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hAFAC)) 
    execute_to_memory_BRANCH_DO_i_1
       (.I0(execute_to_memory_BRANCH_DO),
        .I1(execute_to_memory_BRANCH_DO_i_2_n_0),
        .I2(IBusCachedPlugin_cache_n_531),
        .I3(decode_to_execute_BRANCH_CTRL[1]),
        .O(execute_to_memory_BRANCH_DO_i_1_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    execute_to_memory_BRANCH_DO_i_10
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0 ),
        .I1(\CsrPlugin_mtvec_base[18]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0 ),
        .I3(\CsrPlugin_mtvec_base[16]_i_3_n_0 ),
        .I4(\CsrPlugin_mtvec_base[17]_i_3_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_10_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    execute_to_memory_BRANCH_DO_i_11
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0 ),
        .I1(\CsrPlugin_mtvec_base[15]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0 ),
        .I3(\CsrPlugin_mtvec_base[14]_i_3_n_0 ),
        .I4(\CsrPlugin_mtvec_base[13]_i_3_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000600660060000)) 
    execute_to_memory_BRANCH_DO_i_12
       (.I0(\CsrPlugin_mtvec_base[12]_i_2_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    execute_to_memory_BRANCH_DO_i_13
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    execute_to_memory_BRANCH_DO_i_14
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    execute_to_memory_BRANCH_DO_i_15
       (.I0(IBusCachedPlugin_cache_n_562),
        .I1(IBusCachedPlugin_cache_n_580),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0 ),
        .I4(IBusCachedPlugin_cache_n_561),
        .I5(\CsrPlugin_mtvec_base[2]_i_3_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_15_n_0));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    execute_to_memory_BRANCH_DO_i_16
       (.I0(IBusCachedPlugin_cache_n_579),
        .I1(IBusCachedPlugin_cache_n_560),
        .I2(IBusCachedPlugin_cache_n_63),
        .I3(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0 ),
        .I4(IBusCachedPlugin_cache_n_563),
        .I5(IBusCachedPlugin_cache_n_558),
        .O(execute_to_memory_BRANCH_DO_i_16_n_0));
  LUT6 #(
    .INIT(64'h8820222A882A2220)) 
    execute_to_memory_BRANCH_DO_i_2
       (.I0(decode_to_execute_BRANCH_CTRL[0]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[0]_i_6_n_0 ),
        .I2(dBus_cmd_payload_size[1]),
        .I3(\decode_to_execute_INSTRUCTION_reg_n_0_[14] ),
        .I4(dBus_cmd_payload_size[0]),
        .I5(data0),
        .O(execute_to_memory_BRANCH_DO_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000540455550151)) 
    execute_to_memory_BRANCH_DO_i_5
       (.I0(\dBus_cmd_rData_address[31]_i_7_n_0 ),
        .I1(decode_to_execute_RS1[30]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(\decode_to_execute_INSTRUCTION_reg_n_0_[30] ),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    execute_to_memory_BRANCH_DO_i_6
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0 ),
        .I1(\CsrPlugin_mtvec_base[25]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0 ),
        .I3(\CsrPlugin_mtvec_base[26]_i_2_n_0 ),
        .I4(\CsrPlugin_mtvec_base[27]_i_2_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000600660060000)) 
    execute_to_memory_BRANCH_DO_i_7
       (.I0(\CsrPlugin_mtvec_base[22]_i_2_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0 ),
        .I3(\CsrPlugin_mtvec_base[24]_i_2_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0 ),
        .I5(\CsrPlugin_mtvec_base[23]_i_2_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000600660060000)) 
    execute_to_memory_BRANCH_DO_i_9
       (.I0(\CsrPlugin_mtvec_base[19]_i_2_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0 ),
        .I3(\CsrPlugin_mtvec_base[21]_i_2_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0 ),
        .I5(\CsrPlugin_mtvec_base[20]_i_2_n_0 ),
        .O(execute_to_memory_BRANCH_DO_i_9_n_0));
  FDRE execute_to_memory_BRANCH_DO_reg
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_BRANCH_DO_i_1_n_0),
        .Q(execute_to_memory_BRANCH_DO),
        .R(1'b0));
  CARRY4 execute_to_memory_BRANCH_DO_reg_i_3
       (.CI(execute_to_memory_BRANCH_DO_reg_i_4_n_0),
        .CO({NLW_execute_to_memory_BRANCH_DO_reg_i_3_CO_UNCONNECTED[3],data0,execute_to_memory_BRANCH_DO_reg_i_3_n_2,execute_to_memory_BRANCH_DO_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_execute_to_memory_BRANCH_DO_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,execute_to_memory_BRANCH_DO_i_5_n_0,execute_to_memory_BRANCH_DO_i_6_n_0,execute_to_memory_BRANCH_DO_i_7_n_0}));
  CARRY4 execute_to_memory_BRANCH_DO_reg_i_4
       (.CI(execute_to_memory_BRANCH_DO_reg_i_8_n_0),
        .CO({execute_to_memory_BRANCH_DO_reg_i_4_n_0,execute_to_memory_BRANCH_DO_reg_i_4_n_1,execute_to_memory_BRANCH_DO_reg_i_4_n_2,execute_to_memory_BRANCH_DO_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_execute_to_memory_BRANCH_DO_reg_i_4_O_UNCONNECTED[3:0]),
        .S({execute_to_memory_BRANCH_DO_i_9_n_0,execute_to_memory_BRANCH_DO_i_10_n_0,execute_to_memory_BRANCH_DO_i_11_n_0,execute_to_memory_BRANCH_DO_i_12_n_0}));
  CARRY4 execute_to_memory_BRANCH_DO_reg_i_8
       (.CI(1'b0),
        .CO({execute_to_memory_BRANCH_DO_reg_i_8_n_0,execute_to_memory_BRANCH_DO_reg_i_8_n_1,execute_to_memory_BRANCH_DO_reg_i_8_n_2,execute_to_memory_BRANCH_DO_reg_i_8_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_execute_to_memory_BRANCH_DO_reg_i_8_O_UNCONNECTED[3:0]),
        .S({execute_to_memory_BRANCH_DO_i_13_n_0,execute_to_memory_BRANCH_DO_i_14_n_0,execute_to_memory_BRANCH_DO_i_15_n_0,execute_to_memory_BRANCH_DO_i_16_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \execute_to_memory_ENV_CTRL[1]_i_1 
       (.I0(IBusCachedPlugin_cache_n_531),
        .O(when_CsrPlugin_l909_2));
  FDRE \execute_to_memory_ENV_CTRL_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_ENV_CTRL[0]),
        .Q(execute_to_memory_ENV_CTRL[0]),
        .R(1'b0));
  FDRE \execute_to_memory_ENV_CTRL_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_ENV_CTRL[1]),
        .Q(execute_to_memory_ENV_CTRL[1]),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[10] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(p_1_in1_in[3]),
        .Q(p_1_in0_in[3]),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[11] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(p_1_in1_in[4]),
        .Q(p_1_in0_in[4]),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[12] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(dBus_cmd_payload_size[0]),
        .Q(\execute_to_memory_INSTRUCTION_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[13] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(dBus_cmd_payload_size[1]),
        .Q(\execute_to_memory_INSTRUCTION_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[14] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(\decode_to_execute_INSTRUCTION_reg_n_0_[14] ),
        .Q(\execute_to_memory_INSTRUCTION_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[28] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(\decode_to_execute_INSTRUCTION_reg_n_0_[28] ),
        .Q(\execute_to_memory_INSTRUCTION_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[29] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(\decode_to_execute_INSTRUCTION_reg_n_0_[29] ),
        .Q(\execute_to_memory_INSTRUCTION_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[7] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(p_1_in1_in[0]),
        .Q(p_1_in0_in[0]),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[8] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(p_1_in1_in[1]),
        .Q(p_1_in0_in[1]),
        .R(1'b0));
  FDRE \execute_to_memory_INSTRUCTION_reg[9] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(p_1_in1_in[2]),
        .Q(p_1_in0_in[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEE2222E2222222E2)) 
    \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1 
       (.I0(_zz_execute_SrcPlugin_addSub[1]),
        .I1(decode_to_execute_SRC2_FORCE_ZERO),
        .I2(decode_to_execute_RS1[1]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC1_CTRL[0]),
        .I5(_zz__zz_execute_SRC1_1[1]),
        .O(\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1_n_0 ));
  FDRE \execute_to_memory_MEMORY_ADDRESS_LOW_reg[0] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(IBusCachedPlugin_cache_n_554),
        .Q(execute_to_memory_MEMORY_ADDRESS_LOW[0]),
        .R(1'b0));
  FDRE \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1_n_0 ),
        .Q(execute_to_memory_MEMORY_ADDRESS_LOW[1]),
        .R(1'b0));
  FDRE execute_to_memory_MEMORY_ENABLE_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_MEMORY_ENABLE),
        .Q(execute_to_memory_MEMORY_ENABLE),
        .R(1'b0));
  FDRE execute_to_memory_MEMORY_STORE_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_MEMORY_STORE),
        .Q(execute_to_memory_MEMORY_STORE),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[10] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[10]),
        .Q(execute_to_memory_PC[10]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[11] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[11]),
        .Q(execute_to_memory_PC[11]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[12] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[12]),
        .Q(execute_to_memory_PC[12]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[13] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[13]),
        .Q(execute_to_memory_PC[13]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[14] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[14]),
        .Q(execute_to_memory_PC[14]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[15] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[15]),
        .Q(execute_to_memory_PC[15]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[16] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[16]),
        .Q(execute_to_memory_PC[16]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[17] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[17]),
        .Q(execute_to_memory_PC[17]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[18] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[18]),
        .Q(execute_to_memory_PC[18]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[19] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[19]),
        .Q(execute_to_memory_PC[19]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[20] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[20]),
        .Q(execute_to_memory_PC[20]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[21] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[21]),
        .Q(execute_to_memory_PC[21]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[22] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[22]),
        .Q(execute_to_memory_PC[22]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[23] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[23]),
        .Q(execute_to_memory_PC[23]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[24] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[24]),
        .Q(execute_to_memory_PC[24]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[25] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[25]),
        .Q(execute_to_memory_PC[25]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[26] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[26]),
        .Q(execute_to_memory_PC[26]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[27] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[27]),
        .Q(execute_to_memory_PC[27]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[28] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[28]),
        .Q(execute_to_memory_PC[28]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[29] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[29]),
        .Q(execute_to_memory_PC[29]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[2] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[2]),
        .Q(execute_to_memory_PC[2]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[30] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[30]),
        .Q(execute_to_memory_PC[30]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[31] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[31]),
        .Q(execute_to_memory_PC[31]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[3] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[3]),
        .Q(execute_to_memory_PC[3]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[4] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[4]),
        .Q(execute_to_memory_PC[4]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[5] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[5]),
        .Q(execute_to_memory_PC[5]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[6] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[6]),
        .Q(execute_to_memory_PC[6]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[7] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[7]),
        .Q(execute_to_memory_PC[7]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[8] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[8]),
        .Q(execute_to_memory_PC[8]),
        .R(1'b0));
  FDRE \execute_to_memory_PC_reg[9] 
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_PC[9]),
        .Q(execute_to_memory_PC[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8B888888BBBBBBBB)) 
    \execute_to_memory_REGFILE_WRITE_DATA[0]_i_1 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(IBusCachedPlugin_cache_n_559),
        .I3(decode_to_execute_SHIFT_CTRL[1]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[0]_i_3_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[0]_i_4_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[0]));
  LUT6 #(
    .INIT(64'hBB8888B8888888B8)) 
    \execute_to_memory_REGFILE_WRITE_DATA[0]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
        .I1(execute_LightShifterPlugin_isActive__0),
        .I2(decode_to_execute_RS1[1]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_SRC1_CTRL[0]),
        .I5(_zz__zz_execute_SRC1_1[1]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h77D044D0FFFFFFFF)) 
    \execute_to_memory_REGFILE_WRITE_DATA[0]_i_4 
       (.I0(IBusCachedPlugin_cache_n_554),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[0]_i_5_n_0 ),
        .I3(decode_to_execute_ALU_CTRL[0]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[0]_i_6_n_0 ),
        .I5(IBusCachedPlugin_cache_n_537),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h9719FFFF)) 
    \execute_to_memory_REGFILE_WRITE_DATA[0]_i_5 
       (.I0(IBusCachedPlugin_cache_n_558),
        .I1(IBusCachedPlugin_cache_n_563),
        .I2(decode_to_execute_ALU_BITWISE_CTRL),
        .I3(dBus_cmd_payload_size[0]),
        .I4(decode_to_execute_ALU_CTRL[1]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h111DB8BB)) 
    \execute_to_memory_REGFILE_WRITE_DATA[0]_i_6 
       (.I0(decode_to_execute_SRC_LESS_UNSIGNED),
        .I1(\CsrPlugin_mtvec_base[29]_i_3_n_0 ),
        .I2(decode_to_execute_SRC2_FORCE_ZERO),
        .I3(_zz_execute_SrcPlugin_addSub[31]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[10]_i_1 
       (.I0(\CsrPlugin_mtvec_base[8]_i_2_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_3_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_4_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[10]));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \execute_to_memory_REGFILE_WRITE_DATA[10]_i_2 
       (.I0(_zz_execute_SrcPlugin_addSub[10]),
        .I1(decode_to_execute_SRC2_FORCE_ZERO),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_RS1[10]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0220200022200220)) 
    \execute_to_memory_REGFILE_WRITE_DATA[10]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[10]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[9]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[11]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[10]_i_5 
       (.I0(decode_to_execute_PC[10]),
        .I1(decode_to_execute_RS2[10]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[30] ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \execute_to_memory_REGFILE_WRITE_DATA[10]_i_6 
       (.I0(decode_to_execute_RS1[9]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BBBBB8888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[11]_i_1 
       (.I0(\CsrPlugin_mtvec_base[9]_i_2_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_3_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_4_n_0 ),
        .I5(IBusCachedPlugin_cache_n_537),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[11]));
  LUT6 #(
    .INIT(64'hFBFBFBABFBFBFBFB)) 
    \execute_to_memory_REGFILE_WRITE_DATA[11]_i_2 
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0 ),
        .I1(_zz_execute_SrcPlugin_addSub[11]),
        .I2(decode_to_execute_SRC2_FORCE_ZERO),
        .I3(decode_to_execute_SRC1_CTRL[0]),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(decode_to_execute_RS1[11]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0440404440440000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[11]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(decode_to_execute_ALU_BITWISE_CTRL),
        .I3(dBus_cmd_payload_size[0]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[11]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[10]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[12]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[11]_i_6 
       (.I0(decode_to_execute_PC[11]),
        .I1(decode_to_execute_RS2[11]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \execute_to_memory_REGFILE_WRITE_DATA[11]_i_7 
       (.I0(decode_to_execute_RS1[10]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BBBBB8888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[12]_i_1 
       (.I0(\CsrPlugin_mtvec_base[10]_i_2_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_3_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_4_n_0 ),
        .I5(IBusCachedPlugin_cache_n_537),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[12]));
  LUT5 #(
    .INIT(32'h666FFF6F)) 
    \execute_to_memory_REGFILE_WRITE_DATA[12]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(_zz_execute_SrcPlugin_addSub[12]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0440404440440000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[12]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(decode_to_execute_ALU_BITWISE_CTRL),
        .I3(dBus_cmd_payload_size[0]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[12]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[11]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[13]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[12]_i_5 
       (.I0(decode_to_execute_PC[12]),
        .I1(decode_to_execute_RS2[12]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \execute_to_memory_REGFILE_WRITE_DATA[12]_i_6 
       (.I0(decode_to_execute_RS1[11]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[13]_i_1 
       (.I0(\CsrPlugin_mtvec_base[11]_i_2_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[13]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[13]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[13]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[12]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[14]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[12]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2002002020222002)) 
    \execute_to_memory_REGFILE_WRITE_DATA[13]_i_4 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5 
       (.I0(decode_to_execute_RS1[12]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[13]_i_6 
       (.I0(decode_to_execute_PC[13]),
        .I1(decode_to_execute_RS2[13]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[14]_i_1 
       (.I0(\CsrPlugin_mtvec_base[12]_i_3_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[14]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[12]_i_2_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[14]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0C0C0AFA0CFCF)) 
    \execute_to_memory_REGFILE_WRITE_DATA[14]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[13]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[15]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[13]_i_3_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2002002020222002)) 
    \execute_to_memory_REGFILE_WRITE_DATA[14]_i_4 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[12]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5 
       (.I0(decode_to_execute_RS1[13]),
        .I1(decode_to_execute_SRC1_CTRL[0]),
        .I2(dBus_cmd_payload_size[1]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[14]_i_6 
       (.I0(decode_to_execute_PC[14]),
        .I1(decode_to_execute_RS2[14]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[15]_i_1 
       (.I0(\CsrPlugin_mtvec_base[13]_i_2_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF09990900)) 
    \execute_to_memory_REGFILE_WRITE_DATA[15]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[13]_i_3_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[15]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0C0C0AFA0CFCF)) 
    \execute_to_memory_REGFILE_WRITE_DATA[15]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[14]),
        .I1(\CsrPlugin_mtvec_base[12]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[16]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[14]_i_3_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0600010007000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[15]_i_4 
       (.I0(\CsrPlugin_mtvec_base[13]_i_3_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[15]_i_5 
       (.I0(decode_to_execute_PC[15]),
        .I1(decode_to_execute_RS2[15]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[16]_i_1 
       (.I0(\CsrPlugin_mtvec_base[14]_i_2_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFF09990900)) 
    \execute_to_memory_REGFILE_WRITE_DATA[16]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[14]_i_3_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[16]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \execute_to_memory_REGFILE_WRITE_DATA[16]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[15]),
        .I1(\CsrPlugin_mtvec_base[13]_i_3_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[17]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[15]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0600010007000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[16]_i_4 
       (.I0(\CsrPlugin_mtvec_base[14]_i_3_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[16]_i_5 
       (.I0(decode_to_execute_PC[16]),
        .I1(decode_to_execute_RS2[16]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BBBBB8888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[17]_i_1 
       (.I0(\CsrPlugin_mtvec_base[15]_i_3_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_3_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_4_n_0 ),
        .I5(IBusCachedPlugin_cache_n_537),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[17]));
  LUT5 #(
    .INIT(32'h666FFF6F)) 
    \execute_to_memory_REGFILE_WRITE_DATA[17]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(_zz_execute_SrcPlugin_addSub[17]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(\CsrPlugin_mtvec_base[15]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B00060000000B0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[17]_i_3 
       (.I0(decode_to_execute_ALU_BITWISE_CTRL),
        .I1(dBus_cmd_payload_size[0]),
        .I2(decode_to_execute_ALU_CTRL[1]),
        .I3(decode_to_execute_ALU_CTRL[0]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0 ),
        .I5(\CsrPlugin_mtvec_base[15]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \execute_to_memory_REGFILE_WRITE_DATA[17]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[16]),
        .I1(\CsrPlugin_mtvec_base[14]_i_3_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[18]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[16]_i_3_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[17]_i_5 
       (.I0(decode_to_execute_PC[17]),
        .I1(decode_to_execute_RS2[17]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[18]_i_1 
       (.I0(\CsrPlugin_mtvec_base[16]_i_2_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFF09990900)) 
    \execute_to_memory_REGFILE_WRITE_DATA[18]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[16]_i_3_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[18]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0C0C0AFA0CFCF)) 
    \execute_to_memory_REGFILE_WRITE_DATA[18]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[17]),
        .I1(\CsrPlugin_mtvec_base[15]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[19]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[17]_i_3_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0600010007000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[18]_i_4 
       (.I0(\CsrPlugin_mtvec_base[16]_i_3_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[18]_i_5 
       (.I0(decode_to_execute_PC[18]),
        .I1(decode_to_execute_RS2[18]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[19]_i_1 
       (.I0(\CsrPlugin_mtvec_base[17]_i_2_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF09990900)) 
    \execute_to_memory_REGFILE_WRITE_DATA[19]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[17]_i_3_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[19]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \execute_to_memory_REGFILE_WRITE_DATA[19]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[18]),
        .I1(\CsrPlugin_mtvec_base[16]_i_3_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[20]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[18]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0600010007000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[19]_i_4 
       (.I0(\CsrPlugin_mtvec_base[17]_i_3_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[19]_i_5 
       (.I0(decode_to_execute_PC[19]),
        .I1(decode_to_execute_RS2[19]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[1]_i_1 
       (.I0(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[1]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[1]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[1]));
  LUT6 #(
    .INIT(64'hAAEBEBEBAAEBAAAA)) 
    \execute_to_memory_REGFILE_WRITE_DATA[1]_i_2 
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[1]_i_4_n_0 ),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0 ),
        .I4(decode_to_execute_SRC2_FORCE_ZERO),
        .I5(_zz_execute_SrcPlugin_addSub[1]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[1]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[0]),
        .I1(IBusCachedPlugin_cache_n_558),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[2]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(IBusCachedPlugin_cache_n_579),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4404044000004404)) 
    \execute_to_memory_REGFILE_WRITE_DATA[1]_i_4 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_ALU_BITWISE_CTRL),
        .I4(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0 ),
        .I5(IBusCachedPlugin_cache_n_63),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[20]_i_1 
       (.I0(\CsrPlugin_mtvec_base[18]_i_3_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[20]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[18]_i_2_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[20]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \execute_to_memory_REGFILE_WRITE_DATA[20]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[19]),
        .I1(\CsrPlugin_mtvec_base[17]_i_3_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[21]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[19]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2002002020222002)) 
    \execute_to_memory_REGFILE_WRITE_DATA[20]_i_4 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[18]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[20]_i_5 
       (.I0(decode_to_execute_PC[20]),
        .I1(decode_to_execute_RS2[20]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[21]_i_1 
       (.I0(\CsrPlugin_mtvec_base[19]_i_3_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[21]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[19]_i_2_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[21]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[21]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[20]),
        .I1(\CsrPlugin_mtvec_base[18]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[22]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[20]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2002002020222002)) 
    \execute_to_memory_REGFILE_WRITE_DATA[21]_i_4 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[19]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[21]_i_5 
       (.I0(decode_to_execute_PC[21]),
        .I1(decode_to_execute_RS2[21]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[22]_i_1 
       (.I0(\CsrPlugin_mtvec_base[20]_i_3_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[22]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[20]_i_2_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[22]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[22]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[21]),
        .I1(\CsrPlugin_mtvec_base[19]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[23]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[21]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2002002020222002)) 
    \execute_to_memory_REGFILE_WRITE_DATA[22]_i_4 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[20]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[22]_i_5 
       (.I0(decode_to_execute_PC[22]),
        .I1(decode_to_execute_RS2[22]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[23]_i_1 
       (.I0(\CsrPlugin_mtvec_base[21]_i_3_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[23]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[21]_i_2_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[23]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[23]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[22]),
        .I1(\CsrPlugin_mtvec_base[20]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[24]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[22]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h060008000E000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[23]_i_4 
       (.I0(\CsrPlugin_mtvec_base[21]_i_2_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[23]_i_5 
       (.I0(decode_to_execute_PC[23]),
        .I1(decode_to_execute_RS2[23]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BBBBB8888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[24]_i_1 
       (.I0(\CsrPlugin_mtvec_base[22]_i_3_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_3_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_4_n_0 ),
        .I5(IBusCachedPlugin_cache_n_537),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[24]));
  LUT5 #(
    .INIT(32'h666FFF6F)) 
    \execute_to_memory_REGFILE_WRITE_DATA[24]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(_zz_execute_SrcPlugin_addSub[24]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(\CsrPlugin_mtvec_base[22]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4404044000004404)) 
    \execute_to_memory_REGFILE_WRITE_DATA[24]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_ALU_BITWISE_CTRL),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0 ),
        .I5(\CsrPlugin_mtvec_base[22]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[24]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[23]),
        .I1(\CsrPlugin_mtvec_base[21]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[25]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[23]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[24]_i_5 
       (.I0(decode_to_execute_PC[24]),
        .I1(decode_to_execute_RS2[24]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BBBBB8888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[25]_i_1 
       (.I0(\CsrPlugin_mtvec_base[23]_i_3_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_3_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_4_n_0 ),
        .I5(IBusCachedPlugin_cache_n_537),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[25]));
  LUT5 #(
    .INIT(32'h666FFF6F)) 
    \execute_to_memory_REGFILE_WRITE_DATA[25]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(_zz_execute_SrcPlugin_addSub[25]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(\CsrPlugin_mtvec_base[23]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4404044000004404)) 
    \execute_to_memory_REGFILE_WRITE_DATA[25]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_ALU_BITWISE_CTRL),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0 ),
        .I5(\CsrPlugin_mtvec_base[23]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[25]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[24]),
        .I1(\CsrPlugin_mtvec_base[22]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[26]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[24]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h50035FF3)) 
    \execute_to_memory_REGFILE_WRITE_DATA[25]_i_5 
       (.I0(decode_to_execute_PC[25]),
        .I1(decode_to_execute_RS2[25]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[26]_i_1 
       (.I0(\CsrPlugin_mtvec_base[24]_i_3_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[26]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[24]_i_2_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[26]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[26]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[25]),
        .I1(\CsrPlugin_mtvec_base[23]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[27]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[25]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h060008000E000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[26]_i_4 
       (.I0(\CsrPlugin_mtvec_base[24]_i_2_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[26]_i_5 
       (.I0(decode_to_execute_PC[26]),
        .I1(decode_to_execute_RS2[26]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[27]_i_1 
       (.I0(\CsrPlugin_mtvec_base[25]_i_3_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[27]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[25]_i_2_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[27]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[27]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[26]),
        .I1(\CsrPlugin_mtvec_base[24]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[28]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[26]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h060008000E000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[27]_i_4 
       (.I0(\CsrPlugin_mtvec_base[25]_i_2_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[27]_i_5 
       (.I0(decode_to_execute_PC[27]),
        .I1(decode_to_execute_RS2[27]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[28]_i_1 
       (.I0(\CsrPlugin_mtvec_base[26]_i_3_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[28]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[26]_i_2_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[28]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[28]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[27]),
        .I1(\CsrPlugin_mtvec_base[25]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[29]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[27]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h060008000E000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[28]_i_4 
       (.I0(\CsrPlugin_mtvec_base[26]_i_2_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[28]_i_5 
       (.I0(decode_to_execute_PC[28]),
        .I1(decode_to_execute_RS2[28]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[29]_i_1 
       (.I0(\CsrPlugin_mtvec_base[27]_i_3_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[29]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[27]_i_2_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[29]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[29]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[28]),
        .I1(\CsrPlugin_mtvec_base[26]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[30]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[28]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h060008000E000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[29]_i_4 
       (.I0(\CsrPlugin_mtvec_base[27]_i_2_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[29]_i_5 
       (.I0(decode_to_execute_PC[29]),
        .I1(decode_to_execute_RS2[29]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BBBBB8888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[2]_i_1 
       (.I0(\CsrPlugin_mtvec_base[0]_i_3_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[2]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[2]_i_3_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[2]_i_4_n_0 ),
        .I5(IBusCachedPlugin_cache_n_537),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h666FFF6F)) 
    \execute_to_memory_REGFILE_WRITE_DATA[2]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(_zz_execute_SrcPlugin_addSub[2]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(IBusCachedPlugin_cache_n_579),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4404044000004404)) 
    \execute_to_memory_REGFILE_WRITE_DATA[2]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(dBus_cmd_payload_size[0]),
        .I3(decode_to_execute_ALU_BITWISE_CTRL),
        .I4(IBusCachedPlugin_cache_n_560),
        .I5(IBusCachedPlugin_cache_n_579),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \execute_to_memory_REGFILE_WRITE_DATA[2]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
        .I1(\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[3]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(IBusCachedPlugin_cache_n_580),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BBBBB8888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[30]_i_1 
       (.I0(\CsrPlugin_mtvec_base[28]_i_3_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_3_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_4_n_0 ),
        .I5(IBusCachedPlugin_cache_n_537),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[30]));
  LUT5 #(
    .INIT(32'h666FFF6F)) 
    \execute_to_memory_REGFILE_WRITE_DATA[30]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(_zz_execute_SrcPlugin_addSub[30]),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(\CsrPlugin_mtvec_base[28]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0440404440440000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[30]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(decode_to_execute_ALU_BITWISE_CTRL),
        .I3(dBus_cmd_payload_size[0]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0 ),
        .I5(\CsrPlugin_mtvec_base[28]_i_2_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[30]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[29]),
        .I1(\CsrPlugin_mtvec_base[27]_i_2_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[31]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[29]_i_3_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACCFACC0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[30]_i_5 
       (.I0(decode_to_execute_PC[30]),
        .I1(_zz_execute_SRC2_1),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(decode_to_execute_RS2[30]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6 
       (.I0(decode_to_execute_SHIFT_CTRL[0]),
        .I1(decode_to_execute_SHIFT_CTRL[1]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \execute_to_memory_REGFILE_WRITE_DATA[31]_i_1 
       (.I0(IBusCachedPlugin_cache_n_538),
        .O(when_Pipeline_l124_42));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[31]_i_2 
       (.I0(\CsrPlugin_mtvec_base[29]_i_4_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_3_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_4_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[31]));
  LUT6 #(
    .INIT(64'hA8080000AAAAA808)) 
    \execute_to_memory_REGFILE_WRITE_DATA[31]_i_3 
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_5_n_0 ),
        .I1(_zz_execute_SrcPlugin_addSub[31]),
        .I2(decode_to_execute_SRC2_FORCE_ZERO),
        .I3(\CsrPlugin_mtvec_base[29]_i_3_n_0 ),
        .I4(decode_to_execute_ALU_CTRL[1]),
        .I5(decode_to_execute_ALU_CTRL[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8000000B80000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[31]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[30]),
        .I1(execute_LightShifterPlugin_isActive__0),
        .I2(\CsrPlugin_mtvec_base[28]_i_2_n_0 ),
        .I3(decode_to_execute_SHIFT_CTRL[1]),
        .I4(decode_to_execute_SHIFT_CTRL[0]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_6_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDFFDFDDDFFFDDFFD)) 
    \execute_to_memory_REGFILE_WRITE_DATA[31]_i_5 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[29]_i_3_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \execute_to_memory_REGFILE_WRITE_DATA[31]_i_6 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[31]),
        .I1(execute_LightShifterPlugin_isActive__0),
        .I2(decode_to_execute_RS1[31]),
        .I3(decode_to_execute_SRC1_CTRL[0]),
        .I4(_zz_execute_SRC2_1),
        .I5(decode_to_execute_SRC1_CTRL[1]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[31]_i_7 
       (.I0(decode_to_execute_PC[31]),
        .I1(decode_to_execute_RS2[31]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(_zz_execute_SRC2_1),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[3]_i_1 
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_2_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_3_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_4_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[3]));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    \execute_to_memory_REGFILE_WRITE_DATA[3]_i_2 
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_5_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_7_n_0 ),
        .I3(execute_CsrPlugin_csr_4032),
        .I4(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3] ),
        .I5(externalInterruptArray_regNext[3]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[3]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(IBusCachedPlugin_cache_n_580),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[3]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_8_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[3]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[2]),
        .I1(IBusCachedPlugin_cache_n_579),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[4]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\CsrPlugin_mtvec_base[2]_i_3_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[3]_i_5 
       (.I0(CsrPlugin_mie_MSIE),
        .I1(execute_CsrPlugin_csr_772),
        .I2(execute_CsrPlugin_csr_835),
        .I3(\CsrPlugin_mtval_reg_n_0_[3] ),
        .I4(CsrPlugin_mip_MSIP),
        .I5(execute_CsrPlugin_csr_836),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[3]_i_6 
       (.I0(execute_CsrPlugin_csr_768),
        .I1(CsrPlugin_mstatus_MIE),
        .I2(\_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3] ),
        .I3(execute_CsrPlugin_csr_3008),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[3]_i_7 
       (.I0(CsrPlugin_mcause_exceptionCode[3]),
        .I1(execute_CsrPlugin_csr_834),
        .I2(CsrPlugin_mepc__0[3]),
        .I3(execute_CsrPlugin_csr_833),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0220200022200220)) 
    \execute_to_memory_REGFILE_WRITE_DATA[3]_i_8 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(IBusCachedPlugin_cache_n_580),
        .I3(IBusCachedPlugin_cache_n_562),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \execute_to_memory_REGFILE_WRITE_DATA[4]_i_1 
       (.I0(\CsrPlugin_mtvec_base[2]_i_2_n_0 ),
        .I1(decode_to_execute_IS_CSR),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[4]_i_2_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[4]_i_3_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90999000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[4]_i_2 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[2]_i_3_n_0 ),
        .I3(decode_to_execute_SRC2_FORCE_ZERO),
        .I4(_zz_execute_SrcPlugin_addSub[4]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[4]_i_4_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[4]_i_3 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[3]),
        .I1(IBusCachedPlugin_cache_n_580),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[5]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0220200022200220)) 
    \execute_to_memory_REGFILE_WRITE_DATA[4]_i_4 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\CsrPlugin_mtvec_base[2]_i_3_n_0 ),
        .I3(IBusCachedPlugin_cache_n_561),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BBBBB8888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[5]_i_1 
       (.I0(\CsrPlugin_mtvec_base[3]_i_2_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_3_n_0 ),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_4_n_0 ),
        .I5(IBusCachedPlugin_cache_n_537),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[5]));
  LUT6 #(
    .INIT(64'hFBFBFBABFBFBFBFB)) 
    \execute_to_memory_REGFILE_WRITE_DATA[5]_i_2 
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0 ),
        .I1(_zz_execute_SrcPlugin_addSub[5]),
        .I2(decode_to_execute_SRC2_FORCE_ZERO),
        .I3(decode_to_execute_SRC1_CTRL[0]),
        .I4(decode_to_execute_SRC1_CTRL[1]),
        .I5(decode_to_execute_RS1[5]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0440404440440000)) 
    \execute_to_memory_REGFILE_WRITE_DATA[5]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[0]),
        .I1(decode_to_execute_ALU_CTRL[1]),
        .I2(decode_to_execute_ALU_BITWISE_CTRL),
        .I3(dBus_cmd_payload_size[0]),
        .I4(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0 ),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[5]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[4]),
        .I1(\CsrPlugin_mtvec_base[2]_i_3_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[6]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[5]_i_5 
       (.I0(decode_to_execute_PC[5]),
        .I1(decode_to_execute_RS2[5]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[25] ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[6]_i_1 
       (.I0(\CsrPlugin_mtvec_base[4]_i_2_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_3_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_4_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[6]));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \execute_to_memory_REGFILE_WRITE_DATA[6]_i_2 
       (.I0(_zz_execute_SrcPlugin_addSub[6]),
        .I1(decode_to_execute_SRC2_FORCE_ZERO),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_RS1[6]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0220200022200220)) 
    \execute_to_memory_REGFILE_WRITE_DATA[6]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[6]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[5]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[7]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[6]_i_5 
       (.I0(decode_to_execute_PC[6]),
        .I1(decode_to_execute_RS2[6]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[26] ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \execute_to_memory_REGFILE_WRITE_DATA[6]_i_6 
       (.I0(decode_to_execute_RS1[5]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[7]_i_1 
       (.I0(\CsrPlugin_mtvec_base[5]_i_2_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_3_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_4_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[7]));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \execute_to_memory_REGFILE_WRITE_DATA[7]_i_2 
       (.I0(_zz_execute_SrcPlugin_addSub[7]),
        .I1(decode_to_execute_SRC2_FORCE_ZERO),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_RS1[7]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0220200022200220)) 
    \execute_to_memory_REGFILE_WRITE_DATA[7]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[7]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[6]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[8]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[7]_i_5 
       (.I0(decode_to_execute_PC[7]),
        .I1(decode_to_execute_RS2[7]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[27] ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \execute_to_memory_REGFILE_WRITE_DATA[7]_i_6 
       (.I0(decode_to_execute_RS1[6]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[8]_i_1 
       (.I0(\CsrPlugin_mtvec_base[6]_i_2_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_3_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_4_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[8]));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \execute_to_memory_REGFILE_WRITE_DATA[8]_i_2 
       (.I0(_zz_execute_SrcPlugin_addSub[8]),
        .I1(decode_to_execute_SRC2_FORCE_ZERO),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_RS1[8]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0220200022200220)) 
    \execute_to_memory_REGFILE_WRITE_DATA[8]_i_3 
       (.I0(decode_to_execute_ALU_CTRL[1]),
        .I1(decode_to_execute_ALU_CTRL[0]),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0 ),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[8]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[7]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[9]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[8]_i_5 
       (.I0(decode_to_execute_PC[8]),
        .I1(decode_to_execute_RS2[8]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[28] ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \execute_to_memory_REGFILE_WRITE_DATA[8]_i_6 
       (.I0(decode_to_execute_RS1[7]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \execute_to_memory_REGFILE_WRITE_DATA[9]_i_1 
       (.I0(\CsrPlugin_mtvec_base[7]_i_2_n_0 ),
        .I1(CsrPlugin_mstatus_MPIE_i_3_n_0),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_2_n_0 ),
        .I3(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_3_n_0 ),
        .I4(IBusCachedPlugin_cache_n_537),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_4_n_0 ),
        .O(_zz_execute_to_memory_REGFILE_WRITE_DATA[9]));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \execute_to_memory_REGFILE_WRITE_DATA[9]_i_2 
       (.I0(_zz_execute_SrcPlugin_addSub[9]),
        .I1(decode_to_execute_SRC2_FORCE_ZERO),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .I3(decode_to_execute_SRC1_CTRL[1]),
        .I4(decode_to_execute_RS1[9]),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h060008000E000600)) 
    \execute_to_memory_REGFILE_WRITE_DATA[9]_i_3 
       (.I0(\execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0 ),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0 ),
        .I2(decode_to_execute_ALU_CTRL[0]),
        .I3(decode_to_execute_ALU_CTRL[1]),
        .I4(decode_to_execute_ALU_BITWISE_CTRL),
        .I5(dBus_cmd_payload_size[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory_REGFILE_WRITE_DATA[9]_i_4 
       (.I0(execute_to_memory_REGFILE_WRITE_DATA[8]),
        .I1(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0 ),
        .I2(\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0 ),
        .I3(execute_to_memory_REGFILE_WRITE_DATA[10]),
        .I4(execute_LightShifterPlugin_isActive__0),
        .I5(\execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0 ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFFCA00C)) 
    \execute_to_memory_REGFILE_WRITE_DATA[9]_i_5 
       (.I0(decode_to_execute_PC[9]),
        .I1(decode_to_execute_RS2[9]),
        .I2(decode_to_execute_SRC2_CTRL[0]),
        .I3(decode_to_execute_SRC2_CTRL[1]),
        .I4(\decode_to_execute_INSTRUCTION_reg_n_0_[29] ),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \execute_to_memory_REGFILE_WRITE_DATA[9]_i_6 
       (.I0(decode_to_execute_RS1[8]),
        .I1(decode_to_execute_SRC1_CTRL[1]),
        .I2(decode_to_execute_SRC1_CTRL[0]),
        .O(\execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0 ));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[0] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[0]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[0]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[10] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[10]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[10]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[11] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[11]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[11]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[12] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[12]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[12]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[13] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[13]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[13]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[14] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[14]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[14]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[15] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[15]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[15]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[16] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[16]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[16]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[17] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[17]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[17]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[18] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[18]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[18]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[19] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[19]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[19]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[1] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[1]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[1]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[20] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[20]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[20]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[21] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[21]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[21]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[22] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[22]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[22]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[23] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[23]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[23]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[24] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[24]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[24]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[25] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[25]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[25]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[26] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[26]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[26]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[27] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[27]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[27]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[28] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[28]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[28]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[29] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[29]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[29]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[2] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[2]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[2]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[30] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[30]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[30]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[31] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[31]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[31]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[3] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[3]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[3]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[4] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[4]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[4]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[5] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[5]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[5]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[6] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[6]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[6]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[7] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[7]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[7]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[8] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[8]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[8]),
        .R(1'b0));
  FDRE \execute_to_memory_REGFILE_WRITE_DATA_reg[9] 
       (.C(clock),
        .CE(when_Pipeline_l124_42),
        .D(_zz_execute_to_memory_REGFILE_WRITE_DATA[9]),
        .Q(execute_to_memory_REGFILE_WRITE_DATA[9]),
        .R(1'b0));
  FDRE execute_to_memory_REGFILE_WRITE_VALID_reg
       (.C(clock),
        .CE(when_CsrPlugin_l909_2),
        .D(decode_to_execute_REGFILE_WRITE_VALID_reg_n_0),
        .Q(execute_to_memory_REGFILE_WRITE_VALID),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \externalInterruptArray_regNext[0]_i_1 
       (.I0(mgmtsoc_enable_storage),
        .I1(mgmtsoc_zero_pending),
        .O(mgmtsoc_interrupt[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \externalInterruptArray_regNext[1]_i_1 
       (.I0(uart_pending_status_reg[1]),
        .I1(\interface11_bank_bus_dat_r_reg[1] ),
        .I2(uart_pending_status_reg[0]),
        .I3(\uart_enable_storage_reg[0]_0 ),
        .O(mgmtsoc_interrupt[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \externalInterruptArray_regNext[2]_i_1 
       (.I0(gpioin0_enable_storage),
        .I1(gpioin0_gpioin0_pending),
        .O(mgmtsoc_interrupt[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \externalInterruptArray_regNext[3]_i_1 
       (.I0(gpioin1_enable_storage),
        .I1(gpioin1_gpioin1_pending),
        .O(mgmtsoc_interrupt[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \externalInterruptArray_regNext[4]_i_1 
       (.I0(gpioin2_enable_storage),
        .I1(gpioin2_gpioin2_pending),
        .O(mgmtsoc_interrupt[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \externalInterruptArray_regNext[5]_i_1 
       (.I0(gpioin3_enable_storage),
        .I1(gpioin3_gpioin3_pending),
        .O(mgmtsoc_interrupt[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \externalInterruptArray_regNext[6]_i_1 
       (.I0(gpioin4_enable_storage),
        .I1(gpioin4_gpioin4_pending),
        .O(mgmtsoc_interrupt[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \externalInterruptArray_regNext[7]_i_1 
       (.I0(gpioin5_enable_storage),
        .I1(gpioin5_gpioin5_pending),
        .O(mgmtsoc_interrupt[7]));
  FDRE \externalInterruptArray_regNext_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_interrupt[0]),
        .Q(externalInterruptArray_regNext[0]),
        .R(1'b0));
  FDRE \externalInterruptArray_regNext_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_interrupt[1]),
        .Q(externalInterruptArray_regNext[1]),
        .R(1'b0));
  FDRE \externalInterruptArray_regNext_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_interrupt[2]),
        .Q(externalInterruptArray_regNext[2]),
        .R(1'b0));
  FDRE \externalInterruptArray_regNext_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_interrupt[3]),
        .Q(externalInterruptArray_regNext[3]),
        .R(1'b0));
  FDRE \externalInterruptArray_regNext_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_interrupt[4]),
        .Q(externalInterruptArray_regNext[4]),
        .R(1'b0));
  FDRE \externalInterruptArray_regNext_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_interrupt[5]),
        .Q(externalInterruptArray_regNext[5]),
        .R(1'b0));
  FDRE \externalInterruptArray_regNext_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_interrupt[6]),
        .Q(externalInterruptArray_regNext[6]),
        .R(1'b0));
  FDRE \externalInterruptArray_regNext_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_interrupt[7]),
        .Q(externalInterruptArray_regNext[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[100]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [4]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[4] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[3]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[101]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [5]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[5] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[4]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[102]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [6]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[6] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[5]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[103]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [7]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[7] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[6]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[104]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [8]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[8] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[7]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[105]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [9]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[9] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[8]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[106]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [10]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[10] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[9]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[107]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [11]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[11] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[10]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[108]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [12]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[12] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[11]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[109]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [13]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[13] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[12]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[110]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [14]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[14] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[13]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[111]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [15]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[15] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[14]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[112]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [16]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[16] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[15]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[113]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [17]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[17] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[16]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[114]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [18]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[18] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[17]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[115]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [19]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[19] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[18]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[116]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [20]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[20] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[19]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[117]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [21]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[21] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[20]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[118]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [22]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[22] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[21]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[119]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [23]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[23] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[22]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[120]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [24]),
        .I1(\dBus_cmd_rData_data_reg[31]_0 [0]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[23]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[121]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [25]),
        .I1(\dBus_cmd_rData_data_reg[31]_0 [1]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[24]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[122]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [26]),
        .I1(\dBus_cmd_rData_data_reg[31]_0 [2]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[25]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[123]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [27]),
        .I1(\dBus_cmd_rData_data_reg[31]_0 [3]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[26]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[124]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [28]),
        .I1(\dBus_cmd_rData_data_reg[31]_0 [4]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[27]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[125]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [29]),
        .I1(\dBus_cmd_rData_data_reg[31]_0 [5]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[28]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[126]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [30]),
        .I1(\dBus_cmd_rData_data_reg[31]_0 [6]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[29]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[127]_i_2 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [31]),
        .I1(\dBus_cmd_rData_data_reg[31]_0 [7]),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[30]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[96]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [0]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[0] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(\dbg_uart_data_reg[0] ));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[97]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [1]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[1] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[0]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[98]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [2]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[2] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[1]));
  LUT5 #(
    .INIT(32'h0000AAC0)) 
    \la_ien_storage[99]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [3]),
        .I1(\dBus_cmd_rData_data_reg_n_0_[3] ),
        .I2(grant_reg[0]),
        .I3(grant_reg[1]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(mgmtsoc_dat_w[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \litespi_state[2]_i_14 
       (.I0(\litespi_state_reg[2]_i_2 [2]),
        .I1(\FSM_onehot_grant_reg[2]_1 ),
        .I2(\litespi_state_reg[2]_i_2 [0]),
        .I3(\FSM_onehot_grant_reg[2]_0 ),
        .I4(\FSM_onehot_grant_reg[2]_25 ),
        .I5(\litespi_state_reg[2]_i_2 [1]),
        .O(\litespi_state[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F088F000)) 
    memory_arbitration_isValid_i_1
       (.I0(memory_arbitration_isValid_i_2_n_0),
        .I1(IBusCachedPlugin_cache_n_531),
        .I2(execute_arbitration_isValid_reg_n_0),
        .I3(when_Pipeline_l154_1),
        .I4(memory_arbitration_isValid_reg_n_0),
        .I5(reset0),
        .O(memory_arbitration_isValid_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000F7F7F7F)) 
    memory_arbitration_isValid_i_2
       (.I0(execute_to_memory_BRANCH_CALC),
        .I1(execute_to_memory_BRANCH_DO),
        .I2(memory_arbitration_isValid_reg_n_0),
        .I3(execute_to_memory_ALIGNEMENT_FAULT),
        .I4(execute_to_memory_MEMORY_ENABLE),
        .I5(IBusCachedPlugin_cache_n_6),
        .O(memory_arbitration_isValid_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    memory_arbitration_isValid_i_3
       (.I0(when_CsrPlugin_l909_1),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0),
        .O(when_Pipeline_l154_1));
  FDRE memory_arbitration_isValid_reg
       (.C(clock),
        .CE(1'b1),
        .D(memory_arbitration_isValid_i_1_n_0),
        .Q(memory_arbitration_isValid_reg_n_0),
        .R(1'b0));
  FDRE \memory_to_writeBack_ENV_CTRL_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_ENV_CTRL[0]),
        .Q(memory_to_writeBack_ENV_CTRL[0]),
        .R(1'b0));
  FDRE \memory_to_writeBack_ENV_CTRL_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_ENV_CTRL[1]),
        .Q(memory_to_writeBack_ENV_CTRL[1]),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(p_1_in0_in[3]),
        .Q(\memory_to_writeBack_INSTRUCTION_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(p_1_in0_in[4]),
        .Q(\memory_to_writeBack_INSTRUCTION_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(\execute_to_memory_INSTRUCTION_reg_n_0_[12] ),
        .Q(\memory_to_writeBack_INSTRUCTION_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(\execute_to_memory_INSTRUCTION_reg_n_0_[13] ),
        .Q(\memory_to_writeBack_INSTRUCTION_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(\execute_to_memory_INSTRUCTION_reg_n_0_[14] ),
        .Q(\memory_to_writeBack_INSTRUCTION_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(\execute_to_memory_INSTRUCTION_reg_n_0_[28] ),
        .Q(switch_CsrPlugin_l1068[0]),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(\execute_to_memory_INSTRUCTION_reg_n_0_[29] ),
        .Q(switch_CsrPlugin_l1068[1]),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(p_1_in0_in[0]),
        .Q(\memory_to_writeBack_INSTRUCTION_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(p_1_in0_in[1]),
        .Q(\memory_to_writeBack_INSTRUCTION_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \memory_to_writeBack_INSTRUCTION_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(p_1_in0_in[2]),
        .Q(\memory_to_writeBack_INSTRUCTION_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_MEMORY_ADDRESS_LOW[0]),
        .Q(memory_to_writeBack_MEMORY_ADDRESS_LOW[0]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_MEMORY_ADDRESS_LOW[1]),
        .Q(memory_to_writeBack_MEMORY_ADDRESS_LOW[1]),
        .R(1'b0));
  FDRE memory_to_writeBack_MEMORY_ENABLE_reg
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_MEMORY_ENABLE),
        .Q(memory_to_writeBack_MEMORY_ENABLE),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAFFEAEAEAEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [0]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_n_0 ),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I5(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3 
       (.I0(hk_dat_i[0]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [24]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\wb_dat_o_reg[0] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_1 ),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_2 ),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [0]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_5_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_n_0 ),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_5 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_1 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_2 ),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_3 ),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_4 ),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_7_n_0 ),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 [0]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [0]),
        .I2(interface2_bank_bus_dat_r),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_0 ),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_n_0 ),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_7 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [0]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [0]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 [0]),
        .I3(interface12_bank_bus_dat_r),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [0]),
        .I2(interface7_bank_bus_dat_r),
        .I3(interface8_bank_bus_dat_r),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[10]_i_2 
       (.I0(hk_dat_i[10]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [10]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[10]_i_4_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .O(\wb_dat_o_reg[10] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[10]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [10]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [18]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[10] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[10]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [10]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [10]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [10]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [10]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [10]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[11]_i_2 
       (.I0(hk_dat_i[11]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [11]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[11]_i_4_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .O(\wb_dat_o_reg[11] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[11]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [11]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [19]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[11] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[11]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [11]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [11]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [11]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [11]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [11]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[12]_i_2 
       (.I0(hk_dat_i[12]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [12]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[12]_i_4_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .O(\wb_dat_o_reg[12] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[12]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [12]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [20]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[12] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[12]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [12]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [12]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [12]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [12]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [12]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[13]_i_2 
       (.I0(hk_dat_i[13]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [13]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[13]_i_4_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .O(\wb_dat_o_reg[13] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[13]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [13]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [21]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[13] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[13]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [13]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [13]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [13]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [13]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [13]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[14]_i_2 
       (.I0(hk_dat_i[14]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [14]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[14]_i_4_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .O(\wb_dat_o_reg[14] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [14]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [22]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[14] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[14]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [14]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [14]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [14]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [14]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [14]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[15]_i_2 
       (.I0(hk_dat_i[15]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [15]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[15]_i_4_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .O(\wb_dat_o_reg[15] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[15]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [15]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [23]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[15] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[15]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [15]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [15]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [15]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [15]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [15]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_2 
       (.I0(hk_dat_i[16]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [16]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_4_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .O(\wb_dat_o_reg[16] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [16]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [8]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[16] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [16]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [16]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [16]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [16]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [16]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_5 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I1(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [3]),
        .I1(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [0]),
        .I2(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [1]),
        .I5(mgmtsoc_master_rx_fifo_source_valid_reg),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2 
       (.I0(hk_dat_i[17]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [17]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[17]_i_4_n_0 ),
        .O(\wb_dat_o_reg[17] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[17]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [17]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [9]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[17] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[17]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [17]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [17]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [17]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [17]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2 
       (.I0(hk_dat_i[18]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [18]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[18]_i_4_n_0 ),
        .O(\wb_dat_o_reg[18] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[18]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [18]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [10]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[18] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[18]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [18]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [18]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [18]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [18]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2 
       (.I0(hk_dat_i[19]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [19]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[19]_i_4_n_0 ),
        .O(\wb_dat_o_reg[19] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[19]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [19]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [11]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[19] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[19]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [19]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [19]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [19]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [19]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[1]_i_2 
       (.I0(hk_dat_i[1]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [1]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[1]_i_4_n_0 ),
        .O(\wb_dat_o_reg[1] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[1]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [1]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [25]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \memory_to_writeBack_MEMORY_READ_DATA[1]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[1]_i_5_n_0 ),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [1]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 [1]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [1]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [1]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[1]_i_5 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[1]_i_4_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [1]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [1]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 [1]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2 
       (.I0(hk_dat_i[20]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [20]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[20]_i_4_n_0 ),
        .O(\wb_dat_o_reg[20] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[20]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [20]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [12]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[20] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[20]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [20]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [20]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [20]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [20]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2 
       (.I0(hk_dat_i[21]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [21]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[21]_i_4_n_0 ),
        .O(\wb_dat_o_reg[21] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[21]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [21]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [13]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[21] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[21]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [21]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [21]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [21]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [21]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2 
       (.I0(hk_dat_i[22]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [22]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[22]_i_4_n_0 ),
        .O(\wb_dat_o_reg[22] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[22]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [22]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [14]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[22] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[22]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [22]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [22]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [22]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [22]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2 
       (.I0(hk_dat_i[23]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [23]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[23]_i_4_n_0 ),
        .O(\wb_dat_o_reg[23] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[23]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [23]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [15]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[23] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[23]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [23]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [23]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [23]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [23]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2 
       (.I0(hk_dat_i[24]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [24]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[24]_i_4_n_0 ),
        .O(\wb_dat_o_reg[24] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[24]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [24]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [0]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[24] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[24]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [24]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [24]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [24]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [24]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2 
       (.I0(hk_dat_i[25]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [25]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[25]_i_4_n_0 ),
        .O(\wb_dat_o_reg[25] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[25]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [25]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [1]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[25] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[25]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [25]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [25]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [25]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [25]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2 
       (.I0(hk_dat_i[26]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [26]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[26]_i_4_n_0 ),
        .O(\wb_dat_o_reg[26] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[26]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [26]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[26] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[26]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [26]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [26]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [26]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [26]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2 
       (.I0(hk_dat_i[27]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [27]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[27]_i_4_n_0 ),
        .O(\wb_dat_o_reg[27] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[27]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [27]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [3]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[27] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[27]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [27]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [27]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [27]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [27]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2 
       (.I0(hk_dat_i[28]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [28]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[28]_i_4_n_0 ),
        .O(\wb_dat_o_reg[28] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[28]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [28]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [4]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[28] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[28]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [28]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [28]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [28]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [28]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2 
       (.I0(hk_dat_i[29]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [29]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[29]_i_4_n_0 ),
        .O(\wb_dat_o_reg[29] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[29]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [29]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [5]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[29] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[29]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [29]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [29]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [29]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [29]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[2]_i_2 
       (.I0(hk_dat_i[2]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [2]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_n_0 ),
        .O(\wb_dat_o_reg[2] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[2]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [2]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [26]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \memory_to_writeBack_MEMORY_READ_DATA[2]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[2]_i_5_n_0 ),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [2]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [2]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [2]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[2]_i_5 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [2]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [2]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 [2]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2 
       (.I0(hk_dat_i[30]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [30]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[30]_i_4_n_0 ),
        .O(\wb_dat_o_reg[30] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[30]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [30]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [6]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[30] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[30]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [30]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [30]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [30]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [30]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I1(hk_dat_i[31]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [31]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_4_n_0 ),
        .O(\slave_sel_r_reg[5] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [31]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [7]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\slave_sel_r_reg[0] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [31]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [31]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [31]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [31]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[3]_i_2 
       (.I0(hk_dat_i[3]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [3]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[3]_i_4_n_0 ),
        .O(\wb_dat_o_reg[3] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[3]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [27]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[3] ));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[3]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [3]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 [3]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [3]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[3]_i_5_n_0 ),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[3]_i_5 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [3]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [3]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [3]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[4]_i_2 
       (.I0(hk_dat_i[4]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [4]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[4]_i_4_n_0 ),
        .O(\wb_dat_o_reg[4] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[4]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [28]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[4] ));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[4]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [4]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 [4]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [4]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[4]_i_5_n_0 ),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[4]_i_5 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [4]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [4]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [4]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2 
       (.I0(hk_dat_i[5]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [5]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[5]_i_4_n_0 ),
        .O(\wb_dat_o_reg[5] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[5]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [5]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [29]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[5] ));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[5]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [5]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 [5]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [5]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[5]_i_5_n_0 ),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[5]_i_5 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [5]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 [5]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [5]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [5]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[6]_i_2 
       (.I0(hk_dat_i[6]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [6]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[6]_i_4_n_0 ),
        .O(\wb_dat_o_reg[6] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[6]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [6]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [30]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[6] ));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[6]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [6]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 [6]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [6]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[6]_i_5_n_0 ),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[6]_i_5 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [6]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 [6]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [6]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [6]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[7]_i_2 
       (.I0(hk_dat_i[7]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [7]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_n_0 ),
        .O(\wb_dat_o_reg[7] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[7]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [7]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [31]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[7] ));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[7]_i_4 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 ),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [4]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [7]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 [7]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [7]),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_5_n_0 ),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[7]_i_5 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [7]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 [7]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [7]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [7]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[8]_i_2 
       (.I0(hk_dat_i[8]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [8]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[8]_i_4_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .O(\wb_dat_o_reg[8] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[8]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [8]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [16]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[8] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[8]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [8]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [8]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [8]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [8]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [8]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \memory_to_writeBack_MEMORY_READ_DATA[9]_i_2 
       (.I0(hk_dat_i[9]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [3]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 [9]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [2]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[9]_i_4_n_0 ),
        .I5(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0 ),
        .O(\wb_dat_o_reg[9] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_to_writeBack_MEMORY_READ_DATA[9]_i_3 
       (.I0(error),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 [9]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 [0]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 [17]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_6_n_0 ),
        .O(\mgmtsoc_vexriscv_debug_bus_dat_r_reg[9] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_to_writeBack_MEMORY_READ_DATA[9]_i_4 
       (.I0(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 [9]),
        .I1(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 [9]),
        .I2(\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 [9]),
        .I3(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 [9]),
        .I4(\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 [9]),
        .O(\memory_to_writeBack_MEMORY_READ_DATA[9]_i_4_n_0 ));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[0]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[0]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[10]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[10]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[11]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[11]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[12]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[12]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[13]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[13]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[14]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[14]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[15]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[15]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[16]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[16]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[17]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[17]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[18]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[18]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[19]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[19]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[1]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[1]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[20]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[20]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[21]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[21]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[22]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[22]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[23]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[23]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[24]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[24]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[25]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[25]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[26]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[26]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[27]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[27]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[28]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[28]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[29]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[29]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[2]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[2]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[30]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[30]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[31]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[31]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[3]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[3]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[4]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[4]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[5]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[5]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[6]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[6]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[7]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[7]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[8]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[8]),
        .R(1'b0));
  FDRE \memory_to_writeBack_MEMORY_READ_DATA_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(dBusWishbone_DAT_MISO[9]),
        .Q(memory_to_writeBack_MEMORY_READ_DATA[9]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[10] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[10]),
        .Q(memory_to_writeBack_PC[10]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[11] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[11]),
        .Q(memory_to_writeBack_PC[11]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[12] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[12]),
        .Q(memory_to_writeBack_PC[12]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[13] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[13]),
        .Q(memory_to_writeBack_PC[13]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[14] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[14]),
        .Q(memory_to_writeBack_PC[14]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[15] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[15]),
        .Q(memory_to_writeBack_PC[15]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[16] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[16]),
        .Q(memory_to_writeBack_PC[16]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[17] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[17]),
        .Q(memory_to_writeBack_PC[17]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[18] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[18]),
        .Q(memory_to_writeBack_PC[18]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[19] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[19]),
        .Q(memory_to_writeBack_PC[19]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[20] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[20]),
        .Q(memory_to_writeBack_PC[20]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[21] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[21]),
        .Q(memory_to_writeBack_PC[21]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[22] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[22]),
        .Q(memory_to_writeBack_PC[22]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[23] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[23]),
        .Q(memory_to_writeBack_PC[23]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[24] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[24]),
        .Q(memory_to_writeBack_PC[24]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[25] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[25]),
        .Q(memory_to_writeBack_PC[25]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[26] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[26]),
        .Q(memory_to_writeBack_PC[26]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[27] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[27]),
        .Q(memory_to_writeBack_PC[27]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[28] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[28]),
        .Q(memory_to_writeBack_PC[28]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[29] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[29]),
        .Q(memory_to_writeBack_PC[29]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[2] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[2]),
        .Q(memory_to_writeBack_PC[2]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[30] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[30]),
        .Q(memory_to_writeBack_PC[30]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[31] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[31]),
        .Q(memory_to_writeBack_PC[31]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[3] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[3]),
        .Q(memory_to_writeBack_PC[3]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[4] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[4]),
        .Q(memory_to_writeBack_PC[4]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[5] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[5]),
        .Q(memory_to_writeBack_PC[5]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[6] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[6]),
        .Q(memory_to_writeBack_PC[6]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[7] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[7]),
        .Q(memory_to_writeBack_PC[7]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[8] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[8]),
        .Q(memory_to_writeBack_PC[8]),
        .R(1'b0));
  FDRE \memory_to_writeBack_PC_reg[9] 
       (.C(clock),
        .CE(when_Pipeline_l124_2),
        .D(execute_to_memory_PC[9]),
        .Q(memory_to_writeBack_PC[9]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[0]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[10]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[11]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[12]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[13]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[14]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[15]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[16]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[17]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[18]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[19]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[1]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[20]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[21]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[22]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[23]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[24]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[25]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[26]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[27]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[28]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[29]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[2]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[30]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[31]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[3]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[4]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[5]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[6]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[7]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[8]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
        .R(1'b0));
  FDRE \memory_to_writeBack_REGFILE_WRITE_DATA_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_DATA[9]),
        .Q(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
        .R(1'b0));
  FDRE memory_to_writeBack_REGFILE_WRITE_VALID_reg
       (.C(clock),
        .CE(1'b1),
        .D(execute_to_memory_REGFILE_WRITE_VALID),
        .Q(memory_to_writeBack_REGFILE_WRITE_VALID),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \mgmtsoc_litespimmap_burst_adr[0]_i_1 
       (.I0(\litespi_state_reg[2]_i_2 [0]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_0 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[1]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[0]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_25 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mgmtsoc_litespimmap_burst_adr[2]_i_1 
       (.I0(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[1]),
        .I1(\litespi_state_reg[0] ),
        .I2(\mgmtsoc_litespimmap_burst_adr_reg[28] ),
        .I3(\FSM_onehot_grant_reg[2]_1 ),
        .O(\mgmtsoc_litespimmap_burst_adr_reg[29] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_9 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ),
        .I2(mgmtsoc_crossbar_source_payload_data[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[18]_i_2 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0 ),
        .I3(\FSM_onehot_grant_reg[2]_1 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45 [2]),
        .I5(mgmtsoc_master_rx_fifo_source_valid_reg),
        .O(\mgmtsoc_litespisdrphycore_sr_out[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[2]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[2]_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[3]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[2] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg[11] [0]),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[3]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[11] [0]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[3]_i_2_n_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[3]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[3]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6] [0]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I2(mgmtsoc_crossbar_source_payload_data[2]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[3]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[11] [1]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[2] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[4]_i_3_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mgmtsoc_litespisdrphycore_sr_out[4]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[4] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[5]_i_3_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[4]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out_reg[29] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[4]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg[6] [1]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 ),
        .I2(mgmtsoc_crossbar_source_payload_data[3]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[12] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA00000000)) 
    \mgmtsoc_litespisdrphycore_sr_out[5]_i_3 
       (.I0(mgmtsoc_crossbar_source_payload_data[4]),
        .I1(mgmtsoc_crossbar_source_payload_data[2]),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg[6] [0]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[0]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[5]_i_4 
       (.I0(mgmtsoc_master_rx_fifo_source_valid_reg),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45 [2]),
        .I2(\FSM_onehot_grant_reg[2]_1 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0 ),
        .O(mgmtsoc_crossbar_source_payload_data[4]));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45 [0]),
        .I1(\FSM_onehot_grant_reg[2]_0 ),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[2]));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_out[8]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_45 [1]),
        .I1(\FSM_onehot_grant_reg[2]_25 ),
        .I2(mgmtsoc_master_rx_fifo_source_valid_reg),
        .I3(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [1]),
        .I4(\mgmtsoc_litespisdrphycore_count_reg[2]_0 [2]),
        .I5(\litespi_state_reg[0]_2 ),
        .O(mgmtsoc_crossbar_source_payload_data[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[9]_i_5 
       (.I0(mgmtsoc_crossbar_source_payload_data[2]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 ),
        .I2(mgmtsoc_crossbar_source_payload_data[4]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h55FFFDDD)) 
    \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_6 
       (.I0(dBus_cmd_rData_wr_reg_n_0),
        .I1(p_0_in0),
        .I2(\dBus_cmd_rData_size_reg_n_0_[0] ),
        .I3(\dBus_cmd_rData_address_reg_n_0_[0] ),
        .I4(\dBus_cmd_rData_address_reg_n_0_[1] ),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFECCFFFF)) 
    \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_7 
       (.I0(\dBus_cmd_rData_address_reg_n_0_[0] ),
        .I1(p_0_in0),
        .I2(\dBus_cmd_rData_size_reg_n_0_[0] ),
        .I3(\dBus_cmd_rData_address_reg_n_0_[1] ),
        .I4(dBus_cmd_rData_wr_reg_n_0),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_8 
       (.I0(\dBus_cmd_rData_address_reg_n_0_[0] ),
        .I1(\dBus_cmd_rData_address_reg_n_0_[1] ),
        .I2(dBus_cmd_rData_wr_reg_n_0),
        .O(\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r[0]_i_1 
       (.I0(DebugPlugin_busReadDataReg[0]),
        .I1(_zz_when_DebugPlugin_l244),
        .I2(DebugPlugin_resetIt_reg_n_0),
        .O(\DebugPlugin_busReadDataReg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r[1]_i_1 
       (.I0(DebugPlugin_busReadDataReg[1]),
        .I1(_zz_when_DebugPlugin_l244),
        .I2(DebugPlugin_haltIt_reg_n_0),
        .O(\DebugPlugin_busReadDataReg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r[2]_i_1 
       (.I0(DebugPlugin_busReadDataReg[2]),
        .I1(_zz_when_DebugPlugin_l244),
        .I2(DebugPlugin_isPipBusy),
        .O(\DebugPlugin_busReadDataReg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r[3]_i_1 
       (.I0(DebugPlugin_busReadDataReg[3]),
        .I1(_zz_when_DebugPlugin_l244),
        .I2(DebugPlugin_haltedByBreak),
        .O(\DebugPlugin_busReadDataReg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r[4]_i_1 
       (.I0(DebugPlugin_busReadDataReg[4]),
        .I1(_zz_when_DebugPlugin_l244),
        .I2(DebugPlugin_stepIt_reg_n_0),
        .O(\DebugPlugin_busReadDataReg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data[24]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [24]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg[31]_0 [0]),
        .O(\dbg_uart_data_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data[25]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [25]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg[31]_0 [1]),
        .O(\dbg_uart_data_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data[26]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [26]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg[31]_0 [2]),
        .O(\dbg_uart_data_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data[27]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [27]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg[31]_0 [3]),
        .O(\dbg_uart_data_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data[28]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [28]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg[31]_0 [4]),
        .O(\dbg_uart_data_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data[29]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [29]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg[31]_0 [5]),
        .O(\dbg_uart_data_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data[30]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [30]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg[31]_0 [6]),
        .O(\dbg_uart_data_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data[31]_i_1 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] [31]),
        .I1(grant_reg[1]),
        .I2(grant_reg[0]),
        .I3(\dBus_cmd_rData_data_reg[31]_0 [7]),
        .O(\dbg_uart_data_reg[31] [31]));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    mgmtsoc_vexriscv_i_cmd_payload_wr_i_2
       (.I0(mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0),
        .I1(\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 ),
        .I2(\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 ),
        .I3(grant_reg[1]),
        .I4(grant_reg[0]),
        .I5(dBus_cmd_rData_wr_reg_n_0),
        .O(\uartwishbonebridge_state_reg[0] ));
  LUT5 #(
    .INIT(32'h5455FFFF)) 
    mgmtsoc_vexriscv_transfer_in_progress_i_2
       (.I0(\FSM_sequential_switch_Fetcher_l362[0]_i_2_n_0 ),
        .I1(switch_Fetcher_l362[1]),
        .I2(switch_Fetcher_l362[0]),
        .I3(switch_Fetcher_l362[2]),
        .I4(mgmtsoc_vexriscv_transfer_in_progress_reg_0),
        .O(\FSM_sequential_switch_Fetcher_l362_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFAFAEAAAEAAAEAAA)) 
    \wbbd_data[7]_i_1 
       (.I0(\wbbd_data[7]_i_3_n_0 ),
        .I1(wbbd_write_reg[1]),
        .I2(\uartwishbonebridge_state_reg[0] ),
        .I3(mprj_sel_o_core[0]),
        .I4(wbbd_write_reg[3]),
        .I5(mprj_sel_o_core[1]),
        .O(\FSM_onehot_wbbd_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hF8008800)) 
    \wbbd_data[7]_i_3 
       (.I0(mprj_sel_o_core[2]),
        .I1(wbbd_write_reg[4]),
        .I2(dBus_cmd_rData_wr_reg_0),
        .I3(\uartwishbonebridge_state_reg[0] ),
        .I4(wbbd_write_reg[5]),
        .O(\wbbd_data[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hDFDFDFFF)) 
    \wbbd_data[7]_i_4 
       (.I0(grant_reg[0]),
        .I1(grant_reg[1]),
        .I2(dBus_cmd_rData_wr_reg_n_0),
        .I3(\dBus_cmd_rData_address_reg_n_0_[1] ),
        .I4(\dBus_cmd_rData_address_reg_n_0_[0] ),
        .O(mprj_sel_o_core[0]));
  LUT6 #(
    .INIT(64'h8088808880888888)) 
    wbbd_write_i_2
       (.I0(wbbd_write_reg[1]),
        .I1(\uartwishbonebridge_state_reg[0] ),
        .I2(RAM_reg),
        .I3(dBus_cmd_rData_wr_reg_n_0),
        .I4(\dBus_cmd_rData_address_reg_n_0_[1] ),
        .I5(\dBus_cmd_rData_address_reg_n_0_[0] ),
        .O(\FSM_onehot_wbbd_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFE0A0FFFFC000)) 
    wbbd_write_i_3
       (.I0(wbbd_write_reg[3]),
        .I1(dBus_cmd_rData_wr_reg_0),
        .I2(\uartwishbonebridge_state_reg[0] ),
        .I3(wbbd_write_reg[5]),
        .I4(wbbd_write_i_5_n_0),
        .I5(mprj_sel_o_core[1]),
        .O(\FSM_onehot_wbbd_state_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h80)) 
    wbbd_write_i_5
       (.I0(wbbd_write_reg[4]),
        .I1(\uartwishbonebridge_state_reg[0] ),
        .I2(mprj_sel_o_core[2]),
        .O(wbbd_write_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000400)) 
    writeBack_arbitration_isValid_i_1
       (.I0(IBusCachedPlugin_cache_n_6),
        .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0),
        .I2(reset0),
        .I3(memory_arbitration_isValid_reg_n_0),
        .I4(IBusCachedPlugin_cache_n_531),
        .O(writeBack_arbitration_isValid_i_1_n_0));
  FDRE writeBack_arbitration_isValid_reg
       (.C(clock),
        .CE(1'b1),
        .D(writeBack_arbitration_isValid_i_1_n_0),
        .Q(writeBack_arbitration_isValid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "caravel" *) 
module design_1_caravel_0_0_caravel
   (flash_io0,
    flash_csb,
    flash_clk,
    mprj_o,
    mprj_en,
    resetb,
    mprj_i,
    flash_io1,
    clock,
    gpio);
  output flash_io0;
  output flash_csb;
  output flash_clk;
  output [37:0]mprj_o;
  output [37:0]mprj_en;
  input resetb;
  input [37:0]mprj_i;
  input flash_io1;
  input clock;
  input gpio;

  wire caravel_rstn_buf;
  wire clk;
  wire clock;
  wire [1:1]\core/csrbank6_oe2_w ;
  wire debug_mode;
  wire debug_oeb;
  wire flash_clk;
  wire flash_clk_core;
  wire flash_csb;
  wire flash_io0;
  wire flash_io0_do_core;
  wire flash_io0_oeb_core;
  wire flash_io1;
  wire gpio;
  wire gpio_control_bidir_1_gate__0_n_0;
  wire gpio_control_bidir_1_gate_n_0;
  wire gpio_control_bidir_2_gate__0_n_0;
  wire gpio_control_bidir_2_gate__1_n_0;
  wire gpio_control_bidir_2_gate_n_0;
  wire \gpio_control_bidir__n_0_1[0] ;
  wire \gpio_control_bidir__n_0_1[1] ;
  wire \gpio_control_bidir__n_0_2[0] ;
  wire \gpio_control_bidir__n_0_2[1] ;
  wire \gpio_control_bidir__n_0_2[2] ;
  wire \gpio_control_bidir__n_1_1[0] ;
  wire \gpio_control_bidir__n_1_1[1] ;
  wire \gpio_control_bidir__n_2_1[0] ;
  wire \gpio_control_bidir__n_2_1[1] ;
  wire \gpio_control_bidir__n_2_2[0] ;
  wire \gpio_control_bidir__n_3_1[0] ;
  wire \gpio_control_bidir__n_3_1[1] ;
  wire \gpio_control_bidir__n_3_2[0] ;
  wire gpio_control_in_1_c_0_n_0;
  wire gpio_control_in_1_c_1_n_0;
  wire gpio_control_in_1_c_2_n_0;
  wire gpio_control_in_1_c_3_n_0;
  wire gpio_control_in_1_c_4_n_0;
  wire gpio_control_in_1_c_5_n_0;
  wire gpio_control_in_1_c_6_n_0;
  wire gpio_control_in_1_c_n_0;
  wire gpio_control_in_1_gate__0_n_0;
  wire gpio_control_in_1_gate__1_n_0;
  wire gpio_control_in_1_gate__2_n_0;
  wire gpio_control_in_1_gate__3_n_0;
  wire gpio_control_in_1_gate__4_n_0;
  wire gpio_control_in_1_gate__5_n_0;
  wire gpio_control_in_1_gate__6_n_0;
  wire gpio_control_in_1_gate__7_n_0;
  wire gpio_control_in_1_gate__8_n_0;
  wire gpio_control_in_1_gate__9_n_0;
  wire gpio_control_in_1_gate_n_0;
  wire gpio_control_in_1a_gate__0_n_0;
  wire gpio_control_in_1a_gate__1_n_0;
  wire gpio_control_in_1a_gate__2_n_0;
  wire gpio_control_in_1a_gate__3_n_0;
  wire gpio_control_in_1a_gate__4_n_0;
  wire gpio_control_in_1a_gate_n_0;
  wire \gpio_control_in_1a_n_0_[0] ;
  wire \gpio_control_in_1a_n_0_[1] ;
  wire \gpio_control_in_1a_n_0_[2] ;
  wire \gpio_control_in_1a_n_0_[3] ;
  wire \gpio_control_in_1a_n_0_[4] ;
  wire \gpio_control_in_1a_n_0_[5] ;
  wire \gpio_control_in_1a_n_1_[0] ;
  wire \gpio_control_in_1a_n_1_[1] ;
  wire \gpio_control_in_1a_n_1_[2] ;
  wire \gpio_control_in_1a_n_1_[3] ;
  wire \gpio_control_in_1a_n_1_[4] ;
  wire \gpio_control_in_1a_n_1_[5] ;
  wire gpio_control_in_2_gate__0_n_0;
  wire gpio_control_in_2_gate__10_n_0;
  wire gpio_control_in_2_gate__11_n_0;
  wire gpio_control_in_2_gate__12_n_0;
  wire gpio_control_in_2_gate__13_n_0;
  wire gpio_control_in_2_gate__14_n_0;
  wire gpio_control_in_2_gate__1_n_0;
  wire gpio_control_in_2_gate__2_n_0;
  wire gpio_control_in_2_gate__3_n_0;
  wire gpio_control_in_2_gate__4_n_0;
  wire gpio_control_in_2_gate__5_n_0;
  wire gpio_control_in_2_gate__6_n_0;
  wire gpio_control_in_2_gate__7_n_0;
  wire gpio_control_in_2_gate__8_n_0;
  wire gpio_control_in_2_gate__9_n_0;
  wire gpio_control_in_2_gate_n_0;
  wire \gpio_control_in__n_0_1[0] ;
  wire \gpio_control_in__n_0_1[10] ;
  wire \gpio_control_in__n_0_1[1] ;
  wire \gpio_control_in__n_0_1[2] ;
  wire \gpio_control_in__n_0_1[3] ;
  wire \gpio_control_in__n_0_1[4] ;
  wire \gpio_control_in__n_0_1[5] ;
  wire \gpio_control_in__n_0_1[6] ;
  wire \gpio_control_in__n_0_1[7] ;
  wire \gpio_control_in__n_0_1[8] ;
  wire \gpio_control_in__n_0_1[9] ;
  wire \gpio_control_in__n_0_2[0] ;
  wire \gpio_control_in__n_0_2[10] ;
  wire \gpio_control_in__n_0_2[11] ;
  wire \gpio_control_in__n_0_2[12] ;
  wire \gpio_control_in__n_0_2[13] ;
  wire \gpio_control_in__n_0_2[14] ;
  wire \gpio_control_in__n_0_2[15] ;
  wire \gpio_control_in__n_0_2[1] ;
  wire \gpio_control_in__n_0_2[2] ;
  wire \gpio_control_in__n_0_2[3] ;
  wire \gpio_control_in__n_0_2[4] ;
  wire \gpio_control_in__n_0_2[5] ;
  wire \gpio_control_in__n_0_2[6] ;
  wire \gpio_control_in__n_0_2[7] ;
  wire \gpio_control_in__n_0_2[8] ;
  wire \gpio_control_in__n_0_2[9] ;
  wire \gpio_control_in__n_1_1[0] ;
  wire \gpio_control_in__n_1_1[1] ;
  wire \gpio_control_in__n_1_1[2] ;
  wire \gpio_control_in__n_1_1[3] ;
  wire \gpio_control_in__n_1_1[4] ;
  wire \gpio_control_in__n_1_1[5] ;
  wire \gpio_control_in__n_1_1[6] ;
  wire \gpio_control_in__n_1_1[7] ;
  wire \gpio_control_in__n_1_1[8] ;
  wire \gpio_control_in__n_1_1[9] ;
  wire [18:1]gpio_serial_link_2;
  wire hk_ack_i;
  wire [31:0]hk_dat_i;
  wire housekeeping_n_0;
  wire housekeeping_n_10;
  wire housekeeping_n_114;
  wire housekeeping_n_115;
  wire housekeeping_n_116;
  wire housekeeping_n_117;
  wire housekeeping_n_118;
  wire housekeeping_n_119;
  wire housekeeping_n_13;
  wire housekeeping_n_4;
  wire housekeeping_n_5;
  wire housekeeping_n_55;
  wire housekeeping_n_56;
  wire housekeeping_n_57;
  wire housekeeping_n_58;
  wire housekeeping_n_59;
  wire housekeeping_n_6;
  wire housekeeping_n_64;
  wire housekeeping_n_65;
  wire housekeeping_n_66;
  wire housekeeping_n_67;
  wire housekeeping_n_68;
  wire housekeeping_n_69;
  wire housekeeping_n_7;
  wire housekeeping_n_70;
  wire housekeeping_n_71;
  wire housekeeping_n_72;
  wire housekeeping_n_73;
  wire housekeeping_n_74;
  wire housekeeping_n_75;
  wire housekeeping_n_76;
  wire housekeeping_n_77;
  wire housekeeping_n_78;
  wire housekeeping_n_79;
  wire housekeeping_n_8;
  wire housekeeping_n_80;
  wire housekeeping_n_81;
  wire housekeeping_n_9;
  wire [2:0]irq_spi;
  wire [65:65]la_data_in_user;
  wire [35:0]mgmt_io_oeb_hk;
  wire [37:1]mgmt_io_out_hk;
  wire mprj_ack_i_core;
  wire [21:2]mprj_adr_o_core;
  wire [31:0]mprj_dat_i_core;
  wire [31:0]mprj_dat_o_core;
  wire [37:0]mprj_en;
  wire [37:0]mprj_i;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_data_1;
  wire mprj_io_loader_data_2;
  wire mprj_io_loader_strobe;
  wire mprj_n_1;
  wire mprj_n_2;
  wire mprj_n_3;
  wire mprj_n_37;
  wire mprj_n_38;
  wire mprj_n_39;
  wire mprj_n_4;
  wire mprj_n_40;
  wire mprj_n_41;
  wire mprj_n_42;
  wire mprj_n_43;
  wire mprj_n_44;
  wire mprj_n_45;
  wire mprj_n_46;
  wire mprj_n_47;
  wire mprj_n_48;
  wire mprj_n_49;
  wire mprj_n_50;
  wire mprj_n_51;
  wire mprj_n_52;
  wire mprj_n_53;
  wire mprj_n_54;
  wire mprj_n_55;
  wire mprj_n_56;
  wire mprj_n_57;
  wire mprj_n_58;
  wire mprj_n_59;
  wire mprj_n_60;
  wire mprj_n_61;
  wire mprj_n_62;
  wire mprj_n_63;
  wire mprj_n_64;
  wire [37:0]mprj_o;
  wire mprj_we_o_core;
  wire [31:0]p_1_in;
  wire pass_thru_mgmt_delay;
  wire resetb;
  wire soc_n_0;
  wire soc_n_10;
  wire soc_n_45;
  wire soc_n_47;
  wire soc_n_49;
  wire soc_n_50;
  wire soc_n_52;
  wire soc_n_57;
  wire soc_n_58;
  wire soc_n_59;
  wire soc_n_60;
  wire soc_n_61;
  wire soc_n_62;
  wire soc_n_63;
  wire soc_n_64;
  wire soc_n_9;
  wire spi_csb;
  wire spi_enabled;
  wire spi_sck;
  wire trap_output_dest;
  wire [36:36]user_io_oeb;
  wire [31:0]user_io_out;
  wire wb_rst_i;
  wire wbbd_data;

  design_1_caravel_0_0_gpio_control_block \gpio_control_bidir_1[0] 
       (.D(mprj_io_loader_data_1),
        .Q(housekeeping_n_119),
        .debug_mode(debug_mode),
        .gpio_outenb_reg_P_0(\gpio_control_bidir__n_3_1[0] ),
        .gpio_outenb_reg_P_1(housekeeping_n_59),
        .io_out(user_io_out[0]),
        .mgmt_ena_reg_P_0(\gpio_control_bidir__n_2_1[0] ),
        .mgmt_io_oeb_hk(mgmt_io_oeb_hk[0]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[0]),
        .serial_data_in(\gpio_control_bidir__n_1_1[0] ),
        .\shift_register_reg[10]_0 (gpio_control_bidir_1_gate__0_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_bidir__n_0_1[0] ));
  design_1_caravel_0_0_gpio_control_block_0 \gpio_control_bidir_1[1] 
       (.D(\gpio_control_bidir__n_1_1[0] ),
        .gpio_outenb_reg_P_0(\gpio_control_bidir__n_3_1[1] ),
        .gpio_outenb_reg_P_1(housekeeping_n_59),
        .io_out(user_io_out[1]),
        .mgmt_ena_reg_P_0(\gpio_control_bidir__n_2_1[1] ),
        .mgmt_io_oeb_hk(mgmt_io_oeb_hk[1]),
        .mgmt_io_out_hk(mgmt_io_out_hk[1]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[1]),
        .serial_data_in(\gpio_control_bidir__n_1_1[1] ),
        .\shift_register_reg[10]_0 (gpio_control_bidir_1_gate_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_bidir__n_0_1[1] ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_bidir_1_gate
       (.I0(\gpio_control_bidir__n_0_1[1] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_bidir_1_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_bidir_1_gate__0
       (.I0(\gpio_control_bidir__n_0_1[0] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_bidir_1_gate__0_n_0));
  design_1_caravel_0_0_gpio_control_block_1 \gpio_control_bidir_2[0] 
       (.gpio_outenb_reg_P_0(\gpio_control_bidir__n_3_2[0] ),
        .gpio_outenb_reg_P_1(housekeeping_n_59),
        .mgmt_ena_reg_P_0(\gpio_control_bidir__n_2_2[0] ),
        .mgmt_io_oeb_hk(mgmt_io_oeb_hk[35]),
        .mgmt_io_out_hk(mgmt_io_out_hk[35]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[35]),
        .serial_data_in(gpio_serial_link_2[16]),
        .serial_data_out(gpio_serial_link_2[17]),
        .\shift_register_reg[10]_0 (gpio_control_bidir_2_gate__1_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_bidir__n_0_2[0] ));
  design_1_caravel_0_0_gpio_control_block_2 \gpio_control_bidir_2[1] 
       (.Q(housekeeping_n_56),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .mgmt_gpio_out(mgmt_io_out_hk[36]),
        .mprj_en(mprj_en[36]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[36]),
        .serial_data_out(gpio_serial_link_2[18]),
        .serial_data_out_reg_0(gpio_serial_link_2[17]),
        .\shift_register_reg[10]_0 (gpio_control_bidir_2_gate__0_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_bidir__n_0_2[1] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_3 \gpio_control_bidir_2[2] 
       (.D(mprj_io_loader_data_2),
        .Q(housekeeping_n_58),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .mgmt_gpio_out(mgmt_io_out_hk[37]),
        .mprj_en(mprj_en[37]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[37]),
        .serial_data_out(gpio_serial_link_2[18]),
        .\shift_register_reg[10]_0 (gpio_control_bidir_2_gate_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_bidir__n_0_2[2] ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_bidir_2_gate
       (.I0(\gpio_control_bidir__n_0_2[2] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_bidir_2_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_bidir_2_gate__0
       (.I0(\gpio_control_bidir__n_0_2[1] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_bidir_2_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_bidir_2_gate__1
       (.I0(\gpio_control_bidir__n_0_2[0] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_bidir_2_gate__1_n_0));
  design_1_caravel_0_0_gpio_control_block_4 \gpio_control_in_1[0] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[8]),
        .mgmt_io_out_hk(mgmt_io_out_hk[8]),
        .mprj_en(mprj_en[8]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[8]),
        .serial_data_out(\gpio_control_in_1a_n_1_[5] ),
        .serial_data_out_reg_0(\gpio_control_in__n_1_1[0] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__9_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[0] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_5 \gpio_control_in_1[10] 
       (.io_out(user_io_out[18]),
        .mgmt_ena_reg_P_0(housekeeping_n_59),
        .mgmt_gpio_out(mgmt_io_out_hk[18]),
        .mprj_en(mprj_en[18]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[18]),
        .serial_data_out(\gpio_control_in__n_1_1[9] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[10] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_6 \gpio_control_in_1[1] 
       (.D(\gpio_control_in__n_1_1[0] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[9]),
        .mgmt_io_out_hk(mgmt_io_out_hk[9]),
        .mprj_en(mprj_en[9]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[9]),
        .serial_data_out(\gpio_control_in__n_1_1[1] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__8_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[1] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_7 \gpio_control_in_1[2] 
       (.D(\gpio_control_in__n_1_1[1] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[10]),
        .mgmt_io_out_hk(mgmt_io_out_hk[10]),
        .mprj_en(mprj_en[10]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[10]),
        .serial_data_out(\gpio_control_in__n_1_1[2] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__7_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[2] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_8 \gpio_control_in_1[3] 
       (.D(\gpio_control_in__n_1_1[2] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[11]),
        .mgmt_gpio_out(mgmt_io_out_hk[11]),
        .mprj_en(mprj_en[11]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[11]),
        .serial_data_out(\gpio_control_in__n_1_1[3] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__6_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[3] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_9 \gpio_control_in_1[4] 
       (.D(\gpio_control_in__n_1_1[3] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[12]),
        .mgmt_gpio_out(mgmt_io_out_hk[12]),
        .mprj_en(mprj_en[12]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[12]),
        .serial_data_out(\gpio_control_in__n_1_1[4] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__5_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[4] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_10 \gpio_control_in_1[5] 
       (.D(\gpio_control_in__n_1_1[4] ),
        .Q(housekeeping_n_117),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[13]),
        .mprj_en(mprj_en[13]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[13]),
        .serial_data_out(\gpio_control_in__n_1_1[5] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__4_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[5] ),
        .trap_output_dest(trap_output_dest),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_11 \gpio_control_in_1[6] 
       (.D(\gpio_control_in__n_1_1[5] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[14]),
        .mgmt_io_out_hk(mgmt_io_out_hk[14]),
        .mprj_en(mprj_en[14]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[14]),
        .serial_data_out(\gpio_control_in__n_1_1[6] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__3_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[6] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_12 \gpio_control_in_1[7] 
       (.D(\gpio_control_in__n_1_1[6] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[15]),
        .mgmt_io_out_hk(mgmt_io_out_hk[15]),
        .mprj_en(mprj_en[15]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[15]),
        .serial_data_out(\gpio_control_in__n_1_1[7] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__2_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[7] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_13 \gpio_control_in_1[8] 
       (.D(\gpio_control_in__n_1_1[7] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[16]),
        .mgmt_gpio_out(mgmt_io_out_hk[16]),
        .mprj_en(mprj_en[16]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[16]),
        .serial_data_out(\gpio_control_in__n_1_1[8] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__1_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[8] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_14 \gpio_control_in_1[9] 
       (.D(\gpio_control_in__n_1_1[8] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[17]),
        .mgmt_gpio_out(mgmt_io_out_hk[17]),
        .mprj_en(mprj_en[17]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[17]),
        .serial_data_out(\gpio_control_in__n_1_1[9] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1_gate__0_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_1[9] ),
        .user_io_oeb(user_io_oeb));
  FDCE gpio_control_in_1_c
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(housekeeping_n_59),
        .D(1'b1),
        .Q(gpio_control_in_1_c_n_0));
  FDCE gpio_control_in_1_c_0
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(housekeeping_n_59),
        .D(gpio_control_in_1_c_n_0),
        .Q(gpio_control_in_1_c_0_n_0));
  FDCE gpio_control_in_1_c_1
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(housekeeping_n_59),
        .D(gpio_control_in_1_c_0_n_0),
        .Q(gpio_control_in_1_c_1_n_0));
  FDCE gpio_control_in_1_c_2
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(housekeeping_n_59),
        .D(gpio_control_in_1_c_1_n_0),
        .Q(gpio_control_in_1_c_2_n_0));
  FDCE gpio_control_in_1_c_3
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(housekeeping_n_59),
        .D(gpio_control_in_1_c_2_n_0),
        .Q(gpio_control_in_1_c_3_n_0));
  FDCE gpio_control_in_1_c_4
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(housekeeping_n_59),
        .D(gpio_control_in_1_c_3_n_0),
        .Q(gpio_control_in_1_c_4_n_0));
  FDCE gpio_control_in_1_c_5
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(housekeeping_n_59),
        .D(gpio_control_in_1_c_4_n_0),
        .Q(gpio_control_in_1_c_5_n_0));
  FDCE gpio_control_in_1_c_6
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(housekeeping_n_59),
        .D(gpio_control_in_1_c_5_n_0),
        .Q(gpio_control_in_1_c_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate
       (.I0(\gpio_control_in__n_0_1[10] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__0
       (.I0(\gpio_control_in__n_0_1[9] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__1
       (.I0(\gpio_control_in__n_0_1[8] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__2
       (.I0(\gpio_control_in__n_0_1[7] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__3
       (.I0(\gpio_control_in__n_0_1[6] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__4
       (.I0(\gpio_control_in__n_0_1[5] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__5
       (.I0(\gpio_control_in__n_0_1[4] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__6
       (.I0(\gpio_control_in__n_0_1[3] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__7
       (.I0(\gpio_control_in__n_0_1[2] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__8
       (.I0(\gpio_control_in__n_0_1[1] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1_gate__9
       (.I0(\gpio_control_in__n_0_1[0] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1_gate__9_n_0));
  design_1_caravel_0_0_gpio_control_block_15 \gpio_control_in_1a[0] 
       (.D(\gpio_control_bidir__n_1_1[1] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[2]),
        .mgmt_gpio_out(mgmt_io_out_hk[2]),
        .mprj_en(mprj_en[2]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[2]),
        .serial_data_out(\gpio_control_in_1a_n_1_[0] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1a_gate__4_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in_1a_n_0_[0] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_16 \gpio_control_in_1a[1] 
       (.D(\gpio_control_in_1a_n_1_[0] ),
        .gpio_outenb_reg_C_0(housekeeping_n_59),
        .io_out(user_io_out[3]),
        .mgmt_gpio_out(mgmt_io_out_hk[3]),
        .mprj_en(mprj_en[3]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[3]),
        .serial_data_out(\gpio_control_in_1a_n_1_[1] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1a_gate__3_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in_1a_n_0_[1] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_17 \gpio_control_in_1a[2] 
       (.D(\gpio_control_in_1a_n_1_[1] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[4]),
        .mgmt_gpio_out(mgmt_io_out_hk[4]),
        .mprj_en(mprj_en[4]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[4]),
        .serial_data_out(\gpio_control_in_1a_n_1_[2] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1a_gate__2_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in_1a_n_0_[2] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_18 \gpio_control_in_1a[3] 
       (.D(\gpio_control_in_1a_n_1_[2] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[5]),
        .mgmt_gpio_out(mgmt_io_out_hk[5]),
        .mprj_en(mprj_en[5]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[5]),
        .serial_data_out(\gpio_control_in_1a_n_1_[3] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1a_gate__1_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in_1a_n_0_[3] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_19 \gpio_control_in_1a[4] 
       (.D(\gpio_control_in_1a_n_1_[3] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[6]),
        .mgmt_io_out_hk(mgmt_io_out_hk[6]),
        .mprj_en(mprj_en[6]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[6]),
        .serial_data_out(\gpio_control_in_1a_n_1_[4] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1a_gate__0_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in_1a_n_0_[4] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_20 \gpio_control_in_1a[5] 
       (.D(\gpio_control_in_1a_n_1_[4] ),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[7]),
        .mgmt_gpio_out(mgmt_io_out_hk[7]),
        .mprj_en(mprj_en[7]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[7]),
        .serial_data_out(\gpio_control_in_1a_n_1_[5] ),
        .\shift_register_reg[10]_0 (gpio_control_in_1a_gate_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in_1a_n_0_[5] ),
        .user_io_oeb(user_io_oeb));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1a_gate
       (.I0(\gpio_control_in_1a_n_0_[5] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1a_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1a_gate__0
       (.I0(\gpio_control_in_1a_n_0_[4] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1a_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1a_gate__1
       (.I0(\gpio_control_in_1a_n_0_[3] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1a_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1a_gate__2
       (.I0(\gpio_control_in_1a_n_0_[2] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1a_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1a_gate__3
       (.I0(\gpio_control_in_1a_n_0_[1] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1a_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_1a_gate__4
       (.I0(\gpio_control_in_1a_n_0_[0] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_1a_gate__4_n_0));
  design_1_caravel_0_0_gpio_control_block_21 \gpio_control_in_2[0] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[19]),
        .mgmt_gpio_out(mgmt_io_out_hk[19]),
        .mprj_en(mprj_en[19]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[19]),
        .serial_data_out(gpio_serial_link_2[1]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__14_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[0] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_22 \gpio_control_in_2[10] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[29]),
        .mgmt_gpio_out(mgmt_io_out_hk[29]),
        .mprj_en(mprj_en[29]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[29]),
        .serial_data_out(gpio_serial_link_2[11]),
        .serial_data_out_reg_0(gpio_serial_link_2[10]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__4_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[10] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_23 \gpio_control_in_2[11] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[30]),
        .mgmt_gpio_out(mgmt_io_out_hk[30]),
        .mprj_en(mprj_en[30]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[30]),
        .serial_data_out(gpio_serial_link_2[12]),
        .serial_data_out_reg_0(gpio_serial_link_2[11]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__3_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[11] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_24 \gpio_control_in_2[12] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[31]),
        .mgmt_gpio_out(mgmt_io_out_hk[31]),
        .mprj_en(mprj_en[31]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[31]),
        .serial_data_out(gpio_serial_link_2[13]),
        .serial_data_out_reg_0(gpio_serial_link_2[12]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__2_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[12] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_25 \gpio_control_in_2[13] 
       (.Q(housekeeping_n_116),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .mprj_en(mprj_en[32]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[32]),
        .serial_data_out(gpio_serial_link_2[14]),
        .serial_data_out_reg_0(gpio_serial_link_2[13]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__1_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[13] ),
        .spi_enabled(spi_enabled),
        .spi_sck(spi_sck),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_26 \gpio_control_in_2[14] 
       (.Q(housekeeping_n_115),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .mprj_en(mprj_en[33]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[33]),
        .serial_data_out(gpio_serial_link_2[15]),
        .serial_data_out_reg_0(gpio_serial_link_2[14]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__0_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[14] ),
        .spi_cs_n(spi_csb),
        .spi_enabled(spi_enabled),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_27 \gpio_control_in_2[15] 
       (.D(gpio_serial_link_2[16]),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .mgmt_gpio_out(mgmt_io_out_hk[34]),
        .mprj_en(mprj_en[34]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[34]),
        .serial_data_out(gpio_serial_link_2[15]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[15] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_28 \gpio_control_in_2[1] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[20]),
        .mgmt_gpio_out(mgmt_io_out_hk[20]),
        .mprj_en(mprj_en[20]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[20]),
        .serial_data_out(gpio_serial_link_2[2]),
        .serial_data_out_reg_0(gpio_serial_link_2[1]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__13_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[1] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_29 \gpio_control_in_2[2] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[21]),
        .mgmt_gpio_out(mgmt_io_out_hk[21]),
        .mprj_en(mprj_en[21]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[21]),
        .serial_data_out(gpio_serial_link_2[3]),
        .serial_data_out_reg_0(gpio_serial_link_2[2]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__12_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[2] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_30 \gpio_control_in_2[3] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[22]),
        .mgmt_gpio_out(mgmt_io_out_hk[22]),
        .mprj_en(mprj_en[22]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[22]),
        .serial_data_out(gpio_serial_link_2[4]),
        .serial_data_out_reg_0(gpio_serial_link_2[3]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__11_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[3] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_31 \gpio_control_in_2[4] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[23]),
        .mgmt_gpio_out(mgmt_io_out_hk[23]),
        .mprj_en(mprj_en[23]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[23]),
        .serial_data_out(gpio_serial_link_2[5]),
        .serial_data_out_reg_0(gpio_serial_link_2[4]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__10_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[4] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_32 \gpio_control_in_2[5] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[24]),
        .mgmt_gpio_out(mgmt_io_out_hk[24]),
        .mprj_en(mprj_en[24]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[24]),
        .serial_data_out(gpio_serial_link_2[6]),
        .serial_data_out_reg_0(gpio_serial_link_2[5]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__9_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[5] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_33 \gpio_control_in_2[6] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[25]),
        .mgmt_gpio_out(mgmt_io_out_hk[25]),
        .mprj_en(mprj_en[25]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[25]),
        .serial_data_out(gpio_serial_link_2[7]),
        .serial_data_out_reg_0(gpio_serial_link_2[6]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__8_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[6] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_34 \gpio_control_in_2[7] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[26]),
        .mgmt_gpio_out(mgmt_io_out_hk[26]),
        .mprj_en(mprj_en[26]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[26]),
        .serial_data_out(gpio_serial_link_2[8]),
        .serial_data_out_reg_0(gpio_serial_link_2[7]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__7_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[7] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_35 \gpio_control_in_2[8] 
       (.gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[27]),
        .mgmt_gpio_out(mgmt_io_out_hk[27]),
        .mprj_en(mprj_en[27]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[27]),
        .serial_data_out(gpio_serial_link_2[9]),
        .serial_data_out_reg_0(gpio_serial_link_2[8]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__6_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[8] ),
        .user_io_oeb(user_io_oeb));
  design_1_caravel_0_0_gpio_control_block_36 \gpio_control_in_2[9] 
       (.D(gpio_serial_link_2[10]),
        .gpio_outenb_reg_P_0(housekeeping_n_59),
        .io_out(user_io_out[28]),
        .mgmt_gpio_out(mgmt_io_out_hk[28]),
        .mprj_en(mprj_en[28]),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .mprj_o(mprj_o[28]),
        .serial_data_out(gpio_serial_link_2[9]),
        .\shift_register_reg[10]_0 (gpio_control_in_2_gate__5_n_0),
        .\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 (\gpio_control_in__n_0_2[9] ),
        .user_io_oeb(user_io_oeb));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate
       (.I0(\gpio_control_in__n_0_2[15] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__0
       (.I0(\gpio_control_in__n_0_2[14] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__1
       (.I0(\gpio_control_in__n_0_2[13] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__10
       (.I0(\gpio_control_in__n_0_2[4] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__11
       (.I0(\gpio_control_in__n_0_2[3] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__12
       (.I0(\gpio_control_in__n_0_2[2] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__13
       (.I0(\gpio_control_in__n_0_2[1] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__14
       (.I0(\gpio_control_in__n_0_2[0] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__2
       (.I0(\gpio_control_in__n_0_2[12] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__3
       (.I0(\gpio_control_in__n_0_2[11] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__4
       (.I0(\gpio_control_in__n_0_2[10] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__5
       (.I0(\gpio_control_in__n_0_2[9] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__6
       (.I0(\gpio_control_in__n_0_2[8] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__7
       (.I0(\gpio_control_in__n_0_2[7] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__8
       (.I0(\gpio_control_in__n_0_2[6] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gpio_control_in_2_gate__9
       (.I0(\gpio_control_in__n_0_2[5] ),
        .I1(gpio_control_in_1_c_6_n_0),
        .O(gpio_control_in_2_gate__9_n_0));
  design_1_caravel_0_0_housekeeping housekeeping
       (.D(mprj_io_loader_data_1),
        .E(wbbd_data),
        .\FSM_onehot_grant_reg[2] (housekeeping_n_64),
        .\FSM_onehot_grant_reg[2]_0 (housekeeping_n_65),
        .\FSM_onehot_grant_reg[2]_1 (housekeeping_n_66),
        .\FSM_onehot_grant_reg[2]_10 (housekeeping_n_81),
        .\FSM_onehot_grant_reg[2]_2 (housekeeping_n_73),
        .\FSM_onehot_grant_reg[2]_3 (housekeeping_n_74),
        .\FSM_onehot_grant_reg[2]_4 (housekeeping_n_75),
        .\FSM_onehot_grant_reg[2]_5 (housekeeping_n_76),
        .\FSM_onehot_grant_reg[2]_6 (housekeeping_n_77),
        .\FSM_onehot_grant_reg[2]_7 (housekeeping_n_78),
        .\FSM_onehot_grant_reg[2]_8 (housekeeping_n_79),
        .\FSM_onehot_grant_reg[2]_9 (housekeeping_n_80),
        .\FSM_onehot_wbbd_state_reg[0]_0 (soc_n_49),
        .Q({housekeeping_n_5,housekeeping_n_6,housekeeping_n_7,housekeeping_n_8,housekeeping_n_9,housekeeping_n_10}),
        .caravel_rstn_buf(caravel_rstn_buf),
        .clock(clock),
        .debug_mode(debug_mode),
        .debug_oeb(debug_oeb),
        .flash_clk(flash_clk),
        .flash_clk_0(flash_clk_core),
        .flash_io0(flash_io0),
        .flash_io0_0(flash_io0_do_core),
        .flash_io0_oeb(flash_io0_oeb_core),
        .flash_io1(flash_io1),
        .flash_io1_di(housekeeping_n_13),
        .\gpio_configure_reg[0][3]_0 (housekeeping_n_55),
        .\gpio_configure_reg[35][3]_0 (housekeeping_n_57),
        .\gpio_configure_reg[36][3]_0 (housekeeping_n_56),
        .\gpio_configure_reg[37][3]_0 (housekeeping_n_58),
        .hk_ack_i(hk_ack_i),
        .hk_dat_i(hk_dat_i),
        .la_output(la_data_in_user),
        .\mgmt_gpio_data_reg[35]_0 ({housekeeping_n_114,housekeeping_n_115,housekeeping_n_116,housekeeping_n_117,housekeeping_n_118,housekeeping_n_119}),
        .mgmt_io_oeb_hk(mgmt_io_oeb_hk[1]),
        .mgmt_io_out_hk({mgmt_io_out_hk[37:36],mgmt_io_out_hk[34],mgmt_io_out_hk[31:14],mgmt_io_out_hk[12:7],mgmt_io_out_hk[5:1]}),
        .mprj_adr_o_core({mprj_adr_o_core[21:20],mprj_adr_o_core[7:2]}),
        .mprj_dat_o_core(mprj_dat_o_core),
        .mprj_en({mprj_en[35],mprj_en[1:0]}),
        .\mprj_en[0]_0 (\gpio_control_bidir__n_2_1[0] ),
        .\mprj_en[1]_0 (\gpio_control_bidir__n_2_1[1] ),
        .\mprj_en[35] (\gpio_control_bidir__n_3_2[0] ),
        .\mprj_en[35]_0 (\gpio_control_bidir__n_2_2[0] ),
        .mprj_en_0_sp_1(\gpio_control_bidir__n_3_1[0] ),
        .mprj_en_1_sp_1(\gpio_control_bidir__n_3_1[1] ),
        .mprj_i(mprj_i),
        .mprj_io_loader_clock(mprj_io_loader_clock),
        .mprj_io_loader_strobe(mprj_io_loader_strobe),
        .out({housekeeping_n_67,housekeeping_n_68,housekeeping_n_69,housekeeping_n_70,housekeeping_n_71,housekeeping_n_72}),
        .pass_thru_mgmt_delay(pass_thru_mgmt_delay),
        .pre_pass_thru_mgmt_reg(housekeeping_n_0),
        .ready_reg(\core/csrbank6_oe2_w ),
        .reset_reg_reg_0(housekeeping_n_4),
        .resetb(resetb),
        .serial_bb_data_2_reg_0(mprj_io_loader_data_2),
        .serial_resetn_pre_reg_0(housekeeping_n_59),
        .spi_cs_n(spi_csb),
        .spi_enabled(spi_enabled),
        .trap_output_dest(trap_output_dest),
        .user_io_oeb(user_io_oeb),
        .user_irq(irq_spi),
        .wb_rst_i(wb_rst_i),
        .\wbbd_addr_reg[0]_0 (soc_n_57),
        .\wbbd_addr_reg[1]_0 (soc_n_59),
        .\wbbd_addr_reg[2]_0 (soc_n_9),
        .\wbbd_addr_reg[2]_1 (soc_n_63),
        .\wbbd_addr_reg[2]_2 (soc_n_0),
        .\wbbd_addr_reg[3]_0 (soc_n_60),
        .\wbbd_addr_reg[4]_0 (soc_n_64),
        .\wbbd_addr_reg[4]_1 (soc_n_58),
        .\wbbd_addr_reg[5]_0 (soc_n_62),
        .\wbbd_addr_reg[5]_1 (soc_n_10),
        .\wbbd_addr_reg[6]_0 (soc_n_61),
        .wbbd_write_reg_0(soc_n_52),
        .wbbd_write_reg_1(soc_n_50));
  design_1_caravel_0_0_user_project_wrapper mprj
       (.CLK(clk),
        .E(soc_n_45),
        .O({mprj_n_1,mprj_n_2,mprj_n_3,mprj_n_4}),
        .Q(mprj_dat_i_core),
        .\count_reg[12] ({mprj_n_41,mprj_n_42,mprj_n_43,mprj_n_44}),
        .\count_reg[16] ({mprj_n_45,mprj_n_46,mprj_n_47,mprj_n_48}),
        .\count_reg[20] ({mprj_n_49,mprj_n_50,mprj_n_51,mprj_n_52}),
        .\count_reg[24] ({mprj_n_53,mprj_n_54,mprj_n_55,mprj_n_56}),
        .\count_reg[28] ({mprj_n_57,mprj_n_58,mprj_n_59,mprj_n_60}),
        .\count_reg[31] ({mprj_n_61,mprj_n_62,mprj_n_63}),
        .\count_reg[8] ({mprj_n_37,mprj_n_38,mprj_n_39,mprj_n_40}),
        .mprj_ack_i_core(mprj_ack_i_core),
        .mprj_we_o_core(mprj_we_o_core),
        .p_1_in(p_1_in),
        .ready_reg(mprj_n_64),
        .ready_reg_0(soc_n_47),
        .user_io_oeb(user_io_oeb),
        .user_io_out(user_io_out));
  design_1_caravel_0_0_mgmt_core_wrapper soc
       (.CLK(clk),
        .E(soc_n_45),
        .\FSM_onehot_grant_reg[2] (soc_n_0),
        .\FSM_onehot_grant_reg[2]_0 ({mprj_adr_o_core[21:20],mprj_adr_o_core[7:2]}),
        .\FSM_onehot_grant_reg[2]_1 (soc_n_9),
        .\FSM_onehot_wbbd_state_reg[0] (soc_n_49),
        .\FSM_onehot_wbbd_state_reg[0]_0 (soc_n_57),
        .\FSM_onehot_wbbd_state_reg[1] (wbbd_data),
        .\FSM_onehot_wbbd_state_reg[1]_0 (soc_n_52),
        .\FSM_onehot_wbbd_state_reg[1]_1 (soc_n_64),
        .\FSM_onehot_wbbd_state_reg[3] (soc_n_50),
        .\FSM_onehot_wbbd_state_reg[3]_0 (soc_n_58),
        .\FSM_onehot_wbbd_state_reg[3]_1 (soc_n_59),
        .\FSM_onehot_wbbd_state_reg[3]_2 (soc_n_60),
        .\FSM_onehot_wbbd_state_reg[3]_3 (soc_n_61),
        .\FSM_onehot_wbbd_state_reg[3]_4 (soc_n_62),
        .\FSM_onehot_wbbd_state_reg[5] (soc_n_63),
        .O({mprj_n_1,mprj_n_2,mprj_n_3,mprj_n_4}),
        .Q(la_data_in_user),
        .caravel_rstn_buf(caravel_rstn_buf),
        .clock(clock),
        .\count[0]_i_2__0 (mprj_n_64),
        .\count_reg[12] ({mprj_n_41,mprj_n_42,mprj_n_43,mprj_n_44}),
        .\count_reg[16] ({mprj_n_45,mprj_n_46,mprj_n_47,mprj_n_48}),
        .\count_reg[20] ({mprj_n_49,mprj_n_50,mprj_n_51,mprj_n_52}),
        .\count_reg[24] ({mprj_n_53,mprj_n_54,mprj_n_55,mprj_n_56}),
        .\count_reg[28] ({mprj_n_57,mprj_n_58,mprj_n_59,mprj_n_60}),
        .\count_reg[31] ({mprj_n_61,mprj_n_62,mprj_n_63}),
        .\count_reg[8] ({mprj_n_37,mprj_n_38,mprj_n_39,mprj_n_40}),
        .\dbg_uart_address_reg[19] (soc_n_10),
        .debug_mode(debug_mode),
        .debug_oeb(debug_oeb),
        .flash_clk(flash_clk_core),
        .flash_csb(flash_csb),
        .flash_io0_do(flash_io0_do_core),
        .flash_io0_oeb(flash_io0_oeb_core),
        .flash_io1_di(housekeeping_n_13),
        .gpio(gpio),
        .hk_ack_i(hk_ack_i),
        .hk_dat_i(hk_dat_i),
        .int_rst_reg(housekeeping_n_0),
        .int_rst_reg_0(housekeeping_n_4),
        .la_input(user_io_out),
        .\la_oe_storage_reg[65] (\core/csrbank6_oe2_w ),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[31] (mprj_dat_i_core),
        .mgmt_io_oeb_hk({mgmt_io_oeb_hk[35],mgmt_io_oeb_hk[0]}),
        .mgmt_io_out_hk({mgmt_io_out_hk[35],mgmt_io_out_hk[6]}),
        .mprj_ack_i_core(mprj_ack_i_core),
        .mprj_dat_o_core(mprj_dat_o_core),
        .mprj_i({mprj_i[34],mprj_i[5],mprj_i[3],mprj_i[0]}),
        .\mprj_o[0] (housekeeping_n_55),
        .\mprj_o[35] (housekeeping_n_57),
        .\mprj_o[35]_0 ({housekeeping_n_114,housekeeping_n_118}),
        .mprj_we_o_core(mprj_we_o_core),
        .out({housekeeping_n_67,housekeeping_n_68,housekeeping_n_69,housekeeping_n_70,housekeeping_n_71,housekeeping_n_72}),
        .p_1_in(p_1_in),
        .pass_thru_mgmt_delay(pass_thru_mgmt_delay),
        .ready_reg(soc_n_47),
        .resetb(resetb),
        .spi_cs_n(spi_csb),
        .spi_enabled(spi_enabled),
        .spi_sck(spi_sck),
        .user_irq(irq_spi),
        .wb_rst_i(wb_rst_i),
        .\wbbd_addr[1]_i_3 (housekeeping_n_79),
        .\wbbd_addr[1]_i_3_0 (housekeeping_n_76),
        .\wbbd_addr[2]_i_5 (housekeeping_n_81),
        .\wbbd_addr[4]_i_3 (housekeeping_n_80),
        .\wbbd_addr_reg[0] (housekeeping_n_66),
        .\wbbd_addr_reg[0]_0 (housekeeping_n_73),
        .\wbbd_addr_reg[2] (housekeeping_n_78),
        .\wbbd_addr_reg[2]_0 (housekeeping_n_74),
        .\wbbd_addr_reg[3] (housekeeping_n_77),
        .\wbbd_addr_reg[4] (housekeeping_n_75),
        .\wbbd_addr_reg[4]_0 (housekeeping_n_64),
        .\wbbd_addr_reg[4]_1 (housekeeping_n_65),
        .wbbd_write_reg({housekeeping_n_5,housekeeping_n_6,housekeeping_n_7,housekeeping_n_8,housekeeping_n_9,housekeeping_n_10}));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module design_1_caravel_0_0_counter
   (mprj_ack_i_core,
    O,
    user_io_out,
    \count_reg[8]_0 ,
    \count_reg[12]_0 ,
    \count_reg[16]_0 ,
    \count_reg[20]_0 ,
    \count_reg[24]_0 ,
    \count_reg[28]_0 ,
    \count_reg[31]_0 ,
    ready_reg_0,
    Q,
    user_io_oeb,
    ready_reg_1,
    CLK,
    mprj_we_o_core,
    p_1_in,
    E);
  output mprj_ack_i_core;
  output [3:0]O;
  output [31:0]user_io_out;
  output [3:0]\count_reg[8]_0 ;
  output [3:0]\count_reg[12]_0 ;
  output [3:0]\count_reg[16]_0 ;
  output [3:0]\count_reg[20]_0 ;
  output [3:0]\count_reg[24]_0 ;
  output [3:0]\count_reg[28]_0 ;
  output [2:0]\count_reg[31]_0 ;
  output ready_reg_0;
  output [31:0]Q;
  input [0:0]user_io_oeb;
  input ready_reg_1;
  input CLK;
  input mprj_we_o_core;
  input [31:0]p_1_in;
  input [0:0]E;

  wire CLK;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire count0_carry__0_n_0;
  wire count0_carry__0_n_1;
  wire count0_carry__0_n_2;
  wire count0_carry__0_n_3;
  wire count0_carry__1_n_0;
  wire count0_carry__1_n_1;
  wire count0_carry__1_n_2;
  wire count0_carry__1_n_3;
  wire count0_carry__2_n_0;
  wire count0_carry__2_n_1;
  wire count0_carry__2_n_2;
  wire count0_carry__2_n_3;
  wire count0_carry__3_n_0;
  wire count0_carry__3_n_1;
  wire count0_carry__3_n_2;
  wire count0_carry__3_n_3;
  wire count0_carry__4_n_0;
  wire count0_carry__4_n_1;
  wire count0_carry__4_n_2;
  wire count0_carry__4_n_3;
  wire count0_carry__5_n_0;
  wire count0_carry__5_n_1;
  wire count0_carry__5_n_2;
  wire count0_carry__5_n_3;
  wire count0_carry__6_n_2;
  wire count0_carry__6_n_3;
  wire count0_carry_n_0;
  wire count0_carry_n_1;
  wire count0_carry_n_2;
  wire count0_carry_n_3;
  wire [3:0]\count_reg[12]_0 ;
  wire [3:0]\count_reg[16]_0 ;
  wire [3:0]\count_reg[20]_0 ;
  wire [3:0]\count_reg[24]_0 ;
  wire [3:0]\count_reg[28]_0 ;
  wire [2:0]\count_reg[31]_0 ;
  wire [3:0]\count_reg[8]_0 ;
  wire mprj_ack_i_core;
  wire mprj_we_o_core;
  wire [31:0]p_1_in;
  wire ready_reg_0;
  wire ready_reg_1;
  wire [0:0]user_io_oeb;
  wire [31:0]user_io_out;
  wire [3:2]NLW_count0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_count0_carry__6_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count0_carry
       (.CI(1'b0),
        .CO({count0_carry_n_0,count0_carry_n_1,count0_carry_n_2,count0_carry_n_3}),
        .CYINIT(user_io_out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S(user_io_out[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count0_carry__0
       (.CI(count0_carry_n_0),
        .CO({count0_carry__0_n_0,count0_carry__0_n_1,count0_carry__0_n_2,count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_reg[8]_0 ),
        .S(user_io_out[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count0_carry__1
       (.CI(count0_carry__0_n_0),
        .CO({count0_carry__1_n_0,count0_carry__1_n_1,count0_carry__1_n_2,count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_reg[12]_0 ),
        .S(user_io_out[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count0_carry__2
       (.CI(count0_carry__1_n_0),
        .CO({count0_carry__2_n_0,count0_carry__2_n_1,count0_carry__2_n_2,count0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_reg[16]_0 ),
        .S(user_io_out[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count0_carry__3
       (.CI(count0_carry__2_n_0),
        .CO({count0_carry__3_n_0,count0_carry__3_n_1,count0_carry__3_n_2,count0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_reg[20]_0 ),
        .S(user_io_out[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count0_carry__4
       (.CI(count0_carry__3_n_0),
        .CO({count0_carry__4_n_0,count0_carry__4_n_1,count0_carry__4_n_2,count0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_reg[24]_0 ),
        .S(user_io_out[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count0_carry__5
       (.CI(count0_carry__4_n_0),
        .CO({count0_carry__5_n_0,count0_carry__5_n_1,count0_carry__5_n_2,count0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_reg[28]_0 ),
        .S(user_io_out[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 count0_carry__6
       (.CI(count0_carry__5_n_0),
        .CO({NLW_count0_carry__6_CO_UNCONNECTED[3:2],count0_carry__6_n_2,count0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_count0_carry__6_O_UNCONNECTED[3],\count_reg[31]_0 }),
        .S({1'b0,user_io_out[31:29]}));
  LUT2 #(
    .INIT(4'hB)) 
    \count[7]_i_5 
       (.I0(mprj_ack_i_core),
        .I1(mprj_we_o_core),
        .O(ready_reg_0));
  FDRE \count_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(user_io_out[0]),
        .R(user_io_oeb));
  FDRE \count_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(user_io_out[10]),
        .R(user_io_oeb));
  FDRE \count_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(user_io_out[11]),
        .R(user_io_oeb));
  FDRE \count_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[12]),
        .Q(user_io_out[12]),
        .R(user_io_oeb));
  FDRE \count_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[13]),
        .Q(user_io_out[13]),
        .R(user_io_oeb));
  FDRE \count_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[14]),
        .Q(user_io_out[14]),
        .R(user_io_oeb));
  FDRE \count_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[15]),
        .Q(user_io_out[15]),
        .R(user_io_oeb));
  FDRE \count_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[16]),
        .Q(user_io_out[16]),
        .R(user_io_oeb));
  FDRE \count_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[17]),
        .Q(user_io_out[17]),
        .R(user_io_oeb));
  FDRE \count_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[18]),
        .Q(user_io_out[18]),
        .R(user_io_oeb));
  FDRE \count_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[19]),
        .Q(user_io_out[19]),
        .R(user_io_oeb));
  FDRE \count_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(user_io_out[1]),
        .R(user_io_oeb));
  FDRE \count_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[20]),
        .Q(user_io_out[20]),
        .R(user_io_oeb));
  FDRE \count_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[21]),
        .Q(user_io_out[21]),
        .R(user_io_oeb));
  FDRE \count_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[22]),
        .Q(user_io_out[22]),
        .R(user_io_oeb));
  FDRE \count_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[23]),
        .Q(user_io_out[23]),
        .R(user_io_oeb));
  FDRE \count_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[24]),
        .Q(user_io_out[24]),
        .R(user_io_oeb));
  FDRE \count_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[25]),
        .Q(user_io_out[25]),
        .R(user_io_oeb));
  FDRE \count_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[26]),
        .Q(user_io_out[26]),
        .R(user_io_oeb));
  FDRE \count_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[27]),
        .Q(user_io_out[27]),
        .R(user_io_oeb));
  FDRE \count_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[28]),
        .Q(user_io_out[28]),
        .R(user_io_oeb));
  FDRE \count_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[29]),
        .Q(user_io_out[29]),
        .R(user_io_oeb));
  FDRE \count_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(user_io_out[2]),
        .R(user_io_oeb));
  FDRE \count_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[30]),
        .Q(user_io_out[30]),
        .R(user_io_oeb));
  FDRE \count_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[31]),
        .Q(user_io_out[31]),
        .R(user_io_oeb));
  FDRE \count_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(user_io_out[3]),
        .R(user_io_oeb));
  FDRE \count_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(user_io_out[4]),
        .R(user_io_oeb));
  FDRE \count_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(user_io_out[5]),
        .R(user_io_oeb));
  FDRE \count_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(user_io_out[6]),
        .R(user_io_oeb));
  FDRE \count_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(user_io_out[7]),
        .R(user_io_oeb));
  FDRE \count_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(user_io_out[8]),
        .R(user_io_oeb));
  FDRE \count_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(user_io_out[9]),
        .R(user_io_oeb));
  FDRE \rdata_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(user_io_out[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE ready_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ready_reg_1),
        .Q(mprj_ack_i_core),
        .R(user_io_oeb));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_in,
    mgmt_ena_reg_P_0,
    gpio_outenb_reg_P_0,
    mprj_o,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_1,
    mprj_io_loader_strobe,
    mgmt_io_oeb_hk,
    Q,
    debug_mode,
    io_out,
    D);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_in;
  output mgmt_ena_reg_P_0;
  output gpio_outenb_reg_P_0;
  output [0:0]mprj_o;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_1;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_io_oeb_hk;
  input [0:0]Q;
  input debug_mode;
  input [0:0]io_out;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]Q;
  wire debug_mode;
  wire \gpio_dm_reg[0]_C_n_0 ;
  wire \gpio_dm_reg[0]_LDC_n_0 ;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_1;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_0;
  wire [0:0]mgmt_io_oeb_hk;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[0]_INST_0_i_1_n_0 ;
  wire \mprj_o[0]_INST_0_i_3_n_0 ;
  wire p_0_in;
  wire serial_data_in;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;

  FDCE \gpio_dm_reg[0]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\gpio_dm_reg[0]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[0]_LDC 
       (.CLR(gpio_outenb_reg_P_1),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[0]_LDC_n_0 ));
  FDRE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\gpio_dm_reg[0]_P_n_0 ),
        .R(1'b0));
  FDPE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .PRE(gpio_outenb_reg_P_1),
        .Q(\gpio_dm_reg[1]_P_n_0 ));
  FDPE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .PRE(gpio_outenb_reg_P_1),
        .Q(\gpio_dm_reg[2]_P_n_0 ));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_1),
        .Q(gpio_outenb_reg_P_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_1),
        .Q(mgmt_ena_reg_P_0));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \mprj_o[0]_INST_0 
       (.I0(\mprj_o[0]_INST_0_i_1_n_0 ),
        .I1(mgmt_io_oeb_hk),
        .I2(Q),
        .I3(debug_mode),
        .I4(mgmt_ena_reg_P_0),
        .I5(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h4700470047FF4700)) 
    \mprj_o[0]_INST_0_i_1 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\gpio_dm_reg[0]_LDC_n_0 ),
        .I2(\gpio_dm_reg[0]_C_n_0 ),
        .I3(\mprj_o[0]_INST_0_i_3_n_0 ),
        .I4(Q),
        .I5(debug_mode),
        .O(\mprj_o[0]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mprj_o[0]_INST_0_i_3 
       (.I0(\gpio_dm_reg[1]_P_n_0 ),
        .I1(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[0]_INST_0_i_3_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(p_0_in),
        .Q(serial_data_in));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_bidir_1[0]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_0
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_in,
    mgmt_ena_reg_P_0,
    gpio_outenb_reg_P_0,
    mprj_o,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_1,
    mprj_io_loader_strobe,
    mgmt_io_oeb_hk,
    mgmt_io_out_hk,
    io_out,
    D);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_in;
  output mgmt_ena_reg_P_0;
  output gpio_outenb_reg_P_0;
  output [0:0]mprj_o;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_1;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_io_oeb_hk;
  input [0:0]mgmt_io_out_hk;
  input [0:0]io_out;
  input [0:0]D;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_C_n_0 ;
  wire \gpio_dm_reg[0]_LDC_n_0 ;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_1;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_0;
  wire [0:0]mgmt_io_oeb_hk;
  wire [0:0]mgmt_io_out_hk;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[1]_INST_0_i_1_n_0 ;
  wire \mprj_o[1]_INST_0_i_2_n_0 ;
  wire p_0_in;
  wire serial_data_in;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;

  FDCE \gpio_dm_reg[0]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\gpio_dm_reg[0]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[0]_LDC 
       (.CLR(gpio_outenb_reg_P_1),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[0]_LDC_n_0 ));
  FDRE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\gpio_dm_reg[0]_P_n_0 ),
        .R(1'b0));
  FDPE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .PRE(gpio_outenb_reg_P_1),
        .Q(\gpio_dm_reg[1]_P_n_0 ));
  FDPE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .PRE(gpio_outenb_reg_P_1),
        .Q(\gpio_dm_reg[2]_P_n_0 ));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_1),
        .Q(gpio_outenb_reg_P_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_1),
        .Q(mgmt_ena_reg_P_0));
  LUT6 #(
    .INIT(64'hBFA0FFFFBFA00000)) 
    \mprj_o[1]_INST_0 
       (.I0(\mprj_o[1]_INST_0_i_1_n_0 ),
        .I1(\mprj_o[1]_INST_0_i_2_n_0 ),
        .I2(mgmt_io_oeb_hk),
        .I3(mgmt_io_out_hk),
        .I4(mgmt_ena_reg_P_0),
        .I5(io_out),
        .O(mprj_o));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00044404)) 
    \mprj_o[1]_INST_0_i_1 
       (.I0(\gpio_dm_reg[2]_P_n_0 ),
        .I1(\gpio_dm_reg[1]_P_n_0 ),
        .I2(\gpio_dm_reg[0]_C_n_0 ),
        .I3(\gpio_dm_reg[0]_LDC_n_0 ),
        .I4(\gpio_dm_reg[0]_P_n_0 ),
        .O(\mprj_o[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mprj_o[1]_INST_0_i_2 
       (.I0(\gpio_dm_reg[1]_P_n_0 ),
        .I1(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[1]_INST_0_i_2_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(p_0_in),
        .Q(serial_data_in));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_bidir_1[1]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_1
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_in,
    mgmt_ena_reg_P_0,
    gpio_outenb_reg_P_0,
    mprj_o,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_1,
    mprj_io_loader_strobe,
    serial_data_out,
    mgmt_io_out_hk,
    mgmt_io_oeb_hk);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_in;
  output mgmt_ena_reg_P_0;
  output gpio_outenb_reg_P_0;
  output [0:0]mprj_o;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_1;
  input mprj_io_loader_strobe;
  input serial_data_out;
  input [0:0]mgmt_io_out_hk;
  input [0:0]mgmt_io_oeb_hk;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_1;
  wire mgmt_ena_reg_P_0;
  wire [0:0]mgmt_io_oeb_hk;
  wire [0:0]mgmt_io_out_hk;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[35]_INST_0_i_3_n_0 ;
  wire p_0_in;
  wire serial_data_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_1),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_1),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_1),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_1),
        .Q(gpio_outenb_reg_P_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_1),
        .Q(mgmt_ena_reg_P_0));
  LUT5 #(
    .INIT(32'h0888A888)) 
    \mprj_o[35]_INST_0 
       (.I0(mgmt_ena_reg_P_0),
        .I1(mgmt_io_out_hk),
        .I2(mgmt_io_oeb_hk),
        .I3(\mprj_o[35]_INST_0_i_3_n_0 ),
        .I4(\gpio_dm_reg[0]_P_n_0 ),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[35]_INST_0_i_3 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[35]_INST_0_i_3_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(p_0_in),
        .Q(serial_data_in));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_1),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_bidir_2[0]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_10
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    Q,
    trap_output_dest,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]Q;
  input trap_output_dest;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire [0:0]Q;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[13]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire trap_output_dest;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[13]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT6 #(
    .INIT(64'h4474FFFF44740000)) 
    \mprj_o[13]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[13]_INST_0_i_1_n_0 ),
        .I2(Q),
        .I3(trap_output_dest),
        .I4(mgmt_ena_reg_P_n_0),
        .I5(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[13]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[13]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[5]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_11
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_io_out_hk,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_io_out_hk;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_io_out_hk;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[14]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[14]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[14]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[14]_INST_0_i_1_n_0 ),
        .I2(mgmt_io_out_hk),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[14]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[14]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[6]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_12
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_io_out_hk,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_io_out_hk;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_io_out_hk;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[15]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[15]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[15]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[15]_INST_0_i_1_n_0 ),
        .I2(mgmt_io_out_hk),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[15]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[15]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[7]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_13
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[16]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[16]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[16]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[16]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[16]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[16]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[8]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_14
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[17]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[17]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[17]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[17]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[17]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[17]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[9]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_15
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[2]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[2]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[2]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[2]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[2]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[2]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1a[0]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_16
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_C_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_C_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_C_n_0 ;
  wire \gpio_dm_reg[0]_LDC_n_0 ;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_C_0;
  wire gpio_outenb_reg_C_n_0;
  wire gpio_outenb_reg_LDC_n_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[3]_INST_0_i_1_n_0 ;
  wire \mprj_o[3]_INST_0_i_2_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDCE \gpio_dm_reg[0]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_C_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\gpio_dm_reg[0]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[0]_LDC 
       (.CLR(gpio_outenb_reg_C_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[0]_LDC_n_0 ));
  FDRE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\gpio_dm_reg[0]_P_n_0 ),
        .R(1'b0));
  FDPE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .PRE(gpio_outenb_reg_C_0),
        .Q(\gpio_dm_reg[1]_P_n_0 ));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_C_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_C_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDCE gpio_outenb_reg_C
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_C_0),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(gpio_outenb_reg_C_n_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    gpio_outenb_reg_LDC
       (.CLR(gpio_outenb_reg_C_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(gpio_outenb_reg_LDC_n_0));
  FDRE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(gpio_outenb_reg_P_n_0),
        .R(1'b0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_C_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mprj_en[3]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(gpio_outenb_reg_LDC_n_0),
        .I2(gpio_outenb_reg_C_n_0),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[3]_INST_0 
       (.I0(\mprj_o[3]_INST_0_i_1_n_0 ),
        .I1(\mprj_o[3]_INST_0_i_2_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_o[3]_INST_0_i_1 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\gpio_dm_reg[0]_LDC_n_0 ),
        .I2(\gpio_dm_reg[0]_C_n_0 ),
        .O(\mprj_o[3]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \mprj_o[3]_INST_0_i_2 
       (.I0(\gpio_dm_reg[1]_P_n_0 ),
        .I1(\gpio_dm_reg[2]_C_n_0 ),
        .I2(\gpio_dm_reg[2]_LDC_n_0 ),
        .I3(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[3]_INST_0_i_2_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_C_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_C_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_C_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_C_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_C_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_C_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1a[1]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_17
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[4]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[4]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[4]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[4]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[4]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[4]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1a[2]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_18
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[5]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[5]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[5]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[5]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[5]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[5]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1a[3]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_19
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_io_out_hk,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_io_out_hk;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_io_out_hk;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[6]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[6]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[6]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[6]_INST_0_i_1_n_0 ),
        .I2(mgmt_io_out_hk),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[6]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[6]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1a[4]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_2
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    Q,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]Q;
  input [0:0]user_io_oeb;

  wire [0:0]Q;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[36]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \mprj_en[36]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(Q),
        .I2(mgmt_ena_reg_P_n_0),
        .I3(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h888808A8)) 
    \mprj_o[36]_INST_0 
       (.I0(mgmt_ena_reg_P_n_0),
        .I1(mgmt_gpio_out),
        .I2(\mprj_o[36]_INST_0_i_1_n_0 ),
        .I3(\gpio_dm_reg[0]_P_n_0 ),
        .I4(Q),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[36]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[36]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_bidir_2[1]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_20
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[7]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[7]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[7]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[7]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[7]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[7]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1a[5]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_21
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[19]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[19]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[19]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[19]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[19]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[19]_INST_0_i_1_n_0 ));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[0]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_22
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[29]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[29]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[29]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[29]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[29]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[29]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[10]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_23
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[30]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[30]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[30]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[30]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[30]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[30]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[11]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_24
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[31]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[31]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[31]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[31]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[31]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[31]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[12]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_25
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    Q,
    spi_enabled,
    spi_sck,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]Q;
  input spi_enabled;
  input spi_sck;
  input [0:0]user_io_oeb;

  wire [0:0]Q;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[32]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire spi_enabled;
  wire spi_sck;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[32]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT6 #(
    .INIT(64'h0000A808AAAAA808)) 
    \mprj_o[32]_INST_0 
       (.I0(mgmt_ena_reg_P_n_0),
        .I1(Q),
        .I2(spi_enabled),
        .I3(spi_sck),
        .I4(\mprj_o[32]_INST_0_i_1_n_0 ),
        .I5(\gpio_dm_reg[0]_P_n_0 ),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[32]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[32]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[13]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_26
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    Q,
    spi_enabled,
    spi_cs_n,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]Q;
  input spi_enabled;
  input spi_cs_n;
  input [0:0]user_io_oeb;

  wire [0:0]Q;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[33]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire spi_cs_n;
  wire spi_enabled;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[33]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT6 #(
    .INIT(64'h0000A808AAAAA808)) 
    \mprj_o[33]_INST_0 
       (.I0(mgmt_ena_reg_P_n_0),
        .I1(Q),
        .I2(spi_enabled),
        .I3(spi_cs_n),
        .I4(\mprj_o[33]_INST_0_i_1_n_0 ),
        .I5(\gpio_dm_reg[0]_P_n_0 ),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[33]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[33]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[14]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_27
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[34]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[34]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT4 #(
    .INIT(16'h08A8)) 
    \mprj_o[34]_INST_0 
       (.I0(mgmt_ena_reg_P_n_0),
        .I1(mgmt_gpio_out),
        .I2(\mprj_o[34]_INST_0_i_1_n_0 ),
        .I3(\gpio_dm_reg[0]_P_n_0 ),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[34]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[34]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[15]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_28
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[20]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[20]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[20]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[20]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[20]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[20]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[1]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_29
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[21]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[21]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[21]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[21]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[21]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[21]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[2]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_3
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    Q);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]Q;

  wire [0:0]D;
  wire [0:0]Q;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[37]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    \mprj_en[37]_INST_0 
       (.I0(mgmt_ena_reg_P_n_0),
        .I1(Q),
        .I2(gpio_outenb_reg_P_n_0),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h888808A8)) 
    \mprj_o[37]_INST_0 
       (.I0(mgmt_ena_reg_P_n_0),
        .I1(mgmt_gpio_out),
        .I2(\mprj_o[37]_INST_0_i_1_n_0 ),
        .I3(\gpio_dm_reg[0]_P_n_0 ),
        .I4(Q),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[37]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[37]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_bidir_2[2]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_30
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[22]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[22]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[22]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[22]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[22]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[22]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[3]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_31
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[23]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[23]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[23]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[23]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[23]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[23]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[4]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_32
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[24]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[24]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[24]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[24]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[24]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[24]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[5]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_33
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[25]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[25]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[25]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[25]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[25]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[25]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[6]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_34
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[26]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[26]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[26]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[26]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[26]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[26]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[7]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_35
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[27]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[27]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[27]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[27]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[27]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[27]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[8]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_36
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[28]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[28]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[28]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[28]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[28]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[28]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_2[9]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_4
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out_reg_0,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    serial_data_out,
    mprj_io_loader_strobe,
    mgmt_io_out_hk,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out_reg_0;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input serial_data_out;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_io_out_hk;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_io_out_hk;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[8]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire serial_data_out_reg_0;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[8]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[8]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[8]_INST_0_i_1_n_0 ),
        .I2(mgmt_io_out_hk),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[8]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[8]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out_reg_0));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[0]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_5
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    mgmt_ena_reg_P_0,
    mprj_io_loader_strobe,
    serial_data_out,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input mgmt_ena_reg_P_0;
  input mprj_io_loader_strobe;
  input serial_data_out;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_0;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[18]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(mgmt_ena_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(mgmt_ena_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(mgmt_ena_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(mgmt_ena_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(mgmt_ena_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(mgmt_ena_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(mgmt_ena_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[18]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[18]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[18]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[18]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[18]_INST_0_i_1_n_0 ));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(mgmt_ena_reg_P_0),
        .D(serial_data_out),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(mgmt_ena_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(mgmt_ena_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(mgmt_ena_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(mgmt_ena_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[10]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_6
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_io_out_hk,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_io_out_hk;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_io_out_hk;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[9]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[9]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[9]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[9]_INST_0_i_1_n_0 ),
        .I2(mgmt_io_out_hk),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[9]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[9]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[1]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_7
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_io_out_hk,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_io_out_hk;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_io_out_hk;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[10]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[10]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[10]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[10]_INST_0_i_1_n_0 ),
        .I2(mgmt_io_out_hk),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[10]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[10]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[2]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_8
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[11]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[11]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[11]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[11]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[11]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[11]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[3]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_control_block" *) 
module design_1_caravel_0_0_gpio_control_block_9
   (\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ,
    serial_data_out,
    mprj_o,
    mprj_en,
    mprj_io_loader_clock,
    \shift_register_reg[10]_0 ,
    gpio_outenb_reg_P_0,
    D,
    mprj_io_loader_strobe,
    mgmt_gpio_out,
    io_out,
    user_io_oeb);
  output \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  output serial_data_out;
  output [0:0]mprj_o;
  output [0:0]mprj_en;
  input mprj_io_loader_clock;
  input \shift_register_reg[10]_0 ;
  input gpio_outenb_reg_P_0;
  input [0:0]D;
  input mprj_io_loader_strobe;
  input [0:0]mgmt_gpio_out;
  input [0:0]io_out;
  input [0:0]user_io_oeb;

  wire [0:0]D;
  wire \gpio_dm_reg[0]_P_n_0 ;
  wire \gpio_dm_reg[1]_C_n_0 ;
  wire \gpio_dm_reg[1]_LDC_n_0 ;
  wire \gpio_dm_reg[1]_P_n_0 ;
  wire \gpio_dm_reg[2]_C_n_0 ;
  wire \gpio_dm_reg[2]_LDC_n_0 ;
  wire \gpio_dm_reg[2]_P_n_0 ;
  wire gpio_outenb_reg_P_0;
  wire gpio_outenb_reg_P_n_0;
  wire [0:0]io_out;
  wire mgmt_ena_reg_P_n_0;
  wire [0:0]mgmt_gpio_out;
  wire [0:0]mprj_en;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [0:0]mprj_o;
  wire \mprj_o[12]_INST_0_i_1_n_0 ;
  wire p_0_in;
  wire serial_data_out;
  wire \shift_register_reg[10]_0 ;
  wire \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ;
  wire \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ;
  wire \shift_register_reg_n_0_[0] ;
  wire \shift_register_reg_n_0_[10] ;
  wire \shift_register_reg_n_0_[11] ;
  wire \shift_register_reg_n_0_[1] ;
  wire [0:0]user_io_oeb;

  FDPE \gpio_dm_reg[0]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[10] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(\gpio_dm_reg[0]_P_n_0 ));
  FDCE \gpio_dm_reg[1]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[1]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[1]_LDC_n_0 ));
  FDRE \gpio_dm_reg[1]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(\gpio_dm_reg[1]_P_n_0 ),
        .R(1'b0));
  FDCE \gpio_dm_reg[2]_C 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \gpio_dm_reg[2]_LDC 
       (.CLR(gpio_outenb_reg_P_0),
        .D(1'b1),
        .G(1'b0),
        .GE(1'b1),
        .Q(\gpio_dm_reg[2]_LDC_n_0 ));
  FDRE \gpio_dm_reg[2]_P 
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\gpio_dm_reg[2]_P_n_0 ),
        .R(1'b0));
  FDPE gpio_outenb_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[1] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(gpio_outenb_reg_P_n_0));
  FDPE mgmt_ena_reg_P
       (.C(mprj_io_loader_strobe),
        .CE(1'b1),
        .D(\shift_register_reg_n_0_[0] ),
        .PRE(gpio_outenb_reg_P_0),
        .Q(mgmt_ena_reg_P_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_en[12]_INST_0 
       (.I0(gpio_outenb_reg_P_n_0),
        .I1(mgmt_ena_reg_P_n_0),
        .I2(user_io_oeb),
        .O(mprj_en));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \mprj_o[12]_INST_0 
       (.I0(\gpio_dm_reg[0]_P_n_0 ),
        .I1(\mprj_o[12]_INST_0_i_1_n_0 ),
        .I2(mgmt_gpio_out),
        .I3(mgmt_ena_reg_P_n_0),
        .I4(io_out),
        .O(mprj_o));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \mprj_o[12]_INST_0_i_1 
       (.I0(\gpio_dm_reg[1]_C_n_0 ),
        .I1(\gpio_dm_reg[1]_LDC_n_0 ),
        .I2(\gpio_dm_reg[1]_P_n_0 ),
        .I3(\gpio_dm_reg[2]_C_n_0 ),
        .I4(\gpio_dm_reg[2]_LDC_n_0 ),
        .I5(\gpio_dm_reg[2]_P_n_0 ),
        .O(\mprj_o[12]_INST_0_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    serial_data_out_reg
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(p_0_in),
        .Q(serial_data_out));
  FDCE \shift_register_reg[0] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(D),
        .Q(\shift_register_reg_n_0_[0] ));
  FDCE \shift_register_reg[10] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg[10]_0 ),
        .Q(\shift_register_reg_n_0_[10] ));
  FDCE \shift_register_reg[11] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[10] ),
        .Q(\shift_register_reg_n_0_[11] ));
  FDCE \shift_register_reg[12] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[11] ),
        .Q(p_0_in));
  FDCE \shift_register_reg[1] 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .CLR(gpio_outenb_reg_P_0),
        .D(\shift_register_reg_n_0_[0] ),
        .Q(\shift_register_reg_n_0_[1] ));
  (* srl_bus_name = "\inst/gpio_control_in_1[4]/shift_register_reg " *) 
  (* srl_name = "\inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 " *) 
  SRL16E \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(mprj_io_loader_clock),
        .D(\shift_register_reg_n_0_[1] ),
        .Q(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ));
  FDRE \shift_register_reg[9]_inst_gpio_control_in_1_c_6 
       (.C(mprj_io_loader_clock),
        .CE(1'b1),
        .D(\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0 ),
        .Q(\shift_register_reg[9]_inst_gpio_control_in_1_c_6_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "housekeeping" *) 
module design_1_caravel_0_0_housekeeping
   (pre_pass_thru_mgmt_reg,
    pass_thru_mgmt_delay,
    trap_output_dest,
    hk_ack_i,
    reset_reg_reg_0,
    Q,
    mprj_io_loader_clock,
    D,
    flash_io1_di,
    flash_io0,
    user_io_oeb,
    user_irq,
    mgmt_io_out_hk,
    mgmt_io_oeb_hk,
    serial_bb_data_2_reg_0,
    mprj_io_loader_strobe,
    flash_clk,
    \gpio_configure_reg[0][3]_0 ,
    \gpio_configure_reg[36][3]_0 ,
    \gpio_configure_reg[35][3]_0 ,
    \gpio_configure_reg[37][3]_0 ,
    serial_resetn_pre_reg_0,
    mprj_en,
    caravel_rstn_buf,
    \FSM_onehot_grant_reg[2] ,
    \FSM_onehot_grant_reg[2]_0 ,
    \FSM_onehot_grant_reg[2]_1 ,
    out,
    \FSM_onehot_grant_reg[2]_2 ,
    \FSM_onehot_grant_reg[2]_3 ,
    \FSM_onehot_grant_reg[2]_4 ,
    \FSM_onehot_grant_reg[2]_5 ,
    \FSM_onehot_grant_reg[2]_6 ,
    \FSM_onehot_grant_reg[2]_7 ,
    \FSM_onehot_grant_reg[2]_8 ,
    \FSM_onehot_grant_reg[2]_9 ,
    \FSM_onehot_grant_reg[2]_10 ,
    hk_dat_i,
    \mgmt_gpio_data_reg[35]_0 ,
    mprj_i,
    clock,
    wb_rst_i,
    resetb,
    flash_io0_oeb,
    flash_io1,
    ready_reg,
    la_output,
    \FSM_onehot_wbbd_state_reg[0]_0 ,
    \wbbd_addr_reg[2]_0 ,
    \wbbd_addr_reg[2]_1 ,
    \wbbd_addr_reg[2]_2 ,
    \wbbd_addr_reg[4]_0 ,
    \wbbd_addr_reg[4]_1 ,
    \wbbd_addr_reg[1]_0 ,
    \wbbd_addr_reg[3]_0 ,
    \wbbd_addr_reg[6]_0 ,
    \wbbd_addr_reg[5]_0 ,
    mprj_dat_o_core,
    flash_io0_0,
    flash_clk_0,
    wbbd_write_reg_0,
    wbbd_write_reg_1,
    mprj_en_1_sp_1,
    \mprj_en[1]_0 ,
    debug_mode,
    debug_oeb,
    mprj_en_0_sp_1,
    \mprj_en[0]_0 ,
    spi_enabled,
    spi_cs_n,
    \mprj_en[35] ,
    \mprj_en[35]_0 ,
    \wbbd_addr_reg[0]_0 ,
    E,
    mprj_adr_o_core,
    \wbbd_addr_reg[5]_1 );
  output pre_pass_thru_mgmt_reg;
  output pass_thru_mgmt_delay;
  output trap_output_dest;
  output hk_ack_i;
  output reset_reg_reg_0;
  output [5:0]Q;
  output mprj_io_loader_clock;
  output [0:0]D;
  output flash_io1_di;
  output flash_io0;
  output [0:0]user_io_oeb;
  output [2:0]user_irq;
  output [31:0]mgmt_io_out_hk;
  output [0:0]mgmt_io_oeb_hk;
  output [0:0]serial_bb_data_2_reg_0;
  output mprj_io_loader_strobe;
  output flash_clk;
  output [0:0]\gpio_configure_reg[0][3]_0 ;
  output [0:0]\gpio_configure_reg[36][3]_0 ;
  output [0:0]\gpio_configure_reg[35][3]_0 ;
  output [0:0]\gpio_configure_reg[37][3]_0 ;
  output serial_resetn_pre_reg_0;
  output [2:0]mprj_en;
  output caravel_rstn_buf;
  output \FSM_onehot_grant_reg[2] ;
  output \FSM_onehot_grant_reg[2]_0 ;
  output \FSM_onehot_grant_reg[2]_1 ;
  output [5:0]out;
  output \FSM_onehot_grant_reg[2]_2 ;
  output \FSM_onehot_grant_reg[2]_3 ;
  output \FSM_onehot_grant_reg[2]_4 ;
  output \FSM_onehot_grant_reg[2]_5 ;
  output \FSM_onehot_grant_reg[2]_6 ;
  output \FSM_onehot_grant_reg[2]_7 ;
  output \FSM_onehot_grant_reg[2]_8 ;
  output \FSM_onehot_grant_reg[2]_9 ;
  output \FSM_onehot_grant_reg[2]_10 ;
  output [31:0]hk_dat_i;
  output [5:0]\mgmt_gpio_data_reg[35]_0 ;
  input [37:0]mprj_i;
  input clock;
  input wb_rst_i;
  input resetb;
  input flash_io0_oeb;
  input flash_io1;
  input [0:0]ready_reg;
  input [0:0]la_output;
  input \FSM_onehot_wbbd_state_reg[0]_0 ;
  input \wbbd_addr_reg[2]_0 ;
  input \wbbd_addr_reg[2]_1 ;
  input \wbbd_addr_reg[2]_2 ;
  input \wbbd_addr_reg[4]_0 ;
  input \wbbd_addr_reg[4]_1 ;
  input \wbbd_addr_reg[1]_0 ;
  input \wbbd_addr_reg[3]_0 ;
  input \wbbd_addr_reg[6]_0 ;
  input \wbbd_addr_reg[5]_0 ;
  input [31:0]mprj_dat_o_core;
  input flash_io0_0;
  input flash_clk_0;
  input wbbd_write_reg_0;
  input wbbd_write_reg_1;
  input mprj_en_1_sp_1;
  input \mprj_en[1]_0 ;
  input debug_mode;
  input debug_oeb;
  input mprj_en_0_sp_1;
  input \mprj_en[0]_0 ;
  input spi_enabled;
  input spi_cs_n;
  input \mprj_en[35] ;
  input \mprj_en[35]_0 ;
  input [0:0]\wbbd_addr_reg[0]_0 ;
  input [0:0]E;
  input [7:0]mprj_adr_o_core;
  input \wbbd_addr_reg[5]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_grant_reg[2] ;
  wire \FSM_onehot_grant_reg[2]_0 ;
  wire \FSM_onehot_grant_reg[2]_1 ;
  wire \FSM_onehot_grant_reg[2]_10 ;
  wire \FSM_onehot_grant_reg[2]_2 ;
  wire \FSM_onehot_grant_reg[2]_3 ;
  wire \FSM_onehot_grant_reg[2]_4 ;
  wire \FSM_onehot_grant_reg[2]_5 ;
  wire \FSM_onehot_grant_reg[2]_6 ;
  wire \FSM_onehot_grant_reg[2]_7 ;
  wire \FSM_onehot_grant_reg[2]_8 ;
  wire \FSM_onehot_grant_reg[2]_9 ;
  wire \FSM_onehot_wbbd_state[9]_i_11_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_3_n_0 ;
  wire \FSM_onehot_wbbd_state[9]_i_5_n_0 ;
  wire \FSM_onehot_wbbd_state_reg[0]_0 ;
  wire \FSM_onehot_wbbd_state_reg_n_0_[4] ;
  wire \FSM_onehot_wbbd_state_reg_n_0_[6] ;
  wire \FSM_onehot_wbbd_state_reg_n_0_[8] ;
  wire \FSM_onehot_wbbd_state_reg_n_0_[9] ;
  wire \FSM_sequential_xfer_state[0]_i_1_n_0 ;
  wire \FSM_sequential_xfer_state[0]_i_3_n_0 ;
  wire \FSM_sequential_xfer_state[0]_i_4_n_0 ;
  wire \FSM_sequential_xfer_state[1]_inv_i_1_n_0 ;
  wire \FSM_sequential_xfer_state[1]_inv_i_2_n_0 ;
  wire [5:0]Q;
  wire caravel_rstn_buf;
  wire clock;
  wire csclk;
  wire [4:0]data19;
  wire [4:0]data21;
  wire [4:0]data23;
  wire [4:0]data25;
  wire [4:0]data27;
  wire [4:0]data29;
  wire [4:0]data31;
  wire [4:0]data33;
  wire [4:0]data35;
  wire [4:0]data37;
  wire [4:0]data39;
  wire [4:0]data41;
  wire [4:0]data43;
  wire [4:0]data45;
  wire [4:0]data47;
  wire [4:0]data49;
  wire [4:0]data51;
  wire [4:0]data53;
  wire [4:0]data55;
  wire [4:0]data57;
  wire [4:0]data59;
  wire [4:0]data61;
  wire [4:0]data63;
  wire [4:0]data65;
  wire [4:0]data67;
  wire [4:0]data69;
  wire [4:0]data71;
  wire [4:0]data73;
  wire [4:0]data75;
  wire [4:0]data77;
  wire [4:0]data79;
  wire [4:0]data81;
  wire [4:0]data83;
  wire [4:0]data85;
  wire [4:0]data87;
  wire [4:0]data89;
  wire [4:0]data91;
  wire [4:0]data93;
  wire debug_mode;
  wire debug_oeb;
  wire flash_clk;
  wire flash_clk_0;
  wire flash_io0;
  wire flash_io0_0;
  wire flash_io0_oeb;
  wire flash_io1;
  wire flash_io1_di;
  wire [0:0]\gpio_configure_reg[0][3]_0 ;
  wire [0:0]\gpio_configure_reg[35][3]_0 ;
  wire [0:0]\gpio_configure_reg[36][3]_0 ;
  wire [0:0]\gpio_configure_reg[37][3]_0 ;
  wire \gpio_configure_reg_n_0_[0][0] ;
  wire \gpio_configure_reg_n_0_[0][1] ;
  wire \gpio_configure_reg_n_0_[0][2] ;
  wire \gpio_configure_reg_n_0_[0][4] ;
  wire \gpio_configure_reg_n_0_[0][5] ;
  wire \gpio_configure_reg_n_0_[0][6] ;
  wire \gpio_configure_reg_n_0_[0][7] ;
  wire \gpio_configure_reg_n_0_[10][0] ;
  wire \gpio_configure_reg_n_0_[10][1] ;
  wire \gpio_configure_reg_n_0_[10][2] ;
  wire \gpio_configure_reg_n_0_[10][3] ;
  wire \gpio_configure_reg_n_0_[10][4] ;
  wire \gpio_configure_reg_n_0_[10][5] ;
  wire \gpio_configure_reg_n_0_[10][6] ;
  wire \gpio_configure_reg_n_0_[10][7] ;
  wire \gpio_configure_reg_n_0_[11][0] ;
  wire \gpio_configure_reg_n_0_[11][1] ;
  wire \gpio_configure_reg_n_0_[11][2] ;
  wire \gpio_configure_reg_n_0_[11][3] ;
  wire \gpio_configure_reg_n_0_[11][4] ;
  wire \gpio_configure_reg_n_0_[11][5] ;
  wire \gpio_configure_reg_n_0_[11][6] ;
  wire \gpio_configure_reg_n_0_[11][7] ;
  wire \gpio_configure_reg_n_0_[12][0] ;
  wire \gpio_configure_reg_n_0_[12][1] ;
  wire \gpio_configure_reg_n_0_[12][2] ;
  wire \gpio_configure_reg_n_0_[12][3] ;
  wire \gpio_configure_reg_n_0_[12][4] ;
  wire \gpio_configure_reg_n_0_[12][5] ;
  wire \gpio_configure_reg_n_0_[12][6] ;
  wire \gpio_configure_reg_n_0_[12][7] ;
  wire \gpio_configure_reg_n_0_[13][0] ;
  wire \gpio_configure_reg_n_0_[13][1] ;
  wire \gpio_configure_reg_n_0_[13][2] ;
  wire \gpio_configure_reg_n_0_[13][3] ;
  wire \gpio_configure_reg_n_0_[13][4] ;
  wire \gpio_configure_reg_n_0_[13][5] ;
  wire \gpio_configure_reg_n_0_[13][6] ;
  wire \gpio_configure_reg_n_0_[13][7] ;
  wire \gpio_configure_reg_n_0_[14][0] ;
  wire \gpio_configure_reg_n_0_[14][1] ;
  wire \gpio_configure_reg_n_0_[14][2] ;
  wire \gpio_configure_reg_n_0_[14][3] ;
  wire \gpio_configure_reg_n_0_[14][4] ;
  wire \gpio_configure_reg_n_0_[14][5] ;
  wire \gpio_configure_reg_n_0_[14][6] ;
  wire \gpio_configure_reg_n_0_[14][7] ;
  wire \gpio_configure_reg_n_0_[15][0] ;
  wire \gpio_configure_reg_n_0_[15][1] ;
  wire \gpio_configure_reg_n_0_[15][2] ;
  wire \gpio_configure_reg_n_0_[15][3] ;
  wire \gpio_configure_reg_n_0_[15][4] ;
  wire \gpio_configure_reg_n_0_[15][5] ;
  wire \gpio_configure_reg_n_0_[15][6] ;
  wire \gpio_configure_reg_n_0_[15][7] ;
  wire \gpio_configure_reg_n_0_[16][0] ;
  wire \gpio_configure_reg_n_0_[16][1] ;
  wire \gpio_configure_reg_n_0_[16][2] ;
  wire \gpio_configure_reg_n_0_[16][3] ;
  wire \gpio_configure_reg_n_0_[16][4] ;
  wire \gpio_configure_reg_n_0_[16][5] ;
  wire \gpio_configure_reg_n_0_[16][6] ;
  wire \gpio_configure_reg_n_0_[16][7] ;
  wire \gpio_configure_reg_n_0_[17][0] ;
  wire \gpio_configure_reg_n_0_[17][1] ;
  wire \gpio_configure_reg_n_0_[17][2] ;
  wire \gpio_configure_reg_n_0_[17][3] ;
  wire \gpio_configure_reg_n_0_[17][4] ;
  wire \gpio_configure_reg_n_0_[17][5] ;
  wire \gpio_configure_reg_n_0_[17][6] ;
  wire \gpio_configure_reg_n_0_[17][7] ;
  wire \gpio_configure_reg_n_0_[18][0] ;
  wire \gpio_configure_reg_n_0_[18][1] ;
  wire \gpio_configure_reg_n_0_[18][2] ;
  wire \gpio_configure_reg_n_0_[18][3] ;
  wire \gpio_configure_reg_n_0_[18][4] ;
  wire \gpio_configure_reg_n_0_[18][5] ;
  wire \gpio_configure_reg_n_0_[18][6] ;
  wire \gpio_configure_reg_n_0_[18][7] ;
  wire \gpio_configure_reg_n_0_[19][0] ;
  wire \gpio_configure_reg_n_0_[19][1] ;
  wire \gpio_configure_reg_n_0_[19][2] ;
  wire \gpio_configure_reg_n_0_[19][4] ;
  wire \gpio_configure_reg_n_0_[19][5] ;
  wire \gpio_configure_reg_n_0_[19][6] ;
  wire \gpio_configure_reg_n_0_[19][7] ;
  wire \gpio_configure_reg_n_0_[1][0] ;
  wire \gpio_configure_reg_n_0_[1][1] ;
  wire \gpio_configure_reg_n_0_[1][2] ;
  wire \gpio_configure_reg_n_0_[1][3] ;
  wire \gpio_configure_reg_n_0_[1][4] ;
  wire \gpio_configure_reg_n_0_[1][5] ;
  wire \gpio_configure_reg_n_0_[1][6] ;
  wire \gpio_configure_reg_n_0_[1][7] ;
  wire \gpio_configure_reg_n_0_[20][0] ;
  wire \gpio_configure_reg_n_0_[20][1] ;
  wire \gpio_configure_reg_n_0_[20][2] ;
  wire \gpio_configure_reg_n_0_[20][4] ;
  wire \gpio_configure_reg_n_0_[20][5] ;
  wire \gpio_configure_reg_n_0_[20][6] ;
  wire \gpio_configure_reg_n_0_[20][7] ;
  wire \gpio_configure_reg_n_0_[21][0] ;
  wire \gpio_configure_reg_n_0_[21][1] ;
  wire \gpio_configure_reg_n_0_[21][2] ;
  wire \gpio_configure_reg_n_0_[21][4] ;
  wire \gpio_configure_reg_n_0_[21][5] ;
  wire \gpio_configure_reg_n_0_[21][6] ;
  wire \gpio_configure_reg_n_0_[21][7] ;
  wire \gpio_configure_reg_n_0_[22][0] ;
  wire \gpio_configure_reg_n_0_[22][1] ;
  wire \gpio_configure_reg_n_0_[22][2] ;
  wire \gpio_configure_reg_n_0_[22][4] ;
  wire \gpio_configure_reg_n_0_[22][5] ;
  wire \gpio_configure_reg_n_0_[22][6] ;
  wire \gpio_configure_reg_n_0_[22][7] ;
  wire \gpio_configure_reg_n_0_[23][0] ;
  wire \gpio_configure_reg_n_0_[23][1] ;
  wire \gpio_configure_reg_n_0_[23][2] ;
  wire \gpio_configure_reg_n_0_[23][4] ;
  wire \gpio_configure_reg_n_0_[23][5] ;
  wire \gpio_configure_reg_n_0_[23][6] ;
  wire \gpio_configure_reg_n_0_[23][7] ;
  wire \gpio_configure_reg_n_0_[24][0] ;
  wire \gpio_configure_reg_n_0_[24][1] ;
  wire \gpio_configure_reg_n_0_[24][2] ;
  wire \gpio_configure_reg_n_0_[24][4] ;
  wire \gpio_configure_reg_n_0_[24][5] ;
  wire \gpio_configure_reg_n_0_[24][6] ;
  wire \gpio_configure_reg_n_0_[24][7] ;
  wire \gpio_configure_reg_n_0_[25][0] ;
  wire \gpio_configure_reg_n_0_[25][1] ;
  wire \gpio_configure_reg_n_0_[25][2] ;
  wire \gpio_configure_reg_n_0_[25][4] ;
  wire \gpio_configure_reg_n_0_[25][5] ;
  wire \gpio_configure_reg_n_0_[25][6] ;
  wire \gpio_configure_reg_n_0_[25][7] ;
  wire \gpio_configure_reg_n_0_[26][0] ;
  wire \gpio_configure_reg_n_0_[26][1] ;
  wire \gpio_configure_reg_n_0_[26][2] ;
  wire \gpio_configure_reg_n_0_[26][4] ;
  wire \gpio_configure_reg_n_0_[26][5] ;
  wire \gpio_configure_reg_n_0_[26][6] ;
  wire \gpio_configure_reg_n_0_[26][7] ;
  wire \gpio_configure_reg_n_0_[27][0] ;
  wire \gpio_configure_reg_n_0_[27][1] ;
  wire \gpio_configure_reg_n_0_[27][2] ;
  wire \gpio_configure_reg_n_0_[27][4] ;
  wire \gpio_configure_reg_n_0_[27][5] ;
  wire \gpio_configure_reg_n_0_[27][6] ;
  wire \gpio_configure_reg_n_0_[27][7] ;
  wire \gpio_configure_reg_n_0_[28][0] ;
  wire \gpio_configure_reg_n_0_[28][1] ;
  wire \gpio_configure_reg_n_0_[28][2] ;
  wire \gpio_configure_reg_n_0_[28][4] ;
  wire \gpio_configure_reg_n_0_[28][5] ;
  wire \gpio_configure_reg_n_0_[28][6] ;
  wire \gpio_configure_reg_n_0_[28][7] ;
  wire \gpio_configure_reg_n_0_[29][0] ;
  wire \gpio_configure_reg_n_0_[29][1] ;
  wire \gpio_configure_reg_n_0_[29][2] ;
  wire \gpio_configure_reg_n_0_[29][4] ;
  wire \gpio_configure_reg_n_0_[29][5] ;
  wire \gpio_configure_reg_n_0_[29][6] ;
  wire \gpio_configure_reg_n_0_[29][7] ;
  wire \gpio_configure_reg_n_0_[2][0] ;
  wire \gpio_configure_reg_n_0_[2][1] ;
  wire \gpio_configure_reg_n_0_[2][2] ;
  wire \gpio_configure_reg_n_0_[2][4] ;
  wire \gpio_configure_reg_n_0_[2][5] ;
  wire \gpio_configure_reg_n_0_[2][6] ;
  wire \gpio_configure_reg_n_0_[2][7] ;
  wire \gpio_configure_reg_n_0_[30][0] ;
  wire \gpio_configure_reg_n_0_[30][1] ;
  wire \gpio_configure_reg_n_0_[30][2] ;
  wire \gpio_configure_reg_n_0_[30][4] ;
  wire \gpio_configure_reg_n_0_[30][5] ;
  wire \gpio_configure_reg_n_0_[30][6] ;
  wire \gpio_configure_reg_n_0_[30][7] ;
  wire \gpio_configure_reg_n_0_[31][0] ;
  wire \gpio_configure_reg_n_0_[31][1] ;
  wire \gpio_configure_reg_n_0_[31][2] ;
  wire \gpio_configure_reg_n_0_[31][4] ;
  wire \gpio_configure_reg_n_0_[31][5] ;
  wire \gpio_configure_reg_n_0_[31][6] ;
  wire \gpio_configure_reg_n_0_[31][7] ;
  wire \gpio_configure_reg_n_0_[32][0] ;
  wire \gpio_configure_reg_n_0_[32][1] ;
  wire \gpio_configure_reg_n_0_[32][2] ;
  wire \gpio_configure_reg_n_0_[32][4] ;
  wire \gpio_configure_reg_n_0_[32][5] ;
  wire \gpio_configure_reg_n_0_[32][6] ;
  wire \gpio_configure_reg_n_0_[32][7] ;
  wire \gpio_configure_reg_n_0_[33][0] ;
  wire \gpio_configure_reg_n_0_[33][1] ;
  wire \gpio_configure_reg_n_0_[33][2] ;
  wire \gpio_configure_reg_n_0_[33][4] ;
  wire \gpio_configure_reg_n_0_[33][5] ;
  wire \gpio_configure_reg_n_0_[33][6] ;
  wire \gpio_configure_reg_n_0_[33][7] ;
  wire \gpio_configure_reg_n_0_[34][0] ;
  wire \gpio_configure_reg_n_0_[34][1] ;
  wire \gpio_configure_reg_n_0_[34][2] ;
  wire \gpio_configure_reg_n_0_[34][4] ;
  wire \gpio_configure_reg_n_0_[34][5] ;
  wire \gpio_configure_reg_n_0_[34][6] ;
  wire \gpio_configure_reg_n_0_[34][7] ;
  wire \gpio_configure_reg_n_0_[35][0] ;
  wire \gpio_configure_reg_n_0_[35][1] ;
  wire \gpio_configure_reg_n_0_[35][2] ;
  wire \gpio_configure_reg_n_0_[35][4] ;
  wire \gpio_configure_reg_n_0_[35][5] ;
  wire \gpio_configure_reg_n_0_[35][6] ;
  wire \gpio_configure_reg_n_0_[35][7] ;
  wire \gpio_configure_reg_n_0_[36][0] ;
  wire \gpio_configure_reg_n_0_[36][1] ;
  wire \gpio_configure_reg_n_0_[36][2] ;
  wire \gpio_configure_reg_n_0_[36][4] ;
  wire \gpio_configure_reg_n_0_[36][5] ;
  wire \gpio_configure_reg_n_0_[36][6] ;
  wire \gpio_configure_reg_n_0_[36][7] ;
  wire \gpio_configure_reg_n_0_[37][0] ;
  wire \gpio_configure_reg_n_0_[37][1] ;
  wire \gpio_configure_reg_n_0_[37][2] ;
  wire \gpio_configure_reg_n_0_[37][4] ;
  wire \gpio_configure_reg_n_0_[37][5] ;
  wire \gpio_configure_reg_n_0_[37][6] ;
  wire \gpio_configure_reg_n_0_[37][7] ;
  wire \gpio_configure_reg_n_0_[3][0] ;
  wire \gpio_configure_reg_n_0_[3][1] ;
  wire \gpio_configure_reg_n_0_[3][2] ;
  wire \gpio_configure_reg_n_0_[3][3] ;
  wire \gpio_configure_reg_n_0_[3][4] ;
  wire \gpio_configure_reg_n_0_[3][5] ;
  wire \gpio_configure_reg_n_0_[3][6] ;
  wire \gpio_configure_reg_n_0_[3][7] ;
  wire \gpio_configure_reg_n_0_[4][0] ;
  wire \gpio_configure_reg_n_0_[4][1] ;
  wire \gpio_configure_reg_n_0_[4][2] ;
  wire \gpio_configure_reg_n_0_[4][3] ;
  wire \gpio_configure_reg_n_0_[4][4] ;
  wire \gpio_configure_reg_n_0_[4][5] ;
  wire \gpio_configure_reg_n_0_[4][6] ;
  wire \gpio_configure_reg_n_0_[4][7] ;
  wire \gpio_configure_reg_n_0_[5][0] ;
  wire \gpio_configure_reg_n_0_[5][1] ;
  wire \gpio_configure_reg_n_0_[5][2] ;
  wire \gpio_configure_reg_n_0_[5][4] ;
  wire \gpio_configure_reg_n_0_[5][5] ;
  wire \gpio_configure_reg_n_0_[5][6] ;
  wire \gpio_configure_reg_n_0_[5][7] ;
  wire \gpio_configure_reg_n_0_[6][0] ;
  wire \gpio_configure_reg_n_0_[6][1] ;
  wire \gpio_configure_reg_n_0_[6][2] ;
  wire \gpio_configure_reg_n_0_[6][3] ;
  wire \gpio_configure_reg_n_0_[6][4] ;
  wire \gpio_configure_reg_n_0_[6][5] ;
  wire \gpio_configure_reg_n_0_[6][6] ;
  wire \gpio_configure_reg_n_0_[6][7] ;
  wire \gpio_configure_reg_n_0_[7][0] ;
  wire \gpio_configure_reg_n_0_[7][1] ;
  wire \gpio_configure_reg_n_0_[7][2] ;
  wire \gpio_configure_reg_n_0_[7][3] ;
  wire \gpio_configure_reg_n_0_[7][4] ;
  wire \gpio_configure_reg_n_0_[7][5] ;
  wire \gpio_configure_reg_n_0_[7][6] ;
  wire \gpio_configure_reg_n_0_[7][7] ;
  wire \gpio_configure_reg_n_0_[8][0] ;
  wire \gpio_configure_reg_n_0_[8][1] ;
  wire \gpio_configure_reg_n_0_[8][2] ;
  wire \gpio_configure_reg_n_0_[8][3] ;
  wire \gpio_configure_reg_n_0_[8][4] ;
  wire \gpio_configure_reg_n_0_[8][5] ;
  wire \gpio_configure_reg_n_0_[8][6] ;
  wire \gpio_configure_reg_n_0_[8][7] ;
  wire \gpio_configure_reg_n_0_[9][0] ;
  wire \gpio_configure_reg_n_0_[9][1] ;
  wire \gpio_configure_reg_n_0_[9][2] ;
  wire \gpio_configure_reg_n_0_[9][3] ;
  wire \gpio_configure_reg_n_0_[9][4] ;
  wire \gpio_configure_reg_n_0_[9][5] ;
  wire \gpio_configure_reg_n_0_[9][6] ;
  wire \gpio_configure_reg_n_0_[9][7] ;
  wire hk_ack_i;
  wire [31:0]hk_dat_i;
  wire hkspi_disable_reg_n_0;
  wire hkspi_n_10;
  wire hkspi_n_100;
  wire hkspi_n_101;
  wire hkspi_n_102;
  wire hkspi_n_103;
  wire hkspi_n_104;
  wire hkspi_n_105;
  wire hkspi_n_106;
  wire hkspi_n_107;
  wire hkspi_n_108;
  wire hkspi_n_109;
  wire hkspi_n_11;
  wire hkspi_n_110;
  wire hkspi_n_111;
  wire hkspi_n_112;
  wire hkspi_n_113;
  wire hkspi_n_114;
  wire hkspi_n_115;
  wire hkspi_n_116;
  wire hkspi_n_117;
  wire hkspi_n_118;
  wire hkspi_n_119;
  wire hkspi_n_12;
  wire hkspi_n_120;
  wire hkspi_n_121;
  wire hkspi_n_122;
  wire hkspi_n_123;
  wire hkspi_n_13;
  wire hkspi_n_131;
  wire hkspi_n_132;
  wire hkspi_n_133;
  wire hkspi_n_134;
  wire hkspi_n_136;
  wire hkspi_n_137;
  wire hkspi_n_138;
  wire hkspi_n_139;
  wire hkspi_n_14;
  wire hkspi_n_140;
  wire hkspi_n_141;
  wire hkspi_n_142;
  wire hkspi_n_143;
  wire hkspi_n_144;
  wire hkspi_n_145;
  wire hkspi_n_146;
  wire hkspi_n_147;
  wire hkspi_n_148;
  wire hkspi_n_149;
  wire hkspi_n_15;
  wire hkspi_n_150;
  wire hkspi_n_151;
  wire hkspi_n_152;
  wire hkspi_n_153;
  wire hkspi_n_154;
  wire hkspi_n_155;
  wire hkspi_n_156;
  wire hkspi_n_157;
  wire hkspi_n_158;
  wire hkspi_n_159;
  wire hkspi_n_16;
  wire hkspi_n_160;
  wire hkspi_n_161;
  wire hkspi_n_162;
  wire hkspi_n_163;
  wire hkspi_n_164;
  wire hkspi_n_165;
  wire hkspi_n_166;
  wire hkspi_n_167;
  wire hkspi_n_168;
  wire hkspi_n_169;
  wire hkspi_n_17;
  wire hkspi_n_170;
  wire hkspi_n_171;
  wire hkspi_n_176;
  wire hkspi_n_177;
  wire hkspi_n_178;
  wire hkspi_n_179;
  wire hkspi_n_18;
  wire hkspi_n_180;
  wire hkspi_n_181;
  wire hkspi_n_182;
  wire hkspi_n_183;
  wire hkspi_n_184;
  wire hkspi_n_185;
  wire hkspi_n_186;
  wire hkspi_n_19;
  wire hkspi_n_2;
  wire hkspi_n_20;
  wire hkspi_n_21;
  wire hkspi_n_22;
  wire hkspi_n_23;
  wire hkspi_n_24;
  wire hkspi_n_25;
  wire hkspi_n_26;
  wire hkspi_n_27;
  wire hkspi_n_28;
  wire hkspi_n_29;
  wire hkspi_n_3;
  wire hkspi_n_30;
  wire hkspi_n_31;
  wire hkspi_n_32;
  wire hkspi_n_33;
  wire hkspi_n_34;
  wire hkspi_n_35;
  wire hkspi_n_36;
  wire hkspi_n_37;
  wire hkspi_n_38;
  wire hkspi_n_39;
  wire hkspi_n_4;
  wire hkspi_n_40;
  wire hkspi_n_41;
  wire hkspi_n_42;
  wire hkspi_n_43;
  wire hkspi_n_44;
  wire hkspi_n_45;
  wire hkspi_n_46;
  wire hkspi_n_47;
  wire hkspi_n_48;
  wire hkspi_n_49;
  wire hkspi_n_5;
  wire hkspi_n_50;
  wire hkspi_n_51;
  wire hkspi_n_52;
  wire hkspi_n_53;
  wire hkspi_n_54;
  wire hkspi_n_55;
  wire hkspi_n_56;
  wire hkspi_n_57;
  wire hkspi_n_58;
  wire hkspi_n_59;
  wire hkspi_n_6;
  wire hkspi_n_60;
  wire hkspi_n_61;
  wire hkspi_n_62;
  wire hkspi_n_64;
  wire hkspi_n_65;
  wire hkspi_n_66;
  wire hkspi_n_67;
  wire hkspi_n_68;
  wire hkspi_n_7;
  wire hkspi_n_70;
  wire hkspi_n_71;
  wire hkspi_n_72;
  wire hkspi_n_73;
  wire hkspi_n_74;
  wire hkspi_n_75;
  wire hkspi_n_76;
  wire hkspi_n_77;
  wire hkspi_n_78;
  wire hkspi_n_79;
  wire hkspi_n_8;
  wire hkspi_n_80;
  wire hkspi_n_81;
  wire hkspi_n_82;
  wire hkspi_n_83;
  wire hkspi_n_84;
  wire hkspi_n_87;
  wire hkspi_n_88;
  wire hkspi_n_89;
  wire hkspi_n_9;
  wire hkspi_n_90;
  wire hkspi_n_91;
  wire hkspi_n_92;
  wire hkspi_n_93;
  wire hkspi_n_94;
  wire hkspi_n_95;
  wire hkspi_n_96;
  wire hkspi_n_97;
  wire hkspi_n_98;
  wire hkspi_n_99;
  wire [0:0]la_output;
  wire [0:0]mgmt_gpio_data;
  wire [23:0]mgmt_gpio_data_buf;
  wire [5:0]\mgmt_gpio_data_reg[35]_0 ;
  wire \mgmt_gpio_data_reg_n_0_[10] ;
  wire \mgmt_gpio_data_reg_n_0_[14] ;
  wire \mgmt_gpio_data_reg_n_0_[15] ;
  wire \mgmt_gpio_data_reg_n_0_[1] ;
  wire \mgmt_gpio_data_reg_n_0_[8] ;
  wire \mgmt_gpio_data_reg_n_0_[9] ;
  wire [0:0]mgmt_io_oeb_hk;
  wire [31:0]mgmt_io_out_hk;
  wire [7:0]mprj_adr_o_core;
  wire [31:0]mprj_dat_o_core;
  wire [2:0]mprj_en;
  wire \mprj_en[0]_0 ;
  wire \mprj_en[1]_0 ;
  wire \mprj_en[35] ;
  wire \mprj_en[35]_0 ;
  wire mprj_en_0_sn_1;
  wire mprj_en_1_sn_1;
  wire [37:0]mprj_i;
  wire mprj_io_loader_clock;
  wire mprj_io_loader_strobe;
  wire [5:0]out;
  wire p_0_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in;
  wire p_30_in;
  wire p_31_in;
  wire p_32_in;
  wire p_33_in;
  wire p_34_in;
  wire p_35_in;
  wire p_36_in;
  wire [1:0]p_44_in;
  wire [2:1]p_45_in;
  wire [4:1]p_47_in;
  wire p_5_in;
  wire p_7_in;
  wire \pad_count_1[0]_i_1_n_0 ;
  wire \pad_count_1[1]_i_1_n_0 ;
  wire \pad_count_1[2]_i_1_n_0 ;
  wire \pad_count_1[3]_i_1_n_0 ;
  wire \pad_count_1[4]_i_1_n_0 ;
  wire \pad_count_1_reg_n_0_[0] ;
  wire \pad_count_1_reg_n_0_[1] ;
  wire \pad_count_1_reg_n_0_[2] ;
  wire \pad_count_1_reg_n_0_[3] ;
  wire \pad_count_1_reg_n_0_[4] ;
  wire [5:2]pad_count_2;
  wire \pad_count_2[0]_i_1_n_0 ;
  wire \pad_count_2[1]_i_1_n_0 ;
  wire \pad_count_2[4]_i_1_n_0 ;
  wire \pad_count_2[5]_i_2_n_0 ;
  wire \pad_count_2_reg_n_0_[0] ;
  wire \pad_count_2_reg_n_0_[1] ;
  wire \pad_count_2_reg_n_0_[2] ;
  wire \pad_count_2_reg_n_0_[3] ;
  wire \pad_count_2_reg_n_0_[4] ;
  wire \pad_count_2_reg_n_0_[5] ;
  wire pad_flash_csb_oeb0;
  wire pass_thru_mgmt_delay;
  wire \pll90_sel_reg_n_0_[0] ;
  wire \pll90_sel_reg_n_0_[1] ;
  wire \pll90_sel_reg_n_0_[2] ;
  wire pll_bypass_reg_n_0;
  wire pll_dco_ena_reg_n_0;
  wire \pll_div_reg_n_0_[0] ;
  wire \pll_div_reg_n_0_[1] ;
  wire \pll_div_reg_n_0_[2] ;
  wire \pll_div_reg_n_0_[3] ;
  wire \pll_div_reg_n_0_[4] ;
  wire pll_ena_reg_n_0;
  wire \pll_sel_reg_n_0_[0] ;
  wire \pll_sel_reg_n_0_[1] ;
  wire \pll_sel_reg_n_0_[2] ;
  wire \pll_trim_reg_n_0_[0] ;
  wire \pll_trim_reg_n_0_[10] ;
  wire \pll_trim_reg_n_0_[11] ;
  wire \pll_trim_reg_n_0_[12] ;
  wire \pll_trim_reg_n_0_[13] ;
  wire \pll_trim_reg_n_0_[14] ;
  wire \pll_trim_reg_n_0_[15] ;
  wire \pll_trim_reg_n_0_[16] ;
  wire \pll_trim_reg_n_0_[17] ;
  wire \pll_trim_reg_n_0_[18] ;
  wire \pll_trim_reg_n_0_[19] ;
  wire \pll_trim_reg_n_0_[1] ;
  wire \pll_trim_reg_n_0_[20] ;
  wire \pll_trim_reg_n_0_[21] ;
  wire \pll_trim_reg_n_0_[22] ;
  wire \pll_trim_reg_n_0_[23] ;
  wire \pll_trim_reg_n_0_[24] ;
  wire \pll_trim_reg_n_0_[25] ;
  wire \pll_trim_reg_n_0_[2] ;
  wire \pll_trim_reg_n_0_[3] ;
  wire \pll_trim_reg_n_0_[4] ;
  wire \pll_trim_reg_n_0_[5] ;
  wire \pll_trim_reg_n_0_[6] ;
  wire \pll_trim_reg_n_0_[7] ;
  wire \pll_trim_reg_n_0_[8] ;
  wire \pll_trim_reg_n_0_[9] ;
  wire pre_pass_thru_mgmt_reg;
  wire \pwr_ctrl_out_reg_n_0_[0] ;
  wire \pwr_ctrl_out_reg_n_0_[1] ;
  wire \pwr_ctrl_out_reg_n_0_[2] ;
  wire \pwr_ctrl_out_reg_n_0_[3] ;
  wire [0:0]ready_reg;
  wire reset_reg_reg_0;
  wire resetb;
  wire serial_bb_data_1;
  wire serial_bb_data_2;
  wire [0:0]serial_bb_data_2_reg_0;
  wire serial_busy_i_1_n_0;
  wire serial_busy_i_2_n_0;
  wire serial_busy_reg_n_0;
  wire serial_clock_pre_i_1_n_0;
  wire serial_clock_pre_i_2_n_0;
  wire serial_clock_pre_reg_n_0;
  wire [12:0]serial_data_staging_1;
  wire \serial_data_staging_1[0]_i_10_n_0 ;
  wire \serial_data_staging_1[0]_i_11_n_0 ;
  wire \serial_data_staging_1[0]_i_12_n_0 ;
  wire \serial_data_staging_1[0]_i_13_n_0 ;
  wire \serial_data_staging_1[0]_i_14_n_0 ;
  wire \serial_data_staging_1[0]_i_7_n_0 ;
  wire \serial_data_staging_1[0]_i_8_n_0 ;
  wire \serial_data_staging_1[0]_i_9_n_0 ;
  wire \serial_data_staging_1[10]_i_10_n_0 ;
  wire \serial_data_staging_1[10]_i_11_n_0 ;
  wire \serial_data_staging_1[10]_i_12_n_0 ;
  wire \serial_data_staging_1[10]_i_13_n_0 ;
  wire \serial_data_staging_1[10]_i_14_n_0 ;
  wire \serial_data_staging_1[10]_i_15_n_0 ;
  wire \serial_data_staging_1[10]_i_8_n_0 ;
  wire \serial_data_staging_1[10]_i_9_n_0 ;
  wire \serial_data_staging_1[11]_i_10_n_0 ;
  wire \serial_data_staging_1[11]_i_11_n_0 ;
  wire \serial_data_staging_1[11]_i_12_n_0 ;
  wire \serial_data_staging_1[11]_i_13_n_0 ;
  wire \serial_data_staging_1[11]_i_14_n_0 ;
  wire \serial_data_staging_1[11]_i_15_n_0 ;
  wire \serial_data_staging_1[11]_i_8_n_0 ;
  wire \serial_data_staging_1[11]_i_9_n_0 ;
  wire \serial_data_staging_1[12]_i_10_n_0 ;
  wire \serial_data_staging_1[12]_i_11_n_0 ;
  wire \serial_data_staging_1[12]_i_12_n_0 ;
  wire \serial_data_staging_1[12]_i_13_n_0 ;
  wire \serial_data_staging_1[12]_i_14_n_0 ;
  wire \serial_data_staging_1[12]_i_15_n_0 ;
  wire \serial_data_staging_1[12]_i_16_n_0 ;
  wire \serial_data_staging_1[12]_i_1_n_0 ;
  wire \serial_data_staging_1[12]_i_9_n_0 ;
  wire \serial_data_staging_1[1]_i_10_n_0 ;
  wire \serial_data_staging_1[1]_i_11_n_0 ;
  wire \serial_data_staging_1[1]_i_12_n_0 ;
  wire \serial_data_staging_1[1]_i_13_n_0 ;
  wire \serial_data_staging_1[1]_i_14_n_0 ;
  wire \serial_data_staging_1[1]_i_15_n_0 ;
  wire \serial_data_staging_1[1]_i_8_n_0 ;
  wire \serial_data_staging_1[1]_i_9_n_0 ;
  wire \serial_data_staging_1[2]_i_10_n_0 ;
  wire \serial_data_staging_1[2]_i_11_n_0 ;
  wire \serial_data_staging_1[2]_i_12_n_0 ;
  wire \serial_data_staging_1[2]_i_13_n_0 ;
  wire \serial_data_staging_1[2]_i_14_n_0 ;
  wire \serial_data_staging_1[2]_i_15_n_0 ;
  wire \serial_data_staging_1[2]_i_8_n_0 ;
  wire \serial_data_staging_1[2]_i_9_n_0 ;
  wire \serial_data_staging_1[3]_i_10_n_0 ;
  wire \serial_data_staging_1[3]_i_11_n_0 ;
  wire \serial_data_staging_1[3]_i_12_n_0 ;
  wire \serial_data_staging_1[3]_i_13_n_0 ;
  wire \serial_data_staging_1[3]_i_14_n_0 ;
  wire \serial_data_staging_1[3]_i_15_n_0 ;
  wire \serial_data_staging_1[3]_i_8_n_0 ;
  wire \serial_data_staging_1[3]_i_9_n_0 ;
  wire \serial_data_staging_1[4]_i_10_n_0 ;
  wire \serial_data_staging_1[4]_i_11_n_0 ;
  wire \serial_data_staging_1[4]_i_12_n_0 ;
  wire \serial_data_staging_1[4]_i_13_n_0 ;
  wire \serial_data_staging_1[4]_i_14_n_0 ;
  wire \serial_data_staging_1[4]_i_15_n_0 ;
  wire \serial_data_staging_1[4]_i_8_n_0 ;
  wire \serial_data_staging_1[4]_i_9_n_0 ;
  wire \serial_data_staging_1[5]_i_10_n_0 ;
  wire \serial_data_staging_1[5]_i_11_n_0 ;
  wire \serial_data_staging_1[5]_i_12_n_0 ;
  wire \serial_data_staging_1[5]_i_13_n_0 ;
  wire \serial_data_staging_1[5]_i_14_n_0 ;
  wire \serial_data_staging_1[5]_i_15_n_0 ;
  wire \serial_data_staging_1[5]_i_8_n_0 ;
  wire \serial_data_staging_1[5]_i_9_n_0 ;
  wire \serial_data_staging_1[6]_i_10_n_0 ;
  wire \serial_data_staging_1[6]_i_11_n_0 ;
  wire \serial_data_staging_1[6]_i_12_n_0 ;
  wire \serial_data_staging_1[6]_i_13_n_0 ;
  wire \serial_data_staging_1[6]_i_14_n_0 ;
  wire \serial_data_staging_1[6]_i_15_n_0 ;
  wire \serial_data_staging_1[6]_i_8_n_0 ;
  wire \serial_data_staging_1[6]_i_9_n_0 ;
  wire \serial_data_staging_1[7]_i_10_n_0 ;
  wire \serial_data_staging_1[7]_i_11_n_0 ;
  wire \serial_data_staging_1[7]_i_12_n_0 ;
  wire \serial_data_staging_1[7]_i_13_n_0 ;
  wire \serial_data_staging_1[7]_i_14_n_0 ;
  wire \serial_data_staging_1[7]_i_15_n_0 ;
  wire \serial_data_staging_1[7]_i_8_n_0 ;
  wire \serial_data_staging_1[7]_i_9_n_0 ;
  wire \serial_data_staging_1[8]_i_10_n_0 ;
  wire \serial_data_staging_1[8]_i_11_n_0 ;
  wire \serial_data_staging_1[8]_i_12_n_0 ;
  wire \serial_data_staging_1[8]_i_13_n_0 ;
  wire \serial_data_staging_1[8]_i_14_n_0 ;
  wire \serial_data_staging_1[8]_i_15_n_0 ;
  wire \serial_data_staging_1[8]_i_8_n_0 ;
  wire \serial_data_staging_1[8]_i_9_n_0 ;
  wire \serial_data_staging_1[9]_i_10_n_0 ;
  wire \serial_data_staging_1[9]_i_11_n_0 ;
  wire \serial_data_staging_1[9]_i_12_n_0 ;
  wire \serial_data_staging_1[9]_i_13_n_0 ;
  wire \serial_data_staging_1[9]_i_14_n_0 ;
  wire \serial_data_staging_1[9]_i_15_n_0 ;
  wire \serial_data_staging_1[9]_i_8_n_0 ;
  wire \serial_data_staging_1[9]_i_9_n_0 ;
  wire \serial_data_staging_1_reg[0]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[0]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[0]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[0]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[0]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[10]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[10]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[10]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[10]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[10]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[10]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[11]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[11]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[11]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[11]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[11]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[11]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[12]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[12]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[12]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[12]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[12]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[12]_i_8_n_0 ;
  wire \serial_data_staging_1_reg[1]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[1]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[1]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[1]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[1]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[1]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[2]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[2]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[2]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[2]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[2]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[2]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[3]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[3]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[3]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[3]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[3]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[3]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[4]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[4]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[4]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[4]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[4]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[4]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[5]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[5]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[5]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[5]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[5]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[5]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[6]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[6]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[6]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[6]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[6]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[6]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[7]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[7]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[7]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[7]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[7]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[7]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[8]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[8]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[8]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[8]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[8]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[8]_i_7_n_0 ;
  wire \serial_data_staging_1_reg[9]_i_2_n_0 ;
  wire \serial_data_staging_1_reg[9]_i_3_n_0 ;
  wire \serial_data_staging_1_reg[9]_i_4_n_0 ;
  wire \serial_data_staging_1_reg[9]_i_5_n_0 ;
  wire \serial_data_staging_1_reg[9]_i_6_n_0 ;
  wire \serial_data_staging_1_reg[9]_i_7_n_0 ;
  wire \serial_data_staging_1_reg_n_0_[0] ;
  wire \serial_data_staging_1_reg_n_0_[10] ;
  wire \serial_data_staging_1_reg_n_0_[11] ;
  wire \serial_data_staging_1_reg_n_0_[12] ;
  wire \serial_data_staging_1_reg_n_0_[1] ;
  wire \serial_data_staging_1_reg_n_0_[2] ;
  wire \serial_data_staging_1_reg_n_0_[3] ;
  wire \serial_data_staging_1_reg_n_0_[4] ;
  wire \serial_data_staging_1_reg_n_0_[5] ;
  wire \serial_data_staging_1_reg_n_0_[6] ;
  wire \serial_data_staging_1_reg_n_0_[7] ;
  wire \serial_data_staging_1_reg_n_0_[8] ;
  wire \serial_data_staging_1_reg_n_0_[9] ;
  wire [12:0]serial_data_staging_2;
  wire \serial_data_staging_2[0]_i_10_n_0 ;
  wire \serial_data_staging_2[0]_i_11_n_0 ;
  wire \serial_data_staging_2[0]_i_12_n_0 ;
  wire \serial_data_staging_2[0]_i_13_n_0 ;
  wire \serial_data_staging_2[0]_i_14_n_0 ;
  wire \serial_data_staging_2[0]_i_15_n_0 ;
  wire \serial_data_staging_2[0]_i_16_n_0 ;
  wire \serial_data_staging_2[0]_i_17_n_0 ;
  wire \serial_data_staging_2[0]_i_18_n_0 ;
  wire \serial_data_staging_2[0]_i_3_n_0 ;
  wire \serial_data_staging_2[0]_i_5_n_0 ;
  wire \serial_data_staging_2[10]_i_10_n_0 ;
  wire \serial_data_staging_2[10]_i_11_n_0 ;
  wire \serial_data_staging_2[10]_i_12_n_0 ;
  wire \serial_data_staging_2[10]_i_13_n_0 ;
  wire \serial_data_staging_2[10]_i_14_n_0 ;
  wire \serial_data_staging_2[10]_i_15_n_0 ;
  wire \serial_data_staging_2[10]_i_16_n_0 ;
  wire \serial_data_staging_2[10]_i_2_n_0 ;
  wire \serial_data_staging_2[10]_i_3_n_0 ;
  wire \serial_data_staging_2[10]_i_4_n_0 ;
  wire \serial_data_staging_2[10]_i_9_n_0 ;
  wire \serial_data_staging_2[11]_i_10_n_0 ;
  wire \serial_data_staging_2[11]_i_11_n_0 ;
  wire \serial_data_staging_2[11]_i_12_n_0 ;
  wire \serial_data_staging_2[11]_i_13_n_0 ;
  wire \serial_data_staging_2[11]_i_14_n_0 ;
  wire \serial_data_staging_2[11]_i_15_n_0 ;
  wire \serial_data_staging_2[11]_i_16_n_0 ;
  wire \serial_data_staging_2[11]_i_2_n_0 ;
  wire \serial_data_staging_2[11]_i_3_n_0 ;
  wire \serial_data_staging_2[11]_i_4_n_0 ;
  wire \serial_data_staging_2[11]_i_9_n_0 ;
  wire \serial_data_staging_2[12]_i_10_n_0 ;
  wire \serial_data_staging_2[12]_i_11_n_0 ;
  wire \serial_data_staging_2[12]_i_12_n_0 ;
  wire \serial_data_staging_2[12]_i_13_n_0 ;
  wire \serial_data_staging_2[12]_i_14_n_0 ;
  wire \serial_data_staging_2[12]_i_15_n_0 ;
  wire \serial_data_staging_2[12]_i_16_n_0 ;
  wire \serial_data_staging_2[12]_i_2_n_0 ;
  wire \serial_data_staging_2[12]_i_3_n_0 ;
  wire \serial_data_staging_2[12]_i_4_n_0 ;
  wire \serial_data_staging_2[12]_i_9_n_0 ;
  wire \serial_data_staging_2[1]_i_10_n_0 ;
  wire \serial_data_staging_2[1]_i_11_n_0 ;
  wire \serial_data_staging_2[1]_i_12_n_0 ;
  wire \serial_data_staging_2[1]_i_13_n_0 ;
  wire \serial_data_staging_2[1]_i_14_n_0 ;
  wire \serial_data_staging_2[1]_i_15_n_0 ;
  wire \serial_data_staging_2[1]_i_16_n_0 ;
  wire \serial_data_staging_2[1]_i_2_n_0 ;
  wire \serial_data_staging_2[1]_i_3_n_0 ;
  wire \serial_data_staging_2[1]_i_4_n_0 ;
  wire \serial_data_staging_2[1]_i_9_n_0 ;
  wire \serial_data_staging_2[2]_i_10_n_0 ;
  wire \serial_data_staging_2[2]_i_11_n_0 ;
  wire \serial_data_staging_2[2]_i_12_n_0 ;
  wire \serial_data_staging_2[2]_i_13_n_0 ;
  wire \serial_data_staging_2[2]_i_14_n_0 ;
  wire \serial_data_staging_2[2]_i_15_n_0 ;
  wire \serial_data_staging_2[2]_i_16_n_0 ;
  wire \serial_data_staging_2[2]_i_2_n_0 ;
  wire \serial_data_staging_2[2]_i_3_n_0 ;
  wire \serial_data_staging_2[2]_i_4_n_0 ;
  wire \serial_data_staging_2[2]_i_9_n_0 ;
  wire \serial_data_staging_2[3]_i_10_n_0 ;
  wire \serial_data_staging_2[3]_i_11_n_0 ;
  wire \serial_data_staging_2[3]_i_12_n_0 ;
  wire \serial_data_staging_2[3]_i_13_n_0 ;
  wire \serial_data_staging_2[3]_i_14_n_0 ;
  wire \serial_data_staging_2[3]_i_15_n_0 ;
  wire \serial_data_staging_2[3]_i_16_n_0 ;
  wire \serial_data_staging_2[3]_i_2_n_0 ;
  wire \serial_data_staging_2[3]_i_3_n_0 ;
  wire \serial_data_staging_2[3]_i_4_n_0 ;
  wire \serial_data_staging_2[3]_i_9_n_0 ;
  wire \serial_data_staging_2[4]_i_10_n_0 ;
  wire \serial_data_staging_2[4]_i_11_n_0 ;
  wire \serial_data_staging_2[4]_i_12_n_0 ;
  wire \serial_data_staging_2[4]_i_13_n_0 ;
  wire \serial_data_staging_2[4]_i_14_n_0 ;
  wire \serial_data_staging_2[4]_i_15_n_0 ;
  wire \serial_data_staging_2[4]_i_16_n_0 ;
  wire \serial_data_staging_2[4]_i_2_n_0 ;
  wire \serial_data_staging_2[4]_i_3_n_0 ;
  wire \serial_data_staging_2[4]_i_4_n_0 ;
  wire \serial_data_staging_2[4]_i_9_n_0 ;
  wire \serial_data_staging_2[5]_i_10_n_0 ;
  wire \serial_data_staging_2[5]_i_11_n_0 ;
  wire \serial_data_staging_2[5]_i_12_n_0 ;
  wire \serial_data_staging_2[5]_i_13_n_0 ;
  wire \serial_data_staging_2[5]_i_14_n_0 ;
  wire \serial_data_staging_2[5]_i_15_n_0 ;
  wire \serial_data_staging_2[5]_i_16_n_0 ;
  wire \serial_data_staging_2[5]_i_2_n_0 ;
  wire \serial_data_staging_2[5]_i_3_n_0 ;
  wire \serial_data_staging_2[5]_i_4_n_0 ;
  wire \serial_data_staging_2[5]_i_9_n_0 ;
  wire \serial_data_staging_2[6]_i_10_n_0 ;
  wire \serial_data_staging_2[6]_i_11_n_0 ;
  wire \serial_data_staging_2[6]_i_12_n_0 ;
  wire \serial_data_staging_2[6]_i_13_n_0 ;
  wire \serial_data_staging_2[6]_i_14_n_0 ;
  wire \serial_data_staging_2[6]_i_15_n_0 ;
  wire \serial_data_staging_2[6]_i_16_n_0 ;
  wire \serial_data_staging_2[6]_i_2_n_0 ;
  wire \serial_data_staging_2[6]_i_3_n_0 ;
  wire \serial_data_staging_2[6]_i_4_n_0 ;
  wire \serial_data_staging_2[6]_i_9_n_0 ;
  wire \serial_data_staging_2[7]_i_10_n_0 ;
  wire \serial_data_staging_2[7]_i_11_n_0 ;
  wire \serial_data_staging_2[7]_i_12_n_0 ;
  wire \serial_data_staging_2[7]_i_13_n_0 ;
  wire \serial_data_staging_2[7]_i_14_n_0 ;
  wire \serial_data_staging_2[7]_i_15_n_0 ;
  wire \serial_data_staging_2[7]_i_16_n_0 ;
  wire \serial_data_staging_2[7]_i_2_n_0 ;
  wire \serial_data_staging_2[7]_i_3_n_0 ;
  wire \serial_data_staging_2[7]_i_4_n_0 ;
  wire \serial_data_staging_2[7]_i_9_n_0 ;
  wire \serial_data_staging_2[8]_i_10_n_0 ;
  wire \serial_data_staging_2[8]_i_11_n_0 ;
  wire \serial_data_staging_2[8]_i_12_n_0 ;
  wire \serial_data_staging_2[8]_i_13_n_0 ;
  wire \serial_data_staging_2[8]_i_14_n_0 ;
  wire \serial_data_staging_2[8]_i_15_n_0 ;
  wire \serial_data_staging_2[8]_i_16_n_0 ;
  wire \serial_data_staging_2[8]_i_2_n_0 ;
  wire \serial_data_staging_2[8]_i_3_n_0 ;
  wire \serial_data_staging_2[8]_i_4_n_0 ;
  wire \serial_data_staging_2[8]_i_9_n_0 ;
  wire \serial_data_staging_2[9]_i_10_n_0 ;
  wire \serial_data_staging_2[9]_i_11_n_0 ;
  wire \serial_data_staging_2[9]_i_12_n_0 ;
  wire \serial_data_staging_2[9]_i_13_n_0 ;
  wire \serial_data_staging_2[9]_i_14_n_0 ;
  wire \serial_data_staging_2[9]_i_15_n_0 ;
  wire \serial_data_staging_2[9]_i_16_n_0 ;
  wire \serial_data_staging_2[9]_i_2_n_0 ;
  wire \serial_data_staging_2[9]_i_3_n_0 ;
  wire \serial_data_staging_2[9]_i_4_n_0 ;
  wire \serial_data_staging_2[9]_i_9_n_0 ;
  wire \serial_data_staging_2_reg[0]_i_2_n_0 ;
  wire \serial_data_staging_2_reg[0]_i_4_n_0 ;
  wire \serial_data_staging_2_reg[0]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[0]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[0]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[0]_i_9_n_0 ;
  wire \serial_data_staging_2_reg[10]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[10]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[10]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[10]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[11]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[11]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[11]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[11]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[12]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[12]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[12]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[12]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[1]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[1]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[1]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[1]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[2]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[2]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[2]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[2]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[3]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[3]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[3]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[3]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[4]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[4]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[4]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[4]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[5]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[5]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[5]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[5]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[6]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[6]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[6]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[6]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[7]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[7]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[7]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[7]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[8]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[8]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[8]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[8]_i_8_n_0 ;
  wire \serial_data_staging_2_reg[9]_i_5_n_0 ;
  wire \serial_data_staging_2_reg[9]_i_6_n_0 ;
  wire \serial_data_staging_2_reg[9]_i_7_n_0 ;
  wire \serial_data_staging_2_reg[9]_i_8_n_0 ;
  wire \serial_data_staging_2_reg_n_0_[0] ;
  wire \serial_data_staging_2_reg_n_0_[10] ;
  wire \serial_data_staging_2_reg_n_0_[11] ;
  wire \serial_data_staging_2_reg_n_0_[12] ;
  wire \serial_data_staging_2_reg_n_0_[1] ;
  wire \serial_data_staging_2_reg_n_0_[2] ;
  wire \serial_data_staging_2_reg_n_0_[3] ;
  wire \serial_data_staging_2_reg_n_0_[4] ;
  wire \serial_data_staging_2_reg_n_0_[5] ;
  wire \serial_data_staging_2_reg_n_0_[6] ;
  wire \serial_data_staging_2_reg_n_0_[7] ;
  wire \serial_data_staging_2_reg_n_0_[8] ;
  wire \serial_data_staging_2_reg_n_0_[9] ;
  wire serial_load_pre_i_1_n_0;
  wire serial_load_pre_i_2_n_0;
  wire serial_load_pre_reg_n_0;
  wire serial_resetn_pre;
  wire serial_resetn_pre_reg_0;
  wire serial_xfer;
  wire spi_cs_n;
  wire spi_enabled;
  wire spi_is_active;
  wire trap_output_dest;
  wire [0:0]user_io_oeb;
  wire [2:0]user_irq;
  wire wb_ack_o_i_1_n_0;
  wire wb_rst_i;
  wire wbbd_addr;
  wire \wbbd_addr[0]_i_6_n_0 ;
  wire \wbbd_addr[0]_i_8_n_0 ;
  wire \wbbd_addr[1]_i_10_n_0 ;
  wire \wbbd_addr[1]_i_1_n_0 ;
  wire \wbbd_addr[1]_i_2_n_0 ;
  wire \wbbd_addr[1]_i_4_n_0 ;
  wire \wbbd_addr[1]_i_5_n_0 ;
  wire \wbbd_addr[1]_i_9_n_0 ;
  wire \wbbd_addr[2]_i_12_n_0 ;
  wire \wbbd_addr[2]_i_13_n_0 ;
  wire \wbbd_addr[2]_i_1_n_0 ;
  wire \wbbd_addr[2]_i_2_n_0 ;
  wire \wbbd_addr[2]_i_3_n_0 ;
  wire \wbbd_addr[2]_i_5_n_0 ;
  wire \wbbd_addr[2]_i_6_n_0 ;
  wire \wbbd_addr[2]_i_7_n_0 ;
  wire \wbbd_addr[2]_i_8_n_0 ;
  wire \wbbd_addr[3]_i_10_n_0 ;
  wire \wbbd_addr[3]_i_1_n_0 ;
  wire \wbbd_addr[3]_i_2_n_0 ;
  wire \wbbd_addr[3]_i_7_n_0 ;
  wire \wbbd_addr[3]_i_8_n_0 ;
  wire \wbbd_addr[3]_i_9_n_0 ;
  wire \wbbd_addr[4]_i_11_n_0 ;
  wire \wbbd_addr[4]_i_12_n_0 ;
  wire \wbbd_addr[4]_i_1_n_0 ;
  wire \wbbd_addr[5]_i_10_n_0 ;
  wire \wbbd_addr[5]_i_1_n_0 ;
  wire \wbbd_addr[5]_i_2_n_0 ;
  wire \wbbd_addr[5]_i_5_n_0 ;
  wire \wbbd_addr[5]_i_8_n_0 ;
  wire \wbbd_addr[5]_i_9_n_0 ;
  wire \wbbd_addr[6]_i_13_n_0 ;
  wire \wbbd_addr[6]_i_2_n_0 ;
  wire \wbbd_addr[6]_i_3_n_0 ;
  wire \wbbd_addr[6]_i_6_n_0 ;
  wire \wbbd_addr[6]_i_7_n_0 ;
  wire \wbbd_addr[6]_i_8_n_0 ;
  wire [0:0]\wbbd_addr_reg[0]_0 ;
  wire \wbbd_addr_reg[1]_0 ;
  wire \wbbd_addr_reg[2]_0 ;
  wire \wbbd_addr_reg[2]_1 ;
  wire \wbbd_addr_reg[2]_2 ;
  wire \wbbd_addr_reg[3]_0 ;
  wire \wbbd_addr_reg[3]_i_4_n_0 ;
  wire \wbbd_addr_reg[4]_0 ;
  wire \wbbd_addr_reg[4]_1 ;
  wire \wbbd_addr_reg[5]_0 ;
  wire \wbbd_addr_reg[5]_1 ;
  wire \wbbd_addr_reg[5]_i_6_n_0 ;
  wire \wbbd_addr_reg[6]_0 ;
  wire \wbbd_addr_reg_n_0_[0] ;
  wire \wbbd_addr_reg_n_0_[1] ;
  wire \wbbd_addr_reg_n_0_[2] ;
  wire \wbbd_addr_reg_n_0_[3] ;
  wire \wbbd_addr_reg_n_0_[4] ;
  wire \wbbd_addr_reg_n_0_[5] ;
  wire \wbbd_addr_reg_n_0_[6] ;
  wire wbbd_busy_i_1_n_0;
  wire wbbd_busy_i_2_n_0;
  wire wbbd_busy_i_3_n_0;
  wire wbbd_busy_reg_n_0;
  wire \wbbd_data[0]_i_1_n_0 ;
  wire \wbbd_data[0]_i_2_n_0 ;
  wire \wbbd_data[1]_i_1_n_0 ;
  wire \wbbd_data[1]_i_2_n_0 ;
  wire \wbbd_data[2]_i_1_n_0 ;
  wire \wbbd_data[2]_i_2_n_0 ;
  wire \wbbd_data[3]_i_1_n_0 ;
  wire \wbbd_data[3]_i_2_n_0 ;
  wire \wbbd_data[4]_i_1_n_0 ;
  wire \wbbd_data[4]_i_2_n_0 ;
  wire \wbbd_data[5]_i_1_n_0 ;
  wire \wbbd_data[5]_i_2_n_0 ;
  wire \wbbd_data[6]_i_1_n_0 ;
  wire \wbbd_data[6]_i_2_n_0 ;
  wire \wbbd_data[7]_i_2_n_0 ;
  wire \wbbd_data[7]_i_5_n_0 ;
  wire \wbbd_data_reg_n_0_[0] ;
  wire \wbbd_data_reg_n_0_[1] ;
  wire \wbbd_data_reg_n_0_[2] ;
  wire \wbbd_data_reg_n_0_[3] ;
  wire \wbbd_data_reg_n_0_[4] ;
  wire \wbbd_data_reg_n_0_[5] ;
  wire \wbbd_data_reg_n_0_[6] ;
  wire \wbbd_data_reg_n_0_[7] ;
  wire wbbd_sck_i_1_n_0;
  wire wbbd_sck_reg_n_0;
  wire wbbd_write;
  wire wbbd_write_i_1_n_0;
  wire wbbd_write_reg_0;
  wire wbbd_write_reg_1;
  wire wbbd_write_reg_n_0;
  wire [3:0]xfer_count;
  wire \xfer_count[3]_i_1_n_0 ;
  wire \xfer_count_reg_n_0_[0] ;
  wire \xfer_count_reg_n_0_[1] ;
  wire \xfer_count_reg_n_0_[2] ;
  wire \xfer_count_reg_n_0_[3] ;
  wire [1:0]xfer_state__0;

  assign mprj_en_0_sn_1 = mprj_en_0_sp_1;
  assign mprj_en_1_sn_1 = mprj_en_1_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_wbbd_state[9]_i_11 
       (.I0(Q[3]),
        .I1(\FSM_onehot_wbbd_state_reg_n_0_[4] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\FSM_onehot_wbbd_state[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_wbbd_state[9]_i_3 
       (.I0(\FSM_onehot_wbbd_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_wbbd_state[9]_i_11_n_0 ),
        .I2(Q[5]),
        .I3(\FSM_onehot_wbbd_state_reg_n_0_[9] ),
        .I4(Q[4]),
        .I5(\FSM_onehot_wbbd_state_reg_n_0_[6] ),
        .O(\FSM_onehot_wbbd_state[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_wbbd_state[9]_i_5 
       (.I0(\FSM_onehot_wbbd_state_reg_n_0_[4] ),
        .I1(Q[2]),
        .O(\FSM_onehot_wbbd_state[9]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_wbbd_state_reg[0] 
       (.C(clock),
        .CE(hkspi_n_87),
        .D(\FSM_onehot_wbbd_state_reg_n_0_[9] ),
        .PRE(wb_rst_i),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_wbbd_state_reg[1] 
       (.C(clock),
        .CE(hkspi_n_87),
        .CLR(wb_rst_i),
        .D(Q[0]),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_wbbd_state_reg[2] 
       (.C(clock),
        .CE(hkspi_n_87),
        .CLR(wb_rst_i),
        .D(Q[1]),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_wbbd_state_reg[3] 
       (.C(clock),
        .CE(hkspi_n_87),
        .CLR(wb_rst_i),
        .D(Q[2]),
        .Q(Q[3]));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_wbbd_state_reg[4] 
       (.C(clock),
        .CE(hkspi_n_87),
        .CLR(wb_rst_i),
        .D(Q[3]),
        .Q(\FSM_onehot_wbbd_state_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_wbbd_state_reg[5] 
       (.C(clock),
        .CE(hkspi_n_87),
        .CLR(wb_rst_i),
        .D(\FSM_onehot_wbbd_state_reg_n_0_[4] ),
        .Q(Q[4]));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_wbbd_state_reg[6] 
       (.C(clock),
        .CE(hkspi_n_87),
        .CLR(wb_rst_i),
        .D(Q[4]),
        .Q(\FSM_onehot_wbbd_state_reg_n_0_[6] ));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_wbbd_state_reg[7] 
       (.C(clock),
        .CE(hkspi_n_87),
        .CLR(wb_rst_i),
        .D(\FSM_onehot_wbbd_state_reg_n_0_[6] ),
        .Q(Q[5]));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_wbbd_state_reg[8] 
       (.C(clock),
        .CE(hkspi_n_87),
        .CLR(wb_rst_i),
        .D(Q[5]),
        .Q(\FSM_onehot_wbbd_state_reg_n_0_[8] ));
  (* FSM_ENCODED_STATES = "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_wbbd_state_reg[9] 
       (.C(clock),
        .CE(hkspi_n_87),
        .CLR(wb_rst_i),
        .D(\FSM_onehot_wbbd_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_wbbd_state_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_xfer_state[0]_i_1 
       (.I0(\FSM_sequential_xfer_state[0]_i_3_n_0 ),
        .I1(xfer_state__0[0]),
        .O(\FSM_sequential_xfer_state[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_xfer_state[0]_i_2 
       (.I0(resetb),
        .O(pad_flash_csb_oeb0));
  LUT6 #(
    .INIT(64'hFFFFAA0CFF00AA0C)) 
    \FSM_sequential_xfer_state[0]_i_3 
       (.I0(serial_xfer),
        .I1(\FSM_sequential_xfer_state[0]_i_4_n_0 ),
        .I2(mprj_io_loader_clock),
        .I3(xfer_state__0[1]),
        .I4(xfer_state__0[0]),
        .I5(serial_busy_i_2_n_0),
        .O(\FSM_sequential_xfer_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_sequential_xfer_state[0]_i_4 
       (.I0(\xfer_count_reg_n_0_[0] ),
        .I1(\xfer_count_reg_n_0_[1] ),
        .I2(\xfer_count_reg_n_0_[3] ),
        .I3(\xfer_count_reg_n_0_[2] ),
        .O(\FSM_sequential_xfer_state[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5FB0)) 
    \FSM_sequential_xfer_state[1]_inv_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\FSM_sequential_xfer_state[1]_inv_i_2_n_0 ),
        .I2(\FSM_sequential_xfer_state[0]_i_3_n_0 ),
        .I3(xfer_state__0[1]),
        .O(\FSM_sequential_xfer_state[1]_inv_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \FSM_sequential_xfer_state[1]_inv_i_2 
       (.I0(\pad_count_2_reg_n_0_[0] ),
        .I1(\pad_count_2_reg_n_0_[4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\pad_count_2_reg_n_0_[2] ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\pad_count_2_reg_n_0_[5] ),
        .O(\FSM_sequential_xfer_state[1]_inv_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:10,iSTATE1:01,iSTATE2:11" *) 
  FDCE \FSM_sequential_xfer_state_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(\FSM_sequential_xfer_state[0]_i_1_n_0 ),
        .Q(xfer_state__0[0]));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:10,iSTATE1:01,iSTATE2:11" *) 
  (* inverted = "yes" *) 
  FDPE \FSM_sequential_xfer_state_reg[1]_inv 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_xfer_state[1]_inv_i_1_n_0 ),
        .PRE(pad_flash_csb_oeb0),
        .Q(xfer_state__0[1]));
  FDCE clk1_output_dest_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_168),
        .Q(p_45_in[2]));
  FDCE clk2_output_dest_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_169),
        .Q(p_45_in[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \gpio_configure[3][8]_i_1 
       (.I0(\wbbd_data_reg_n_0_[0] ),
        .I1(mprj_i[2]),
        .I2(wbbd_busy_reg_n_0),
        .O(mgmt_gpio_data));
  FDPE \gpio_configure_reg[0][0] 
       (.C(csclk),
        .CE(hkspi_n_46),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[0][0] ));
  FDCE \gpio_configure_reg[0][10] 
       (.C(csclk),
        .CE(hkspi_n_45),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(data19[2]));
  FDPE \gpio_configure_reg[0][11] 
       (.C(csclk),
        .CE(hkspi_n_45),
        .D(hkspi_n_133),
        .PRE(pad_flash_csb_oeb0),
        .Q(data19[3]));
  FDPE \gpio_configure_reg[0][12] 
       (.C(csclk),
        .CE(hkspi_n_45),
        .D(hkspi_n_132),
        .PRE(pad_flash_csb_oeb0),
        .Q(data19[4]));
  FDPE \gpio_configure_reg[0][1] 
       (.C(csclk),
        .CE(hkspi_n_46),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[0][1] ));
  FDCE \gpio_configure_reg[0][2] 
       (.C(csclk),
        .CE(hkspi_n_46),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[0][2] ));
  FDCE \gpio_configure_reg[0][3] 
       (.C(csclk),
        .CE(hkspi_n_46),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg[0][3]_0 ));
  FDCE \gpio_configure_reg[0][4] 
       (.C(csclk),
        .CE(hkspi_n_46),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[0][4] ));
  FDCE \gpio_configure_reg[0][5] 
       (.C(csclk),
        .CE(hkspi_n_46),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[0][5] ));
  FDCE \gpio_configure_reg[0][6] 
       (.C(csclk),
        .CE(hkspi_n_46),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[0][6] ));
  FDCE \gpio_configure_reg[0][7] 
       (.C(csclk),
        .CE(hkspi_n_46),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[0][7] ));
  FDCE \gpio_configure_reg[0][8] 
       (.C(csclk),
        .CE(hkspi_n_45),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data19[0]));
  FDCE \gpio_configure_reg[0][9] 
       (.C(csclk),
        .CE(hkspi_n_45),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data19[1]));
  FDPE \gpio_configure_reg[10][0] 
       (.C(csclk),
        .CE(hkspi_n_111),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[10][0] ));
  FDPE \gpio_configure_reg[10][10] 
       (.C(csclk),
        .CE(hkspi_n_110),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data39[2]));
  FDCE \gpio_configure_reg[10][11] 
       (.C(csclk),
        .CE(hkspi_n_110),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data39[3]));
  FDCE \gpio_configure_reg[10][12] 
       (.C(csclk),
        .CE(hkspi_n_110),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data39[4]));
  FDPE \gpio_configure_reg[10][1] 
       (.C(csclk),
        .CE(hkspi_n_111),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[10][1] ));
  FDCE \gpio_configure_reg[10][2] 
       (.C(csclk),
        .CE(hkspi_n_111),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[10][2] ));
  FDCE \gpio_configure_reg[10][3] 
       (.C(csclk),
        .CE(hkspi_n_111),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[10][3] ));
  FDCE \gpio_configure_reg[10][4] 
       (.C(csclk),
        .CE(hkspi_n_111),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[10][4] ));
  FDCE \gpio_configure_reg[10][5] 
       (.C(csclk),
        .CE(hkspi_n_111),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[10][5] ));
  FDCE \gpio_configure_reg[10][6] 
       (.C(csclk),
        .CE(hkspi_n_111),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[10][6] ));
  FDCE \gpio_configure_reg[10][7] 
       (.C(csclk),
        .CE(hkspi_n_111),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[10][7] ));
  FDCE \gpio_configure_reg[10][8] 
       (.C(csclk),
        .CE(hkspi_n_110),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data39[0]));
  FDCE \gpio_configure_reg[10][9] 
       (.C(csclk),
        .CE(hkspi_n_110),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data39[1]));
  FDPE \gpio_configure_reg[11][0] 
       (.C(csclk),
        .CE(hkspi_n_32),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[11][0] ));
  FDPE \gpio_configure_reg[11][10] 
       (.C(csclk),
        .CE(hkspi_n_31),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data41[2]));
  FDCE \gpio_configure_reg[11][11] 
       (.C(csclk),
        .CE(hkspi_n_31),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data41[3]));
  FDCE \gpio_configure_reg[11][12] 
       (.C(csclk),
        .CE(hkspi_n_31),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data41[4]));
  FDPE \gpio_configure_reg[11][1] 
       (.C(csclk),
        .CE(hkspi_n_32),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[11][1] ));
  FDCE \gpio_configure_reg[11][2] 
       (.C(csclk),
        .CE(hkspi_n_32),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[11][2] ));
  FDCE \gpio_configure_reg[11][3] 
       (.C(csclk),
        .CE(hkspi_n_32),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[11][3] ));
  FDCE \gpio_configure_reg[11][4] 
       (.C(csclk),
        .CE(hkspi_n_32),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[11][4] ));
  FDCE \gpio_configure_reg[11][5] 
       (.C(csclk),
        .CE(hkspi_n_32),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[11][5] ));
  FDCE \gpio_configure_reg[11][6] 
       (.C(csclk),
        .CE(hkspi_n_32),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[11][6] ));
  FDCE \gpio_configure_reg[11][7] 
       (.C(csclk),
        .CE(hkspi_n_32),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[11][7] ));
  FDCE \gpio_configure_reg[11][8] 
       (.C(csclk),
        .CE(hkspi_n_31),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data41[0]));
  FDCE \gpio_configure_reg[11][9] 
       (.C(csclk),
        .CE(hkspi_n_31),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data41[1]));
  FDPE \gpio_configure_reg[12][0] 
       (.C(csclk),
        .CE(hkspi_n_12),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[12][0] ));
  FDPE \gpio_configure_reg[12][10] 
       (.C(csclk),
        .CE(hkspi_n_11),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data43[2]));
  FDCE \gpio_configure_reg[12][11] 
       (.C(csclk),
        .CE(hkspi_n_11),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data43[3]));
  FDCE \gpio_configure_reg[12][12] 
       (.C(csclk),
        .CE(hkspi_n_11),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data43[4]));
  FDPE \gpio_configure_reg[12][1] 
       (.C(csclk),
        .CE(hkspi_n_12),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[12][1] ));
  FDCE \gpio_configure_reg[12][2] 
       (.C(csclk),
        .CE(hkspi_n_12),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[12][2] ));
  FDCE \gpio_configure_reg[12][3] 
       (.C(csclk),
        .CE(hkspi_n_12),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[12][3] ));
  FDCE \gpio_configure_reg[12][4] 
       (.C(csclk),
        .CE(hkspi_n_12),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[12][4] ));
  FDCE \gpio_configure_reg[12][5] 
       (.C(csclk),
        .CE(hkspi_n_12),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[12][5] ));
  FDCE \gpio_configure_reg[12][6] 
       (.C(csclk),
        .CE(hkspi_n_12),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[12][6] ));
  FDCE \gpio_configure_reg[12][7] 
       (.C(csclk),
        .CE(hkspi_n_12),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[12][7] ));
  FDCE \gpio_configure_reg[12][8] 
       (.C(csclk),
        .CE(hkspi_n_11),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data43[0]));
  FDCE \gpio_configure_reg[12][9] 
       (.C(csclk),
        .CE(hkspi_n_11),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data43[1]));
  FDPE \gpio_configure_reg[13][0] 
       (.C(csclk),
        .CE(hkspi_n_24),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[13][0] ));
  FDPE \gpio_configure_reg[13][10] 
       (.C(csclk),
        .CE(hkspi_n_23),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data45[2]));
  FDCE \gpio_configure_reg[13][11] 
       (.C(csclk),
        .CE(hkspi_n_23),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data45[3]));
  FDCE \gpio_configure_reg[13][12] 
       (.C(csclk),
        .CE(hkspi_n_23),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data45[4]));
  FDPE \gpio_configure_reg[13][1] 
       (.C(csclk),
        .CE(hkspi_n_24),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[13][1] ));
  FDCE \gpio_configure_reg[13][2] 
       (.C(csclk),
        .CE(hkspi_n_24),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[13][2] ));
  FDCE \gpio_configure_reg[13][3] 
       (.C(csclk),
        .CE(hkspi_n_24),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[13][3] ));
  FDCE \gpio_configure_reg[13][4] 
       (.C(csclk),
        .CE(hkspi_n_24),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[13][4] ));
  FDCE \gpio_configure_reg[13][5] 
       (.C(csclk),
        .CE(hkspi_n_24),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[13][5] ));
  FDCE \gpio_configure_reg[13][6] 
       (.C(csclk),
        .CE(hkspi_n_24),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[13][6] ));
  FDCE \gpio_configure_reg[13][7] 
       (.C(csclk),
        .CE(hkspi_n_24),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[13][7] ));
  FDCE \gpio_configure_reg[13][8] 
       (.C(csclk),
        .CE(hkspi_n_23),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data45[0]));
  FDCE \gpio_configure_reg[13][9] 
       (.C(csclk),
        .CE(hkspi_n_23),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data45[1]));
  FDPE \gpio_configure_reg[14][0] 
       (.C(csclk),
        .CE(hkspi_n_16),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[14][0] ));
  FDPE \gpio_configure_reg[14][10] 
       (.C(csclk),
        .CE(hkspi_n_15),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data47[2]));
  FDCE \gpio_configure_reg[14][11] 
       (.C(csclk),
        .CE(hkspi_n_15),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data47[3]));
  FDCE \gpio_configure_reg[14][12] 
       (.C(csclk),
        .CE(hkspi_n_15),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data47[4]));
  FDPE \gpio_configure_reg[14][1] 
       (.C(csclk),
        .CE(hkspi_n_16),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[14][1] ));
  FDCE \gpio_configure_reg[14][2] 
       (.C(csclk),
        .CE(hkspi_n_16),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[14][2] ));
  FDCE \gpio_configure_reg[14][3] 
       (.C(csclk),
        .CE(hkspi_n_16),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[14][3] ));
  FDCE \gpio_configure_reg[14][4] 
       (.C(csclk),
        .CE(hkspi_n_16),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[14][4] ));
  FDCE \gpio_configure_reg[14][5] 
       (.C(csclk),
        .CE(hkspi_n_16),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[14][5] ));
  FDCE \gpio_configure_reg[14][6] 
       (.C(csclk),
        .CE(hkspi_n_16),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[14][6] ));
  FDCE \gpio_configure_reg[14][7] 
       (.C(csclk),
        .CE(hkspi_n_16),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[14][7] ));
  FDCE \gpio_configure_reg[14][8] 
       (.C(csclk),
        .CE(hkspi_n_15),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data47[0]));
  FDCE \gpio_configure_reg[14][9] 
       (.C(csclk),
        .CE(hkspi_n_15),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data47[1]));
  FDPE \gpio_configure_reg[15][0] 
       (.C(csclk),
        .CE(hkspi_n_18),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[15][0] ));
  FDPE \gpio_configure_reg[15][10] 
       (.C(csclk),
        .CE(hkspi_n_17),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data49[2]));
  FDCE \gpio_configure_reg[15][11] 
       (.C(csclk),
        .CE(hkspi_n_17),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data49[3]));
  FDCE \gpio_configure_reg[15][12] 
       (.C(csclk),
        .CE(hkspi_n_17),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data49[4]));
  FDPE \gpio_configure_reg[15][1] 
       (.C(csclk),
        .CE(hkspi_n_18),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[15][1] ));
  FDCE \gpio_configure_reg[15][2] 
       (.C(csclk),
        .CE(hkspi_n_18),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[15][2] ));
  FDCE \gpio_configure_reg[15][3] 
       (.C(csclk),
        .CE(hkspi_n_18),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[15][3] ));
  FDCE \gpio_configure_reg[15][4] 
       (.C(csclk),
        .CE(hkspi_n_18),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[15][4] ));
  FDCE \gpio_configure_reg[15][5] 
       (.C(csclk),
        .CE(hkspi_n_18),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[15][5] ));
  FDCE \gpio_configure_reg[15][6] 
       (.C(csclk),
        .CE(hkspi_n_18),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[15][6] ));
  FDCE \gpio_configure_reg[15][7] 
       (.C(csclk),
        .CE(hkspi_n_18),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[15][7] ));
  FDCE \gpio_configure_reg[15][8] 
       (.C(csclk),
        .CE(hkspi_n_17),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data49[0]));
  FDCE \gpio_configure_reg[15][9] 
       (.C(csclk),
        .CE(hkspi_n_17),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data49[1]));
  FDPE \gpio_configure_reg[16][0] 
       (.C(csclk),
        .CE(hkspi_n_26),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[16][0] ));
  FDPE \gpio_configure_reg[16][10] 
       (.C(csclk),
        .CE(hkspi_n_25),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data51[2]));
  FDCE \gpio_configure_reg[16][11] 
       (.C(csclk),
        .CE(hkspi_n_25),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data51[3]));
  FDCE \gpio_configure_reg[16][12] 
       (.C(csclk),
        .CE(hkspi_n_25),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data51[4]));
  FDPE \gpio_configure_reg[16][1] 
       (.C(csclk),
        .CE(hkspi_n_26),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[16][1] ));
  FDCE \gpio_configure_reg[16][2] 
       (.C(csclk),
        .CE(hkspi_n_26),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[16][2] ));
  FDCE \gpio_configure_reg[16][3] 
       (.C(csclk),
        .CE(hkspi_n_26),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[16][3] ));
  FDCE \gpio_configure_reg[16][4] 
       (.C(csclk),
        .CE(hkspi_n_26),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[16][4] ));
  FDCE \gpio_configure_reg[16][5] 
       (.C(csclk),
        .CE(hkspi_n_26),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[16][5] ));
  FDCE \gpio_configure_reg[16][6] 
       (.C(csclk),
        .CE(hkspi_n_26),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[16][6] ));
  FDCE \gpio_configure_reg[16][7] 
       (.C(csclk),
        .CE(hkspi_n_26),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[16][7] ));
  FDCE \gpio_configure_reg[16][8] 
       (.C(csclk),
        .CE(hkspi_n_25),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data51[0]));
  FDCE \gpio_configure_reg[16][9] 
       (.C(csclk),
        .CE(hkspi_n_25),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data51[1]));
  FDPE \gpio_configure_reg[17][0] 
       (.C(csclk),
        .CE(hkspi_n_8),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[17][0] ));
  FDPE \gpio_configure_reg[17][10] 
       (.C(csclk),
        .CE(hkspi_n_7),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data53[2]));
  FDCE \gpio_configure_reg[17][11] 
       (.C(csclk),
        .CE(hkspi_n_7),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data53[3]));
  FDCE \gpio_configure_reg[17][12] 
       (.C(csclk),
        .CE(hkspi_n_7),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data53[4]));
  FDPE \gpio_configure_reg[17][1] 
       (.C(csclk),
        .CE(hkspi_n_8),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[17][1] ));
  FDCE \gpio_configure_reg[17][2] 
       (.C(csclk),
        .CE(hkspi_n_8),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[17][2] ));
  FDCE \gpio_configure_reg[17][3] 
       (.C(csclk),
        .CE(hkspi_n_8),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[17][3] ));
  FDCE \gpio_configure_reg[17][4] 
       (.C(csclk),
        .CE(hkspi_n_8),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[17][4] ));
  FDCE \gpio_configure_reg[17][5] 
       (.C(csclk),
        .CE(hkspi_n_8),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[17][5] ));
  FDCE \gpio_configure_reg[17][6] 
       (.C(csclk),
        .CE(hkspi_n_8),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[17][6] ));
  FDCE \gpio_configure_reg[17][7] 
       (.C(csclk),
        .CE(hkspi_n_8),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[17][7] ));
  FDCE \gpio_configure_reg[17][8] 
       (.C(csclk),
        .CE(hkspi_n_7),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data53[0]));
  FDCE \gpio_configure_reg[17][9] 
       (.C(csclk),
        .CE(hkspi_n_7),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data53[1]));
  FDPE \gpio_configure_reg[18][0] 
       (.C(csclk),
        .CE(hkspi_n_89),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[18][0] ));
  FDPE \gpio_configure_reg[18][10] 
       (.C(csclk),
        .CE(hkspi_n_88),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data55[2]));
  FDCE \gpio_configure_reg[18][11] 
       (.C(csclk),
        .CE(hkspi_n_88),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data55[3]));
  FDCE \gpio_configure_reg[18][12] 
       (.C(csclk),
        .CE(hkspi_n_88),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data55[4]));
  FDPE \gpio_configure_reg[18][1] 
       (.C(csclk),
        .CE(hkspi_n_89),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[18][1] ));
  FDCE \gpio_configure_reg[18][2] 
       (.C(csclk),
        .CE(hkspi_n_89),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[18][2] ));
  FDCE \gpio_configure_reg[18][3] 
       (.C(csclk),
        .CE(hkspi_n_89),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[18][3] ));
  FDCE \gpio_configure_reg[18][4] 
       (.C(csclk),
        .CE(hkspi_n_89),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[18][4] ));
  FDCE \gpio_configure_reg[18][5] 
       (.C(csclk),
        .CE(hkspi_n_89),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[18][5] ));
  FDCE \gpio_configure_reg[18][6] 
       (.C(csclk),
        .CE(hkspi_n_89),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[18][6] ));
  FDCE \gpio_configure_reg[18][7] 
       (.C(csclk),
        .CE(hkspi_n_89),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[18][7] ));
  FDCE \gpio_configure_reg[18][8] 
       (.C(csclk),
        .CE(hkspi_n_88),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data55[0]));
  FDCE \gpio_configure_reg[18][9] 
       (.C(csclk),
        .CE(hkspi_n_88),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data55[1]));
  FDPE \gpio_configure_reg[19][0] 
       (.C(csclk),
        .CE(hkspi_n_93),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[19][0] ));
  FDPE \gpio_configure_reg[19][10] 
       (.C(csclk),
        .CE(hkspi_n_92),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data57[2]));
  FDCE \gpio_configure_reg[19][11] 
       (.C(csclk),
        .CE(hkspi_n_92),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data57[3]));
  FDCE \gpio_configure_reg[19][12] 
       (.C(csclk),
        .CE(hkspi_n_92),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data57[4]));
  FDPE \gpio_configure_reg[19][1] 
       (.C(csclk),
        .CE(hkspi_n_93),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[19][1] ));
  FDCE \gpio_configure_reg[19][2] 
       (.C(csclk),
        .CE(hkspi_n_93),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[19][2] ));
  FDCE \gpio_configure_reg[19][3] 
       (.C(csclk),
        .CE(hkspi_n_93),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_21_in));
  FDCE \gpio_configure_reg[19][4] 
       (.C(csclk),
        .CE(hkspi_n_93),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[19][4] ));
  FDCE \gpio_configure_reg[19][5] 
       (.C(csclk),
        .CE(hkspi_n_93),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[19][5] ));
  FDCE \gpio_configure_reg[19][6] 
       (.C(csclk),
        .CE(hkspi_n_93),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[19][6] ));
  FDCE \gpio_configure_reg[19][7] 
       (.C(csclk),
        .CE(hkspi_n_93),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[19][7] ));
  FDCE \gpio_configure_reg[19][8] 
       (.C(csclk),
        .CE(hkspi_n_92),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data57[0]));
  FDCE \gpio_configure_reg[19][9] 
       (.C(csclk),
        .CE(hkspi_n_92),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data57[1]));
  FDPE \gpio_configure_reg[1][0] 
       (.C(csclk),
        .CE(hkspi_n_22),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[1][0] ));
  FDCE \gpio_configure_reg[1][10] 
       (.C(csclk),
        .CE(hkspi_n_21),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(data21[2]));
  FDPE \gpio_configure_reg[1][11] 
       (.C(csclk),
        .CE(hkspi_n_21),
        .D(hkspi_n_133),
        .PRE(pad_flash_csb_oeb0),
        .Q(data21[3]));
  FDPE \gpio_configure_reg[1][12] 
       (.C(csclk),
        .CE(hkspi_n_21),
        .D(hkspi_n_132),
        .PRE(pad_flash_csb_oeb0),
        .Q(data21[4]));
  FDPE \gpio_configure_reg[1][1] 
       (.C(csclk),
        .CE(hkspi_n_22),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[1][1] ));
  FDCE \gpio_configure_reg[1][2] 
       (.C(csclk),
        .CE(hkspi_n_22),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[1][2] ));
  FDCE \gpio_configure_reg[1][3] 
       (.C(csclk),
        .CE(hkspi_n_22),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[1][3] ));
  FDCE \gpio_configure_reg[1][4] 
       (.C(csclk),
        .CE(hkspi_n_22),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[1][4] ));
  FDCE \gpio_configure_reg[1][5] 
       (.C(csclk),
        .CE(hkspi_n_22),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[1][5] ));
  FDCE \gpio_configure_reg[1][6] 
       (.C(csclk),
        .CE(hkspi_n_22),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[1][6] ));
  FDCE \gpio_configure_reg[1][7] 
       (.C(csclk),
        .CE(hkspi_n_22),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[1][7] ));
  FDCE \gpio_configure_reg[1][8] 
       (.C(csclk),
        .CE(hkspi_n_21),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data21[0]));
  FDCE \gpio_configure_reg[1][9] 
       (.C(csclk),
        .CE(hkspi_n_21),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data21[1]));
  FDPE \gpio_configure_reg[20][0] 
       (.C(csclk),
        .CE(hkspi_n_101),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[20][0] ));
  FDPE \gpio_configure_reg[20][10] 
       (.C(csclk),
        .CE(hkspi_n_100),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data59[2]));
  FDCE \gpio_configure_reg[20][11] 
       (.C(csclk),
        .CE(hkspi_n_100),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data59[3]));
  FDCE \gpio_configure_reg[20][12] 
       (.C(csclk),
        .CE(hkspi_n_100),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data59[4]));
  FDPE \gpio_configure_reg[20][1] 
       (.C(csclk),
        .CE(hkspi_n_101),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[20][1] ));
  FDCE \gpio_configure_reg[20][2] 
       (.C(csclk),
        .CE(hkspi_n_101),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[20][2] ));
  FDCE \gpio_configure_reg[20][3] 
       (.C(csclk),
        .CE(hkspi_n_101),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_22_in));
  FDCE \gpio_configure_reg[20][4] 
       (.C(csclk),
        .CE(hkspi_n_101),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[20][4] ));
  FDCE \gpio_configure_reg[20][5] 
       (.C(csclk),
        .CE(hkspi_n_101),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[20][5] ));
  FDCE \gpio_configure_reg[20][6] 
       (.C(csclk),
        .CE(hkspi_n_101),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[20][6] ));
  FDCE \gpio_configure_reg[20][7] 
       (.C(csclk),
        .CE(hkspi_n_101),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[20][7] ));
  FDCE \gpio_configure_reg[20][8] 
       (.C(csclk),
        .CE(hkspi_n_100),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data59[0]));
  FDCE \gpio_configure_reg[20][9] 
       (.C(csclk),
        .CE(hkspi_n_100),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data59[1]));
  FDPE \gpio_configure_reg[21][0] 
       (.C(csclk),
        .CE(hkspi_n_50),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[21][0] ));
  FDPE \gpio_configure_reg[21][10] 
       (.C(csclk),
        .CE(hkspi_n_49),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data61[2]));
  FDCE \gpio_configure_reg[21][11] 
       (.C(csclk),
        .CE(hkspi_n_49),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data61[3]));
  FDCE \gpio_configure_reg[21][12] 
       (.C(csclk),
        .CE(hkspi_n_49),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data61[4]));
  FDPE \gpio_configure_reg[21][1] 
       (.C(csclk),
        .CE(hkspi_n_50),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[21][1] ));
  FDCE \gpio_configure_reg[21][2] 
       (.C(csclk),
        .CE(hkspi_n_50),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[21][2] ));
  FDCE \gpio_configure_reg[21][3] 
       (.C(csclk),
        .CE(hkspi_n_50),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_23_in));
  FDCE \gpio_configure_reg[21][4] 
       (.C(csclk),
        .CE(hkspi_n_50),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[21][4] ));
  FDCE \gpio_configure_reg[21][5] 
       (.C(csclk),
        .CE(hkspi_n_50),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[21][5] ));
  FDCE \gpio_configure_reg[21][6] 
       (.C(csclk),
        .CE(hkspi_n_50),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[21][6] ));
  FDCE \gpio_configure_reg[21][7] 
       (.C(csclk),
        .CE(hkspi_n_50),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[21][7] ));
  FDCE \gpio_configure_reg[21][8] 
       (.C(csclk),
        .CE(hkspi_n_49),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data61[0]));
  FDCE \gpio_configure_reg[21][9] 
       (.C(csclk),
        .CE(hkspi_n_49),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data61[1]));
  FDPE \gpio_configure_reg[22][0] 
       (.C(csclk),
        .CE(hkspi_n_99),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[22][0] ));
  FDPE \gpio_configure_reg[22][10] 
       (.C(csclk),
        .CE(hkspi_n_98),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data63[2]));
  FDCE \gpio_configure_reg[22][11] 
       (.C(csclk),
        .CE(hkspi_n_98),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data63[3]));
  FDCE \gpio_configure_reg[22][12] 
       (.C(csclk),
        .CE(hkspi_n_98),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data63[4]));
  FDPE \gpio_configure_reg[22][1] 
       (.C(csclk),
        .CE(hkspi_n_99),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[22][1] ));
  FDCE \gpio_configure_reg[22][2] 
       (.C(csclk),
        .CE(hkspi_n_99),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[22][2] ));
  FDCE \gpio_configure_reg[22][3] 
       (.C(csclk),
        .CE(hkspi_n_99),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_24_in));
  FDCE \gpio_configure_reg[22][4] 
       (.C(csclk),
        .CE(hkspi_n_99),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[22][4] ));
  FDCE \gpio_configure_reg[22][5] 
       (.C(csclk),
        .CE(hkspi_n_99),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[22][5] ));
  FDCE \gpio_configure_reg[22][6] 
       (.C(csclk),
        .CE(hkspi_n_99),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[22][6] ));
  FDCE \gpio_configure_reg[22][7] 
       (.C(csclk),
        .CE(hkspi_n_99),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[22][7] ));
  FDCE \gpio_configure_reg[22][8] 
       (.C(csclk),
        .CE(hkspi_n_98),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data63[0]));
  FDCE \gpio_configure_reg[22][9] 
       (.C(csclk),
        .CE(hkspi_n_98),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data63[1]));
  FDPE \gpio_configure_reg[23][0] 
       (.C(csclk),
        .CE(hkspi_n_52),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[23][0] ));
  FDPE \gpio_configure_reg[23][10] 
       (.C(csclk),
        .CE(hkspi_n_51),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data65[2]));
  FDCE \gpio_configure_reg[23][11] 
       (.C(csclk),
        .CE(hkspi_n_51),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data65[3]));
  FDCE \gpio_configure_reg[23][12] 
       (.C(csclk),
        .CE(hkspi_n_51),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data65[4]));
  FDPE \gpio_configure_reg[23][1] 
       (.C(csclk),
        .CE(hkspi_n_52),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[23][1] ));
  FDCE \gpio_configure_reg[23][2] 
       (.C(csclk),
        .CE(hkspi_n_52),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[23][2] ));
  FDCE \gpio_configure_reg[23][3] 
       (.C(csclk),
        .CE(hkspi_n_52),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_25_in));
  FDCE \gpio_configure_reg[23][4] 
       (.C(csclk),
        .CE(hkspi_n_52),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[23][4] ));
  FDCE \gpio_configure_reg[23][5] 
       (.C(csclk),
        .CE(hkspi_n_52),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[23][5] ));
  FDCE \gpio_configure_reg[23][6] 
       (.C(csclk),
        .CE(hkspi_n_52),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[23][6] ));
  FDCE \gpio_configure_reg[23][7] 
       (.C(csclk),
        .CE(hkspi_n_52),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[23][7] ));
  FDCE \gpio_configure_reg[23][8] 
       (.C(csclk),
        .CE(hkspi_n_51),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data65[0]));
  FDCE \gpio_configure_reg[23][9] 
       (.C(csclk),
        .CE(hkspi_n_51),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data65[1]));
  FDPE \gpio_configure_reg[24][0] 
       (.C(csclk),
        .CE(hkspi_n_54),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[24][0] ));
  FDPE \gpio_configure_reg[24][10] 
       (.C(csclk),
        .CE(hkspi_n_53),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data67[2]));
  FDCE \gpio_configure_reg[24][11] 
       (.C(csclk),
        .CE(hkspi_n_53),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data67[3]));
  FDCE \gpio_configure_reg[24][12] 
       (.C(csclk),
        .CE(hkspi_n_53),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data67[4]));
  FDPE \gpio_configure_reg[24][1] 
       (.C(csclk),
        .CE(hkspi_n_54),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[24][1] ));
  FDCE \gpio_configure_reg[24][2] 
       (.C(csclk),
        .CE(hkspi_n_54),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[24][2] ));
  FDCE \gpio_configure_reg[24][3] 
       (.C(csclk),
        .CE(hkspi_n_54),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_26_in));
  FDCE \gpio_configure_reg[24][4] 
       (.C(csclk),
        .CE(hkspi_n_54),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[24][4] ));
  FDCE \gpio_configure_reg[24][5] 
       (.C(csclk),
        .CE(hkspi_n_54),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[24][5] ));
  FDCE \gpio_configure_reg[24][6] 
       (.C(csclk),
        .CE(hkspi_n_54),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[24][6] ));
  FDCE \gpio_configure_reg[24][7] 
       (.C(csclk),
        .CE(hkspi_n_54),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[24][7] ));
  FDCE \gpio_configure_reg[24][8] 
       (.C(csclk),
        .CE(hkspi_n_53),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data67[0]));
  FDCE \gpio_configure_reg[24][9] 
       (.C(csclk),
        .CE(hkspi_n_53),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data67[1]));
  FDPE \gpio_configure_reg[25][0] 
       (.C(csclk),
        .CE(hkspi_n_10),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[25][0] ));
  FDPE \gpio_configure_reg[25][10] 
       (.C(csclk),
        .CE(hkspi_n_9),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data69[2]));
  FDCE \gpio_configure_reg[25][11] 
       (.C(csclk),
        .CE(hkspi_n_9),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data69[3]));
  FDCE \gpio_configure_reg[25][12] 
       (.C(csclk),
        .CE(hkspi_n_9),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data69[4]));
  FDPE \gpio_configure_reg[25][1] 
       (.C(csclk),
        .CE(hkspi_n_10),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[25][1] ));
  FDCE \gpio_configure_reg[25][2] 
       (.C(csclk),
        .CE(hkspi_n_10),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[25][2] ));
  FDCE \gpio_configure_reg[25][3] 
       (.C(csclk),
        .CE(hkspi_n_10),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_27_in));
  FDCE \gpio_configure_reg[25][4] 
       (.C(csclk),
        .CE(hkspi_n_10),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[25][4] ));
  FDCE \gpio_configure_reg[25][5] 
       (.C(csclk),
        .CE(hkspi_n_10),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[25][5] ));
  FDCE \gpio_configure_reg[25][6] 
       (.C(csclk),
        .CE(hkspi_n_10),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[25][6] ));
  FDCE \gpio_configure_reg[25][7] 
       (.C(csclk),
        .CE(hkspi_n_10),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[25][7] ));
  FDCE \gpio_configure_reg[25][8] 
       (.C(csclk),
        .CE(hkspi_n_9),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data69[0]));
  FDCE \gpio_configure_reg[25][9] 
       (.C(csclk),
        .CE(hkspi_n_9),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data69[1]));
  FDPE \gpio_configure_reg[26][0] 
       (.C(csclk),
        .CE(hkspi_n_109),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[26][0] ));
  FDPE \gpio_configure_reg[26][10] 
       (.C(csclk),
        .CE(hkspi_n_108),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data71[2]));
  FDCE \gpio_configure_reg[26][11] 
       (.C(csclk),
        .CE(hkspi_n_108),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data71[3]));
  FDCE \gpio_configure_reg[26][12] 
       (.C(csclk),
        .CE(hkspi_n_108),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data71[4]));
  FDPE \gpio_configure_reg[26][1] 
       (.C(csclk),
        .CE(hkspi_n_109),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[26][1] ));
  FDCE \gpio_configure_reg[26][2] 
       (.C(csclk),
        .CE(hkspi_n_109),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[26][2] ));
  FDCE \gpio_configure_reg[26][3] 
       (.C(csclk),
        .CE(hkspi_n_109),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_28_in));
  FDCE \gpio_configure_reg[26][4] 
       (.C(csclk),
        .CE(hkspi_n_109),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[26][4] ));
  FDCE \gpio_configure_reg[26][5] 
       (.C(csclk),
        .CE(hkspi_n_109),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[26][5] ));
  FDCE \gpio_configure_reg[26][6] 
       (.C(csclk),
        .CE(hkspi_n_109),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[26][6] ));
  FDCE \gpio_configure_reg[26][7] 
       (.C(csclk),
        .CE(hkspi_n_109),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[26][7] ));
  FDCE \gpio_configure_reg[26][8] 
       (.C(csclk),
        .CE(hkspi_n_108),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data71[0]));
  FDCE \gpio_configure_reg[26][9] 
       (.C(csclk),
        .CE(hkspi_n_108),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data71[1]));
  FDPE \gpio_configure_reg[27][0] 
       (.C(csclk),
        .CE(hkspi_n_56),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[27][0] ));
  FDPE \gpio_configure_reg[27][10] 
       (.C(csclk),
        .CE(hkspi_n_55),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data73[2]));
  FDCE \gpio_configure_reg[27][11] 
       (.C(csclk),
        .CE(hkspi_n_55),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data73[3]));
  FDCE \gpio_configure_reg[27][12] 
       (.C(csclk),
        .CE(hkspi_n_55),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data73[4]));
  FDPE \gpio_configure_reg[27][1] 
       (.C(csclk),
        .CE(hkspi_n_56),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[27][1] ));
  FDCE \gpio_configure_reg[27][2] 
       (.C(csclk),
        .CE(hkspi_n_56),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[27][2] ));
  FDCE \gpio_configure_reg[27][3] 
       (.C(csclk),
        .CE(hkspi_n_56),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_29_in));
  FDCE \gpio_configure_reg[27][4] 
       (.C(csclk),
        .CE(hkspi_n_56),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[27][4] ));
  FDCE \gpio_configure_reg[27][5] 
       (.C(csclk),
        .CE(hkspi_n_56),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[27][5] ));
  FDCE \gpio_configure_reg[27][6] 
       (.C(csclk),
        .CE(hkspi_n_56),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[27][6] ));
  FDCE \gpio_configure_reg[27][7] 
       (.C(csclk),
        .CE(hkspi_n_56),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[27][7] ));
  FDCE \gpio_configure_reg[27][8] 
       (.C(csclk),
        .CE(hkspi_n_55),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data73[0]));
  FDCE \gpio_configure_reg[27][9] 
       (.C(csclk),
        .CE(hkspi_n_55),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data73[1]));
  FDPE \gpio_configure_reg[28][0] 
       (.C(csclk),
        .CE(hkspi_n_58),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[28][0] ));
  FDPE \gpio_configure_reg[28][10] 
       (.C(csclk),
        .CE(hkspi_n_57),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data75[2]));
  FDCE \gpio_configure_reg[28][11] 
       (.C(csclk),
        .CE(hkspi_n_57),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data75[3]));
  FDCE \gpio_configure_reg[28][12] 
       (.C(csclk),
        .CE(hkspi_n_57),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data75[4]));
  FDPE \gpio_configure_reg[28][1] 
       (.C(csclk),
        .CE(hkspi_n_58),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[28][1] ));
  FDCE \gpio_configure_reg[28][2] 
       (.C(csclk),
        .CE(hkspi_n_58),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[28][2] ));
  FDCE \gpio_configure_reg[28][3] 
       (.C(csclk),
        .CE(hkspi_n_58),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_30_in));
  FDCE \gpio_configure_reg[28][4] 
       (.C(csclk),
        .CE(hkspi_n_58),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[28][4] ));
  FDCE \gpio_configure_reg[28][5] 
       (.C(csclk),
        .CE(hkspi_n_58),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[28][5] ));
  FDCE \gpio_configure_reg[28][6] 
       (.C(csclk),
        .CE(hkspi_n_58),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[28][6] ));
  FDCE \gpio_configure_reg[28][7] 
       (.C(csclk),
        .CE(hkspi_n_58),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[28][7] ));
  FDCE \gpio_configure_reg[28][8] 
       (.C(csclk),
        .CE(hkspi_n_57),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data75[0]));
  FDCE \gpio_configure_reg[28][9] 
       (.C(csclk),
        .CE(hkspi_n_57),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data75[1]));
  FDPE \gpio_configure_reg[29][0] 
       (.C(csclk),
        .CE(hkspi_n_28),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[29][0] ));
  FDPE \gpio_configure_reg[29][10] 
       (.C(csclk),
        .CE(hkspi_n_27),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data77[2]));
  FDCE \gpio_configure_reg[29][11] 
       (.C(csclk),
        .CE(hkspi_n_27),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data77[3]));
  FDCE \gpio_configure_reg[29][12] 
       (.C(csclk),
        .CE(hkspi_n_27),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data77[4]));
  FDPE \gpio_configure_reg[29][1] 
       (.C(csclk),
        .CE(hkspi_n_28),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[29][1] ));
  FDCE \gpio_configure_reg[29][2] 
       (.C(csclk),
        .CE(hkspi_n_28),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[29][2] ));
  FDCE \gpio_configure_reg[29][3] 
       (.C(csclk),
        .CE(hkspi_n_28),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_31_in));
  FDCE \gpio_configure_reg[29][4] 
       (.C(csclk),
        .CE(hkspi_n_28),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[29][4] ));
  FDCE \gpio_configure_reg[29][5] 
       (.C(csclk),
        .CE(hkspi_n_28),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[29][5] ));
  FDCE \gpio_configure_reg[29][6] 
       (.C(csclk),
        .CE(hkspi_n_28),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[29][6] ));
  FDCE \gpio_configure_reg[29][7] 
       (.C(csclk),
        .CE(hkspi_n_28),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[29][7] ));
  FDCE \gpio_configure_reg[29][8] 
       (.C(csclk),
        .CE(hkspi_n_27),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data77[0]));
  FDCE \gpio_configure_reg[29][9] 
       (.C(csclk),
        .CE(hkspi_n_27),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data77[1]));
  FDPE \gpio_configure_reg[2][0] 
       (.C(csclk),
        .CE(hkspi_n_91),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[2][0] ));
  FDPE \gpio_configure_reg[2][10] 
       (.C(csclk),
        .CE(hkspi_n_90),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data23[2]));
  FDCE \gpio_configure_reg[2][11] 
       (.C(csclk),
        .CE(hkspi_n_90),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data23[3]));
  FDCE \gpio_configure_reg[2][12] 
       (.C(csclk),
        .CE(hkspi_n_90),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data23[4]));
  FDPE \gpio_configure_reg[2][1] 
       (.C(csclk),
        .CE(hkspi_n_91),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[2][1] ));
  FDCE \gpio_configure_reg[2][2] 
       (.C(csclk),
        .CE(hkspi_n_91),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[2][2] ));
  FDCE \gpio_configure_reg[2][3] 
       (.C(csclk),
        .CE(hkspi_n_91),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_5_in));
  FDCE \gpio_configure_reg[2][4] 
       (.C(csclk),
        .CE(hkspi_n_91),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[2][4] ));
  FDCE \gpio_configure_reg[2][5] 
       (.C(csclk),
        .CE(hkspi_n_91),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[2][5] ));
  FDCE \gpio_configure_reg[2][6] 
       (.C(csclk),
        .CE(hkspi_n_91),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[2][6] ));
  FDCE \gpio_configure_reg[2][7] 
       (.C(csclk),
        .CE(hkspi_n_91),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[2][7] ));
  FDCE \gpio_configure_reg[2][8] 
       (.C(csclk),
        .CE(hkspi_n_90),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data23[0]));
  FDCE \gpio_configure_reg[2][9] 
       (.C(csclk),
        .CE(hkspi_n_90),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data23[1]));
  FDPE \gpio_configure_reg[30][0] 
       (.C(csclk),
        .CE(hkspi_n_60),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[30][0] ));
  FDPE \gpio_configure_reg[30][10] 
       (.C(csclk),
        .CE(hkspi_n_59),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data79[2]));
  FDCE \gpio_configure_reg[30][11] 
       (.C(csclk),
        .CE(hkspi_n_59),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data79[3]));
  FDCE \gpio_configure_reg[30][12] 
       (.C(csclk),
        .CE(hkspi_n_59),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data79[4]));
  FDPE \gpio_configure_reg[30][1] 
       (.C(csclk),
        .CE(hkspi_n_60),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[30][1] ));
  FDCE \gpio_configure_reg[30][2] 
       (.C(csclk),
        .CE(hkspi_n_60),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[30][2] ));
  FDCE \gpio_configure_reg[30][3] 
       (.C(csclk),
        .CE(hkspi_n_60),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_32_in));
  FDCE \gpio_configure_reg[30][4] 
       (.C(csclk),
        .CE(hkspi_n_60),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[30][4] ));
  FDCE \gpio_configure_reg[30][5] 
       (.C(csclk),
        .CE(hkspi_n_60),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[30][5] ));
  FDCE \gpio_configure_reg[30][6] 
       (.C(csclk),
        .CE(hkspi_n_60),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[30][6] ));
  FDCE \gpio_configure_reg[30][7] 
       (.C(csclk),
        .CE(hkspi_n_60),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[30][7] ));
  FDCE \gpio_configure_reg[30][8] 
       (.C(csclk),
        .CE(hkspi_n_59),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data79[0]));
  FDCE \gpio_configure_reg[30][9] 
       (.C(csclk),
        .CE(hkspi_n_59),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data79[1]));
  FDPE \gpio_configure_reg[31][0] 
       (.C(csclk),
        .CE(hkspi_n_30),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[31][0] ));
  FDPE \gpio_configure_reg[31][10] 
       (.C(csclk),
        .CE(hkspi_n_29),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data81[2]));
  FDCE \gpio_configure_reg[31][11] 
       (.C(csclk),
        .CE(hkspi_n_29),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data81[3]));
  FDCE \gpio_configure_reg[31][12] 
       (.C(csclk),
        .CE(hkspi_n_29),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data81[4]));
  FDPE \gpio_configure_reg[31][1] 
       (.C(csclk),
        .CE(hkspi_n_30),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[31][1] ));
  FDCE \gpio_configure_reg[31][2] 
       (.C(csclk),
        .CE(hkspi_n_30),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[31][2] ));
  FDCE \gpio_configure_reg[31][3] 
       (.C(csclk),
        .CE(hkspi_n_30),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_33_in));
  FDCE \gpio_configure_reg[31][4] 
       (.C(csclk),
        .CE(hkspi_n_30),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[31][4] ));
  FDCE \gpio_configure_reg[31][5] 
       (.C(csclk),
        .CE(hkspi_n_30),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[31][5] ));
  FDCE \gpio_configure_reg[31][6] 
       (.C(csclk),
        .CE(hkspi_n_30),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[31][6] ));
  FDCE \gpio_configure_reg[31][7] 
       (.C(csclk),
        .CE(hkspi_n_30),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[31][7] ));
  FDCE \gpio_configure_reg[31][8] 
       (.C(csclk),
        .CE(hkspi_n_29),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data81[0]));
  FDCE \gpio_configure_reg[31][9] 
       (.C(csclk),
        .CE(hkspi_n_29),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data81[1]));
  FDPE \gpio_configure_reg[32][0] 
       (.C(csclk),
        .CE(hkspi_n_20),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[32][0] ));
  FDPE \gpio_configure_reg[32][10] 
       (.C(csclk),
        .CE(hkspi_n_19),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data83[2]));
  FDCE \gpio_configure_reg[32][11] 
       (.C(csclk),
        .CE(hkspi_n_19),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data83[3]));
  FDCE \gpio_configure_reg[32][12] 
       (.C(csclk),
        .CE(hkspi_n_19),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data83[4]));
  FDPE \gpio_configure_reg[32][1] 
       (.C(csclk),
        .CE(hkspi_n_20),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[32][1] ));
  FDCE \gpio_configure_reg[32][2] 
       (.C(csclk),
        .CE(hkspi_n_20),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[32][2] ));
  FDCE \gpio_configure_reg[32][3] 
       (.C(csclk),
        .CE(hkspi_n_20),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_34_in));
  FDCE \gpio_configure_reg[32][4] 
       (.C(csclk),
        .CE(hkspi_n_20),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[32][4] ));
  FDCE \gpio_configure_reg[32][5] 
       (.C(csclk),
        .CE(hkspi_n_20),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[32][5] ));
  FDCE \gpio_configure_reg[32][6] 
       (.C(csclk),
        .CE(hkspi_n_20),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[32][6] ));
  FDCE \gpio_configure_reg[32][7] 
       (.C(csclk),
        .CE(hkspi_n_20),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[32][7] ));
  FDCE \gpio_configure_reg[32][8] 
       (.C(csclk),
        .CE(hkspi_n_19),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data83[0]));
  FDCE \gpio_configure_reg[32][9] 
       (.C(csclk),
        .CE(hkspi_n_19),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data83[1]));
  FDPE \gpio_configure_reg[33][0] 
       (.C(csclk),
        .CE(hkspi_n_48),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[33][0] ));
  FDPE \gpio_configure_reg[33][10] 
       (.C(csclk),
        .CE(hkspi_n_47),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data85[2]));
  FDCE \gpio_configure_reg[33][11] 
       (.C(csclk),
        .CE(hkspi_n_47),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data85[3]));
  FDCE \gpio_configure_reg[33][12] 
       (.C(csclk),
        .CE(hkspi_n_47),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data85[4]));
  FDPE \gpio_configure_reg[33][1] 
       (.C(csclk),
        .CE(hkspi_n_48),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[33][1] ));
  FDCE \gpio_configure_reg[33][2] 
       (.C(csclk),
        .CE(hkspi_n_48),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[33][2] ));
  FDCE \gpio_configure_reg[33][3] 
       (.C(csclk),
        .CE(hkspi_n_48),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_35_in));
  FDCE \gpio_configure_reg[33][4] 
       (.C(csclk),
        .CE(hkspi_n_48),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[33][4] ));
  FDCE \gpio_configure_reg[33][5] 
       (.C(csclk),
        .CE(hkspi_n_48),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[33][5] ));
  FDCE \gpio_configure_reg[33][6] 
       (.C(csclk),
        .CE(hkspi_n_48),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[33][6] ));
  FDCE \gpio_configure_reg[33][7] 
       (.C(csclk),
        .CE(hkspi_n_48),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[33][7] ));
  FDCE \gpio_configure_reg[33][8] 
       (.C(csclk),
        .CE(hkspi_n_47),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data85[0]));
  FDCE \gpio_configure_reg[33][9] 
       (.C(csclk),
        .CE(hkspi_n_47),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data85[1]));
  FDPE \gpio_configure_reg[34][0] 
       (.C(csclk),
        .CE(hkspi_n_107),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[34][0] ));
  FDPE \gpio_configure_reg[34][10] 
       (.C(csclk),
        .CE(hkspi_n_106),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data87[2]));
  FDCE \gpio_configure_reg[34][11] 
       (.C(csclk),
        .CE(hkspi_n_106),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data87[3]));
  FDCE \gpio_configure_reg[34][12] 
       (.C(csclk),
        .CE(hkspi_n_106),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data87[4]));
  FDPE \gpio_configure_reg[34][1] 
       (.C(csclk),
        .CE(hkspi_n_107),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[34][1] ));
  FDCE \gpio_configure_reg[34][2] 
       (.C(csclk),
        .CE(hkspi_n_107),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[34][2] ));
  FDCE \gpio_configure_reg[34][3] 
       (.C(csclk),
        .CE(hkspi_n_107),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_36_in));
  FDCE \gpio_configure_reg[34][4] 
       (.C(csclk),
        .CE(hkspi_n_107),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[34][4] ));
  FDCE \gpio_configure_reg[34][5] 
       (.C(csclk),
        .CE(hkspi_n_107),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[34][5] ));
  FDCE \gpio_configure_reg[34][6] 
       (.C(csclk),
        .CE(hkspi_n_107),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[34][6] ));
  FDCE \gpio_configure_reg[34][7] 
       (.C(csclk),
        .CE(hkspi_n_107),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[34][7] ));
  FDCE \gpio_configure_reg[34][8] 
       (.C(csclk),
        .CE(hkspi_n_106),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data87[0]));
  FDCE \gpio_configure_reg[34][9] 
       (.C(csclk),
        .CE(hkspi_n_106),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data87[1]));
  FDPE \gpio_configure_reg[35][0] 
       (.C(csclk),
        .CE(hkspi_n_42),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[35][0] ));
  FDPE \gpio_configure_reg[35][10] 
       (.C(csclk),
        .CE(hkspi_n_41),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data89[2]));
  FDCE \gpio_configure_reg[35][11] 
       (.C(csclk),
        .CE(hkspi_n_41),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data89[3]));
  FDCE \gpio_configure_reg[35][12] 
       (.C(csclk),
        .CE(hkspi_n_41),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data89[4]));
  FDPE \gpio_configure_reg[35][1] 
       (.C(csclk),
        .CE(hkspi_n_42),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[35][1] ));
  FDCE \gpio_configure_reg[35][2] 
       (.C(csclk),
        .CE(hkspi_n_42),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[35][2] ));
  FDCE \gpio_configure_reg[35][3] 
       (.C(csclk),
        .CE(hkspi_n_42),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg[35][3]_0 ));
  FDCE \gpio_configure_reg[35][4] 
       (.C(csclk),
        .CE(hkspi_n_42),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[35][4] ));
  FDCE \gpio_configure_reg[35][5] 
       (.C(csclk),
        .CE(hkspi_n_42),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[35][5] ));
  FDCE \gpio_configure_reg[35][6] 
       (.C(csclk),
        .CE(hkspi_n_42),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[35][6] ));
  FDCE \gpio_configure_reg[35][7] 
       (.C(csclk),
        .CE(hkspi_n_42),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[35][7] ));
  FDCE \gpio_configure_reg[35][8] 
       (.C(csclk),
        .CE(hkspi_n_41),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data89[0]));
  FDCE \gpio_configure_reg[35][9] 
       (.C(csclk),
        .CE(hkspi_n_41),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data89[1]));
  FDPE \gpio_configure_reg[36][0] 
       (.C(csclk),
        .CE(hkspi_n_40),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[36][0] ));
  FDCE \gpio_configure_reg[36][10] 
       (.C(csclk),
        .CE(hkspi_n_39),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(data91[2]));
  FDPE \gpio_configure_reg[36][11] 
       (.C(csclk),
        .CE(hkspi_n_39),
        .D(hkspi_n_133),
        .PRE(pad_flash_csb_oeb0),
        .Q(data91[3]));
  FDPE \gpio_configure_reg[36][12] 
       (.C(csclk),
        .CE(hkspi_n_39),
        .D(hkspi_n_132),
        .PRE(pad_flash_csb_oeb0),
        .Q(data91[4]));
  FDPE \gpio_configure_reg[36][1] 
       (.C(csclk),
        .CE(hkspi_n_40),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[36][1] ));
  FDCE \gpio_configure_reg[36][2] 
       (.C(csclk),
        .CE(hkspi_n_40),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[36][2] ));
  FDCE \gpio_configure_reg[36][3] 
       (.C(csclk),
        .CE(hkspi_n_40),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg[36][3]_0 ));
  FDCE \gpio_configure_reg[36][4] 
       (.C(csclk),
        .CE(hkspi_n_40),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[36][4] ));
  FDCE \gpio_configure_reg[36][5] 
       (.C(csclk),
        .CE(hkspi_n_40),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[36][5] ));
  FDCE \gpio_configure_reg[36][6] 
       (.C(csclk),
        .CE(hkspi_n_40),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[36][6] ));
  FDCE \gpio_configure_reg[36][7] 
       (.C(csclk),
        .CE(hkspi_n_40),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[36][7] ));
  FDCE \gpio_configure_reg[36][8] 
       (.C(csclk),
        .CE(hkspi_n_39),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data91[0]));
  FDCE \gpio_configure_reg[36][9] 
       (.C(csclk),
        .CE(hkspi_n_39),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data91[1]));
  FDPE \gpio_configure_reg[37][0] 
       (.C(csclk),
        .CE(hkspi_n_38),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[37][0] ));
  FDCE \gpio_configure_reg[37][10] 
       (.C(csclk),
        .CE(hkspi_n_37),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(data93[2]));
  FDPE \gpio_configure_reg[37][11] 
       (.C(csclk),
        .CE(hkspi_n_37),
        .D(hkspi_n_133),
        .PRE(pad_flash_csb_oeb0),
        .Q(data93[3]));
  FDPE \gpio_configure_reg[37][12] 
       (.C(csclk),
        .CE(hkspi_n_37),
        .D(hkspi_n_132),
        .PRE(pad_flash_csb_oeb0),
        .Q(data93[4]));
  FDPE \gpio_configure_reg[37][1] 
       (.C(csclk),
        .CE(hkspi_n_38),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[37][1] ));
  FDCE \gpio_configure_reg[37][2] 
       (.C(csclk),
        .CE(hkspi_n_38),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[37][2] ));
  FDCE \gpio_configure_reg[37][3] 
       (.C(csclk),
        .CE(hkspi_n_38),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg[37][3]_0 ));
  FDCE \gpio_configure_reg[37][4] 
       (.C(csclk),
        .CE(hkspi_n_38),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[37][4] ));
  FDCE \gpio_configure_reg[37][5] 
       (.C(csclk),
        .CE(hkspi_n_38),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[37][5] ));
  FDCE \gpio_configure_reg[37][6] 
       (.C(csclk),
        .CE(hkspi_n_38),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[37][6] ));
  FDCE \gpio_configure_reg[37][7] 
       (.C(csclk),
        .CE(hkspi_n_38),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[37][7] ));
  FDCE \gpio_configure_reg[37][8] 
       (.C(csclk),
        .CE(hkspi_n_37),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data93[0]));
  FDCE \gpio_configure_reg[37][9] 
       (.C(csclk),
        .CE(hkspi_n_37),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data93[1]));
  FDPE \gpio_configure_reg[3][0] 
       (.C(csclk),
        .CE(hkspi_n_95),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[3][0] ));
  FDCE \gpio_configure_reg[3][10] 
       (.C(csclk),
        .CE(hkspi_n_94),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(data25[2]));
  FDPE \gpio_configure_reg[3][11] 
       (.C(csclk),
        .CE(hkspi_n_94),
        .D(hkspi_n_133),
        .PRE(pad_flash_csb_oeb0),
        .Q(data25[3]));
  FDCE \gpio_configure_reg[3][12] 
       (.C(csclk),
        .CE(hkspi_n_94),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data25[4]));
  FDCE \gpio_configure_reg[3][1] 
       (.C(csclk),
        .CE(hkspi_n_95),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(\gpio_configure_reg_n_0_[3][1] ));
  FDCE \gpio_configure_reg[3][2] 
       (.C(csclk),
        .CE(hkspi_n_95),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[3][2] ));
  FDCE \gpio_configure_reg[3][3] 
       (.C(csclk),
        .CE(hkspi_n_95),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[3][3] ));
  FDCE \gpio_configure_reg[3][4] 
       (.C(csclk),
        .CE(hkspi_n_95),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[3][4] ));
  FDCE \gpio_configure_reg[3][5] 
       (.C(csclk),
        .CE(hkspi_n_95),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[3][5] ));
  FDCE \gpio_configure_reg[3][6] 
       (.C(csclk),
        .CE(hkspi_n_95),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[3][6] ));
  FDCE \gpio_configure_reg[3][7] 
       (.C(csclk),
        .CE(hkspi_n_95),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[3][7] ));
  FDCE \gpio_configure_reg[3][8] 
       (.C(csclk),
        .CE(hkspi_n_94),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data25[0]));
  FDCE \gpio_configure_reg[3][9] 
       (.C(csclk),
        .CE(hkspi_n_94),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data25[1]));
  FDPE \gpio_configure_reg[4][0] 
       (.C(csclk),
        .CE(hkspi_n_103),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[4][0] ));
  FDPE \gpio_configure_reg[4][10] 
       (.C(csclk),
        .CE(hkspi_n_102),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data27[2]));
  FDCE \gpio_configure_reg[4][11] 
       (.C(csclk),
        .CE(hkspi_n_102),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data27[3]));
  FDCE \gpio_configure_reg[4][12] 
       (.C(csclk),
        .CE(hkspi_n_102),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data27[4]));
  FDPE \gpio_configure_reg[4][1] 
       (.C(csclk),
        .CE(hkspi_n_103),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[4][1] ));
  FDCE \gpio_configure_reg[4][2] 
       (.C(csclk),
        .CE(hkspi_n_103),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[4][2] ));
  FDCE \gpio_configure_reg[4][3] 
       (.C(csclk),
        .CE(hkspi_n_103),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[4][3] ));
  FDCE \gpio_configure_reg[4][4] 
       (.C(csclk),
        .CE(hkspi_n_103),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[4][4] ));
  FDCE \gpio_configure_reg[4][5] 
       (.C(csclk),
        .CE(hkspi_n_103),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[4][5] ));
  FDCE \gpio_configure_reg[4][6] 
       (.C(csclk),
        .CE(hkspi_n_103),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[4][6] ));
  FDCE \gpio_configure_reg[4][7] 
       (.C(csclk),
        .CE(hkspi_n_103),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[4][7] ));
  FDCE \gpio_configure_reg[4][8] 
       (.C(csclk),
        .CE(hkspi_n_102),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data27[0]));
  FDCE \gpio_configure_reg[4][9] 
       (.C(csclk),
        .CE(hkspi_n_102),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data27[1]));
  FDPE \gpio_configure_reg[5][0] 
       (.C(csclk),
        .CE(hkspi_n_44),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[5][0] ));
  FDPE \gpio_configure_reg[5][10] 
       (.C(csclk),
        .CE(hkspi_n_43),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data29[2]));
  FDCE \gpio_configure_reg[5][11] 
       (.C(csclk),
        .CE(hkspi_n_43),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data29[3]));
  FDCE \gpio_configure_reg[5][12] 
       (.C(csclk),
        .CE(hkspi_n_43),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data29[4]));
  FDPE \gpio_configure_reg[5][1] 
       (.C(csclk),
        .CE(hkspi_n_44),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[5][1] ));
  FDCE \gpio_configure_reg[5][2] 
       (.C(csclk),
        .CE(hkspi_n_44),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[5][2] ));
  FDCE \gpio_configure_reg[5][3] 
       (.C(csclk),
        .CE(hkspi_n_44),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_7_in));
  FDCE \gpio_configure_reg[5][4] 
       (.C(csclk),
        .CE(hkspi_n_44),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[5][4] ));
  FDCE \gpio_configure_reg[5][5] 
       (.C(csclk),
        .CE(hkspi_n_44),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[5][5] ));
  FDCE \gpio_configure_reg[5][6] 
       (.C(csclk),
        .CE(hkspi_n_44),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[5][6] ));
  FDCE \gpio_configure_reg[5][7] 
       (.C(csclk),
        .CE(hkspi_n_44),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[5][7] ));
  FDCE \gpio_configure_reg[5][8] 
       (.C(csclk),
        .CE(hkspi_n_43),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data29[0]));
  FDCE \gpio_configure_reg[5][9] 
       (.C(csclk),
        .CE(hkspi_n_43),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data29[1]));
  FDPE \gpio_configure_reg[6][0] 
       (.C(csclk),
        .CE(hkspi_n_97),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[6][0] ));
  FDPE \gpio_configure_reg[6][10] 
       (.C(csclk),
        .CE(hkspi_n_96),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data31[2]));
  FDCE \gpio_configure_reg[6][11] 
       (.C(csclk),
        .CE(hkspi_n_96),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data31[3]));
  FDCE \gpio_configure_reg[6][12] 
       (.C(csclk),
        .CE(hkspi_n_96),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data31[4]));
  FDPE \gpio_configure_reg[6][1] 
       (.C(csclk),
        .CE(hkspi_n_97),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[6][1] ));
  FDCE \gpio_configure_reg[6][2] 
       (.C(csclk),
        .CE(hkspi_n_97),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[6][2] ));
  FDCE \gpio_configure_reg[6][3] 
       (.C(csclk),
        .CE(hkspi_n_97),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[6][3] ));
  FDCE \gpio_configure_reg[6][4] 
       (.C(csclk),
        .CE(hkspi_n_97),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[6][4] ));
  FDCE \gpio_configure_reg[6][5] 
       (.C(csclk),
        .CE(hkspi_n_97),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[6][5] ));
  FDCE \gpio_configure_reg[6][6] 
       (.C(csclk),
        .CE(hkspi_n_97),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[6][6] ));
  FDCE \gpio_configure_reg[6][7] 
       (.C(csclk),
        .CE(hkspi_n_97),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[6][7] ));
  FDCE \gpio_configure_reg[6][8] 
       (.C(csclk),
        .CE(hkspi_n_96),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data31[0]));
  FDCE \gpio_configure_reg[6][9] 
       (.C(csclk),
        .CE(hkspi_n_96),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data31[1]));
  FDPE \gpio_configure_reg[7][0] 
       (.C(csclk),
        .CE(hkspi_n_34),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[7][0] ));
  FDPE \gpio_configure_reg[7][10] 
       (.C(csclk),
        .CE(hkspi_n_33),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data33[2]));
  FDCE \gpio_configure_reg[7][11] 
       (.C(csclk),
        .CE(hkspi_n_33),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data33[3]));
  FDCE \gpio_configure_reg[7][12] 
       (.C(csclk),
        .CE(hkspi_n_33),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data33[4]));
  FDPE \gpio_configure_reg[7][1] 
       (.C(csclk),
        .CE(hkspi_n_34),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[7][1] ));
  FDCE \gpio_configure_reg[7][2] 
       (.C(csclk),
        .CE(hkspi_n_34),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[7][2] ));
  FDCE \gpio_configure_reg[7][3] 
       (.C(csclk),
        .CE(hkspi_n_34),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[7][3] ));
  FDCE \gpio_configure_reg[7][4] 
       (.C(csclk),
        .CE(hkspi_n_34),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[7][4] ));
  FDCE \gpio_configure_reg[7][5] 
       (.C(csclk),
        .CE(hkspi_n_34),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[7][5] ));
  FDCE \gpio_configure_reg[7][6] 
       (.C(csclk),
        .CE(hkspi_n_34),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[7][6] ));
  FDCE \gpio_configure_reg[7][7] 
       (.C(csclk),
        .CE(hkspi_n_34),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[7][7] ));
  FDCE \gpio_configure_reg[7][8] 
       (.C(csclk),
        .CE(hkspi_n_33),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data33[0]));
  FDCE \gpio_configure_reg[7][9] 
       (.C(csclk),
        .CE(hkspi_n_33),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data33[1]));
  FDPE \gpio_configure_reg[8][0] 
       (.C(csclk),
        .CE(hkspi_n_14),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[8][0] ));
  FDPE \gpio_configure_reg[8][10] 
       (.C(csclk),
        .CE(hkspi_n_13),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data35[2]));
  FDCE \gpio_configure_reg[8][11] 
       (.C(csclk),
        .CE(hkspi_n_13),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data35[3]));
  FDCE \gpio_configure_reg[8][12] 
       (.C(csclk),
        .CE(hkspi_n_13),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data35[4]));
  FDPE \gpio_configure_reg[8][1] 
       (.C(csclk),
        .CE(hkspi_n_14),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[8][1] ));
  FDCE \gpio_configure_reg[8][2] 
       (.C(csclk),
        .CE(hkspi_n_14),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[8][2] ));
  FDCE \gpio_configure_reg[8][3] 
       (.C(csclk),
        .CE(hkspi_n_14),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[8][3] ));
  FDCE \gpio_configure_reg[8][4] 
       (.C(csclk),
        .CE(hkspi_n_14),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[8][4] ));
  FDCE \gpio_configure_reg[8][5] 
       (.C(csclk),
        .CE(hkspi_n_14),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[8][5] ));
  FDCE \gpio_configure_reg[8][6] 
       (.C(csclk),
        .CE(hkspi_n_14),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[8][6] ));
  FDCE \gpio_configure_reg[8][7] 
       (.C(csclk),
        .CE(hkspi_n_14),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[8][7] ));
  FDCE \gpio_configure_reg[8][8] 
       (.C(csclk),
        .CE(hkspi_n_13),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data35[0]));
  FDCE \gpio_configure_reg[8][9] 
       (.C(csclk),
        .CE(hkspi_n_13),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data35[1]));
  FDPE \gpio_configure_reg[9][0] 
       (.C(csclk),
        .CE(hkspi_n_36),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[9][0] ));
  FDPE \gpio_configure_reg[9][10] 
       (.C(csclk),
        .CE(hkspi_n_35),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(data37[2]));
  FDCE \gpio_configure_reg[9][11] 
       (.C(csclk),
        .CE(hkspi_n_35),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(data37[3]));
  FDCE \gpio_configure_reg[9][12] 
       (.C(csclk),
        .CE(hkspi_n_35),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(data37[4]));
  FDPE \gpio_configure_reg[9][1] 
       (.C(csclk),
        .CE(hkspi_n_36),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\gpio_configure_reg_n_0_[9][1] ));
  FDCE \gpio_configure_reg[9][2] 
       (.C(csclk),
        .CE(hkspi_n_36),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\gpio_configure_reg_n_0_[9][2] ));
  FDCE \gpio_configure_reg[9][3] 
       (.C(csclk),
        .CE(hkspi_n_36),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\gpio_configure_reg_n_0_[9][3] ));
  FDCE \gpio_configure_reg[9][4] 
       (.C(csclk),
        .CE(hkspi_n_36),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\gpio_configure_reg_n_0_[9][4] ));
  FDCE \gpio_configure_reg[9][5] 
       (.C(csclk),
        .CE(hkspi_n_36),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\gpio_configure_reg_n_0_[9][5] ));
  FDCE \gpio_configure_reg[9][6] 
       (.C(csclk),
        .CE(hkspi_n_36),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(\gpio_configure_reg_n_0_[9][6] ));
  FDCE \gpio_configure_reg[9][7] 
       (.C(csclk),
        .CE(hkspi_n_36),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(\gpio_configure_reg_n_0_[9][7] ));
  FDCE \gpio_configure_reg[9][8] 
       (.C(csclk),
        .CE(hkspi_n_35),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(data37[0]));
  FDCE \gpio_configure_reg[9][9] 
       (.C(csclk),
        .CE(hkspi_n_35),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(data37[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gpio_dm[2]_C_i_1 
       (.I0(p_47_in[3]),
        .I1(p_47_in[1]),
        .I2(serial_load_pre_reg_n_0),
        .O(mprj_io_loader_strobe));
  design_1_caravel_0_0_housekeeping_spi hkspi
       (.D(D),
        .E({hkspi_n_7,hkspi_n_8}),
        .\FSM_onehot_wbbd_state_reg[0] (hkspi_n_70),
        .\FSM_onehot_wbbd_state_reg[0]_0 (hkspi_n_71),
        .\FSM_onehot_wbbd_state_reg[0]_1 (hkspi_n_72),
        .\FSM_onehot_wbbd_state_reg[0]_10 (hkspi_n_185),
        .\FSM_onehot_wbbd_state_reg[0]_11 (\FSM_onehot_wbbd_state_reg[0]_0 ),
        .\FSM_onehot_wbbd_state_reg[0]_12 (\FSM_onehot_wbbd_state[9]_i_3_n_0 ),
        .\FSM_onehot_wbbd_state_reg[0]_13 (\FSM_onehot_wbbd_state[9]_i_5_n_0 ),
        .\FSM_onehot_wbbd_state_reg[0]_2 (hkspi_n_73),
        .\FSM_onehot_wbbd_state_reg[0]_3 (hkspi_n_74),
        .\FSM_onehot_wbbd_state_reg[0]_4 (hkspi_n_75),
        .\FSM_onehot_wbbd_state_reg[0]_5 (hkspi_n_76),
        .\FSM_onehot_wbbd_state_reg[0]_6 (hkspi_n_77),
        .\FSM_onehot_wbbd_state_reg[0]_7 (hkspi_n_164),
        .\FSM_onehot_wbbd_state_reg[0]_8 (hkspi_n_183),
        .\FSM_onehot_wbbd_state_reg[0]_9 (hkspi_n_184),
        .\FSM_onehot_wbbd_state_reg[2] (hkspi_n_5),
        .\FSM_onehot_wbbd_state_reg[3] (hkspi_n_78),
        .\FSM_onehot_wbbd_state_reg[3]_0 (hkspi_n_79),
        .\FSM_onehot_wbbd_state_reg[3]_1 (hkspi_n_80),
        .\FSM_onehot_wbbd_state_reg[3]_2 (hkspi_n_81),
        .\FSM_onehot_wbbd_state_reg[3]_3 (hkspi_n_82),
        .\FSM_onehot_wbbd_state_reg[3]_4 (hkspi_n_83),
        .\FSM_onehot_wbbd_state_reg[3]_5 (hkspi_n_84),
        .\FSM_onehot_wbbd_state_reg[3]_6 (hkspi_n_186),
        .\FSM_onehot_wbbd_state_reg[4] (hkspi_n_4),
        .\FSM_onehot_wbbd_state_reg[6] (hkspi_n_3),
        .\FSM_onehot_wbbd_state_reg[8] (hkspi_n_2),
        .\FSM_onehot_wbbd_state_reg[8]_0 (hkspi_n_87),
        .Q({\FSM_onehot_wbbd_state_reg_n_0_[9] ,\FSM_onehot_wbbd_state_reg_n_0_[8] ,\FSM_onehot_wbbd_state_reg_n_0_[6] ,\FSM_onehot_wbbd_state_reg_n_0_[4] ,Q[3:0]}),
        .caravel_rstn_buf(caravel_rstn_buf),
        .debug_mode(debug_mode),
        .debug_oeb(debug_oeb),
        .flash_clk(flash_clk),
        .flash_clk_0(flash_clk_0),
        .flash_io0(flash_io0),
        .flash_io0_0(flash_io0_0),
        .flash_io0_oeb(flash_io0_oeb),
        .flash_io1(flash_io1),
        .flash_io1_di(flash_io1_di),
        .\gpio_configure_reg[35][8] ({\wbbd_addr_reg_n_0_[6] ,\wbbd_addr_reg_n_0_[5] ,\wbbd_addr_reg_n_0_[4] ,\wbbd_addr_reg_n_0_[3] ,\wbbd_addr_reg_n_0_[2] ,\wbbd_addr_reg_n_0_[1] ,\wbbd_addr_reg_n_0_[0] }),
        .hkspi_disable_reg(hkspi_n_176),
        .hkspi_disable_reg_0(hkspi_disable_reg_n_0),
        .irq_spi_reg(wbbd_busy_reg_n_0),
        .irq_spi_reg_0(wbbd_write_reg_n_0),
        .la_output(la_output),
        .\ldata[6]_i_10_0 (\pll_trim_reg_n_0_[6] ),
        .\ldata[6]_i_18_0 (\pll_trim_reg_n_0_[22] ),
        .\ldata[6]_i_18_1 (\pll_trim_reg_n_0_[14] ),
        .mgmt_gpio_data(mgmt_gpio_data),
        .\mgmt_gpio_data_reg[15] ({\wbbd_data_reg_n_0_[7] ,\wbbd_data_reg_n_0_[6] ,\wbbd_data_reg_n_0_[5] ,\wbbd_data_reg_n_0_[4] ,\wbbd_data_reg_n_0_[3] ,\wbbd_data_reg_n_0_[2] ,\wbbd_data_reg_n_0_[1] ,\wbbd_data_reg_n_0_[0] }),
        .\mgmt_gpio_data_reg[23] (mgmt_gpio_data_buf),
        .mgmt_io_oeb_hk(mgmt_io_oeb_hk),
        .mgmt_io_out_hk({mgmt_io_out_hk[8:6],mgmt_io_out_hk[0]}),
        .mprj_en(mprj_en),
        .\mprj_en[0]_0 (\mprj_en[0]_0 ),
        .\mprj_en[1]_0 (\mprj_en[1]_0 ),
        .\mprj_en[35] (\mprj_en[35] ),
        .\mprj_en[35]_0 (\mprj_en[35]_0 ),
        .mprj_en_0_sp_1(mprj_en_0_sn_1),
        .mprj_en_1_sp_1(mprj_en_1_sn_1),
        .mprj_i(mprj_i),
        .\mprj_o[10] ({\mgmt_gpio_data_reg_n_0_[10] ,\mgmt_gpio_data_reg_n_0_[9] ,\mgmt_gpio_data_reg_n_0_[8] ,\mgmt_gpio_data_reg_n_0_[1] }),
        .p_44_in(p_44_in),
        .p_45_in(p_45_in),
        .p_47_in(p_47_in),
        .pass_thru_mgmt_delay_reg_0(pass_thru_mgmt_delay),
        .pll_bypass_reg(hkspi_n_177),
        .pll_bypass_reg_0(pll_bypass_reg_n_0),
        .pll_dco_ena_reg(pll_dco_ena_reg_n_0),
        .pll_ena_reg(pll_ena_reg_n_0),
        .\pll_trim_reg[24] (\pll_trim_reg_n_0_[24] ),
        .\pll_trim_reg[25] (\pll_trim_reg_n_0_[25] ),
        .pre_pass_thru_mgmt_reg_0(pre_pass_thru_mgmt_reg),
        .pre_pass_thru_mgmt_reg_1(user_io_oeb),
        .ready_reg(ready_reg),
        .reset_reg_reg(hkspi_n_179),
        .resetb(resetb),
        .serial_bb_data_1(serial_bb_data_1),
        .serial_bb_data_2(serial_bb_data_2),
        .serial_bb_data_2_reg(serial_bb_data_2_reg_0),
        .serial_xfer(serial_xfer),
        .\shift_register_reg[0] (\serial_data_staging_1_reg_n_0_[12] ),
        .\shift_register_reg[0]_0 (\serial_data_staging_2_reg_n_0_[12] ),
        .spi_cs_n(spi_cs_n),
        .spi_enabled(spi_enabled),
        .spi_is_active(spi_is_active),
        .trap_output_dest(trap_output_dest),
        .user_irq(user_irq[0]),
        .\wb_dat_o[10]_i_13_0 (\pll_trim_reg_n_0_[18] ),
        .\wb_dat_o[10]_i_13_1 (\pll_trim_reg_n_0_[10] ),
        .\wb_dat_o[10]_i_3_0 ({\pll_sel_reg_n_0_[2] ,\pll_sel_reg_n_0_[1] ,\pll_sel_reg_n_0_[0] }),
        .\wb_dat_o[10]_i_4_0 (\pll_trim_reg_n_0_[2] ),
        .\wb_dat_o[11]_i_10_0 (\pll_trim_reg_n_0_[3] ),
        .\wb_dat_o[11]_i_10_1 (\pll_trim_reg_n_0_[11] ),
        .\wb_dat_o[11]_i_10_2 (\pll_trim_reg_n_0_[19] ),
        .\wb_dat_o[28]_i_7_0 (\pll_trim_reg_n_0_[20] ),
        .\wb_dat_o[28]_i_7_1 (\pll_trim_reg_n_0_[12] ),
        .\wb_dat_o[28]_i_7_2 (\pll_trim_reg_n_0_[4] ),
        .\wb_dat_o[28]_i_8_0 ({data21,\gpio_configure_reg_n_0_[1][7] ,\gpio_configure_reg_n_0_[1][6] ,\gpio_configure_reg_n_0_[1][5] ,\gpio_configure_reg_n_0_[1][4] ,\gpio_configure_reg_n_0_[1][3] ,\gpio_configure_reg_n_0_[1][2] ,\gpio_configure_reg_n_0_[1][1] ,\gpio_configure_reg_n_0_[1][0] }),
        .\wb_dat_o[28]_i_8_1 ({data19,\gpio_configure_reg_n_0_[0][7] ,\gpio_configure_reg_n_0_[0][6] ,\gpio_configure_reg_n_0_[0][5] ,\gpio_configure_reg_n_0_[0][4] ,\gpio_configure_reg[0][3]_0 ,\gpio_configure_reg_n_0_[0][2] ,\gpio_configure_reg_n_0_[0][1] ,\gpio_configure_reg_n_0_[0][0] }),
        .\wb_dat_o[28]_i_8_2 ({\pll_div_reg_n_0_[4] ,\pll_div_reg_n_0_[3] ,\pll_div_reg_n_0_[2] ,\pll_div_reg_n_0_[1] ,\pll_div_reg_n_0_[0] }),
        .\wb_dat_o[29]_i_10_0 (\pll_trim_reg_n_0_[5] ),
        .\wb_dat_o[29]_i_10_1 (\pll_trim_reg_n_0_[13] ),
        .\wb_dat_o[29]_i_10_2 (\pll_trim_reg_n_0_[21] ),
        .\wb_dat_o[31]_i_13_0 (\pll_trim_reg_n_0_[7] ),
        .\wb_dat_o[31]_i_13_1 (\pll_trim_reg_n_0_[15] ),
        .\wb_dat_o[31]_i_13_2 (\pll_trim_reg_n_0_[23] ),
        .\wb_dat_o[8]_i_13_0 (\pll_trim_reg_n_0_[16] ),
        .\wb_dat_o[8]_i_13_1 (\pll_trim_reg_n_0_[8] ),
        .\wb_dat_o[8]_i_13_2 (\pll_trim_reg_n_0_[0] ),
        .\wb_dat_o[8]_i_3_0 (serial_busy_reg_n_0),
        .\wb_dat_o[9]_i_13_0 (\pll_trim_reg_n_0_[17] ),
        .\wb_dat_o[9]_i_13_1 (\pll_trim_reg_n_0_[9] ),
        .\wb_dat_o[9]_i_13_2 (\pll_trim_reg_n_0_[1] ),
        .\wb_dat_o_reg[11]_i_21_0 ({\pwr_ctrl_out_reg_n_0_[3] ,\pwr_ctrl_out_reg_n_0_[2] ,\pwr_ctrl_out_reg_n_0_[1] ,\pwr_ctrl_out_reg_n_0_[0] }),
        .\wb_dat_o_reg[28]_i_14_0 ({data89,\gpio_configure_reg_n_0_[35][7] ,\gpio_configure_reg_n_0_[35][6] ,\gpio_configure_reg_n_0_[35][5] ,\gpio_configure_reg_n_0_[35][4] ,\gpio_configure_reg[35][3]_0 ,\gpio_configure_reg_n_0_[35][2] ,\gpio_configure_reg_n_0_[35][1] ,\gpio_configure_reg_n_0_[35][0] }),
        .\wb_dat_o_reg[28]_i_14_1 ({data87,\gpio_configure_reg_n_0_[34][7] ,\gpio_configure_reg_n_0_[34][6] ,\gpio_configure_reg_n_0_[34][5] ,\gpio_configure_reg_n_0_[34][4] ,p_36_in,\gpio_configure_reg_n_0_[34][2] ,\gpio_configure_reg_n_0_[34][1] ,\gpio_configure_reg_n_0_[34][0] }),
        .\wb_dat_o_reg[28]_i_14_2 ({data93,\gpio_configure_reg_n_0_[37][7] ,\gpio_configure_reg_n_0_[37][6] ,\gpio_configure_reg_n_0_[37][5] ,\gpio_configure_reg_n_0_[37][4] ,\gpio_configure_reg[37][3]_0 ,\gpio_configure_reg_n_0_[37][2] ,\gpio_configure_reg_n_0_[37][1] ,\gpio_configure_reg_n_0_[37][0] }),
        .\wb_dat_o_reg[28]_i_14_3 ({data91,\gpio_configure_reg_n_0_[36][7] ,\gpio_configure_reg_n_0_[36][6] ,\gpio_configure_reg_n_0_[36][5] ,\gpio_configure_reg_n_0_[36][4] ,\gpio_configure_reg[36][3]_0 ,\gpio_configure_reg_n_0_[36][2] ,\gpio_configure_reg_n_0_[36][1] ,\gpio_configure_reg_n_0_[36][0] }),
        .\wb_dat_o_reg[28]_i_15_0 ({data69,\gpio_configure_reg_n_0_[25][7] ,\gpio_configure_reg_n_0_[25][6] ,\gpio_configure_reg_n_0_[25][5] ,\gpio_configure_reg_n_0_[25][4] ,p_27_in,\gpio_configure_reg_n_0_[25][2] ,\gpio_configure_reg_n_0_[25][1] ,\gpio_configure_reg_n_0_[25][0] }),
        .\wb_dat_o_reg[28]_i_15_1 ({data65,\gpio_configure_reg_n_0_[23][7] ,\gpio_configure_reg_n_0_[23][6] ,\gpio_configure_reg_n_0_[23][5] ,\gpio_configure_reg_n_0_[23][4] ,p_25_in,\gpio_configure_reg_n_0_[23][2] ,\gpio_configure_reg_n_0_[23][1] ,\gpio_configure_reg_n_0_[23][0] }),
        .\wb_dat_o_reg[28]_i_15_2 ({data63,\gpio_configure_reg_n_0_[22][7] ,\gpio_configure_reg_n_0_[22][6] ,\gpio_configure_reg_n_0_[22][5] ,\gpio_configure_reg_n_0_[22][4] ,p_24_in,\gpio_configure_reg_n_0_[22][2] ,\gpio_configure_reg_n_0_[22][1] ,\gpio_configure_reg_n_0_[22][0] }),
        .\wb_dat_o_reg[28]_i_15_3 ({data67,\gpio_configure_reg_n_0_[24][7] ,\gpio_configure_reg_n_0_[24][6] ,\gpio_configure_reg_n_0_[24][5] ,\gpio_configure_reg_n_0_[24][4] ,p_26_in,\gpio_configure_reg_n_0_[24][2] ,\gpio_configure_reg_n_0_[24][1] ,\gpio_configure_reg_n_0_[24][0] }),
        .\wb_dat_o_reg[28]_i_16_0 ({data57,\gpio_configure_reg_n_0_[19][7] ,\gpio_configure_reg_n_0_[19][6] ,\gpio_configure_reg_n_0_[19][5] ,\gpio_configure_reg_n_0_[19][4] ,p_21_in,\gpio_configure_reg_n_0_[19][2] ,\gpio_configure_reg_n_0_[19][1] ,\gpio_configure_reg_n_0_[19][0] }),
        .\wb_dat_o_reg[28]_i_16_1 ({data55,\gpio_configure_reg_n_0_[18][7] ,\gpio_configure_reg_n_0_[18][6] ,\gpio_configure_reg_n_0_[18][5] ,\gpio_configure_reg_n_0_[18][4] ,\gpio_configure_reg_n_0_[18][3] ,\gpio_configure_reg_n_0_[18][2] ,\gpio_configure_reg_n_0_[18][1] ,\gpio_configure_reg_n_0_[18][0] }),
        .\wb_dat_o_reg[28]_i_16_2 ({data61,\gpio_configure_reg_n_0_[21][7] ,\gpio_configure_reg_n_0_[21][6] ,\gpio_configure_reg_n_0_[21][5] ,\gpio_configure_reg_n_0_[21][4] ,p_23_in,\gpio_configure_reg_n_0_[21][2] ,\gpio_configure_reg_n_0_[21][1] ,\gpio_configure_reg_n_0_[21][0] }),
        .\wb_dat_o_reg[28]_i_16_3 ({data59,\gpio_configure_reg_n_0_[20][7] ,\gpio_configure_reg_n_0_[20][6] ,\gpio_configure_reg_n_0_[20][5] ,\gpio_configure_reg_n_0_[20][4] ,p_22_in,\gpio_configure_reg_n_0_[20][2] ,\gpio_configure_reg_n_0_[20][1] ,\gpio_configure_reg_n_0_[20][0] }),
        .\wb_dat_o_reg[28]_i_29_0 ({data25,\gpio_configure_reg_n_0_[3][7] ,\gpio_configure_reg_n_0_[3][6] ,\gpio_configure_reg_n_0_[3][5] ,\gpio_configure_reg_n_0_[3][4] ,\gpio_configure_reg_n_0_[3][3] ,\gpio_configure_reg_n_0_[3][2] ,\gpio_configure_reg_n_0_[3][1] ,\gpio_configure_reg_n_0_[3][0] }),
        .\wb_dat_o_reg[28]_i_29_1 ({data23,\gpio_configure_reg_n_0_[2][7] ,\gpio_configure_reg_n_0_[2][6] ,\gpio_configure_reg_n_0_[2][5] ,\gpio_configure_reg_n_0_[2][4] ,p_5_in,\gpio_configure_reg_n_0_[2][2] ,\gpio_configure_reg_n_0_[2][1] ,\gpio_configure_reg_n_0_[2][0] }),
        .\wb_dat_o_reg[28]_i_29_2 ({data29,\gpio_configure_reg_n_0_[5][7] ,\gpio_configure_reg_n_0_[5][6] ,\gpio_configure_reg_n_0_[5][5] ,\gpio_configure_reg_n_0_[5][4] ,p_7_in,\gpio_configure_reg_n_0_[5][2] ,\gpio_configure_reg_n_0_[5][1] ,\gpio_configure_reg_n_0_[5][0] }),
        .\wb_dat_o_reg[28]_i_29_3 ({data27,\gpio_configure_reg_n_0_[4][7] ,\gpio_configure_reg_n_0_[4][6] ,\gpio_configure_reg_n_0_[4][5] ,\gpio_configure_reg_n_0_[4][4] ,\gpio_configure_reg_n_0_[4][3] ,\gpio_configure_reg_n_0_[4][2] ,\gpio_configure_reg_n_0_[4][1] ,\gpio_configure_reg_n_0_[4][0] }),
        .\wb_dat_o_reg[28]_i_30_0 ({data37,\gpio_configure_reg_n_0_[9][7] ,\gpio_configure_reg_n_0_[9][6] ,\gpio_configure_reg_n_0_[9][5] ,\gpio_configure_reg_n_0_[9][4] ,\gpio_configure_reg_n_0_[9][3] ,\gpio_configure_reg_n_0_[9][2] ,\gpio_configure_reg_n_0_[9][1] ,\gpio_configure_reg_n_0_[9][0] }),
        .\wb_dat_o_reg[28]_i_30_1 ({data33,\gpio_configure_reg_n_0_[7][7] ,\gpio_configure_reg_n_0_[7][6] ,\gpio_configure_reg_n_0_[7][5] ,\gpio_configure_reg_n_0_[7][4] ,\gpio_configure_reg_n_0_[7][3] ,\gpio_configure_reg_n_0_[7][2] ,\gpio_configure_reg_n_0_[7][1] ,\gpio_configure_reg_n_0_[7][0] }),
        .\wb_dat_o_reg[28]_i_30_2 ({data31,\gpio_configure_reg_n_0_[6][7] ,\gpio_configure_reg_n_0_[6][6] ,\gpio_configure_reg_n_0_[6][5] ,\gpio_configure_reg_n_0_[6][4] ,\gpio_configure_reg_n_0_[6][3] ,\gpio_configure_reg_n_0_[6][2] ,\gpio_configure_reg_n_0_[6][1] ,\gpio_configure_reg_n_0_[6][0] }),
        .\wb_dat_o_reg[28]_i_30_3 ({data35,\gpio_configure_reg_n_0_[8][7] ,\gpio_configure_reg_n_0_[8][6] ,\gpio_configure_reg_n_0_[8][5] ,\gpio_configure_reg_n_0_[8][4] ,\gpio_configure_reg_n_0_[8][3] ,\gpio_configure_reg_n_0_[8][2] ,\gpio_configure_reg_n_0_[8][1] ,\gpio_configure_reg_n_0_[8][0] }),
        .\wb_dat_o_reg[28]_i_31_0 ({data41,\gpio_configure_reg_n_0_[11][7] ,\gpio_configure_reg_n_0_[11][6] ,\gpio_configure_reg_n_0_[11][5] ,\gpio_configure_reg_n_0_[11][4] ,\gpio_configure_reg_n_0_[11][3] ,\gpio_configure_reg_n_0_[11][2] ,\gpio_configure_reg_n_0_[11][1] ,\gpio_configure_reg_n_0_[11][0] }),
        .\wb_dat_o_reg[28]_i_31_1 ({data39,\gpio_configure_reg_n_0_[10][7] ,\gpio_configure_reg_n_0_[10][6] ,\gpio_configure_reg_n_0_[10][5] ,\gpio_configure_reg_n_0_[10][4] ,\gpio_configure_reg_n_0_[10][3] ,\gpio_configure_reg_n_0_[10][2] ,\gpio_configure_reg_n_0_[10][1] ,\gpio_configure_reg_n_0_[10][0] }),
        .\wb_dat_o_reg[28]_i_31_2 ({data45,\gpio_configure_reg_n_0_[13][7] ,\gpio_configure_reg_n_0_[13][6] ,\gpio_configure_reg_n_0_[13][5] ,\gpio_configure_reg_n_0_[13][4] ,\gpio_configure_reg_n_0_[13][3] ,\gpio_configure_reg_n_0_[13][2] ,\gpio_configure_reg_n_0_[13][1] ,\gpio_configure_reg_n_0_[13][0] }),
        .\wb_dat_o_reg[28]_i_31_3 ({data43,\gpio_configure_reg_n_0_[12][7] ,\gpio_configure_reg_n_0_[12][6] ,\gpio_configure_reg_n_0_[12][5] ,\gpio_configure_reg_n_0_[12][4] ,\gpio_configure_reg_n_0_[12][3] ,\gpio_configure_reg_n_0_[12][2] ,\gpio_configure_reg_n_0_[12][1] ,\gpio_configure_reg_n_0_[12][0] }),
        .\wb_dat_o_reg[28]_i_32_0 ({data49,\gpio_configure_reg_n_0_[15][7] ,\gpio_configure_reg_n_0_[15][6] ,\gpio_configure_reg_n_0_[15][5] ,\gpio_configure_reg_n_0_[15][4] ,\gpio_configure_reg_n_0_[15][3] ,\gpio_configure_reg_n_0_[15][2] ,\gpio_configure_reg_n_0_[15][1] ,\gpio_configure_reg_n_0_[15][0] }),
        .\wb_dat_o_reg[28]_i_32_1 ({data47,\gpio_configure_reg_n_0_[14][7] ,\gpio_configure_reg_n_0_[14][6] ,\gpio_configure_reg_n_0_[14][5] ,\gpio_configure_reg_n_0_[14][4] ,\gpio_configure_reg_n_0_[14][3] ,\gpio_configure_reg_n_0_[14][2] ,\gpio_configure_reg_n_0_[14][1] ,\gpio_configure_reg_n_0_[14][0] }),
        .\wb_dat_o_reg[28]_i_32_2 ({data53,\gpio_configure_reg_n_0_[17][7] ,\gpio_configure_reg_n_0_[17][6] ,\gpio_configure_reg_n_0_[17][5] ,\gpio_configure_reg_n_0_[17][4] ,\gpio_configure_reg_n_0_[17][3] ,\gpio_configure_reg_n_0_[17][2] ,\gpio_configure_reg_n_0_[17][1] ,\gpio_configure_reg_n_0_[17][0] }),
        .\wb_dat_o_reg[28]_i_32_3 ({data51,\gpio_configure_reg_n_0_[16][7] ,\gpio_configure_reg_n_0_[16][6] ,\gpio_configure_reg_n_0_[16][5] ,\gpio_configure_reg_n_0_[16][4] ,\gpio_configure_reg_n_0_[16][3] ,\gpio_configure_reg_n_0_[16][2] ,\gpio_configure_reg_n_0_[16][1] ,\gpio_configure_reg_n_0_[16][0] }),
        .\wb_dat_o_reg[28]_i_4_0 ({data73,\gpio_configure_reg_n_0_[27][7] ,\gpio_configure_reg_n_0_[27][6] ,\gpio_configure_reg_n_0_[27][5] ,\gpio_configure_reg_n_0_[27][4] ,p_29_in,\gpio_configure_reg_n_0_[27][2] ,\gpio_configure_reg_n_0_[27][1] ,\gpio_configure_reg_n_0_[27][0] }),
        .\wb_dat_o_reg[28]_i_4_1 ({data71,\gpio_configure_reg_n_0_[26][7] ,\gpio_configure_reg_n_0_[26][6] ,\gpio_configure_reg_n_0_[26][5] ,\gpio_configure_reg_n_0_[26][4] ,p_28_in,\gpio_configure_reg_n_0_[26][2] ,\gpio_configure_reg_n_0_[26][1] ,\gpio_configure_reg_n_0_[26][0] }),
        .\wb_dat_o_reg[28]_i_4_2 ({data77,\gpio_configure_reg_n_0_[29][7] ,\gpio_configure_reg_n_0_[29][6] ,\gpio_configure_reg_n_0_[29][5] ,\gpio_configure_reg_n_0_[29][4] ,p_31_in,\gpio_configure_reg_n_0_[29][2] ,\gpio_configure_reg_n_0_[29][1] ,\gpio_configure_reg_n_0_[29][0] }),
        .\wb_dat_o_reg[28]_i_4_3 ({data75,\gpio_configure_reg_n_0_[28][7] ,\gpio_configure_reg_n_0_[28][6] ,\gpio_configure_reg_n_0_[28][5] ,\gpio_configure_reg_n_0_[28][4] ,p_30_in,\gpio_configure_reg_n_0_[28][2] ,\gpio_configure_reg_n_0_[28][1] ,\gpio_configure_reg_n_0_[28][0] }),
        .\wb_dat_o_reg[28]_i_5_0 ({data81,\gpio_configure_reg_n_0_[31][7] ,\gpio_configure_reg_n_0_[31][6] ,\gpio_configure_reg_n_0_[31][5] ,\gpio_configure_reg_n_0_[31][4] ,p_33_in,\gpio_configure_reg_n_0_[31][2] ,\gpio_configure_reg_n_0_[31][1] ,\gpio_configure_reg_n_0_[31][0] }),
        .\wb_dat_o_reg[28]_i_5_1 ({data79,\gpio_configure_reg_n_0_[30][7] ,\gpio_configure_reg_n_0_[30][6] ,\gpio_configure_reg_n_0_[30][5] ,\gpio_configure_reg_n_0_[30][4] ,p_32_in,\gpio_configure_reg_n_0_[30][2] ,\gpio_configure_reg_n_0_[30][1] ,\gpio_configure_reg_n_0_[30][0] }),
        .\wb_dat_o_reg[28]_i_5_2 ({data85,\gpio_configure_reg_n_0_[33][7] ,\gpio_configure_reg_n_0_[33][6] ,\gpio_configure_reg_n_0_[33][5] ,\gpio_configure_reg_n_0_[33][4] ,p_35_in,\gpio_configure_reg_n_0_[33][2] ,\gpio_configure_reg_n_0_[33][1] ,\gpio_configure_reg_n_0_[33][0] }),
        .\wb_dat_o_reg[28]_i_5_3 ({data83,\gpio_configure_reg_n_0_[32][7] ,\gpio_configure_reg_n_0_[32][6] ,\gpio_configure_reg_n_0_[32][5] ,\gpio_configure_reg_n_0_[32][4] ,p_34_in,\gpio_configure_reg_n_0_[32][2] ,\gpio_configure_reg_n_0_[32][1] ,\gpio_configure_reg_n_0_[32][0] }),
        .\wb_dat_o_reg[29]_i_3_0 ({\pll90_sel_reg_n_0_[2] ,\pll90_sel_reg_n_0_[1] ,\pll90_sel_reg_n_0_[0] }),
        .\wb_dat_o_reg[7] (reset_reg_reg_0),
        .\wbbd_addr_reg[0] ({hkspi_n_88,hkspi_n_89}),
        .\wbbd_addr_reg[0]_0 ({hkspi_n_90,hkspi_n_91}),
        .\wbbd_addr_reg[0]_1 ({hkspi_n_92,hkspi_n_93}),
        .\wbbd_addr_reg[0]_10 ({hkspi_n_110,hkspi_n_111}),
        .\wbbd_addr_reg[0]_2 ({hkspi_n_94,hkspi_n_95}),
        .\wbbd_addr_reg[0]_3 ({hkspi_n_96,hkspi_n_97}),
        .\wbbd_addr_reg[0]_4 ({hkspi_n_98,hkspi_n_99}),
        .\wbbd_addr_reg[0]_5 ({hkspi_n_100,hkspi_n_101}),
        .\wbbd_addr_reg[0]_6 ({hkspi_n_102,hkspi_n_103}),
        .\wbbd_addr_reg[0]_7 (hkspi_n_105),
        .\wbbd_addr_reg[0]_8 ({hkspi_n_106,hkspi_n_107}),
        .\wbbd_addr_reg[0]_9 ({hkspi_n_108,hkspi_n_109}),
        .\wbbd_addr_reg[3] (hkspi_n_104),
        .\wbbd_addr_reg[5] (hkspi_n_66),
        .wbbd_busy_reg(hkspi_n_6),
        .wbbd_busy_reg_0({hkspi_n_9,hkspi_n_10}),
        .wbbd_busy_reg_1({hkspi_n_11,hkspi_n_12}),
        .wbbd_busy_reg_10({hkspi_n_29,hkspi_n_30}),
        .wbbd_busy_reg_11({hkspi_n_31,hkspi_n_32}),
        .wbbd_busy_reg_12({hkspi_n_33,hkspi_n_34}),
        .wbbd_busy_reg_13({hkspi_n_35,hkspi_n_36}),
        .wbbd_busy_reg_14({hkspi_n_37,hkspi_n_38}),
        .wbbd_busy_reg_15({hkspi_n_39,hkspi_n_40}),
        .wbbd_busy_reg_16({hkspi_n_41,hkspi_n_42}),
        .wbbd_busy_reg_17({hkspi_n_43,hkspi_n_44}),
        .wbbd_busy_reg_18({hkspi_n_45,hkspi_n_46}),
        .wbbd_busy_reg_19({hkspi_n_47,hkspi_n_48}),
        .wbbd_busy_reg_2({hkspi_n_13,hkspi_n_14}),
        .wbbd_busy_reg_20({hkspi_n_49,hkspi_n_50}),
        .wbbd_busy_reg_21({hkspi_n_51,hkspi_n_52}),
        .wbbd_busy_reg_22({hkspi_n_53,hkspi_n_54}),
        .wbbd_busy_reg_23({hkspi_n_55,hkspi_n_56}),
        .wbbd_busy_reg_24({hkspi_n_57,hkspi_n_58}),
        .wbbd_busy_reg_25({hkspi_n_59,hkspi_n_60}),
        .wbbd_busy_reg_26(hkspi_n_61),
        .wbbd_busy_reg_27(hkspi_n_62),
        .wbbd_busy_reg_28(hkspi_n_64),
        .wbbd_busy_reg_29(hkspi_n_65),
        .wbbd_busy_reg_3({hkspi_n_15,hkspi_n_16}),
        .wbbd_busy_reg_30(hkspi_n_67),
        .wbbd_busy_reg_31(hkspi_n_68),
        .wbbd_busy_reg_32(hkspi_n_162),
        .wbbd_busy_reg_33(hkspi_n_163),
        .wbbd_busy_reg_4({hkspi_n_17,hkspi_n_18}),
        .wbbd_busy_reg_5({hkspi_n_19,hkspi_n_20}),
        .wbbd_busy_reg_6({hkspi_n_21,hkspi_n_22}),
        .wbbd_busy_reg_7({hkspi_n_23,hkspi_n_24}),
        .wbbd_busy_reg_8({hkspi_n_25,hkspi_n_26}),
        .wbbd_busy_reg_9({hkspi_n_27,hkspi_n_28}),
        .\wbbd_data_reg[0] (hkspi_n_166),
        .\wbbd_data_reg[0]_0 (hkspi_n_167),
        .\wbbd_data_reg[0]_1 (hkspi_n_171),
        .\wbbd_data_reg[0]_2 (hkspi_n_181),
        .\wbbd_data_reg[1] (hkspi_n_165),
        .\wbbd_data_reg[1]_0 (hkspi_n_169),
        .\wbbd_data_reg[1]_1 (hkspi_n_170),
        .\wbbd_data_reg[1]_2 (hkspi_n_180),
        .\wbbd_data_reg[2] (hkspi_n_168),
        .\wbbd_data_reg[5] ({hkspi_n_131,hkspi_n_132,hkspi_n_133,hkspi_n_134,p_0_in,hkspi_n_136,hkspi_n_137,hkspi_n_138,hkspi_n_139,hkspi_n_140,hkspi_n_141,hkspi_n_142,hkspi_n_143,hkspi_n_144,hkspi_n_145,hkspi_n_146,hkspi_n_147,hkspi_n_148,hkspi_n_149,hkspi_n_150,hkspi_n_151,hkspi_n_152,hkspi_n_153,hkspi_n_154,hkspi_n_155,hkspi_n_156,hkspi_n_157,hkspi_n_158,hkspi_n_159,hkspi_n_160,hkspi_n_161}),
        .wbbd_write_reg({hkspi_n_112,hkspi_n_113,hkspi_n_114}),
        .wbbd_write_reg_0({hkspi_n_115,hkspi_n_116,hkspi_n_117,hkspi_n_118,hkspi_n_119}),
        .wbbd_write_reg_1(hkspi_n_120),
        .wbbd_write_reg_2(hkspi_n_122),
        .wbbd_write_reg_3(hkspi_n_123),
        .wrstb_reg_0(hkspi_n_121),
        .wrstb_reg_1(hkspi_n_178),
        .wrstb_reg_2(hkspi_n_182));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    hkspi_disable_i_2
       (.I0(wbbd_sck_reg_n_0),
        .I1(wbbd_busy_reg_n_0),
        .I2(mprj_i[3]),
        .I3(\gpio_configure_reg_n_0_[3][3] ),
        .I4(hkspi_disable_reg_n_0),
        .I5(mprj_i[4]),
        .O(csclk));
  FDCE hkspi_disable_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_176),
        .Q(hkspi_disable_reg_n_0));
  FDCE irq_1_inputsrc_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_166),
        .Q(p_44_in[0]));
  FDCE irq_2_inputsrc_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_165),
        .Q(p_44_in[1]));
  FDCE irq_spi_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_178),
        .Q(user_irq[0]));
  FDCE \mgmt_gpio_data_buf_reg[0] 
       (.C(csclk),
        .CE(hkspi_n_114),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(mgmt_gpio_data_buf[0]));
  FDCE \mgmt_gpio_data_buf_reg[10] 
       (.C(csclk),
        .CE(hkspi_n_113),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(mgmt_gpio_data_buf[10]));
  FDCE \mgmt_gpio_data_buf_reg[11] 
       (.C(csclk),
        .CE(hkspi_n_113),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(mgmt_gpio_data_buf[11]));
  FDCE \mgmt_gpio_data_buf_reg[12] 
       (.C(csclk),
        .CE(hkspi_n_113),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(mgmt_gpio_data_buf[12]));
  FDCE \mgmt_gpio_data_buf_reg[13] 
       (.C(csclk),
        .CE(hkspi_n_113),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(mgmt_gpio_data_buf[13]));
  FDCE \mgmt_gpio_data_buf_reg[14] 
       (.C(csclk),
        .CE(hkspi_n_113),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(mgmt_gpio_data_buf[14]));
  FDCE \mgmt_gpio_data_buf_reg[15] 
       (.C(csclk),
        .CE(hkspi_n_113),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(mgmt_gpio_data_buf[15]));
  FDCE \mgmt_gpio_data_buf_reg[16] 
       (.C(csclk),
        .CE(hkspi_n_112),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(mgmt_gpio_data_buf[16]));
  FDCE \mgmt_gpio_data_buf_reg[17] 
       (.C(csclk),
        .CE(hkspi_n_112),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(mgmt_gpio_data_buf[17]));
  FDCE \mgmt_gpio_data_buf_reg[18] 
       (.C(csclk),
        .CE(hkspi_n_112),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(mgmt_gpio_data_buf[18]));
  FDCE \mgmt_gpio_data_buf_reg[19] 
       (.C(csclk),
        .CE(hkspi_n_112),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(mgmt_gpio_data_buf[19]));
  FDCE \mgmt_gpio_data_buf_reg[1] 
       (.C(csclk),
        .CE(hkspi_n_114),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(mgmt_gpio_data_buf[1]));
  FDCE \mgmt_gpio_data_buf_reg[20] 
       (.C(csclk),
        .CE(hkspi_n_112),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(mgmt_gpio_data_buf[20]));
  FDCE \mgmt_gpio_data_buf_reg[21] 
       (.C(csclk),
        .CE(hkspi_n_112),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(mgmt_gpio_data_buf[21]));
  FDCE \mgmt_gpio_data_buf_reg[22] 
       (.C(csclk),
        .CE(hkspi_n_112),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(mgmt_gpio_data_buf[22]));
  FDCE \mgmt_gpio_data_buf_reg[23] 
       (.C(csclk),
        .CE(hkspi_n_112),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(mgmt_gpio_data_buf[23]));
  FDCE \mgmt_gpio_data_buf_reg[2] 
       (.C(csclk),
        .CE(hkspi_n_114),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(mgmt_gpio_data_buf[2]));
  FDCE \mgmt_gpio_data_buf_reg[3] 
       (.C(csclk),
        .CE(hkspi_n_114),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(mgmt_gpio_data_buf[3]));
  FDCE \mgmt_gpio_data_buf_reg[4] 
       (.C(csclk),
        .CE(hkspi_n_114),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(mgmt_gpio_data_buf[4]));
  FDCE \mgmt_gpio_data_buf_reg[5] 
       (.C(csclk),
        .CE(hkspi_n_114),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(mgmt_gpio_data_buf[5]));
  FDCE \mgmt_gpio_data_buf_reg[6] 
       (.C(csclk),
        .CE(hkspi_n_114),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(mgmt_gpio_data_buf[6]));
  FDCE \mgmt_gpio_data_buf_reg[7] 
       (.C(csclk),
        .CE(hkspi_n_114),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(mgmt_gpio_data_buf[7]));
  FDCE \mgmt_gpio_data_buf_reg[8] 
       (.C(csclk),
        .CE(hkspi_n_113),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(mgmt_gpio_data_buf[8]));
  FDCE \mgmt_gpio_data_buf_reg[9] 
       (.C(csclk),
        .CE(hkspi_n_113),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(mgmt_gpio_data_buf[9]));
  FDCE \mgmt_gpio_data_reg[0] 
       (.C(csclk),
        .CE(hkspi_n_119),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_161),
        .Q(\mgmt_gpio_data_reg[35]_0 [0]));
  FDCE \mgmt_gpio_data_reg[10] 
       (.C(csclk),
        .CE(hkspi_n_118),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_151),
        .Q(\mgmt_gpio_data_reg_n_0_[10] ));
  FDCE \mgmt_gpio_data_reg[11] 
       (.C(csclk),
        .CE(hkspi_n_118),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_150),
        .Q(mgmt_io_out_hk[9]));
  FDCE \mgmt_gpio_data_reg[12] 
       (.C(csclk),
        .CE(hkspi_n_118),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_149),
        .Q(mgmt_io_out_hk[10]));
  FDCE \mgmt_gpio_data_reg[13] 
       (.C(csclk),
        .CE(hkspi_n_118),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_148),
        .Q(\mgmt_gpio_data_reg[35]_0 [2]));
  FDCE \mgmt_gpio_data_reg[14] 
       (.C(csclk),
        .CE(hkspi_n_118),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_147),
        .Q(\mgmt_gpio_data_reg_n_0_[14] ));
  FDCE \mgmt_gpio_data_reg[15] 
       (.C(csclk),
        .CE(hkspi_n_118),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_146),
        .Q(\mgmt_gpio_data_reg_n_0_[15] ));
  FDCE \mgmt_gpio_data_reg[16] 
       (.C(csclk),
        .CE(hkspi_n_117),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_145),
        .Q(mgmt_io_out_hk[13]));
  FDCE \mgmt_gpio_data_reg[17] 
       (.C(csclk),
        .CE(hkspi_n_117),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_144),
        .Q(mgmt_io_out_hk[14]));
  FDCE \mgmt_gpio_data_reg[18] 
       (.C(csclk),
        .CE(hkspi_n_117),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_143),
        .Q(mgmt_io_out_hk[15]));
  FDCE \mgmt_gpio_data_reg[19] 
       (.C(csclk),
        .CE(hkspi_n_117),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_142),
        .Q(mgmt_io_out_hk[16]));
  FDCE \mgmt_gpio_data_reg[1] 
       (.C(csclk),
        .CE(hkspi_n_119),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_160),
        .Q(\mgmt_gpio_data_reg_n_0_[1] ));
  FDCE \mgmt_gpio_data_reg[20] 
       (.C(csclk),
        .CE(hkspi_n_117),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_141),
        .Q(mgmt_io_out_hk[17]));
  FDCE \mgmt_gpio_data_reg[21] 
       (.C(csclk),
        .CE(hkspi_n_117),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_140),
        .Q(mgmt_io_out_hk[18]));
  FDCE \mgmt_gpio_data_reg[22] 
       (.C(csclk),
        .CE(hkspi_n_117),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_139),
        .Q(mgmt_io_out_hk[19]));
  FDCE \mgmt_gpio_data_reg[23] 
       (.C(csclk),
        .CE(hkspi_n_117),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_138),
        .Q(mgmt_io_out_hk[20]));
  FDCE \mgmt_gpio_data_reg[24] 
       (.C(csclk),
        .CE(hkspi_n_116),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(mgmt_io_out_hk[21]));
  FDCE \mgmt_gpio_data_reg[25] 
       (.C(csclk),
        .CE(hkspi_n_116),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(mgmt_io_out_hk[22]));
  FDCE \mgmt_gpio_data_reg[26] 
       (.C(csclk),
        .CE(hkspi_n_116),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(mgmt_io_out_hk[23]));
  FDCE \mgmt_gpio_data_reg[27] 
       (.C(csclk),
        .CE(hkspi_n_116),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(mgmt_io_out_hk[24]));
  FDCE \mgmt_gpio_data_reg[28] 
       (.C(csclk),
        .CE(hkspi_n_116),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(mgmt_io_out_hk[25]));
  FDCE \mgmt_gpio_data_reg[29] 
       (.C(csclk),
        .CE(hkspi_n_116),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(mgmt_io_out_hk[26]));
  FDCE \mgmt_gpio_data_reg[2] 
       (.C(csclk),
        .CE(hkspi_n_119),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_159),
        .Q(mgmt_io_out_hk[1]));
  FDCE \mgmt_gpio_data_reg[30] 
       (.C(csclk),
        .CE(hkspi_n_116),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(mgmt_io_out_hk[27]));
  FDCE \mgmt_gpio_data_reg[31] 
       (.C(csclk),
        .CE(hkspi_n_116),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_136),
        .Q(mgmt_io_out_hk[28]));
  FDCE \mgmt_gpio_data_reg[32] 
       (.C(csclk),
        .CE(hkspi_n_115),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(\mgmt_gpio_data_reg[35]_0 [3]));
  FDCE \mgmt_gpio_data_reg[33] 
       (.C(csclk),
        .CE(hkspi_n_115),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(\mgmt_gpio_data_reg[35]_0 [4]));
  FDCE \mgmt_gpio_data_reg[34] 
       (.C(csclk),
        .CE(hkspi_n_115),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(mgmt_io_out_hk[29]));
  FDCE \mgmt_gpio_data_reg[35] 
       (.C(csclk),
        .CE(hkspi_n_115),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\mgmt_gpio_data_reg[35]_0 [5]));
  FDCE \mgmt_gpio_data_reg[36] 
       (.C(csclk),
        .CE(hkspi_n_115),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(mgmt_io_out_hk[30]));
  FDCE \mgmt_gpio_data_reg[37] 
       (.C(csclk),
        .CE(hkspi_n_115),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(mgmt_io_out_hk[31]));
  FDCE \mgmt_gpio_data_reg[3] 
       (.C(csclk),
        .CE(hkspi_n_119),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_158),
        .Q(mgmt_io_out_hk[2]));
  FDCE \mgmt_gpio_data_reg[4] 
       (.C(csclk),
        .CE(hkspi_n_119),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_157),
        .Q(mgmt_io_out_hk[3]));
  FDCE \mgmt_gpio_data_reg[5] 
       (.C(csclk),
        .CE(hkspi_n_119),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_156),
        .Q(mgmt_io_out_hk[4]));
  FDCE \mgmt_gpio_data_reg[6] 
       (.C(csclk),
        .CE(hkspi_n_119),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_155),
        .Q(\mgmt_gpio_data_reg[35]_0 [1]));
  FDCE \mgmt_gpio_data_reg[7] 
       (.C(csclk),
        .CE(hkspi_n_119),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_154),
        .Q(mgmt_io_out_hk[5]));
  FDCE \mgmt_gpio_data_reg[8] 
       (.C(csclk),
        .CE(hkspi_n_118),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_153),
        .Q(\mgmt_gpio_data_reg_n_0_[8] ));
  FDCE \mgmt_gpio_data_reg[9] 
       (.C(csclk),
        .CE(hkspi_n_118),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_152),
        .Q(\mgmt_gpio_data_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h01)) 
    \mprj_en[1]_INST_0_i_1 
       (.I0(hkspi_disable_reg_n_0),
        .I1(\gpio_configure_reg_n_0_[3][3] ),
        .I2(mprj_i[3]),
        .O(spi_is_active));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_o[14]_INST_0_i_2 
       (.I0(clock),
        .I1(p_45_in[2]),
        .I2(\mgmt_gpio_data_reg_n_0_[14] ),
        .O(mgmt_io_out_hk[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_o[15]_INST_0_i_2 
       (.I0(clock),
        .I1(p_45_in[1]),
        .I2(\mgmt_gpio_data_reg_n_0_[15] ),
        .O(mgmt_io_out_hk[12]));
  LUT2 #(
    .INIT(4'h8)) 
    multiregimpl135_regs0_i_1
       (.I0(p_44_in[0]),
        .I1(mprj_i[7]),
        .O(user_irq[1]));
  LUT2 #(
    .INIT(4'h8)) 
    multiregimpl136_regs0_i_1
       (.I0(p_44_in[1]),
        .I1(mprj_i[12]),
        .O(user_irq[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \pad_count_1[0]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\pad_count_1_reg_n_0_[0] ),
        .O(\pad_count_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \pad_count_1[1]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\pad_count_1_reg_n_0_[1] ),
        .I2(\pad_count_1_reg_n_0_[0] ),
        .O(\pad_count_1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \pad_count_1[2]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\pad_count_1_reg_n_0_[2] ),
        .I2(\pad_count_1_reg_n_0_[0] ),
        .I3(\pad_count_1_reg_n_0_[1] ),
        .O(\pad_count_1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h88888882)) 
    \pad_count_1[3]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\pad_count_1_reg_n_0_[3] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\pad_count_1_reg_n_0_[0] ),
        .I4(\pad_count_1_reg_n_0_[2] ),
        .O(\pad_count_1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDD7)) 
    \pad_count_1[4]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\pad_count_1_reg_n_0_[4] ),
        .I2(\pad_count_1_reg_n_0_[2] ),
        .I3(\pad_count_1_reg_n_0_[0] ),
        .I4(\pad_count_1_reg_n_0_[1] ),
        .I5(\pad_count_1_reg_n_0_[3] ),
        .O(\pad_count_1[4]_i_1_n_0 ));
  FDCE \pad_count_1_reg[0] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .CLR(pad_flash_csb_oeb0),
        .D(\pad_count_1[0]_i_1_n_0 ),
        .Q(\pad_count_1_reg_n_0_[0] ));
  FDPE \pad_count_1_reg[1] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .D(\pad_count_1[1]_i_1_n_0 ),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pad_count_1_reg_n_0_[1] ));
  FDCE \pad_count_1_reg[2] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .CLR(pad_flash_csb_oeb0),
        .D(\pad_count_1[2]_i_1_n_0 ),
        .Q(\pad_count_1_reg_n_0_[2] ));
  FDCE \pad_count_1_reg[3] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .CLR(pad_flash_csb_oeb0),
        .D(\pad_count_1[3]_i_1_n_0 ),
        .Q(\pad_count_1_reg_n_0_[3] ));
  FDPE \pad_count_1_reg[4] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .D(\pad_count_1[4]_i_1_n_0 ),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pad_count_1_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \pad_count_2[0]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .O(\pad_count_2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \pad_count_2[1]_i_1 
       (.I0(\pad_count_2_reg_n_0_[1] ),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(xfer_state__0[0]),
        .O(\pad_count_2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \pad_count_2[2]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\pad_count_2_reg_n_0_[2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\pad_count_2_reg_n_0_[0] ),
        .O(pad_count_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \pad_count_2[3]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\pad_count_2_reg_n_0_[3] ),
        .I2(\pad_count_2_reg_n_0_[2] ),
        .I3(\pad_count_2_reg_n_0_[0] ),
        .I4(\pad_count_2_reg_n_0_[1] ),
        .O(pad_count_2[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAFFFFFFFF)) 
    \pad_count_2[4]_i_1 
       (.I0(\pad_count_2_reg_n_0_[4] ),
        .I1(\pad_count_2_reg_n_0_[3] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\pad_count_2_reg_n_0_[0] ),
        .I4(\pad_count_2_reg_n_0_[2] ),
        .I5(xfer_state__0[0]),
        .O(\pad_count_2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \pad_count_2[5]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(\pad_count_2_reg_n_0_[5] ),
        .I2(\pad_count_2_reg_n_0_[4] ),
        .I3(\pad_count_2[5]_i_2_n_0 ),
        .O(pad_count_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \pad_count_2[5]_i_2 
       (.I0(\pad_count_2_reg_n_0_[3] ),
        .I1(\pad_count_2_reg_n_0_[1] ),
        .I2(\pad_count_2_reg_n_0_[0] ),
        .I3(\pad_count_2_reg_n_0_[2] ),
        .O(\pad_count_2[5]_i_2_n_0 ));
  FDPE \pad_count_2_reg[0] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .D(\pad_count_2[0]_i_1_n_0 ),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pad_count_2_reg_n_0_[0] ));
  FDPE \pad_count_2_reg[1] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .D(\pad_count_2[1]_i_1_n_0 ),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pad_count_2_reg_n_0_[1] ));
  FDCE \pad_count_2_reg[2] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .CLR(pad_flash_csb_oeb0),
        .D(pad_count_2[2]),
        .Q(\pad_count_2_reg_n_0_[2] ));
  FDCE \pad_count_2_reg[3] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .CLR(pad_flash_csb_oeb0),
        .D(pad_count_2[3]),
        .Q(\pad_count_2_reg_n_0_[3] ));
  FDPE \pad_count_2_reg[4] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .D(\pad_count_2[4]_i_1_n_0 ),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pad_count_2_reg_n_0_[4] ));
  FDCE \pad_count_2_reg[5] 
       (.C(clock),
        .CE(xfer_state__0[1]),
        .CLR(pad_flash_csb_oeb0),
        .D(pad_count_2[5]),
        .Q(\pad_count_2_reg_n_0_[5] ));
  FDCE \pll90_sel_reg[0] 
       (.C(csclk),
        .CE(hkspi_n_123),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\pll90_sel_reg_n_0_[0] ));
  FDPE \pll90_sel_reg[1] 
       (.C(csclk),
        .CE(hkspi_n_123),
        .D(hkspi_n_132),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll90_sel_reg_n_0_[1] ));
  FDCE \pll90_sel_reg[2] 
       (.C(csclk),
        .CE(hkspi_n_123),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(\pll90_sel_reg_n_0_[2] ));
  FDPE pll_bypass_reg
       (.C(csclk),
        .CE(1'b1),
        .D(hkspi_n_177),
        .PRE(pad_flash_csb_oeb0),
        .Q(pll_bypass_reg_n_0));
  FDPE pll_dco_ena_reg
       (.C(csclk),
        .CE(1'b1),
        .D(hkspi_n_170),
        .PRE(pad_flash_csb_oeb0),
        .Q(pll_dco_ena_reg_n_0));
  FDCE \pll_div_reg[0] 
       (.C(csclk),
        .CE(hkspi_n_122),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(\pll_div_reg_n_0_[0] ));
  FDCE \pll_div_reg[1] 
       (.C(csclk),
        .CE(hkspi_n_122),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(\pll_div_reg_n_0_[1] ));
  FDPE \pll_div_reg[2] 
       (.C(csclk),
        .CE(hkspi_n_122),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_div_reg_n_0_[2] ));
  FDCE \pll_div_reg[3] 
       (.C(csclk),
        .CE(hkspi_n_122),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\pll_div_reg_n_0_[3] ));
  FDCE \pll_div_reg[4] 
       (.C(csclk),
        .CE(hkspi_n_122),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\pll_div_reg_n_0_[4] ));
  FDCE pll_ena_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_171),
        .Q(pll_ena_reg_n_0));
  FDCE \pll_sel_reg[0] 
       (.C(csclk),
        .CE(hkspi_n_123),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(\pll_sel_reg_n_0_[0] ));
  FDPE \pll_sel_reg[1] 
       (.C(csclk),
        .CE(hkspi_n_123),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_sel_reg_n_0_[1] ));
  FDCE \pll_sel_reg[2] 
       (.C(csclk),
        .CE(hkspi_n_123),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\pll_sel_reg_n_0_[2] ));
  FDPE \pll_trim_reg[0] 
       (.C(csclk),
        .CE(hkspi_n_105),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[0] ));
  FDPE \pll_trim_reg[10] 
       (.C(csclk),
        .CE(hkspi_n_104),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[10] ));
  FDPE \pll_trim_reg[11] 
       (.C(csclk),
        .CE(hkspi_n_104),
        .D(hkspi_n_133),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[11] ));
  FDCE \pll_trim_reg[12] 
       (.C(csclk),
        .CE(hkspi_n_104),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(\pll_trim_reg_n_0_[12] ));
  FDPE \pll_trim_reg[13] 
       (.C(csclk),
        .CE(hkspi_n_104),
        .D(hkspi_n_131),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[13] ));
  FDPE \pll_trim_reg[14] 
       (.C(csclk),
        .CE(hkspi_n_104),
        .D(hkspi_n_137),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[14] ));
  FDPE \pll_trim_reg[15] 
       (.C(csclk),
        .CE(hkspi_n_104),
        .D(hkspi_n_136),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[15] ));
  FDPE \pll_trim_reg[16] 
       (.C(csclk),
        .CE(hkspi_n_61),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[16] ));
  FDPE \pll_trim_reg[17] 
       (.C(csclk),
        .CE(hkspi_n_61),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[17] ));
  FDPE \pll_trim_reg[18] 
       (.C(csclk),
        .CE(hkspi_n_61),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[18] ));
  FDPE \pll_trim_reg[19] 
       (.C(csclk),
        .CE(hkspi_n_61),
        .D(hkspi_n_133),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[19] ));
  FDPE \pll_trim_reg[1] 
       (.C(csclk),
        .CE(hkspi_n_105),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[1] ));
  FDPE \pll_trim_reg[20] 
       (.C(csclk),
        .CE(hkspi_n_61),
        .D(hkspi_n_132),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[20] ));
  FDPE \pll_trim_reg[21] 
       (.C(csclk),
        .CE(hkspi_n_61),
        .D(hkspi_n_131),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[21] ));
  FDPE \pll_trim_reg[22] 
       (.C(csclk),
        .CE(hkspi_n_61),
        .D(hkspi_n_137),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[22] ));
  FDPE \pll_trim_reg[23] 
       (.C(csclk),
        .CE(hkspi_n_61),
        .D(hkspi_n_136),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[23] ));
  FDPE \pll_trim_reg[24] 
       (.C(csclk),
        .CE(1'b1),
        .D(hkspi_n_181),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[24] ));
  FDPE \pll_trim_reg[25] 
       (.C(csclk),
        .CE(1'b1),
        .D(hkspi_n_180),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[25] ));
  FDPE \pll_trim_reg[2] 
       (.C(csclk),
        .CE(hkspi_n_105),
        .D(hkspi_n_134),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[2] ));
  FDPE \pll_trim_reg[3] 
       (.C(csclk),
        .CE(hkspi_n_105),
        .D(hkspi_n_133),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[3] ));
  FDPE \pll_trim_reg[4] 
       (.C(csclk),
        .CE(hkspi_n_105),
        .D(hkspi_n_132),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[4] ));
  FDPE \pll_trim_reg[5] 
       (.C(csclk),
        .CE(hkspi_n_105),
        .D(hkspi_n_131),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[5] ));
  FDPE \pll_trim_reg[6] 
       (.C(csclk),
        .CE(hkspi_n_105),
        .D(hkspi_n_137),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[6] ));
  FDPE \pll_trim_reg[7] 
       (.C(csclk),
        .CE(hkspi_n_105),
        .D(hkspi_n_136),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[7] ));
  FDPE \pll_trim_reg[8] 
       (.C(csclk),
        .CE(hkspi_n_104),
        .D(mgmt_gpio_data),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[8] ));
  FDPE \pll_trim_reg[9] 
       (.C(csclk),
        .CE(hkspi_n_104),
        .D(p_0_in),
        .PRE(pad_flash_csb_oeb0),
        .Q(\pll_trim_reg_n_0_[9] ));
  FDCE \pwr_ctrl_out_reg[0] 
       (.C(csclk),
        .CE(hkspi_n_120),
        .CLR(pad_flash_csb_oeb0),
        .D(mgmt_gpio_data),
        .Q(\pwr_ctrl_out_reg_n_0_[0] ));
  FDCE \pwr_ctrl_out_reg[1] 
       (.C(csclk),
        .CE(hkspi_n_120),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(\pwr_ctrl_out_reg_n_0_[1] ));
  FDCE \pwr_ctrl_out_reg[2] 
       (.C(csclk),
        .CE(hkspi_n_120),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(\pwr_ctrl_out_reg_n_0_[2] ));
  FDCE \pwr_ctrl_out_reg[3] 
       (.C(csclk),
        .CE(hkspi_n_120),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(\pwr_ctrl_out_reg_n_0_[3] ));
  FDCE reset_reg_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_179),
        .Q(reset_reg_reg_0));
  FDCE serial_bb_clock_reg
       (.C(csclk),
        .CE(hkspi_n_121),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_132),
        .Q(p_47_in[4]));
  FDCE serial_bb_data_1_reg
       (.C(csclk),
        .CE(hkspi_n_121),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_131),
        .Q(serial_bb_data_1));
  FDCE serial_bb_data_2_reg
       (.C(csclk),
        .CE(hkspi_n_121),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_137),
        .Q(serial_bb_data_2));
  FDCE serial_bb_enable_reg
       (.C(csclk),
        .CE(hkspi_n_121),
        .CLR(pad_flash_csb_oeb0),
        .D(p_0_in),
        .Q(p_47_in[1]));
  FDCE serial_bb_load_reg
       (.C(csclk),
        .CE(hkspi_n_121),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_133),
        .Q(p_47_in[3]));
  FDCE serial_bb_resetn_reg
       (.C(csclk),
        .CE(hkspi_n_121),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_134),
        .Q(p_47_in[2]));
  LUT5 #(
    .INIT(32'hFA3F0A00)) 
    serial_busy_i_1
       (.I0(serial_xfer),
        .I1(serial_busy_i_2_n_0),
        .I2(xfer_state__0[0]),
        .I3(xfer_state__0[1]),
        .I4(serial_busy_reg_n_0),
        .O(serial_busy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    serial_busy_i_2
       (.I0(\xfer_count_reg_n_0_[0] ),
        .I1(\xfer_count_reg_n_0_[1] ),
        .I2(\xfer_count_reg_n_0_[3] ),
        .I3(\xfer_count_reg_n_0_[2] ),
        .O(serial_busy_i_2_n_0));
  FDCE serial_busy_reg
       (.C(clock),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_busy_i_1_n_0),
        .Q(serial_busy_reg_n_0));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    serial_clock_pre_i_1
       (.I0(xfer_state__0[0]),
        .I1(xfer_state__0[1]),
        .I2(mprj_io_loader_clock),
        .I3(serial_clock_pre_i_2_n_0),
        .I4(serial_clock_pre_reg_n_0),
        .O(serial_clock_pre_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0105FFFF)) 
    serial_clock_pre_i_2
       (.I0(\xfer_count_reg_n_0_[3] ),
        .I1(\xfer_count_reg_n_0_[1] ),
        .I2(\xfer_count_reg_n_0_[2] ),
        .I3(\xfer_count_reg_n_0_[0] ),
        .I4(xfer_state__0[0]),
        .I5(xfer_state__0[1]),
        .O(serial_clock_pre_i_2_n_0));
  FDCE serial_clock_pre_reg
       (.C(clock),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_clock_pre_i_1_n_0),
        .Q(serial_clock_pre_reg_n_0));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \serial_data_staging_1[0]_i_1 
       (.I0(\serial_data_staging_1_reg[0]_i_2_n_0 ),
        .I1(\pad_count_1_reg_n_0_[4] ),
        .I2(\serial_data_staging_1_reg[0]_i_3_n_0 ),
        .I3(\pad_count_1_reg_n_0_[3] ),
        .I4(\serial_data_staging_1_reg[0]_i_4_n_0 ),
        .I5(xfer_state__0[1]),
        .O(serial_data_staging_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[0]_i_10 
       (.I0(\gpio_configure_reg_n_0_[31][0] ),
        .I1(\gpio_configure_reg_n_0_[30][0] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][0] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][0] ),
        .O(\serial_data_staging_1[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[0]_i_11 
       (.I0(\gpio_configure_reg_n_0_[3][0] ),
        .I1(\gpio_configure_reg_n_0_[2][0] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][0] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][0] ),
        .O(\serial_data_staging_1[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[0]_i_12 
       (.I0(\gpio_configure_reg_n_0_[7][0] ),
        .I1(\gpio_configure_reg_n_0_[6][0] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][0] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][0] ),
        .O(\serial_data_staging_1[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[0]_i_13 
       (.I0(\gpio_configure_reg_n_0_[11][0] ),
        .I1(\gpio_configure_reg_n_0_[10][0] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][0] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][0] ),
        .O(\serial_data_staging_1[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[0]_i_14 
       (.I0(\gpio_configure_reg_n_0_[15][0] ),
        .I1(\gpio_configure_reg_n_0_[14][0] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][0] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][0] ),
        .O(\serial_data_staging_1[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[0]_i_7 
       (.I0(\gpio_configure_reg_n_0_[19][0] ),
        .I1(\gpio_configure_reg_n_0_[18][0] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][0] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][0] ),
        .O(\serial_data_staging_1[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[0]_i_8 
       (.I0(\gpio_configure_reg_n_0_[23][0] ),
        .I1(\gpio_configure_reg_n_0_[22][0] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][0] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][0] ),
        .O(\serial_data_staging_1[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[0]_i_9 
       (.I0(\gpio_configure_reg_n_0_[27][0] ),
        .I1(\gpio_configure_reg_n_0_[26][0] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][0] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][0] ),
        .O(\serial_data_staging_1[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[10]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[9] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[10]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[10]_i_3_n_0 ),
        .O(serial_data_staging_1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[10]_i_10 
       (.I0(data73[2]),
        .I1(data71[2]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data69[2]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data67[2]),
        .O(\serial_data_staging_1[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[10]_i_11 
       (.I0(data81[2]),
        .I1(data79[2]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data77[2]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data75[2]),
        .O(\serial_data_staging_1[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[10]_i_12 
       (.I0(data25[2]),
        .I1(data23[2]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data21[2]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data19[2]),
        .O(\serial_data_staging_1[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[10]_i_13 
       (.I0(data33[2]),
        .I1(data31[2]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data29[2]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data27[2]),
        .O(\serial_data_staging_1[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[10]_i_14 
       (.I0(data41[2]),
        .I1(data39[2]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data37[2]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data35[2]),
        .O(\serial_data_staging_1[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[10]_i_15 
       (.I0(data49[2]),
        .I1(data47[2]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data45[2]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data43[2]),
        .O(\serial_data_staging_1[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[10]_i_8 
       (.I0(data57[2]),
        .I1(data55[2]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data53[2]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data51[2]),
        .O(\serial_data_staging_1[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[10]_i_9 
       (.I0(data65[2]),
        .I1(data63[2]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data61[2]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data59[2]),
        .O(\serial_data_staging_1[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[11]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[10] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[11]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[11]_i_3_n_0 ),
        .O(serial_data_staging_1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[11]_i_10 
       (.I0(data73[3]),
        .I1(data71[3]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data69[3]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data67[3]),
        .O(\serial_data_staging_1[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[11]_i_11 
       (.I0(data81[3]),
        .I1(data79[3]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data77[3]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data75[3]),
        .O(\serial_data_staging_1[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[11]_i_12 
       (.I0(data25[3]),
        .I1(data23[3]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data21[3]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data19[3]),
        .O(\serial_data_staging_1[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[11]_i_13 
       (.I0(data33[3]),
        .I1(data31[3]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data29[3]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data27[3]),
        .O(\serial_data_staging_1[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[11]_i_14 
       (.I0(data41[3]),
        .I1(data39[3]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data37[3]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data35[3]),
        .O(\serial_data_staging_1[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[11]_i_15 
       (.I0(data49[3]),
        .I1(data47[3]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data45[3]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data43[3]),
        .O(\serial_data_staging_1[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[11]_i_8 
       (.I0(data57[3]),
        .I1(data55[3]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data53[3]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data51[3]),
        .O(\serial_data_staging_1[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[11]_i_9 
       (.I0(data65[3]),
        .I1(data63[3]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data61[3]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data59[3]),
        .O(\serial_data_staging_1[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h98)) 
    \serial_data_staging_1[12]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(xfer_state__0[1]),
        .I2(mprj_io_loader_clock),
        .O(\serial_data_staging_1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[12]_i_10 
       (.I0(data65[4]),
        .I1(data63[4]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data61[4]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data59[4]),
        .O(\serial_data_staging_1[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[12]_i_11 
       (.I0(data73[4]),
        .I1(data71[4]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data69[4]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data67[4]),
        .O(\serial_data_staging_1[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[12]_i_12 
       (.I0(data81[4]),
        .I1(data79[4]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data77[4]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data75[4]),
        .O(\serial_data_staging_1[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[12]_i_13 
       (.I0(data25[4]),
        .I1(data23[4]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data21[4]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data19[4]),
        .O(\serial_data_staging_1[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[12]_i_14 
       (.I0(data33[4]),
        .I1(data31[4]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data29[4]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data27[4]),
        .O(\serial_data_staging_1[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[12]_i_15 
       (.I0(data41[4]),
        .I1(data39[4]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data37[4]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data35[4]),
        .O(\serial_data_staging_1[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[12]_i_16 
       (.I0(data49[4]),
        .I1(data47[4]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data45[4]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data43[4]),
        .O(\serial_data_staging_1[12]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[12]_i_2 
       (.I0(\serial_data_staging_1_reg_n_0_[11] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[12]_i_3_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[12]_i_4_n_0 ),
        .O(serial_data_staging_1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[12]_i_9 
       (.I0(data57[4]),
        .I1(data55[4]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data53[4]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data51[4]),
        .O(\serial_data_staging_1[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[1]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[0] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[1]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[1]_i_3_n_0 ),
        .O(serial_data_staging_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[1]_i_10 
       (.I0(\gpio_configure_reg_n_0_[27][1] ),
        .I1(\gpio_configure_reg_n_0_[26][1] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][1] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][1] ),
        .O(\serial_data_staging_1[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[1]_i_11 
       (.I0(\gpio_configure_reg_n_0_[31][1] ),
        .I1(\gpio_configure_reg_n_0_[30][1] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][1] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][1] ),
        .O(\serial_data_staging_1[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[1]_i_12 
       (.I0(\gpio_configure_reg_n_0_[3][1] ),
        .I1(\gpio_configure_reg_n_0_[2][1] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][1] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][1] ),
        .O(\serial_data_staging_1[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[1]_i_13 
       (.I0(\gpio_configure_reg_n_0_[7][1] ),
        .I1(\gpio_configure_reg_n_0_[6][1] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][1] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][1] ),
        .O(\serial_data_staging_1[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[1]_i_14 
       (.I0(\gpio_configure_reg_n_0_[11][1] ),
        .I1(\gpio_configure_reg_n_0_[10][1] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][1] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][1] ),
        .O(\serial_data_staging_1[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[1]_i_15 
       (.I0(\gpio_configure_reg_n_0_[15][1] ),
        .I1(\gpio_configure_reg_n_0_[14][1] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][1] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][1] ),
        .O(\serial_data_staging_1[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[1]_i_8 
       (.I0(\gpio_configure_reg_n_0_[19][1] ),
        .I1(\gpio_configure_reg_n_0_[18][1] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][1] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][1] ),
        .O(\serial_data_staging_1[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[1]_i_9 
       (.I0(\gpio_configure_reg_n_0_[23][1] ),
        .I1(\gpio_configure_reg_n_0_[22][1] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][1] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][1] ),
        .O(\serial_data_staging_1[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[2]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[1] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[2]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[2]_i_3_n_0 ),
        .O(serial_data_staging_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[2]_i_10 
       (.I0(\gpio_configure_reg_n_0_[27][2] ),
        .I1(\gpio_configure_reg_n_0_[26][2] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][2] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][2] ),
        .O(\serial_data_staging_1[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[2]_i_11 
       (.I0(\gpio_configure_reg_n_0_[31][2] ),
        .I1(\gpio_configure_reg_n_0_[30][2] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][2] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][2] ),
        .O(\serial_data_staging_1[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[2]_i_12 
       (.I0(\gpio_configure_reg_n_0_[3][2] ),
        .I1(\gpio_configure_reg_n_0_[2][2] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][2] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][2] ),
        .O(\serial_data_staging_1[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[2]_i_13 
       (.I0(\gpio_configure_reg_n_0_[7][2] ),
        .I1(\gpio_configure_reg_n_0_[6][2] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][2] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][2] ),
        .O(\serial_data_staging_1[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[2]_i_14 
       (.I0(\gpio_configure_reg_n_0_[11][2] ),
        .I1(\gpio_configure_reg_n_0_[10][2] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][2] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][2] ),
        .O(\serial_data_staging_1[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[2]_i_15 
       (.I0(\gpio_configure_reg_n_0_[15][2] ),
        .I1(\gpio_configure_reg_n_0_[14][2] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][2] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][2] ),
        .O(\serial_data_staging_1[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[2]_i_8 
       (.I0(\gpio_configure_reg_n_0_[19][2] ),
        .I1(\gpio_configure_reg_n_0_[18][2] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][2] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][2] ),
        .O(\serial_data_staging_1[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[2]_i_9 
       (.I0(\gpio_configure_reg_n_0_[23][2] ),
        .I1(\gpio_configure_reg_n_0_[22][2] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][2] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][2] ),
        .O(\serial_data_staging_1[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[3]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[2] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[3]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[3]_i_3_n_0 ),
        .O(serial_data_staging_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[3]_i_10 
       (.I0(p_29_in),
        .I1(p_28_in),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(p_27_in),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(p_26_in),
        .O(\serial_data_staging_1[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[3]_i_11 
       (.I0(p_33_in),
        .I1(p_32_in),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(p_31_in),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(p_30_in),
        .O(\serial_data_staging_1[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[3]_i_12 
       (.I0(\gpio_configure_reg_n_0_[3][3] ),
        .I1(p_5_in),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][3] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg[0][3]_0 ),
        .O(\serial_data_staging_1[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[3]_i_13 
       (.I0(\gpio_configure_reg_n_0_[7][3] ),
        .I1(\gpio_configure_reg_n_0_[6][3] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(p_7_in),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][3] ),
        .O(\serial_data_staging_1[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[3]_i_14 
       (.I0(\gpio_configure_reg_n_0_[11][3] ),
        .I1(\gpio_configure_reg_n_0_[10][3] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][3] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][3] ),
        .O(\serial_data_staging_1[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[3]_i_15 
       (.I0(\gpio_configure_reg_n_0_[15][3] ),
        .I1(\gpio_configure_reg_n_0_[14][3] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][3] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][3] ),
        .O(\serial_data_staging_1[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[3]_i_8 
       (.I0(p_21_in),
        .I1(\gpio_configure_reg_n_0_[18][3] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][3] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][3] ),
        .O(\serial_data_staging_1[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[3]_i_9 
       (.I0(p_25_in),
        .I1(p_24_in),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(p_23_in),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(p_22_in),
        .O(\serial_data_staging_1[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[4]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[3] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[4]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[4]_i_3_n_0 ),
        .O(serial_data_staging_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[4]_i_10 
       (.I0(\gpio_configure_reg_n_0_[27][4] ),
        .I1(\gpio_configure_reg_n_0_[26][4] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][4] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][4] ),
        .O(\serial_data_staging_1[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[4]_i_11 
       (.I0(\gpio_configure_reg_n_0_[31][4] ),
        .I1(\gpio_configure_reg_n_0_[30][4] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][4] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][4] ),
        .O(\serial_data_staging_1[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[4]_i_12 
       (.I0(\gpio_configure_reg_n_0_[3][4] ),
        .I1(\gpio_configure_reg_n_0_[2][4] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][4] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][4] ),
        .O(\serial_data_staging_1[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[4]_i_13 
       (.I0(\gpio_configure_reg_n_0_[7][4] ),
        .I1(\gpio_configure_reg_n_0_[6][4] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][4] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][4] ),
        .O(\serial_data_staging_1[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[4]_i_14 
       (.I0(\gpio_configure_reg_n_0_[11][4] ),
        .I1(\gpio_configure_reg_n_0_[10][4] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][4] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][4] ),
        .O(\serial_data_staging_1[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[4]_i_15 
       (.I0(\gpio_configure_reg_n_0_[15][4] ),
        .I1(\gpio_configure_reg_n_0_[14][4] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][4] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][4] ),
        .O(\serial_data_staging_1[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[4]_i_8 
       (.I0(\gpio_configure_reg_n_0_[19][4] ),
        .I1(\gpio_configure_reg_n_0_[18][4] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][4] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][4] ),
        .O(\serial_data_staging_1[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[4]_i_9 
       (.I0(\gpio_configure_reg_n_0_[23][4] ),
        .I1(\gpio_configure_reg_n_0_[22][4] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][4] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][4] ),
        .O(\serial_data_staging_1[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[5]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[4] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[5]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[5]_i_3_n_0 ),
        .O(serial_data_staging_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[5]_i_10 
       (.I0(\gpio_configure_reg_n_0_[27][5] ),
        .I1(\gpio_configure_reg_n_0_[26][5] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][5] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][5] ),
        .O(\serial_data_staging_1[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[5]_i_11 
       (.I0(\gpio_configure_reg_n_0_[31][5] ),
        .I1(\gpio_configure_reg_n_0_[30][5] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][5] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][5] ),
        .O(\serial_data_staging_1[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[5]_i_12 
       (.I0(\gpio_configure_reg_n_0_[3][5] ),
        .I1(\gpio_configure_reg_n_0_[2][5] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][5] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][5] ),
        .O(\serial_data_staging_1[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[5]_i_13 
       (.I0(\gpio_configure_reg_n_0_[7][5] ),
        .I1(\gpio_configure_reg_n_0_[6][5] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][5] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][5] ),
        .O(\serial_data_staging_1[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[5]_i_14 
       (.I0(\gpio_configure_reg_n_0_[11][5] ),
        .I1(\gpio_configure_reg_n_0_[10][5] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][5] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][5] ),
        .O(\serial_data_staging_1[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[5]_i_15 
       (.I0(\gpio_configure_reg_n_0_[15][5] ),
        .I1(\gpio_configure_reg_n_0_[14][5] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][5] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][5] ),
        .O(\serial_data_staging_1[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[5]_i_8 
       (.I0(\gpio_configure_reg_n_0_[19][5] ),
        .I1(\gpio_configure_reg_n_0_[18][5] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][5] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][5] ),
        .O(\serial_data_staging_1[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[5]_i_9 
       (.I0(\gpio_configure_reg_n_0_[23][5] ),
        .I1(\gpio_configure_reg_n_0_[22][5] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][5] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][5] ),
        .O(\serial_data_staging_1[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[6]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[5] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[6]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[6]_i_3_n_0 ),
        .O(serial_data_staging_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[6]_i_10 
       (.I0(\gpio_configure_reg_n_0_[27][6] ),
        .I1(\gpio_configure_reg_n_0_[26][6] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][6] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][6] ),
        .O(\serial_data_staging_1[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[6]_i_11 
       (.I0(\gpio_configure_reg_n_0_[31][6] ),
        .I1(\gpio_configure_reg_n_0_[30][6] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][6] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][6] ),
        .O(\serial_data_staging_1[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[6]_i_12 
       (.I0(\gpio_configure_reg_n_0_[3][6] ),
        .I1(\gpio_configure_reg_n_0_[2][6] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][6] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][6] ),
        .O(\serial_data_staging_1[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[6]_i_13 
       (.I0(\gpio_configure_reg_n_0_[7][6] ),
        .I1(\gpio_configure_reg_n_0_[6][6] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][6] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][6] ),
        .O(\serial_data_staging_1[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[6]_i_14 
       (.I0(\gpio_configure_reg_n_0_[11][6] ),
        .I1(\gpio_configure_reg_n_0_[10][6] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][6] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][6] ),
        .O(\serial_data_staging_1[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[6]_i_15 
       (.I0(\gpio_configure_reg_n_0_[15][6] ),
        .I1(\gpio_configure_reg_n_0_[14][6] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][6] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][6] ),
        .O(\serial_data_staging_1[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[6]_i_8 
       (.I0(\gpio_configure_reg_n_0_[19][6] ),
        .I1(\gpio_configure_reg_n_0_[18][6] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][6] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][6] ),
        .O(\serial_data_staging_1[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[6]_i_9 
       (.I0(\gpio_configure_reg_n_0_[23][6] ),
        .I1(\gpio_configure_reg_n_0_[22][6] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][6] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][6] ),
        .O(\serial_data_staging_1[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[7]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[6] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[7]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[7]_i_3_n_0 ),
        .O(serial_data_staging_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[7]_i_10 
       (.I0(\gpio_configure_reg_n_0_[27][7] ),
        .I1(\gpio_configure_reg_n_0_[26][7] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][7] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][7] ),
        .O(\serial_data_staging_1[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[7]_i_11 
       (.I0(\gpio_configure_reg_n_0_[31][7] ),
        .I1(\gpio_configure_reg_n_0_[30][7] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][7] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][7] ),
        .O(\serial_data_staging_1[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[7]_i_12 
       (.I0(\gpio_configure_reg_n_0_[3][7] ),
        .I1(\gpio_configure_reg_n_0_[2][7] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][7] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][7] ),
        .O(\serial_data_staging_1[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[7]_i_13 
       (.I0(\gpio_configure_reg_n_0_[7][7] ),
        .I1(\gpio_configure_reg_n_0_[6][7] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][7] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][7] ),
        .O(\serial_data_staging_1[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[7]_i_14 
       (.I0(\gpio_configure_reg_n_0_[11][7] ),
        .I1(\gpio_configure_reg_n_0_[10][7] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][7] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][7] ),
        .O(\serial_data_staging_1[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[7]_i_15 
       (.I0(\gpio_configure_reg_n_0_[15][7] ),
        .I1(\gpio_configure_reg_n_0_[14][7] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][7] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][7] ),
        .O(\serial_data_staging_1[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[7]_i_8 
       (.I0(\gpio_configure_reg_n_0_[19][7] ),
        .I1(\gpio_configure_reg_n_0_[18][7] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][7] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][7] ),
        .O(\serial_data_staging_1[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[7]_i_9 
       (.I0(\gpio_configure_reg_n_0_[23][7] ),
        .I1(\gpio_configure_reg_n_0_[22][7] ),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][7] ),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][7] ),
        .O(\serial_data_staging_1[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[8]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[7] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[8]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[8]_i_3_n_0 ),
        .O(serial_data_staging_1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[8]_i_10 
       (.I0(data73[0]),
        .I1(data71[0]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data69[0]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data67[0]),
        .O(\serial_data_staging_1[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[8]_i_11 
       (.I0(data81[0]),
        .I1(data79[0]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data77[0]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data75[0]),
        .O(\serial_data_staging_1[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[8]_i_12 
       (.I0(data25[0]),
        .I1(data23[0]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data21[0]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data19[0]),
        .O(\serial_data_staging_1[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[8]_i_13 
       (.I0(data33[0]),
        .I1(data31[0]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data29[0]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data27[0]),
        .O(\serial_data_staging_1[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[8]_i_14 
       (.I0(data41[0]),
        .I1(data39[0]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data37[0]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data35[0]),
        .O(\serial_data_staging_1[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[8]_i_15 
       (.I0(data49[0]),
        .I1(data47[0]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data45[0]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data43[0]),
        .O(\serial_data_staging_1[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[8]_i_8 
       (.I0(data57[0]),
        .I1(data55[0]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data53[0]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data51[0]),
        .O(\serial_data_staging_1[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[8]_i_9 
       (.I0(data65[0]),
        .I1(data63[0]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data61[0]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data59[0]),
        .O(\serial_data_staging_1[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_1[9]_i_1 
       (.I0(\serial_data_staging_1_reg_n_0_[8] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_1_reg[9]_i_2_n_0 ),
        .I3(\pad_count_1_reg_n_0_[4] ),
        .I4(\serial_data_staging_1_reg[9]_i_3_n_0 ),
        .O(serial_data_staging_1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[9]_i_10 
       (.I0(data73[1]),
        .I1(data71[1]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data69[1]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data67[1]),
        .O(\serial_data_staging_1[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[9]_i_11 
       (.I0(data81[1]),
        .I1(data79[1]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data77[1]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data75[1]),
        .O(\serial_data_staging_1[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[9]_i_12 
       (.I0(data25[1]),
        .I1(data23[1]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data21[1]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data19[1]),
        .O(\serial_data_staging_1[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[9]_i_13 
       (.I0(data33[1]),
        .I1(data31[1]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data29[1]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data27[1]),
        .O(\serial_data_staging_1[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[9]_i_14 
       (.I0(data41[1]),
        .I1(data39[1]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data37[1]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data35[1]),
        .O(\serial_data_staging_1[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[9]_i_15 
       (.I0(data49[1]),
        .I1(data47[1]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data45[1]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data43[1]),
        .O(\serial_data_staging_1[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[9]_i_8 
       (.I0(data57[1]),
        .I1(data55[1]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data53[1]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data51[1]),
        .O(\serial_data_staging_1[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_1[9]_i_9 
       (.I0(data65[1]),
        .I1(data63[1]),
        .I2(\pad_count_1_reg_n_0_[1] ),
        .I3(data61[1]),
        .I4(\pad_count_1_reg_n_0_[0] ),
        .I5(data59[1]),
        .O(\serial_data_staging_1[9]_i_9_n_0 ));
  FDCE \serial_data_staging_1_reg[0] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[0]),
        .Q(\serial_data_staging_1_reg_n_0_[0] ));
  MUXF8 \serial_data_staging_1_reg[0]_i_2 
       (.I0(\serial_data_staging_1_reg[0]_i_5_n_0 ),
        .I1(\serial_data_staging_1_reg[0]_i_6_n_0 ),
        .O(\serial_data_staging_1_reg[0]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[0]_i_3 
       (.I0(\serial_data_staging_1[0]_i_7_n_0 ),
        .I1(\serial_data_staging_1[0]_i_8_n_0 ),
        .O(\serial_data_staging_1_reg[0]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[0]_i_4 
       (.I0(\serial_data_staging_1[0]_i_9_n_0 ),
        .I1(\serial_data_staging_1[0]_i_10_n_0 ),
        .O(\serial_data_staging_1_reg[0]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[0]_i_5 
       (.I0(\serial_data_staging_1[0]_i_11_n_0 ),
        .I1(\serial_data_staging_1[0]_i_12_n_0 ),
        .O(\serial_data_staging_1_reg[0]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[0]_i_6 
       (.I0(\serial_data_staging_1[0]_i_13_n_0 ),
        .I1(\serial_data_staging_1[0]_i_14_n_0 ),
        .O(\serial_data_staging_1_reg[0]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[10] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[10]),
        .Q(\serial_data_staging_1_reg_n_0_[10] ));
  MUXF8 \serial_data_staging_1_reg[10]_i_2 
       (.I0(\serial_data_staging_1_reg[10]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[10]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[10]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[10]_i_3 
       (.I0(\serial_data_staging_1_reg[10]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[10]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[10]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[10]_i_4 
       (.I0(\serial_data_staging_1[10]_i_8_n_0 ),
        .I1(\serial_data_staging_1[10]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[10]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[10]_i_5 
       (.I0(\serial_data_staging_1[10]_i_10_n_0 ),
        .I1(\serial_data_staging_1[10]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[10]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[10]_i_6 
       (.I0(\serial_data_staging_1[10]_i_12_n_0 ),
        .I1(\serial_data_staging_1[10]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[10]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[10]_i_7 
       (.I0(\serial_data_staging_1[10]_i_14_n_0 ),
        .I1(\serial_data_staging_1[10]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[10]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[11] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[11]),
        .Q(\serial_data_staging_1_reg_n_0_[11] ));
  MUXF8 \serial_data_staging_1_reg[11]_i_2 
       (.I0(\serial_data_staging_1_reg[11]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[11]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[11]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[11]_i_3 
       (.I0(\serial_data_staging_1_reg[11]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[11]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[11]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[11]_i_4 
       (.I0(\serial_data_staging_1[11]_i_8_n_0 ),
        .I1(\serial_data_staging_1[11]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[11]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[11]_i_5 
       (.I0(\serial_data_staging_1[11]_i_10_n_0 ),
        .I1(\serial_data_staging_1[11]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[11]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[11]_i_6 
       (.I0(\serial_data_staging_1[11]_i_12_n_0 ),
        .I1(\serial_data_staging_1[11]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[11]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[11]_i_7 
       (.I0(\serial_data_staging_1[11]_i_14_n_0 ),
        .I1(\serial_data_staging_1[11]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[11]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[12] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[12]),
        .Q(\serial_data_staging_1_reg_n_0_[12] ));
  MUXF8 \serial_data_staging_1_reg[12]_i_3 
       (.I0(\serial_data_staging_1_reg[12]_i_5_n_0 ),
        .I1(\serial_data_staging_1_reg[12]_i_6_n_0 ),
        .O(\serial_data_staging_1_reg[12]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[12]_i_4 
       (.I0(\serial_data_staging_1_reg[12]_i_7_n_0 ),
        .I1(\serial_data_staging_1_reg[12]_i_8_n_0 ),
        .O(\serial_data_staging_1_reg[12]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[12]_i_5 
       (.I0(\serial_data_staging_1[12]_i_9_n_0 ),
        .I1(\serial_data_staging_1[12]_i_10_n_0 ),
        .O(\serial_data_staging_1_reg[12]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[12]_i_6 
       (.I0(\serial_data_staging_1[12]_i_11_n_0 ),
        .I1(\serial_data_staging_1[12]_i_12_n_0 ),
        .O(\serial_data_staging_1_reg[12]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[12]_i_7 
       (.I0(\serial_data_staging_1[12]_i_13_n_0 ),
        .I1(\serial_data_staging_1[12]_i_14_n_0 ),
        .O(\serial_data_staging_1_reg[12]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[12]_i_8 
       (.I0(\serial_data_staging_1[12]_i_15_n_0 ),
        .I1(\serial_data_staging_1[12]_i_16_n_0 ),
        .O(\serial_data_staging_1_reg[12]_i_8_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[1] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[1]),
        .Q(\serial_data_staging_1_reg_n_0_[1] ));
  MUXF8 \serial_data_staging_1_reg[1]_i_2 
       (.I0(\serial_data_staging_1_reg[1]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[1]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[1]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[1]_i_3 
       (.I0(\serial_data_staging_1_reg[1]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[1]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[1]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[1]_i_4 
       (.I0(\serial_data_staging_1[1]_i_8_n_0 ),
        .I1(\serial_data_staging_1[1]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[1]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[1]_i_5 
       (.I0(\serial_data_staging_1[1]_i_10_n_0 ),
        .I1(\serial_data_staging_1[1]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[1]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[1]_i_6 
       (.I0(\serial_data_staging_1[1]_i_12_n_0 ),
        .I1(\serial_data_staging_1[1]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[1]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[1]_i_7 
       (.I0(\serial_data_staging_1[1]_i_14_n_0 ),
        .I1(\serial_data_staging_1[1]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[1]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[2] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[2]),
        .Q(\serial_data_staging_1_reg_n_0_[2] ));
  MUXF8 \serial_data_staging_1_reg[2]_i_2 
       (.I0(\serial_data_staging_1_reg[2]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[2]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[2]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[2]_i_3 
       (.I0(\serial_data_staging_1_reg[2]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[2]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[2]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[2]_i_4 
       (.I0(\serial_data_staging_1[2]_i_8_n_0 ),
        .I1(\serial_data_staging_1[2]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[2]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[2]_i_5 
       (.I0(\serial_data_staging_1[2]_i_10_n_0 ),
        .I1(\serial_data_staging_1[2]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[2]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[2]_i_6 
       (.I0(\serial_data_staging_1[2]_i_12_n_0 ),
        .I1(\serial_data_staging_1[2]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[2]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[2]_i_7 
       (.I0(\serial_data_staging_1[2]_i_14_n_0 ),
        .I1(\serial_data_staging_1[2]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[2]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[3] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[3]),
        .Q(\serial_data_staging_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[3]_i_2 
       (.I0(\serial_data_staging_1_reg[3]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[3]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[3]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[3]_i_3 
       (.I0(\serial_data_staging_1_reg[3]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[3]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[3]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[3]_i_4 
       (.I0(\serial_data_staging_1[3]_i_8_n_0 ),
        .I1(\serial_data_staging_1[3]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[3]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[3]_i_5 
       (.I0(\serial_data_staging_1[3]_i_10_n_0 ),
        .I1(\serial_data_staging_1[3]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[3]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[3]_i_6 
       (.I0(\serial_data_staging_1[3]_i_12_n_0 ),
        .I1(\serial_data_staging_1[3]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[3]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[3]_i_7 
       (.I0(\serial_data_staging_1[3]_i_14_n_0 ),
        .I1(\serial_data_staging_1[3]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[3]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[4] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[4]),
        .Q(\serial_data_staging_1_reg_n_0_[4] ));
  MUXF8 \serial_data_staging_1_reg[4]_i_2 
       (.I0(\serial_data_staging_1_reg[4]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[4]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[4]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[4]_i_3 
       (.I0(\serial_data_staging_1_reg[4]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[4]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[4]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[4]_i_4 
       (.I0(\serial_data_staging_1[4]_i_8_n_0 ),
        .I1(\serial_data_staging_1[4]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[4]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[4]_i_5 
       (.I0(\serial_data_staging_1[4]_i_10_n_0 ),
        .I1(\serial_data_staging_1[4]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[4]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[4]_i_6 
       (.I0(\serial_data_staging_1[4]_i_12_n_0 ),
        .I1(\serial_data_staging_1[4]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[4]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[4]_i_7 
       (.I0(\serial_data_staging_1[4]_i_14_n_0 ),
        .I1(\serial_data_staging_1[4]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[4]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[5] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[5]),
        .Q(\serial_data_staging_1_reg_n_0_[5] ));
  MUXF8 \serial_data_staging_1_reg[5]_i_2 
       (.I0(\serial_data_staging_1_reg[5]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[5]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[5]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[5]_i_3 
       (.I0(\serial_data_staging_1_reg[5]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[5]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[5]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[5]_i_4 
       (.I0(\serial_data_staging_1[5]_i_8_n_0 ),
        .I1(\serial_data_staging_1[5]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[5]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[5]_i_5 
       (.I0(\serial_data_staging_1[5]_i_10_n_0 ),
        .I1(\serial_data_staging_1[5]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[5]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[5]_i_6 
       (.I0(\serial_data_staging_1[5]_i_12_n_0 ),
        .I1(\serial_data_staging_1[5]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[5]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[5]_i_7 
       (.I0(\serial_data_staging_1[5]_i_14_n_0 ),
        .I1(\serial_data_staging_1[5]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[5]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[6] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[6]),
        .Q(\serial_data_staging_1_reg_n_0_[6] ));
  MUXF8 \serial_data_staging_1_reg[6]_i_2 
       (.I0(\serial_data_staging_1_reg[6]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[6]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[6]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[6]_i_3 
       (.I0(\serial_data_staging_1_reg[6]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[6]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[6]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[6]_i_4 
       (.I0(\serial_data_staging_1[6]_i_8_n_0 ),
        .I1(\serial_data_staging_1[6]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[6]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[6]_i_5 
       (.I0(\serial_data_staging_1[6]_i_10_n_0 ),
        .I1(\serial_data_staging_1[6]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[6]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[6]_i_6 
       (.I0(\serial_data_staging_1[6]_i_12_n_0 ),
        .I1(\serial_data_staging_1[6]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[6]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[6]_i_7 
       (.I0(\serial_data_staging_1[6]_i_14_n_0 ),
        .I1(\serial_data_staging_1[6]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[6]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[7] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[7]),
        .Q(\serial_data_staging_1_reg_n_0_[7] ));
  MUXF8 \serial_data_staging_1_reg[7]_i_2 
       (.I0(\serial_data_staging_1_reg[7]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[7]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[7]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[7]_i_3 
       (.I0(\serial_data_staging_1_reg[7]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[7]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[7]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[7]_i_4 
       (.I0(\serial_data_staging_1[7]_i_8_n_0 ),
        .I1(\serial_data_staging_1[7]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[7]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[7]_i_5 
       (.I0(\serial_data_staging_1[7]_i_10_n_0 ),
        .I1(\serial_data_staging_1[7]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[7]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[7]_i_6 
       (.I0(\serial_data_staging_1[7]_i_12_n_0 ),
        .I1(\serial_data_staging_1[7]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[7]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[7]_i_7 
       (.I0(\serial_data_staging_1[7]_i_14_n_0 ),
        .I1(\serial_data_staging_1[7]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[7]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[8] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[8]),
        .Q(\serial_data_staging_1_reg_n_0_[8] ));
  MUXF8 \serial_data_staging_1_reg[8]_i_2 
       (.I0(\serial_data_staging_1_reg[8]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[8]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[8]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[8]_i_3 
       (.I0(\serial_data_staging_1_reg[8]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[8]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[8]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[8]_i_4 
       (.I0(\serial_data_staging_1[8]_i_8_n_0 ),
        .I1(\serial_data_staging_1[8]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[8]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[8]_i_5 
       (.I0(\serial_data_staging_1[8]_i_10_n_0 ),
        .I1(\serial_data_staging_1[8]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[8]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[8]_i_6 
       (.I0(\serial_data_staging_1[8]_i_12_n_0 ),
        .I1(\serial_data_staging_1[8]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[8]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[8]_i_7 
       (.I0(\serial_data_staging_1[8]_i_14_n_0 ),
        .I1(\serial_data_staging_1[8]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[8]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  FDCE \serial_data_staging_1_reg[9] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_1[9]),
        .Q(\serial_data_staging_1_reg_n_0_[9] ));
  MUXF8 \serial_data_staging_1_reg[9]_i_2 
       (.I0(\serial_data_staging_1_reg[9]_i_4_n_0 ),
        .I1(\serial_data_staging_1_reg[9]_i_5_n_0 ),
        .O(\serial_data_staging_1_reg[9]_i_2_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_1_reg[9]_i_3 
       (.I0(\serial_data_staging_1_reg[9]_i_6_n_0 ),
        .I1(\serial_data_staging_1_reg[9]_i_7_n_0 ),
        .O(\serial_data_staging_1_reg[9]_i_3_n_0 ),
        .S(\pad_count_1_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_1_reg[9]_i_4 
       (.I0(\serial_data_staging_1[9]_i_8_n_0 ),
        .I1(\serial_data_staging_1[9]_i_9_n_0 ),
        .O(\serial_data_staging_1_reg[9]_i_4_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[9]_i_5 
       (.I0(\serial_data_staging_1[9]_i_10_n_0 ),
        .I1(\serial_data_staging_1[9]_i_11_n_0 ),
        .O(\serial_data_staging_1_reg[9]_i_5_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[9]_i_6 
       (.I0(\serial_data_staging_1[9]_i_12_n_0 ),
        .I1(\serial_data_staging_1[9]_i_13_n_0 ),
        .O(\serial_data_staging_1_reg[9]_i_6_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_1_reg[9]_i_7 
       (.I0(\serial_data_staging_1[9]_i_14_n_0 ),
        .I1(\serial_data_staging_1[9]_i_15_n_0 ),
        .O(\serial_data_staging_1_reg[9]_i_7_n_0 ),
        .S(\pad_count_1_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \serial_data_staging_2[0]_i_1 
       (.I0(\serial_data_staging_2_reg[0]_i_2_n_0 ),
        .I1(\serial_data_staging_2[0]_i_3_n_0 ),
        .I2(\serial_data_staging_2_reg[0]_i_4_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[0]_i_5_n_0 ),
        .I5(xfer_state__0[1]),
        .O(serial_data_staging_2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[0]_i_10 
       (.I0(\gpio_configure_reg_n_0_[35][0] ),
        .I1(\gpio_configure_reg_n_0_[34][0] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[33][0] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[32][0] ),
        .O(\serial_data_staging_2[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[0]_i_11 
       (.I0(\gpio_configure_reg_n_0_[3][0] ),
        .I1(\gpio_configure_reg_n_0_[2][0] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][0] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][0] ),
        .O(\serial_data_staging_2[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[0]_i_12 
       (.I0(\gpio_configure_reg_n_0_[7][0] ),
        .I1(\gpio_configure_reg_n_0_[6][0] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][0] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][0] ),
        .O(\serial_data_staging_2[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[0]_i_13 
       (.I0(\gpio_configure_reg_n_0_[11][0] ),
        .I1(\gpio_configure_reg_n_0_[10][0] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][0] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][0] ),
        .O(\serial_data_staging_2[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[0]_i_14 
       (.I0(\gpio_configure_reg_n_0_[15][0] ),
        .I1(\gpio_configure_reg_n_0_[14][0] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][0] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][0] ),
        .O(\serial_data_staging_2[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[0]_i_15 
       (.I0(\gpio_configure_reg_n_0_[19][0] ),
        .I1(\gpio_configure_reg_n_0_[18][0] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][0] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][0] ),
        .O(\serial_data_staging_2[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[0]_i_16 
       (.I0(\gpio_configure_reg_n_0_[23][0] ),
        .I1(\gpio_configure_reg_n_0_[22][0] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][0] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][0] ),
        .O(\serial_data_staging_2[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[0]_i_17 
       (.I0(\gpio_configure_reg_n_0_[27][0] ),
        .I1(\gpio_configure_reg_n_0_[26][0] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][0] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][0] ),
        .O(\serial_data_staging_2[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[0]_i_18 
       (.I0(\gpio_configure_reg_n_0_[31][0] ),
        .I1(\gpio_configure_reg_n_0_[30][0] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][0] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][0] ),
        .O(\serial_data_staging_2[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_data_staging_2[0]_i_3 
       (.I0(\pad_count_2_reg_n_0_[2] ),
        .I1(\pad_count_2_reg_n_0_[5] ),
        .I2(\pad_count_2_reg_n_0_[4] ),
        .O(\serial_data_staging_2[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[0]_i_5 
       (.I0(\gpio_configure_reg_n_0_[37][0] ),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(\gpio_configure_reg_n_0_[36][0] ),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[0]_i_10_n_0 ),
        .O(\serial_data_staging_2[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[10]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[9] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[10]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[10]_i_3_n_0 ),
        .O(serial_data_staging_2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_10 
       (.I0(data81[2]),
        .I1(data79[2]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data77[2]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data75[2]),
        .O(\serial_data_staging_2[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_11 
       (.I0(data57[2]),
        .I1(data55[2]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data53[2]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data51[2]),
        .O(\serial_data_staging_2[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_12 
       (.I0(data65[2]),
        .I1(data63[2]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data61[2]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data59[2]),
        .O(\serial_data_staging_2[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_13 
       (.I0(data41[2]),
        .I1(data39[2]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data37[2]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data35[2]),
        .O(\serial_data_staging_2[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_14 
       (.I0(data49[2]),
        .I1(data47[2]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data45[2]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data43[2]),
        .O(\serial_data_staging_2[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_15 
       (.I0(data25[2]),
        .I1(data23[2]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data21[2]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data19[2]),
        .O(\serial_data_staging_2[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_16 
       (.I0(data33[2]),
        .I1(data31[2]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data29[2]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data27[2]),
        .O(\serial_data_staging_2[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[10]_i_2 
       (.I0(data93[2]),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(data91[2]),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[10]_i_4_n_0 ),
        .O(\serial_data_staging_2[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_3 
       (.I0(\serial_data_staging_2_reg[10]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[10]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[10]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[10]_i_8_n_0 ),
        .O(\serial_data_staging_2[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_4 
       (.I0(data89[2]),
        .I1(data87[2]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data85[2]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data83[2]),
        .O(\serial_data_staging_2[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[10]_i_9 
       (.I0(data73[2]),
        .I1(data71[2]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data69[2]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data67[2]),
        .O(\serial_data_staging_2[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[11]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[10] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[11]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[11]_i_3_n_0 ),
        .O(serial_data_staging_2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_10 
       (.I0(data81[3]),
        .I1(data79[3]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data77[3]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data75[3]),
        .O(\serial_data_staging_2[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_11 
       (.I0(data57[3]),
        .I1(data55[3]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data53[3]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data51[3]),
        .O(\serial_data_staging_2[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_12 
       (.I0(data65[3]),
        .I1(data63[3]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data61[3]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data59[3]),
        .O(\serial_data_staging_2[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_13 
       (.I0(data41[3]),
        .I1(data39[3]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data37[3]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data35[3]),
        .O(\serial_data_staging_2[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_14 
       (.I0(data49[3]),
        .I1(data47[3]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data45[3]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data43[3]),
        .O(\serial_data_staging_2[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_15 
       (.I0(data25[3]),
        .I1(data23[3]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data21[3]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data19[3]),
        .O(\serial_data_staging_2[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_16 
       (.I0(data33[3]),
        .I1(data31[3]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data29[3]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data27[3]),
        .O(\serial_data_staging_2[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[11]_i_2 
       (.I0(data93[3]),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(data91[3]),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[11]_i_4_n_0 ),
        .O(\serial_data_staging_2[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_3 
       (.I0(\serial_data_staging_2_reg[11]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[11]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[11]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[11]_i_8_n_0 ),
        .O(\serial_data_staging_2[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_4 
       (.I0(data89[3]),
        .I1(data87[3]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data85[3]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data83[3]),
        .O(\serial_data_staging_2[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[11]_i_9 
       (.I0(data73[3]),
        .I1(data71[3]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data69[3]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data67[3]),
        .O(\serial_data_staging_2[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[12]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[11] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[12]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[12]_i_3_n_0 ),
        .O(serial_data_staging_2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_10 
       (.I0(data81[4]),
        .I1(data79[4]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data77[4]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data75[4]),
        .O(\serial_data_staging_2[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_11 
       (.I0(data57[4]),
        .I1(data55[4]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data53[4]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data51[4]),
        .O(\serial_data_staging_2[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_12 
       (.I0(data65[4]),
        .I1(data63[4]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data61[4]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data59[4]),
        .O(\serial_data_staging_2[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_13 
       (.I0(data41[4]),
        .I1(data39[4]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data37[4]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data35[4]),
        .O(\serial_data_staging_2[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_14 
       (.I0(data49[4]),
        .I1(data47[4]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data45[4]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data43[4]),
        .O(\serial_data_staging_2[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_15 
       (.I0(data25[4]),
        .I1(data23[4]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data21[4]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data19[4]),
        .O(\serial_data_staging_2[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_16 
       (.I0(data33[4]),
        .I1(data31[4]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data29[4]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data27[4]),
        .O(\serial_data_staging_2[12]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[12]_i_2 
       (.I0(data93[4]),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(data91[4]),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[12]_i_4_n_0 ),
        .O(\serial_data_staging_2[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_3 
       (.I0(\serial_data_staging_2_reg[12]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[12]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[12]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[12]_i_8_n_0 ),
        .O(\serial_data_staging_2[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_4 
       (.I0(data89[4]),
        .I1(data87[4]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data85[4]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data83[4]),
        .O(\serial_data_staging_2[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[12]_i_9 
       (.I0(data73[4]),
        .I1(data71[4]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data69[4]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data67[4]),
        .O(\serial_data_staging_2[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[1]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[0] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[1]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[1]_i_3_n_0 ),
        .O(serial_data_staging_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_10 
       (.I0(\gpio_configure_reg_n_0_[31][1] ),
        .I1(\gpio_configure_reg_n_0_[30][1] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][1] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][1] ),
        .O(\serial_data_staging_2[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_11 
       (.I0(\gpio_configure_reg_n_0_[19][1] ),
        .I1(\gpio_configure_reg_n_0_[18][1] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][1] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][1] ),
        .O(\serial_data_staging_2[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_12 
       (.I0(\gpio_configure_reg_n_0_[23][1] ),
        .I1(\gpio_configure_reg_n_0_[22][1] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][1] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][1] ),
        .O(\serial_data_staging_2[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_13 
       (.I0(\gpio_configure_reg_n_0_[11][1] ),
        .I1(\gpio_configure_reg_n_0_[10][1] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][1] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][1] ),
        .O(\serial_data_staging_2[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_14 
       (.I0(\gpio_configure_reg_n_0_[15][1] ),
        .I1(\gpio_configure_reg_n_0_[14][1] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][1] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][1] ),
        .O(\serial_data_staging_2[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_15 
       (.I0(\gpio_configure_reg_n_0_[3][1] ),
        .I1(\gpio_configure_reg_n_0_[2][1] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][1] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][1] ),
        .O(\serial_data_staging_2[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_16 
       (.I0(\gpio_configure_reg_n_0_[7][1] ),
        .I1(\gpio_configure_reg_n_0_[6][1] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][1] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][1] ),
        .O(\serial_data_staging_2[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[1]_i_2 
       (.I0(\gpio_configure_reg_n_0_[37][1] ),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(\gpio_configure_reg_n_0_[36][1] ),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[1]_i_4_n_0 ),
        .O(\serial_data_staging_2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_3 
       (.I0(\serial_data_staging_2_reg[1]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[1]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[1]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[1]_i_8_n_0 ),
        .O(\serial_data_staging_2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_4 
       (.I0(\gpio_configure_reg_n_0_[35][1] ),
        .I1(\gpio_configure_reg_n_0_[34][1] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[33][1] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[32][1] ),
        .O(\serial_data_staging_2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[1]_i_9 
       (.I0(\gpio_configure_reg_n_0_[27][1] ),
        .I1(\gpio_configure_reg_n_0_[26][1] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][1] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][1] ),
        .O(\serial_data_staging_2[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[2]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[1] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[2]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[2]_i_3_n_0 ),
        .O(serial_data_staging_2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_10 
       (.I0(\gpio_configure_reg_n_0_[31][2] ),
        .I1(\gpio_configure_reg_n_0_[30][2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][2] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][2] ),
        .O(\serial_data_staging_2[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_11 
       (.I0(\gpio_configure_reg_n_0_[19][2] ),
        .I1(\gpio_configure_reg_n_0_[18][2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][2] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][2] ),
        .O(\serial_data_staging_2[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_12 
       (.I0(\gpio_configure_reg_n_0_[23][2] ),
        .I1(\gpio_configure_reg_n_0_[22][2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][2] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][2] ),
        .O(\serial_data_staging_2[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_13 
       (.I0(\gpio_configure_reg_n_0_[11][2] ),
        .I1(\gpio_configure_reg_n_0_[10][2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][2] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][2] ),
        .O(\serial_data_staging_2[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_14 
       (.I0(\gpio_configure_reg_n_0_[15][2] ),
        .I1(\gpio_configure_reg_n_0_[14][2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][2] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][2] ),
        .O(\serial_data_staging_2[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_15 
       (.I0(\gpio_configure_reg_n_0_[3][2] ),
        .I1(\gpio_configure_reg_n_0_[2][2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][2] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][2] ),
        .O(\serial_data_staging_2[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_16 
       (.I0(\gpio_configure_reg_n_0_[7][2] ),
        .I1(\gpio_configure_reg_n_0_[6][2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][2] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][2] ),
        .O(\serial_data_staging_2[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[2]_i_2 
       (.I0(\gpio_configure_reg_n_0_[37][2] ),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(\gpio_configure_reg_n_0_[36][2] ),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[2]_i_4_n_0 ),
        .O(\serial_data_staging_2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_3 
       (.I0(\serial_data_staging_2_reg[2]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[2]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[2]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[2]_i_8_n_0 ),
        .O(\serial_data_staging_2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_4 
       (.I0(\gpio_configure_reg_n_0_[35][2] ),
        .I1(\gpio_configure_reg_n_0_[34][2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[33][2] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[32][2] ),
        .O(\serial_data_staging_2[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[2]_i_9 
       (.I0(\gpio_configure_reg_n_0_[27][2] ),
        .I1(\gpio_configure_reg_n_0_[26][2] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][2] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][2] ),
        .O(\serial_data_staging_2[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[3]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[2] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[3]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[3]_i_3_n_0 ),
        .O(serial_data_staging_2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_10 
       (.I0(p_33_in),
        .I1(p_32_in),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(p_31_in),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(p_30_in),
        .O(\serial_data_staging_2[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_11 
       (.I0(p_21_in),
        .I1(\gpio_configure_reg_n_0_[18][3] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][3] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][3] ),
        .O(\serial_data_staging_2[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_12 
       (.I0(p_25_in),
        .I1(p_24_in),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(p_23_in),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(p_22_in),
        .O(\serial_data_staging_2[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_13 
       (.I0(\gpio_configure_reg_n_0_[11][3] ),
        .I1(\gpio_configure_reg_n_0_[10][3] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][3] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][3] ),
        .O(\serial_data_staging_2[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_14 
       (.I0(\gpio_configure_reg_n_0_[15][3] ),
        .I1(\gpio_configure_reg_n_0_[14][3] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][3] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][3] ),
        .O(\serial_data_staging_2[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_15 
       (.I0(\gpio_configure_reg_n_0_[3][3] ),
        .I1(p_5_in),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][3] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg[0][3]_0 ),
        .O(\serial_data_staging_2[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_16 
       (.I0(\gpio_configure_reg_n_0_[7][3] ),
        .I1(\gpio_configure_reg_n_0_[6][3] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(p_7_in),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][3] ),
        .O(\serial_data_staging_2[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[3]_i_2 
       (.I0(\gpio_configure_reg[37][3]_0 ),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(\gpio_configure_reg[36][3]_0 ),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[3]_i_4_n_0 ),
        .O(\serial_data_staging_2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_3 
       (.I0(\serial_data_staging_2_reg[3]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[3]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[3]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[3]_i_8_n_0 ),
        .O(\serial_data_staging_2[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_4 
       (.I0(\gpio_configure_reg[35][3]_0 ),
        .I1(p_36_in),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(p_35_in),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(p_34_in),
        .O(\serial_data_staging_2[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[3]_i_9 
       (.I0(p_29_in),
        .I1(p_28_in),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(p_27_in),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(p_26_in),
        .O(\serial_data_staging_2[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[4]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[3] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[4]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[4]_i_3_n_0 ),
        .O(serial_data_staging_2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_10 
       (.I0(\gpio_configure_reg_n_0_[31][4] ),
        .I1(\gpio_configure_reg_n_0_[30][4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][4] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][4] ),
        .O(\serial_data_staging_2[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_11 
       (.I0(\gpio_configure_reg_n_0_[19][4] ),
        .I1(\gpio_configure_reg_n_0_[18][4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][4] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][4] ),
        .O(\serial_data_staging_2[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_12 
       (.I0(\gpio_configure_reg_n_0_[23][4] ),
        .I1(\gpio_configure_reg_n_0_[22][4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][4] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][4] ),
        .O(\serial_data_staging_2[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_13 
       (.I0(\gpio_configure_reg_n_0_[11][4] ),
        .I1(\gpio_configure_reg_n_0_[10][4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][4] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][4] ),
        .O(\serial_data_staging_2[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_14 
       (.I0(\gpio_configure_reg_n_0_[15][4] ),
        .I1(\gpio_configure_reg_n_0_[14][4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][4] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][4] ),
        .O(\serial_data_staging_2[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_15 
       (.I0(\gpio_configure_reg_n_0_[3][4] ),
        .I1(\gpio_configure_reg_n_0_[2][4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][4] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][4] ),
        .O(\serial_data_staging_2[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_16 
       (.I0(\gpio_configure_reg_n_0_[7][4] ),
        .I1(\gpio_configure_reg_n_0_[6][4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][4] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][4] ),
        .O(\serial_data_staging_2[4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[4]_i_2 
       (.I0(\gpio_configure_reg_n_0_[37][4] ),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(\gpio_configure_reg_n_0_[36][4] ),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[4]_i_4_n_0 ),
        .O(\serial_data_staging_2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_3 
       (.I0(\serial_data_staging_2_reg[4]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[4]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[4]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[4]_i_8_n_0 ),
        .O(\serial_data_staging_2[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_4 
       (.I0(\gpio_configure_reg_n_0_[35][4] ),
        .I1(\gpio_configure_reg_n_0_[34][4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[33][4] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[32][4] ),
        .O(\serial_data_staging_2[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[4]_i_9 
       (.I0(\gpio_configure_reg_n_0_[27][4] ),
        .I1(\gpio_configure_reg_n_0_[26][4] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][4] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][4] ),
        .O(\serial_data_staging_2[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[5]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[4] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[5]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[5]_i_3_n_0 ),
        .O(serial_data_staging_2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_10 
       (.I0(\gpio_configure_reg_n_0_[31][5] ),
        .I1(\gpio_configure_reg_n_0_[30][5] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][5] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][5] ),
        .O(\serial_data_staging_2[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_11 
       (.I0(\gpio_configure_reg_n_0_[19][5] ),
        .I1(\gpio_configure_reg_n_0_[18][5] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][5] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][5] ),
        .O(\serial_data_staging_2[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_12 
       (.I0(\gpio_configure_reg_n_0_[23][5] ),
        .I1(\gpio_configure_reg_n_0_[22][5] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][5] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][5] ),
        .O(\serial_data_staging_2[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_13 
       (.I0(\gpio_configure_reg_n_0_[11][5] ),
        .I1(\gpio_configure_reg_n_0_[10][5] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][5] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][5] ),
        .O(\serial_data_staging_2[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_14 
       (.I0(\gpio_configure_reg_n_0_[15][5] ),
        .I1(\gpio_configure_reg_n_0_[14][5] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][5] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][5] ),
        .O(\serial_data_staging_2[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_15 
       (.I0(\gpio_configure_reg_n_0_[3][5] ),
        .I1(\gpio_configure_reg_n_0_[2][5] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][5] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][5] ),
        .O(\serial_data_staging_2[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_16 
       (.I0(\gpio_configure_reg_n_0_[7][5] ),
        .I1(\gpio_configure_reg_n_0_[6][5] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][5] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][5] ),
        .O(\serial_data_staging_2[5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[5]_i_2 
       (.I0(\gpio_configure_reg_n_0_[37][5] ),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(\gpio_configure_reg_n_0_[36][5] ),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[5]_i_4_n_0 ),
        .O(\serial_data_staging_2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_3 
       (.I0(\serial_data_staging_2_reg[5]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[5]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[5]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[5]_i_8_n_0 ),
        .O(\serial_data_staging_2[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_4 
       (.I0(\gpio_configure_reg_n_0_[35][5] ),
        .I1(\gpio_configure_reg_n_0_[34][5] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[33][5] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[32][5] ),
        .O(\serial_data_staging_2[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[5]_i_9 
       (.I0(\gpio_configure_reg_n_0_[27][5] ),
        .I1(\gpio_configure_reg_n_0_[26][5] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][5] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][5] ),
        .O(\serial_data_staging_2[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[6]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[5] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[6]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[6]_i_3_n_0 ),
        .O(serial_data_staging_2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_10 
       (.I0(\gpio_configure_reg_n_0_[31][6] ),
        .I1(\gpio_configure_reg_n_0_[30][6] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][6] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][6] ),
        .O(\serial_data_staging_2[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_11 
       (.I0(\gpio_configure_reg_n_0_[19][6] ),
        .I1(\gpio_configure_reg_n_0_[18][6] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][6] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][6] ),
        .O(\serial_data_staging_2[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_12 
       (.I0(\gpio_configure_reg_n_0_[23][6] ),
        .I1(\gpio_configure_reg_n_0_[22][6] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][6] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][6] ),
        .O(\serial_data_staging_2[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_13 
       (.I0(\gpio_configure_reg_n_0_[11][6] ),
        .I1(\gpio_configure_reg_n_0_[10][6] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][6] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][6] ),
        .O(\serial_data_staging_2[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_14 
       (.I0(\gpio_configure_reg_n_0_[15][6] ),
        .I1(\gpio_configure_reg_n_0_[14][6] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][6] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][6] ),
        .O(\serial_data_staging_2[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_15 
       (.I0(\gpio_configure_reg_n_0_[3][6] ),
        .I1(\gpio_configure_reg_n_0_[2][6] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][6] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][6] ),
        .O(\serial_data_staging_2[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_16 
       (.I0(\gpio_configure_reg_n_0_[7][6] ),
        .I1(\gpio_configure_reg_n_0_[6][6] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][6] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][6] ),
        .O(\serial_data_staging_2[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[6]_i_2 
       (.I0(\gpio_configure_reg_n_0_[37][6] ),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(\gpio_configure_reg_n_0_[36][6] ),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[6]_i_4_n_0 ),
        .O(\serial_data_staging_2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_3 
       (.I0(\serial_data_staging_2_reg[6]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[6]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[6]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[6]_i_8_n_0 ),
        .O(\serial_data_staging_2[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_4 
       (.I0(\gpio_configure_reg_n_0_[35][6] ),
        .I1(\gpio_configure_reg_n_0_[34][6] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[33][6] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[32][6] ),
        .O(\serial_data_staging_2[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[6]_i_9 
       (.I0(\gpio_configure_reg_n_0_[27][6] ),
        .I1(\gpio_configure_reg_n_0_[26][6] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][6] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][6] ),
        .O(\serial_data_staging_2[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[7]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[6] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[7]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[7]_i_3_n_0 ),
        .O(serial_data_staging_2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_10 
       (.I0(\gpio_configure_reg_n_0_[31][7] ),
        .I1(\gpio_configure_reg_n_0_[30][7] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[29][7] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[28][7] ),
        .O(\serial_data_staging_2[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_11 
       (.I0(\gpio_configure_reg_n_0_[19][7] ),
        .I1(\gpio_configure_reg_n_0_[18][7] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[17][7] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[16][7] ),
        .O(\serial_data_staging_2[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_12 
       (.I0(\gpio_configure_reg_n_0_[23][7] ),
        .I1(\gpio_configure_reg_n_0_[22][7] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[21][7] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[20][7] ),
        .O(\serial_data_staging_2[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_13 
       (.I0(\gpio_configure_reg_n_0_[11][7] ),
        .I1(\gpio_configure_reg_n_0_[10][7] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[9][7] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[8][7] ),
        .O(\serial_data_staging_2[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_14 
       (.I0(\gpio_configure_reg_n_0_[15][7] ),
        .I1(\gpio_configure_reg_n_0_[14][7] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[13][7] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[12][7] ),
        .O(\serial_data_staging_2[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_15 
       (.I0(\gpio_configure_reg_n_0_[3][7] ),
        .I1(\gpio_configure_reg_n_0_[2][7] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[1][7] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[0][7] ),
        .O(\serial_data_staging_2[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_16 
       (.I0(\gpio_configure_reg_n_0_[7][7] ),
        .I1(\gpio_configure_reg_n_0_[6][7] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[5][7] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[4][7] ),
        .O(\serial_data_staging_2[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[7]_i_2 
       (.I0(\gpio_configure_reg_n_0_[37][7] ),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(\gpio_configure_reg_n_0_[36][7] ),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[7]_i_4_n_0 ),
        .O(\serial_data_staging_2[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_3 
       (.I0(\serial_data_staging_2_reg[7]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[7]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[7]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[7]_i_8_n_0 ),
        .O(\serial_data_staging_2[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_4 
       (.I0(\gpio_configure_reg_n_0_[35][7] ),
        .I1(\gpio_configure_reg_n_0_[34][7] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[33][7] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[32][7] ),
        .O(\serial_data_staging_2[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[7]_i_9 
       (.I0(\gpio_configure_reg_n_0_[27][7] ),
        .I1(\gpio_configure_reg_n_0_[26][7] ),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(\gpio_configure_reg_n_0_[25][7] ),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(\gpio_configure_reg_n_0_[24][7] ),
        .O(\serial_data_staging_2[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[8]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[7] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[8]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[8]_i_3_n_0 ),
        .O(serial_data_staging_2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_10 
       (.I0(data81[0]),
        .I1(data79[0]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data77[0]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data75[0]),
        .O(\serial_data_staging_2[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_11 
       (.I0(data57[0]),
        .I1(data55[0]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data53[0]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data51[0]),
        .O(\serial_data_staging_2[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_12 
       (.I0(data65[0]),
        .I1(data63[0]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data61[0]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data59[0]),
        .O(\serial_data_staging_2[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_13 
       (.I0(data41[0]),
        .I1(data39[0]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data37[0]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data35[0]),
        .O(\serial_data_staging_2[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_14 
       (.I0(data49[0]),
        .I1(data47[0]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data45[0]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data43[0]),
        .O(\serial_data_staging_2[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_15 
       (.I0(data25[0]),
        .I1(data23[0]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data21[0]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data19[0]),
        .O(\serial_data_staging_2[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_16 
       (.I0(data33[0]),
        .I1(data31[0]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data29[0]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data27[0]),
        .O(\serial_data_staging_2[8]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[8]_i_2 
       (.I0(data93[0]),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(data91[0]),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[8]_i_4_n_0 ),
        .O(\serial_data_staging_2[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_3 
       (.I0(\serial_data_staging_2_reg[8]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[8]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[8]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[8]_i_8_n_0 ),
        .O(\serial_data_staging_2[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_4 
       (.I0(data89[0]),
        .I1(data87[0]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data85[0]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data83[0]),
        .O(\serial_data_staging_2[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[8]_i_9 
       (.I0(data73[0]),
        .I1(data71[0]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data69[0]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data67[0]),
        .O(\serial_data_staging_2[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \serial_data_staging_2[9]_i_1 
       (.I0(\serial_data_staging_2_reg_n_0_[8] ),
        .I1(xfer_state__0[1]),
        .I2(\serial_data_staging_2[9]_i_2_n_0 ),
        .I3(\pad_count_2_reg_n_0_[5] ),
        .I4(\serial_data_staging_2[9]_i_3_n_0 ),
        .O(serial_data_staging_2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_10 
       (.I0(data81[1]),
        .I1(data79[1]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data77[1]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data75[1]),
        .O(\serial_data_staging_2[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_11 
       (.I0(data57[1]),
        .I1(data55[1]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data53[1]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data51[1]),
        .O(\serial_data_staging_2[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_12 
       (.I0(data65[1]),
        .I1(data63[1]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data61[1]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data59[1]),
        .O(\serial_data_staging_2[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_13 
       (.I0(data41[1]),
        .I1(data39[1]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data37[1]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data35[1]),
        .O(\serial_data_staging_2[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_14 
       (.I0(data49[1]),
        .I1(data47[1]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data45[1]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data43[1]),
        .O(\serial_data_staging_2[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_15 
       (.I0(data25[1]),
        .I1(data23[1]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data21[1]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data19[1]),
        .O(\serial_data_staging_2[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_16 
       (.I0(data33[1]),
        .I1(data31[1]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data29[1]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data27[1]),
        .O(\serial_data_staging_2[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \serial_data_staging_2[9]_i_2 
       (.I0(data93[1]),
        .I1(\pad_count_2_reg_n_0_[0] ),
        .I2(data91[1]),
        .I3(\serial_data_staging_2[0]_i_3_n_0 ),
        .I4(\serial_data_staging_2[9]_i_4_n_0 ),
        .O(\serial_data_staging_2[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_3 
       (.I0(\serial_data_staging_2_reg[9]_i_5_n_0 ),
        .I1(\serial_data_staging_2_reg[9]_i_6_n_0 ),
        .I2(\serial_data_staging_2[0]_i_3_n_0 ),
        .I3(\serial_data_staging_2_reg[9]_i_7_n_0 ),
        .I4(\pad_count_2_reg_n_0_[3] ),
        .I5(\serial_data_staging_2_reg[9]_i_8_n_0 ),
        .O(\serial_data_staging_2[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_4 
       (.I0(data89[1]),
        .I1(data87[1]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data85[1]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data83[1]),
        .O(\serial_data_staging_2[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \serial_data_staging_2[9]_i_9 
       (.I0(data73[1]),
        .I1(data71[1]),
        .I2(\pad_count_2_reg_n_0_[1] ),
        .I3(data69[1]),
        .I4(\pad_count_2_reg_n_0_[0] ),
        .I5(data67[1]),
        .O(\serial_data_staging_2[9]_i_9_n_0 ));
  FDCE \serial_data_staging_2_reg[0] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[0]),
        .Q(\serial_data_staging_2_reg_n_0_[0] ));
  MUXF8 \serial_data_staging_2_reg[0]_i_2 
       (.I0(\serial_data_staging_2_reg[0]_i_6_n_0 ),
        .I1(\serial_data_staging_2_reg[0]_i_7_n_0 ),
        .O(\serial_data_staging_2_reg[0]_i_2_n_0 ),
        .S(\pad_count_2_reg_n_0_[3] ));
  MUXF8 \serial_data_staging_2_reg[0]_i_4 
       (.I0(\serial_data_staging_2_reg[0]_i_8_n_0 ),
        .I1(\serial_data_staging_2_reg[0]_i_9_n_0 ),
        .O(\serial_data_staging_2_reg[0]_i_4_n_0 ),
        .S(\pad_count_2_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_2_reg[0]_i_6 
       (.I0(\serial_data_staging_2[0]_i_11_n_0 ),
        .I1(\serial_data_staging_2[0]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[0]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[0]_i_7 
       (.I0(\serial_data_staging_2[0]_i_13_n_0 ),
        .I1(\serial_data_staging_2[0]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[0]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[0]_i_8 
       (.I0(\serial_data_staging_2[0]_i_15_n_0 ),
        .I1(\serial_data_staging_2[0]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[0]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[0]_i_9 
       (.I0(\serial_data_staging_2[0]_i_17_n_0 ),
        .I1(\serial_data_staging_2[0]_i_18_n_0 ),
        .O(\serial_data_staging_2_reg[0]_i_9_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[10] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[10]),
        .Q(\serial_data_staging_2_reg_n_0_[10] ));
  MUXF7 \serial_data_staging_2_reg[10]_i_5 
       (.I0(\serial_data_staging_2[10]_i_9_n_0 ),
        .I1(\serial_data_staging_2[10]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[10]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[10]_i_6 
       (.I0(\serial_data_staging_2[10]_i_11_n_0 ),
        .I1(\serial_data_staging_2[10]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[10]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[10]_i_7 
       (.I0(\serial_data_staging_2[10]_i_13_n_0 ),
        .I1(\serial_data_staging_2[10]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[10]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[10]_i_8 
       (.I0(\serial_data_staging_2[10]_i_15_n_0 ),
        .I1(\serial_data_staging_2[10]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[10]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[11] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[11]),
        .Q(\serial_data_staging_2_reg_n_0_[11] ));
  MUXF7 \serial_data_staging_2_reg[11]_i_5 
       (.I0(\serial_data_staging_2[11]_i_9_n_0 ),
        .I1(\serial_data_staging_2[11]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[11]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[11]_i_6 
       (.I0(\serial_data_staging_2[11]_i_11_n_0 ),
        .I1(\serial_data_staging_2[11]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[11]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[11]_i_7 
       (.I0(\serial_data_staging_2[11]_i_13_n_0 ),
        .I1(\serial_data_staging_2[11]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[11]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[11]_i_8 
       (.I0(\serial_data_staging_2[11]_i_15_n_0 ),
        .I1(\serial_data_staging_2[11]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[11]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[12] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[12]),
        .Q(\serial_data_staging_2_reg_n_0_[12] ));
  MUXF7 \serial_data_staging_2_reg[12]_i_5 
       (.I0(\serial_data_staging_2[12]_i_9_n_0 ),
        .I1(\serial_data_staging_2[12]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[12]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[12]_i_6 
       (.I0(\serial_data_staging_2[12]_i_11_n_0 ),
        .I1(\serial_data_staging_2[12]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[12]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[12]_i_7 
       (.I0(\serial_data_staging_2[12]_i_13_n_0 ),
        .I1(\serial_data_staging_2[12]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[12]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[12]_i_8 
       (.I0(\serial_data_staging_2[12]_i_15_n_0 ),
        .I1(\serial_data_staging_2[12]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[12]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[1] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[1]),
        .Q(\serial_data_staging_2_reg_n_0_[1] ));
  MUXF7 \serial_data_staging_2_reg[1]_i_5 
       (.I0(\serial_data_staging_2[1]_i_9_n_0 ),
        .I1(\serial_data_staging_2[1]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[1]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[1]_i_6 
       (.I0(\serial_data_staging_2[1]_i_11_n_0 ),
        .I1(\serial_data_staging_2[1]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[1]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[1]_i_7 
       (.I0(\serial_data_staging_2[1]_i_13_n_0 ),
        .I1(\serial_data_staging_2[1]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[1]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[1]_i_8 
       (.I0(\serial_data_staging_2[1]_i_15_n_0 ),
        .I1(\serial_data_staging_2[1]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[1]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[2] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[2]),
        .Q(\serial_data_staging_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[2]_i_5 
       (.I0(\serial_data_staging_2[2]_i_9_n_0 ),
        .I1(\serial_data_staging_2[2]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[2]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[2]_i_6 
       (.I0(\serial_data_staging_2[2]_i_11_n_0 ),
        .I1(\serial_data_staging_2[2]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[2]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[2]_i_7 
       (.I0(\serial_data_staging_2[2]_i_13_n_0 ),
        .I1(\serial_data_staging_2[2]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[2]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[2]_i_8 
       (.I0(\serial_data_staging_2[2]_i_15_n_0 ),
        .I1(\serial_data_staging_2[2]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[2]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[3] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[3]),
        .Q(\serial_data_staging_2_reg_n_0_[3] ));
  MUXF7 \serial_data_staging_2_reg[3]_i_5 
       (.I0(\serial_data_staging_2[3]_i_9_n_0 ),
        .I1(\serial_data_staging_2[3]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[3]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[3]_i_6 
       (.I0(\serial_data_staging_2[3]_i_11_n_0 ),
        .I1(\serial_data_staging_2[3]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[3]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[3]_i_7 
       (.I0(\serial_data_staging_2[3]_i_13_n_0 ),
        .I1(\serial_data_staging_2[3]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[3]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[3]_i_8 
       (.I0(\serial_data_staging_2[3]_i_15_n_0 ),
        .I1(\serial_data_staging_2[3]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[3]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[4] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[4]),
        .Q(\serial_data_staging_2_reg_n_0_[4] ));
  MUXF7 \serial_data_staging_2_reg[4]_i_5 
       (.I0(\serial_data_staging_2[4]_i_9_n_0 ),
        .I1(\serial_data_staging_2[4]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[4]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[4]_i_6 
       (.I0(\serial_data_staging_2[4]_i_11_n_0 ),
        .I1(\serial_data_staging_2[4]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[4]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[4]_i_7 
       (.I0(\serial_data_staging_2[4]_i_13_n_0 ),
        .I1(\serial_data_staging_2[4]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[4]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[4]_i_8 
       (.I0(\serial_data_staging_2[4]_i_15_n_0 ),
        .I1(\serial_data_staging_2[4]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[4]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[5] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[5]),
        .Q(\serial_data_staging_2_reg_n_0_[5] ));
  MUXF7 \serial_data_staging_2_reg[5]_i_5 
       (.I0(\serial_data_staging_2[5]_i_9_n_0 ),
        .I1(\serial_data_staging_2[5]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[5]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[5]_i_6 
       (.I0(\serial_data_staging_2[5]_i_11_n_0 ),
        .I1(\serial_data_staging_2[5]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[5]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[5]_i_7 
       (.I0(\serial_data_staging_2[5]_i_13_n_0 ),
        .I1(\serial_data_staging_2[5]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[5]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[5]_i_8 
       (.I0(\serial_data_staging_2[5]_i_15_n_0 ),
        .I1(\serial_data_staging_2[5]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[5]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[6] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[6]),
        .Q(\serial_data_staging_2_reg_n_0_[6] ));
  MUXF7 \serial_data_staging_2_reg[6]_i_5 
       (.I0(\serial_data_staging_2[6]_i_9_n_0 ),
        .I1(\serial_data_staging_2[6]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[6]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[6]_i_6 
       (.I0(\serial_data_staging_2[6]_i_11_n_0 ),
        .I1(\serial_data_staging_2[6]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[6]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[6]_i_7 
       (.I0(\serial_data_staging_2[6]_i_13_n_0 ),
        .I1(\serial_data_staging_2[6]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[6]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[6]_i_8 
       (.I0(\serial_data_staging_2[6]_i_15_n_0 ),
        .I1(\serial_data_staging_2[6]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[6]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[7] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[7]),
        .Q(\serial_data_staging_2_reg_n_0_[7] ));
  MUXF7 \serial_data_staging_2_reg[7]_i_5 
       (.I0(\serial_data_staging_2[7]_i_9_n_0 ),
        .I1(\serial_data_staging_2[7]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[7]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[7]_i_6 
       (.I0(\serial_data_staging_2[7]_i_11_n_0 ),
        .I1(\serial_data_staging_2[7]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[7]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[7]_i_7 
       (.I0(\serial_data_staging_2[7]_i_13_n_0 ),
        .I1(\serial_data_staging_2[7]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[7]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[7]_i_8 
       (.I0(\serial_data_staging_2[7]_i_15_n_0 ),
        .I1(\serial_data_staging_2[7]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[7]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[8] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[8]),
        .Q(\serial_data_staging_2_reg_n_0_[8] ));
  MUXF7 \serial_data_staging_2_reg[8]_i_5 
       (.I0(\serial_data_staging_2[8]_i_9_n_0 ),
        .I1(\serial_data_staging_2[8]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[8]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[8]_i_6 
       (.I0(\serial_data_staging_2[8]_i_11_n_0 ),
        .I1(\serial_data_staging_2[8]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[8]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[8]_i_7 
       (.I0(\serial_data_staging_2[8]_i_13_n_0 ),
        .I1(\serial_data_staging_2[8]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[8]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[8]_i_8 
       (.I0(\serial_data_staging_2[8]_i_15_n_0 ),
        .I1(\serial_data_staging_2[8]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[8]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  FDCE \serial_data_staging_2_reg[9] 
       (.C(clock),
        .CE(\serial_data_staging_1[12]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_data_staging_2[9]),
        .Q(\serial_data_staging_2_reg_n_0_[9] ));
  MUXF7 \serial_data_staging_2_reg[9]_i_5 
       (.I0(\serial_data_staging_2[9]_i_9_n_0 ),
        .I1(\serial_data_staging_2[9]_i_10_n_0 ),
        .O(\serial_data_staging_2_reg[9]_i_5_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[9]_i_6 
       (.I0(\serial_data_staging_2[9]_i_11_n_0 ),
        .I1(\serial_data_staging_2[9]_i_12_n_0 ),
        .O(\serial_data_staging_2_reg[9]_i_6_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[9]_i_7 
       (.I0(\serial_data_staging_2[9]_i_13_n_0 ),
        .I1(\serial_data_staging_2[9]_i_14_n_0 ),
        .O(\serial_data_staging_2_reg[9]_i_7_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  MUXF7 \serial_data_staging_2_reg[9]_i_8 
       (.I0(\serial_data_staging_2[9]_i_15_n_0 ),
        .I1(\serial_data_staging_2[9]_i_16_n_0 ),
        .O(\serial_data_staging_2_reg[9]_i_8_n_0 ),
        .S(\pad_count_2_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    serial_load_pre_i_1
       (.I0(xfer_state__0[1]),
        .I1(xfer_state__0[0]),
        .I2(\xfer_count_reg_n_0_[0] ),
        .I3(serial_load_pre_i_2_n_0),
        .I4(serial_clock_pre_i_2_n_0),
        .I5(serial_load_pre_reg_n_0),
        .O(serial_load_pre_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    serial_load_pre_i_2
       (.I0(\xfer_count_reg_n_0_[3] ),
        .I1(\xfer_count_reg_n_0_[1] ),
        .I2(\xfer_count_reg_n_0_[2] ),
        .O(serial_load_pre_i_2_n_0));
  FDCE serial_load_pre_reg
       (.C(clock),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(serial_load_pre_i_1_n_0),
        .Q(serial_load_pre_reg_n_0));
  FDCE serial_resetn_pre_reg
       (.C(clock),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(1'b1),
        .Q(serial_resetn_pre));
  FDCE serial_xfer_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_182),
        .Q(serial_xfer));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_register[12]_i_1 
       (.I0(p_47_in[4]),
        .I1(p_47_in[1]),
        .I2(serial_clock_pre_reg_n_0),
        .O(mprj_io_loader_clock));
  LUT3 #(
    .INIT(8'h1D)) 
    \shift_register[12]_i_2 
       (.I0(serial_resetn_pre),
        .I1(p_47_in[1]),
        .I2(p_47_in[2]),
        .O(serial_resetn_pre_reg_0));
  FDCE trap_output_dest_reg
       (.C(csclk),
        .CE(1'b1),
        .CLR(pad_flash_csb_oeb0),
        .D(hkspi_n_167),
        .Q(trap_output_dest));
  LUT4 #(
    .INIT(16'hF1F0)) 
    wb_ack_o_i_1
       (.I0(\FSM_onehot_wbbd_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_wbbd_state_reg[0]_0 ),
        .I2(\FSM_onehot_wbbd_state_reg_n_0_[8] ),
        .I3(hk_ack_i),
        .O(wb_ack_o_i_1_n_0));
  FDCE wb_ack_o_reg
       (.C(clock),
        .CE(1'b1),
        .CLR(wb_rst_i),
        .D(wb_ack_o_i_1_n_0),
        .Q(hk_ack_i));
  FDSE \wb_dat_o_reg[0] 
       (.C(clock),
        .CE(hkspi_n_5),
        .D(hkspi_n_84),
        .Q(hk_dat_i[0]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[10] 
       (.C(clock),
        .CE(hkspi_n_4),
        .D(hkspi_n_68),
        .Q(hk_dat_i[10]),
        .S(hkspi_n_185));
  FDSE \wb_dat_o_reg[11] 
       (.C(clock),
        .CE(hkspi_n_4),
        .D(hkspi_n_67),
        .Q(hk_dat_i[11]),
        .S(hkspi_n_185));
  FDSE \wb_dat_o_reg[12] 
       (.C(clock),
        .CE(hkspi_n_4),
        .D(hkspi_n_66),
        .Q(hk_dat_i[12]),
        .S(hkspi_n_185));
  FDSE \wb_dat_o_reg[13] 
       (.C(clock),
        .CE(hkspi_n_4),
        .D(hkspi_n_62),
        .Q(hk_dat_i[13]),
        .S(hkspi_n_185));
  FDSE \wb_dat_o_reg[14] 
       (.C(clock),
        .CE(hkspi_n_4),
        .D(hkspi_n_163),
        .Q(hk_dat_i[14]),
        .S(hkspi_n_185));
  FDSE \wb_dat_o_reg[15] 
       (.C(clock),
        .CE(hkspi_n_4),
        .D(hkspi_n_64),
        .Q(hk_dat_i[15]),
        .S(hkspi_n_185));
  FDSE \wb_dat_o_reg[16] 
       (.C(clock),
        .CE(hkspi_n_3),
        .D(hkspi_n_77),
        .Q(hk_dat_i[16]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[17] 
       (.C(clock),
        .CE(hkspi_n_3),
        .D(hkspi_n_76),
        .Q(hk_dat_i[17]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[18] 
       (.C(clock),
        .CE(hkspi_n_3),
        .D(hkspi_n_75),
        .Q(hk_dat_i[18]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[19] 
       (.C(clock),
        .CE(hkspi_n_3),
        .D(hkspi_n_74),
        .Q(hk_dat_i[19]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[1] 
       (.C(clock),
        .CE(hkspi_n_5),
        .D(hkspi_n_83),
        .Q(hk_dat_i[1]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[20] 
       (.C(clock),
        .CE(hkspi_n_3),
        .D(hkspi_n_66),
        .Q(hk_dat_i[20]),
        .S(hkspi_n_184));
  FDSE \wb_dat_o_reg[21] 
       (.C(clock),
        .CE(hkspi_n_3),
        .D(hkspi_n_62),
        .Q(hk_dat_i[21]),
        .S(hkspi_n_184));
  FDSE \wb_dat_o_reg[22] 
       (.C(clock),
        .CE(hkspi_n_3),
        .D(hkspi_n_162),
        .Q(hk_dat_i[22]),
        .S(hkspi_n_184));
  FDSE \wb_dat_o_reg[23] 
       (.C(clock),
        .CE(hkspi_n_3),
        .D(hkspi_n_64),
        .Q(hk_dat_i[23]),
        .S(hkspi_n_184));
  FDSE \wb_dat_o_reg[24] 
       (.C(clock),
        .CE(hkspi_n_2),
        .D(hkspi_n_73),
        .Q(hk_dat_i[24]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[25] 
       (.C(clock),
        .CE(hkspi_n_2),
        .D(hkspi_n_72),
        .Q(hk_dat_i[25]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[26] 
       (.C(clock),
        .CE(hkspi_n_2),
        .D(hkspi_n_71),
        .Q(hk_dat_i[26]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[27] 
       (.C(clock),
        .CE(hkspi_n_2),
        .D(hkspi_n_70),
        .Q(hk_dat_i[27]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[28] 
       (.C(clock),
        .CE(hkspi_n_2),
        .D(hkspi_n_66),
        .Q(hk_dat_i[28]),
        .S(hkspi_n_183));
  FDSE \wb_dat_o_reg[29] 
       (.C(clock),
        .CE(hkspi_n_2),
        .D(hkspi_n_62),
        .Q(hk_dat_i[29]),
        .S(hkspi_n_183));
  FDSE \wb_dat_o_reg[2] 
       (.C(clock),
        .CE(hkspi_n_5),
        .D(hkspi_n_82),
        .Q(hk_dat_i[2]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[30] 
       (.C(clock),
        .CE(hkspi_n_2),
        .D(hkspi_n_162),
        .Q(hk_dat_i[30]),
        .S(hkspi_n_183));
  FDSE \wb_dat_o_reg[31] 
       (.C(clock),
        .CE(hkspi_n_2),
        .D(hkspi_n_64),
        .Q(hk_dat_i[31]),
        .S(hkspi_n_183));
  FDSE \wb_dat_o_reg[3] 
       (.C(clock),
        .CE(hkspi_n_5),
        .D(hkspi_n_81),
        .Q(hk_dat_i[3]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[4] 
       (.C(clock),
        .CE(hkspi_n_5),
        .D(hkspi_n_80),
        .Q(hk_dat_i[4]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[5] 
       (.C(clock),
        .CE(hkspi_n_5),
        .D(hkspi_n_79),
        .Q(hk_dat_i[5]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[6] 
       (.C(clock),
        .CE(hkspi_n_5),
        .D(hkspi_n_164),
        .Q(hk_dat_i[6]),
        .S(hkspi_n_186));
  FDSE \wb_dat_o_reg[7] 
       (.C(clock),
        .CE(hkspi_n_5),
        .D(hkspi_n_78),
        .Q(hk_dat_i[7]),
        .S(1'b0));
  FDSE \wb_dat_o_reg[8] 
       (.C(clock),
        .CE(hkspi_n_4),
        .D(hkspi_n_6),
        .Q(hk_dat_i[8]),
        .S(hkspi_n_185));
  FDSE \wb_dat_o_reg[9] 
       (.C(clock),
        .CE(hkspi_n_4),
        .D(hkspi_n_65),
        .Q(hk_dat_i[9]),
        .S(hkspi_n_185));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \wbbd_addr[0]_i_3 
       (.I0(\wbbd_addr[0]_i_6_n_0 ),
        .I1(mprj_adr_o_core[6]),
        .I2(mprj_adr_o_core[7]),
        .O(out[0]));
  LUT6 #(
    .INIT(64'h00000014651E1005)) 
    \wbbd_addr[0]_i_5 
       (.I0(mprj_adr_o_core[3]),
        .I1(mprj_adr_o_core[2]),
        .I2(mprj_adr_o_core[0]),
        .I3(mprj_adr_o_core[1]),
        .I4(mprj_adr_o_core[6]),
        .I5(mprj_adr_o_core[7]),
        .O(\FSM_onehot_grant_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h555555557FFEAAAA)) 
    \wbbd_addr[0]_i_6 
       (.I0(mprj_adr_o_core[5]),
        .I1(mprj_adr_o_core[1]),
        .I2(mprj_adr_o_core[0]),
        .I3(mprj_adr_o_core[2]),
        .I4(mprj_adr_o_core[3]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000000094004000)) 
    \wbbd_addr[0]_i_7 
       (.I0(mprj_adr_o_core[2]),
        .I1(mprj_adr_o_core[6]),
        .I2(mprj_adr_o_core[0]),
        .I3(\wbbd_addr[0]_i_8_n_0 ),
        .I4(mprj_adr_o_core[1]),
        .I5(mprj_adr_o_core[3]),
        .O(\FSM_onehot_grant_reg[2]_2 ));
  LUT3 #(
    .INIT(8'h01)) 
    \wbbd_addr[0]_i_8 
       (.I0(mprj_adr_o_core[5]),
        .I1(mprj_adr_o_core[4]),
        .I2(mprj_adr_o_core[7]),
        .O(\wbbd_addr[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEAA)) 
    \wbbd_addr[1]_i_1 
       (.I0(Q[2]),
        .I1(\wbbd_addr[1]_i_2_n_0 ),
        .I2(\wbbd_addr_reg[2]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\wbbd_addr_reg[1]_0 ),
        .O(\wbbd_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111155544464)) 
    \wbbd_addr[1]_i_10 
       (.I0(mprj_adr_o_core[6]),
        .I1(mprj_adr_o_core[5]),
        .I2(mprj_adr_o_core[1]),
        .I3(mprj_adr_o_core[2]),
        .I4(mprj_adr_o_core[3]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \wbbd_addr[1]_i_2 
       (.I0(\wbbd_addr_reg[5]_1 ),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[4]),
        .I3(\wbbd_addr[1]_i_4_n_0 ),
        .I4(mprj_adr_o_core[5]),
        .I5(\wbbd_addr[1]_i_5_n_0 ),
        .O(\wbbd_addr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007F00)) 
    \wbbd_addr[1]_i_4 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[2]),
        .I2(mprj_adr_o_core[3]),
        .I3(mprj_adr_o_core[0]),
        .I4(mprj_adr_o_core[7]),
        .I5(mprj_adr_o_core[6]),
        .O(\wbbd_addr[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0005007000A015B1)) 
    \wbbd_addr[1]_i_5 
       (.I0(mprj_adr_o_core[3]),
        .I1(mprj_adr_o_core[2]),
        .I2(mprj_adr_o_core[0]),
        .I3(mprj_adr_o_core[7]),
        .I4(mprj_adr_o_core[1]),
        .I5(mprj_adr_o_core[6]),
        .O(\wbbd_addr[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \wbbd_addr[1]_i_8 
       (.I0(\wbbd_addr[1]_i_9_n_0 ),
        .I1(\wbbd_addr[1]_i_10_n_0 ),
        .I2(mprj_adr_o_core[0]),
        .I3(mprj_adr_o_core[7]),
        .O(out[1]));
  LUT6 #(
    .INIT(64'h0000000000002002)) 
    \wbbd_addr[1]_i_9 
       (.I0(mprj_adr_o_core[6]),
        .I1(mprj_adr_o_core[5]),
        .I2(mprj_adr_o_core[1]),
        .I3(mprj_adr_o_core[2]),
        .I4(mprj_adr_o_core[3]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFFFFFAA)) 
    \wbbd_addr[2]_i_1 
       (.I0(\wbbd_addr[2]_i_2_n_0 ),
        .I1(\wbbd_addr_reg[2]_0 ),
        .I2(\wbbd_addr[2]_i_3_n_0 ),
        .I3(\wbbd_addr_reg[2]_1 ),
        .I4(\wbbd_addr[2]_i_5_n_0 ),
        .I5(Q[3]),
        .O(\wbbd_addr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20020000)) 
    \wbbd_addr[2]_i_10 
       (.I0(mprj_adr_o_core[6]),
        .I1(mprj_adr_o_core[2]),
        .I2(mprj_adr_o_core[0]),
        .I3(mprj_adr_o_core[3]),
        .I4(\wbbd_addr[2]_i_13_n_0 ),
        .O(\FSM_onehot_grant_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h00431010008804B8)) 
    \wbbd_addr[2]_i_12 
       (.I0(mprj_adr_o_core[3]),
        .I1(mprj_adr_o_core[2]),
        .I2(mprj_adr_o_core[0]),
        .I3(mprj_adr_o_core[7]),
        .I4(mprj_adr_o_core[6]),
        .I5(mprj_adr_o_core[1]),
        .O(\wbbd_addr[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \wbbd_addr[2]_i_13 
       (.I0(mprj_adr_o_core[7]),
        .I1(mprj_adr_o_core[4]),
        .I2(mprj_adr_o_core[5]),
        .I3(mprj_adr_o_core[1]),
        .O(\wbbd_addr[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \wbbd_addr[2]_i_14 
       (.I0(mprj_adr_o_core[7]),
        .I1(mprj_adr_o_core[5]),
        .I2(mprj_adr_o_core[4]),
        .I3(mprj_adr_o_core[1]),
        .O(\FSM_onehot_grant_reg[2]_10 ));
  LUT5 #(
    .INIT(32'hFFFFAEAA)) 
    \wbbd_addr[2]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\wbbd_addr_reg[2]_0 ),
        .I3(\wbbd_addr[2]_i_6_n_0 ),
        .I4(Q[2]),
        .O(\wbbd_addr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wbbd_addr[2]_i_3 
       (.I0(\wbbd_addr[2]_i_7_n_0 ),
        .I1(\wbbd_addr[2]_i_8_n_0 ),
        .I2(mprj_adr_o_core[6]),
        .I3(mprj_adr_o_core[7]),
        .O(\wbbd_addr[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wbbd_addr[2]_i_5 
       (.I0(Q[5]),
        .I1(\wbbd_addr_reg[2]_2 ),
        .O(\wbbd_addr[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0001555700010002)) 
    \wbbd_addr[2]_i_6 
       (.I0(mprj_adr_o_core[4]),
        .I1(mprj_adr_o_core[7]),
        .I2(mprj_adr_o_core[6]),
        .I3(mprj_adr_o_core[1]),
        .I4(mprj_adr_o_core[5]),
        .I5(\wbbd_addr[2]_i_12_n_0 ),
        .O(\wbbd_addr[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000802)) 
    \wbbd_addr[2]_i_7 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[5]),
        .I3(mprj_adr_o_core[2]),
        .I4(mprj_adr_o_core[3]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0606060666666068)) 
    \wbbd_addr[2]_i_8 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[5]),
        .I3(mprj_adr_o_core[2]),
        .I4(mprj_adr_o_core[3]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \wbbd_addr[2]_i_9 
       (.I0(mprj_adr_o_core[0]),
        .I1(mprj_adr_o_core[7]),
        .I2(mprj_adr_o_core[4]),
        .I3(mprj_adr_o_core[5]),
        .I4(mprj_adr_o_core[1]),
        .I5(mprj_adr_o_core[3]),
        .O(\FSM_onehot_grant_reg[2]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEAA)) 
    \wbbd_addr[3]_i_1 
       (.I0(Q[2]),
        .I1(\wbbd_addr[3]_i_2_n_0 ),
        .I2(\wbbd_addr_reg[2]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\wbbd_addr_reg[3]_0 ),
        .O(\wbbd_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0087008707868708)) 
    \wbbd_addr[3]_i_10 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[5]),
        .I4(mprj_adr_o_core[3]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0084FFFF00840000)) 
    \wbbd_addr[3]_i_2 
       (.I0(mprj_adr_o_core[1]),
        .I1(\wbbd_addr_reg[5]_1 ),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[5]),
        .I4(mprj_adr_o_core[4]),
        .I5(\wbbd_addr_reg[3]_i_4_n_0 ),
        .O(\wbbd_addr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \wbbd_addr[3]_i_5 
       (.I0(\FSM_onehot_grant_reg[2]_7 ),
        .I1(mprj_adr_o_core[6]),
        .I2(mprj_adr_o_core[2]),
        .O(\FSM_onehot_grant_reg[2]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wbbd_addr[3]_i_6 
       (.I0(\wbbd_addr[3]_i_9_n_0 ),
        .I1(\wbbd_addr[3]_i_10_n_0 ),
        .I2(mprj_adr_o_core[6]),
        .I3(mprj_adr_o_core[7]),
        .O(out[2]));
  LUT6 #(
    .INIT(64'h0010769800154434)) 
    \wbbd_addr[3]_i_7 
       (.I0(mprj_adr_o_core[3]),
        .I1(mprj_adr_o_core[2]),
        .I2(mprj_adr_o_core[0]),
        .I3(mprj_adr_o_core[6]),
        .I4(mprj_adr_o_core[7]),
        .I5(mprj_adr_o_core[1]),
        .O(\wbbd_addr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000700000000F)) 
    \wbbd_addr[3]_i_8 
       (.I0(mprj_adr_o_core[0]),
        .I1(mprj_adr_o_core[3]),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[7]),
        .I4(mprj_adr_o_core[6]),
        .I5(mprj_adr_o_core[1]),
        .O(\wbbd_addr[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080080)) 
    \wbbd_addr[3]_i_9 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[5]),
        .I4(mprj_adr_o_core[3]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wbbd_addr[4]_i_1 
       (.I0(Q[2]),
        .I1(\wbbd_addr_reg[4]_0 ),
        .I2(Q[0]),
        .I3(\wbbd_addr_reg[4]_1 ),
        .O(\wbbd_addr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \wbbd_addr[4]_i_10 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[5]),
        .I2(mprj_adr_o_core[4]),
        .I3(mprj_adr_o_core[7]),
        .I4(mprj_adr_o_core[0]),
        .O(\FSM_onehot_grant_reg[2]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \wbbd_addr[4]_i_11 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[3]),
        .I4(mprj_adr_o_core[5]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000007F807F80600)) 
    \wbbd_addr[4]_i_12 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[3]),
        .I4(mprj_adr_o_core[5]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00050006)) 
    \wbbd_addr[4]_i_4 
       (.I0(mprj_adr_o_core[3]),
        .I1(mprj_adr_o_core[2]),
        .I2(mprj_adr_o_core[7]),
        .I3(mprj_adr_o_core[6]),
        .I4(mprj_adr_o_core[1]),
        .O(\FSM_onehot_grant_reg[2] ));
  LUT6 #(
    .INIT(64'h000020200501A221)) 
    \wbbd_addr[4]_i_5 
       (.I0(mprj_adr_o_core[3]),
        .I1(mprj_adr_o_core[1]),
        .I2(mprj_adr_o_core[6]),
        .I3(mprj_adr_o_core[0]),
        .I4(mprj_adr_o_core[7]),
        .I5(mprj_adr_o_core[2]),
        .O(\FSM_onehot_grant_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wbbd_addr[4]_i_7 
       (.I0(mprj_adr_o_core[3]),
        .I1(mprj_adr_o_core[6]),
        .I2(mprj_adr_o_core[2]),
        .I3(\FSM_onehot_grant_reg[2]_5 ),
        .O(\FSM_onehot_grant_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wbbd_addr[4]_i_8 
       (.I0(\wbbd_addr[4]_i_11_n_0 ),
        .I1(\wbbd_addr[4]_i_12_n_0 ),
        .I2(mprj_adr_o_core[6]),
        .I3(mprj_adr_o_core[7]),
        .O(out[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \wbbd_addr[4]_i_9 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[4]),
        .I2(mprj_adr_o_core[5]),
        .I3(mprj_adr_o_core[7]),
        .I4(mprj_adr_o_core[0]),
        .O(\FSM_onehot_grant_reg[2]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEAA)) 
    \wbbd_addr[5]_i_1 
       (.I0(Q[2]),
        .I1(\wbbd_addr[5]_i_2_n_0 ),
        .I2(\wbbd_addr_reg[2]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\wbbd_addr_reg[5]_0 ),
        .O(\wbbd_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000007FF7800F808)) 
    \wbbd_addr[5]_i_10 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[3]),
        .I4(mprj_adr_o_core[5]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \wbbd_addr[5]_i_2 
       (.I0(\wbbd_addr_reg[5]_1 ),
        .I1(mprj_adr_o_core[3]),
        .I2(\wbbd_addr[5]_i_5_n_0 ),
        .I3(mprj_adr_o_core[5]),
        .I4(mprj_adr_o_core[4]),
        .I5(\wbbd_addr_reg[5]_i_6_n_0 ),
        .O(\wbbd_addr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \wbbd_addr[5]_i_5 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[6]),
        .I2(mprj_adr_o_core[7]),
        .I3(mprj_adr_o_core[2]),
        .O(\wbbd_addr[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \wbbd_addr[5]_i_7 
       (.I0(\wbbd_addr[5]_i_10_n_0 ),
        .I1(mprj_adr_o_core[6]),
        .I2(mprj_adr_o_core[7]),
        .O(out[4]));
  LUT6 #(
    .INIT(64'h000000AD000010B8)) 
    \wbbd_addr[5]_i_8 
       (.I0(mprj_adr_o_core[3]),
        .I1(mprj_adr_o_core[1]),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[7]),
        .I4(mprj_adr_o_core[6]),
        .I5(mprj_adr_o_core[0]),
        .O(\wbbd_addr[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0102030200000000)) 
    \wbbd_addr[5]_i_9 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[6]),
        .I2(mprj_adr_o_core[7]),
        .I3(mprj_adr_o_core[2]),
        .I4(mprj_adr_o_core[0]),
        .I5(mprj_adr_o_core[3]),
        .O(\wbbd_addr[5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wbbd_addr[6]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(wbbd_addr));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \wbbd_addr[6]_i_11 
       (.I0(\wbbd_addr[6]_i_13_n_0 ),
        .I1(mprj_adr_o_core[6]),
        .I2(mprj_adr_o_core[7]),
        .O(out[5]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \wbbd_addr[6]_i_12 
       (.I0(mprj_adr_o_core[0]),
        .I1(mprj_adr_o_core[7]),
        .I2(mprj_adr_o_core[5]),
        .I3(mprj_adr_o_core[4]),
        .I4(mprj_adr_o_core[1]),
        .I5(mprj_adr_o_core[2]),
        .O(\FSM_onehot_grant_reg[2]_8 ));
  LUT6 #(
    .INIT(64'h0000F8007FFF0008)) 
    \wbbd_addr[6]_i_13 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[3]),
        .I4(mprj_adr_o_core[5]),
        .I5(mprj_adr_o_core[4]),
        .O(\wbbd_addr[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEAA)) 
    \wbbd_addr[6]_i_2 
       (.I0(Q[2]),
        .I1(\wbbd_addr[6]_i_3_n_0 ),
        .I2(\wbbd_addr_reg[2]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\wbbd_addr_reg[6]_0 ),
        .O(\wbbd_addr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3088308830333000)) 
    \wbbd_addr[6]_i_3 
       (.I0(\wbbd_addr[6]_i_6_n_0 ),
        .I1(mprj_adr_o_core[4]),
        .I2(\wbbd_addr[6]_i_7_n_0 ),
        .I3(mprj_adr_o_core[5]),
        .I4(\wbbd_addr[6]_i_8_n_0 ),
        .I5(mprj_adr_o_core[3]),
        .O(\wbbd_addr[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    \wbbd_addr[6]_i_6 
       (.I0(mprj_adr_o_core[2]),
        .I1(mprj_adr_o_core[7]),
        .I2(mprj_adr_o_core[6]),
        .I3(mprj_adr_o_core[1]),
        .O(\wbbd_addr[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \wbbd_addr[6]_i_7 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[0]),
        .I2(mprj_adr_o_core[2]),
        .I3(mprj_adr_o_core[3]),
        .I4(mprj_adr_o_core[6]),
        .I5(mprj_adr_o_core[7]),
        .O(\wbbd_addr[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00030044)) 
    \wbbd_addr[6]_i_8 
       (.I0(mprj_adr_o_core[1]),
        .I1(mprj_adr_o_core[2]),
        .I2(mprj_adr_o_core[7]),
        .I3(mprj_adr_o_core[6]),
        .I4(mprj_adr_o_core[0]),
        .O(\wbbd_addr[6]_i_8_n_0 ));
  FDCE \wbbd_addr_reg[0] 
       (.C(clock),
        .CE(wbbd_addr),
        .CLR(wb_rst_i),
        .D(\wbbd_addr_reg[0]_0 ),
        .Q(\wbbd_addr_reg_n_0_[0] ));
  FDCE \wbbd_addr_reg[1] 
       (.C(clock),
        .CE(wbbd_addr),
        .CLR(wb_rst_i),
        .D(\wbbd_addr[1]_i_1_n_0 ),
        .Q(\wbbd_addr_reg_n_0_[1] ));
  FDCE \wbbd_addr_reg[2] 
       (.C(clock),
        .CE(wbbd_addr),
        .CLR(wb_rst_i),
        .D(\wbbd_addr[2]_i_1_n_0 ),
        .Q(\wbbd_addr_reg_n_0_[2] ));
  FDCE \wbbd_addr_reg[3] 
       (.C(clock),
        .CE(wbbd_addr),
        .CLR(wb_rst_i),
        .D(\wbbd_addr[3]_i_1_n_0 ),
        .Q(\wbbd_addr_reg_n_0_[3] ));
  MUXF7 \wbbd_addr_reg[3]_i_4 
       (.I0(\wbbd_addr[3]_i_7_n_0 ),
        .I1(\wbbd_addr[3]_i_8_n_0 ),
        .O(\wbbd_addr_reg[3]_i_4_n_0 ),
        .S(mprj_adr_o_core[5]));
  FDCE \wbbd_addr_reg[4] 
       (.C(clock),
        .CE(wbbd_addr),
        .CLR(wb_rst_i),
        .D(\wbbd_addr[4]_i_1_n_0 ),
        .Q(\wbbd_addr_reg_n_0_[4] ));
  FDCE \wbbd_addr_reg[5] 
       (.C(clock),
        .CE(wbbd_addr),
        .CLR(wb_rst_i),
        .D(\wbbd_addr[5]_i_1_n_0 ),
        .Q(\wbbd_addr_reg_n_0_[5] ));
  MUXF7 \wbbd_addr_reg[5]_i_6 
       (.I0(\wbbd_addr[5]_i_8_n_0 ),
        .I1(\wbbd_addr[5]_i_9_n_0 ),
        .O(\wbbd_addr_reg[5]_i_6_n_0 ),
        .S(mprj_adr_o_core[5]));
  FDCE \wbbd_addr_reg[6] 
       (.C(clock),
        .CE(wbbd_addr),
        .CLR(wb_rst_i),
        .D(\wbbd_addr[6]_i_2_n_0 ),
        .Q(\wbbd_addr_reg_n_0_[6] ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    wbbd_busy_i_1
       (.I0(\FSM_onehot_wbbd_state[9]_i_3_n_0 ),
        .I1(\FSM_onehot_wbbd_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_wbbd_state_reg_n_0_[8] ),
        .I3(wbbd_busy_i_2_n_0),
        .I4(wbbd_busy_reg_n_0),
        .O(wbbd_busy_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    wbbd_busy_i_2
       (.I0(Q[4]),
        .I1(\FSM_onehot_wbbd_state_reg_n_0_[4] ),
        .I2(Q[5]),
        .I3(\FSM_onehot_wbbd_state_reg_n_0_[6] ),
        .I4(wbbd_busy_i_3_n_0),
        .O(wbbd_busy_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    wbbd_busy_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(wbbd_busy_i_3_n_0));
  FDCE wbbd_busy_reg
       (.C(clock),
        .CE(1'b1),
        .CLR(wb_rst_i),
        .D(wbbd_busy_i_1_n_0),
        .Q(wbbd_busy_reg_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \wbbd_data[0]_i_1 
       (.I0(Q[2]),
        .I1(mprj_dat_o_core[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wbbd_data[0]_i_2_n_0 ),
        .O(\wbbd_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \wbbd_data[0]_i_2 
       (.I0(Q[3]),
        .I1(mprj_dat_o_core[24]),
        .I2(Q[5]),
        .I3(mprj_dat_o_core[16]),
        .I4(Q[4]),
        .I5(mprj_dat_o_core[8]),
        .O(\wbbd_data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \wbbd_data[1]_i_1 
       (.I0(Q[2]),
        .I1(mprj_dat_o_core[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wbbd_data[1]_i_2_n_0 ),
        .O(\wbbd_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \wbbd_data[1]_i_2 
       (.I0(Q[3]),
        .I1(mprj_dat_o_core[25]),
        .I2(Q[5]),
        .I3(mprj_dat_o_core[17]),
        .I4(Q[4]),
        .I5(mprj_dat_o_core[9]),
        .O(\wbbd_data[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \wbbd_data[2]_i_1 
       (.I0(Q[2]),
        .I1(mprj_dat_o_core[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wbbd_data[2]_i_2_n_0 ),
        .O(\wbbd_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \wbbd_data[2]_i_2 
       (.I0(Q[3]),
        .I1(mprj_dat_o_core[26]),
        .I2(Q[5]),
        .I3(mprj_dat_o_core[18]),
        .I4(Q[4]),
        .I5(mprj_dat_o_core[10]),
        .O(\wbbd_data[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \wbbd_data[3]_i_1 
       (.I0(Q[2]),
        .I1(mprj_dat_o_core[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wbbd_data[3]_i_2_n_0 ),
        .O(\wbbd_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \wbbd_data[3]_i_2 
       (.I0(Q[3]),
        .I1(mprj_dat_o_core[27]),
        .I2(Q[5]),
        .I3(mprj_dat_o_core[19]),
        .I4(Q[4]),
        .I5(mprj_dat_o_core[11]),
        .O(\wbbd_data[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \wbbd_data[4]_i_1 
       (.I0(Q[2]),
        .I1(mprj_dat_o_core[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wbbd_data[4]_i_2_n_0 ),
        .O(\wbbd_data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \wbbd_data[4]_i_2 
       (.I0(Q[3]),
        .I1(mprj_dat_o_core[28]),
        .I2(Q[5]),
        .I3(mprj_dat_o_core[20]),
        .I4(Q[4]),
        .I5(mprj_dat_o_core[12]),
        .O(\wbbd_data[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \wbbd_data[5]_i_1 
       (.I0(Q[2]),
        .I1(mprj_dat_o_core[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wbbd_data[5]_i_2_n_0 ),
        .O(\wbbd_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \wbbd_data[5]_i_2 
       (.I0(Q[3]),
        .I1(mprj_dat_o_core[29]),
        .I2(Q[5]),
        .I3(mprj_dat_o_core[21]),
        .I4(Q[4]),
        .I5(mprj_dat_o_core[13]),
        .O(\wbbd_data[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \wbbd_data[6]_i_1 
       (.I0(Q[2]),
        .I1(mprj_dat_o_core[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wbbd_data[6]_i_2_n_0 ),
        .O(\wbbd_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \wbbd_data[6]_i_2 
       (.I0(Q[3]),
        .I1(mprj_dat_o_core[30]),
        .I2(Q[5]),
        .I3(mprj_dat_o_core[22]),
        .I4(Q[4]),
        .I5(mprj_dat_o_core[14]),
        .O(\wbbd_data[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \wbbd_data[7]_i_2 
       (.I0(Q[2]),
        .I1(mprj_dat_o_core[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wbbd_data[7]_i_5_n_0 ),
        .O(\wbbd_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \wbbd_data[7]_i_5 
       (.I0(Q[3]),
        .I1(mprj_dat_o_core[31]),
        .I2(Q[5]),
        .I3(mprj_dat_o_core[23]),
        .I4(Q[4]),
        .I5(mprj_dat_o_core[15]),
        .O(\wbbd_data[7]_i_5_n_0 ));
  FDCE \wbbd_data_reg[0] 
       (.C(clock),
        .CE(E),
        .CLR(wb_rst_i),
        .D(\wbbd_data[0]_i_1_n_0 ),
        .Q(\wbbd_data_reg_n_0_[0] ));
  FDCE \wbbd_data_reg[1] 
       (.C(clock),
        .CE(E),
        .CLR(wb_rst_i),
        .D(\wbbd_data[1]_i_1_n_0 ),
        .Q(\wbbd_data_reg_n_0_[1] ));
  FDCE \wbbd_data_reg[2] 
       (.C(clock),
        .CE(E),
        .CLR(wb_rst_i),
        .D(\wbbd_data[2]_i_1_n_0 ),
        .Q(\wbbd_data_reg_n_0_[2] ));
  FDCE \wbbd_data_reg[3] 
       (.C(clock),
        .CE(E),
        .CLR(wb_rst_i),
        .D(\wbbd_data[3]_i_1_n_0 ),
        .Q(\wbbd_data_reg_n_0_[3] ));
  FDCE \wbbd_data_reg[4] 
       (.C(clock),
        .CE(E),
        .CLR(wb_rst_i),
        .D(\wbbd_data[4]_i_1_n_0 ),
        .Q(\wbbd_data_reg_n_0_[4] ));
  FDCE \wbbd_data_reg[5] 
       (.C(clock),
        .CE(E),
        .CLR(wb_rst_i),
        .D(\wbbd_data[5]_i_1_n_0 ),
        .Q(\wbbd_data_reg_n_0_[5] ));
  FDCE \wbbd_data_reg[6] 
       (.C(clock),
        .CE(E),
        .CLR(wb_rst_i),
        .D(\wbbd_data[6]_i_1_n_0 ),
        .Q(\wbbd_data_reg_n_0_[6] ));
  FDCE \wbbd_data_reg[7] 
       (.C(clock),
        .CE(E),
        .CLR(wb_rst_i),
        .D(\wbbd_data[7]_i_2_n_0 ),
        .Q(\wbbd_data_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    wbbd_sck_i_1
       (.I0(\FSM_onehot_wbbd_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_wbbd_state_reg_n_0_[6] ),
        .I2(Q[2]),
        .I3(\FSM_onehot_wbbd_state_reg_n_0_[4] ),
        .I4(\FSM_onehot_wbbd_state[9]_i_3_n_0 ),
        .I5(wbbd_sck_reg_n_0),
        .O(wbbd_sck_i_1_n_0));
  FDCE wbbd_sck_reg
       (.C(clock),
        .CE(1'b1),
        .CLR(wb_rst_i),
        .D(wbbd_sck_i_1_n_0),
        .Q(wbbd_sck_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    wbbd_write_i_1
       (.I0(Q[2]),
        .I1(wbbd_write_reg_0),
        .I2(Q[0]),
        .I3(wbbd_write_reg_1),
        .I4(wbbd_write),
        .I5(wbbd_write_reg_n_0),
        .O(wbbd_write_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    wbbd_write_i_4
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\FSM_onehot_wbbd_state_reg_n_0_[9] ),
        .I4(Q[4]),
        .O(wbbd_write));
  FDCE wbbd_write_reg
       (.C(clock),
        .CE(1'b1),
        .CLR(wb_rst_i),
        .D(wbbd_write_i_1_n_0),
        .Q(wbbd_write_reg_n_0));
  LUT6 #(
    .INIT(64'h0505050504050505)) 
    \xfer_count[0]_i_1 
       (.I0(xfer_state__0[1]),
        .I1(\xfer_count_reg_n_0_[1] ),
        .I2(\xfer_count_reg_n_0_[0] ),
        .I3(\xfer_count_reg_n_0_[2] ),
        .I4(\xfer_count_reg_n_0_[3] ),
        .I5(xfer_state__0[0]),
        .O(xfer_count[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \xfer_count[1]_i_1 
       (.I0(xfer_state__0[1]),
        .I1(\xfer_count_reg_n_0_[1] ),
        .I2(\xfer_count_reg_n_0_[0] ),
        .O(xfer_count[1]));
  LUT6 #(
    .INIT(64'h1540154014401540)) 
    \xfer_count[2]_i_1 
       (.I0(xfer_state__0[1]),
        .I1(\xfer_count_reg_n_0_[1] ),
        .I2(\xfer_count_reg_n_0_[0] ),
        .I3(\xfer_count_reg_n_0_[2] ),
        .I4(\xfer_count_reg_n_0_[3] ),
        .I5(xfer_state__0[0]),
        .O(xfer_count[2]));
  LUT3 #(
    .INIT(8'hAB)) 
    \xfer_count[3]_i_1 
       (.I0(xfer_state__0[0]),
        .I1(xfer_state__0[1]),
        .I2(mprj_io_loader_clock),
        .O(\xfer_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555400014554000)) 
    \xfer_count[3]_i_2 
       (.I0(xfer_state__0[1]),
        .I1(\xfer_count_reg_n_0_[1] ),
        .I2(\xfer_count_reg_n_0_[0] ),
        .I3(\xfer_count_reg_n_0_[2] ),
        .I4(\xfer_count_reg_n_0_[3] ),
        .I5(xfer_state__0[0]),
        .O(xfer_count[3]));
  FDCE \xfer_count_reg[0] 
       (.C(clock),
        .CE(\xfer_count[3]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(xfer_count[0]),
        .Q(\xfer_count_reg_n_0_[0] ));
  FDCE \xfer_count_reg[1] 
       (.C(clock),
        .CE(\xfer_count[3]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(xfer_count[1]),
        .Q(\xfer_count_reg_n_0_[1] ));
  FDCE \xfer_count_reg[2] 
       (.C(clock),
        .CE(\xfer_count[3]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(xfer_count[2]),
        .Q(\xfer_count_reg_n_0_[2] ));
  FDCE \xfer_count_reg[3] 
       (.C(clock),
        .CE(\xfer_count[3]_i_1_n_0 ),
        .CLR(pad_flash_csb_oeb0),
        .D(xfer_count[3]),
        .Q(\xfer_count_reg_n_0_[3] ));
endmodule

(* ORIG_REF_NAME = "housekeeping_spi" *) 
module design_1_caravel_0_0_housekeeping_spi
   (pre_pass_thru_mgmt_reg_0,
    pass_thru_mgmt_delay_reg_0,
    \FSM_onehot_wbbd_state_reg[8] ,
    \FSM_onehot_wbbd_state_reg[6] ,
    \FSM_onehot_wbbd_state_reg[4] ,
    \FSM_onehot_wbbd_state_reg[2] ,
    wbbd_busy_reg,
    E,
    wbbd_busy_reg_0,
    wbbd_busy_reg_1,
    wbbd_busy_reg_2,
    wbbd_busy_reg_3,
    wbbd_busy_reg_4,
    wbbd_busy_reg_5,
    wbbd_busy_reg_6,
    wbbd_busy_reg_7,
    wbbd_busy_reg_8,
    wbbd_busy_reg_9,
    wbbd_busy_reg_10,
    wbbd_busy_reg_11,
    wbbd_busy_reg_12,
    wbbd_busy_reg_13,
    wbbd_busy_reg_14,
    wbbd_busy_reg_15,
    wbbd_busy_reg_16,
    wbbd_busy_reg_17,
    wbbd_busy_reg_18,
    wbbd_busy_reg_19,
    wbbd_busy_reg_20,
    wbbd_busy_reg_21,
    wbbd_busy_reg_22,
    wbbd_busy_reg_23,
    wbbd_busy_reg_24,
    wbbd_busy_reg_25,
    wbbd_busy_reg_26,
    wbbd_busy_reg_27,
    D,
    wbbd_busy_reg_28,
    wbbd_busy_reg_29,
    \wbbd_addr_reg[5] ,
    wbbd_busy_reg_30,
    wbbd_busy_reg_31,
    flash_io1_di,
    \FSM_onehot_wbbd_state_reg[0] ,
    \FSM_onehot_wbbd_state_reg[0]_0 ,
    \FSM_onehot_wbbd_state_reg[0]_1 ,
    \FSM_onehot_wbbd_state_reg[0]_2 ,
    \FSM_onehot_wbbd_state_reg[0]_3 ,
    \FSM_onehot_wbbd_state_reg[0]_4 ,
    \FSM_onehot_wbbd_state_reg[0]_5 ,
    \FSM_onehot_wbbd_state_reg[0]_6 ,
    \FSM_onehot_wbbd_state_reg[3] ,
    \FSM_onehot_wbbd_state_reg[3]_0 ,
    \FSM_onehot_wbbd_state_reg[3]_1 ,
    \FSM_onehot_wbbd_state_reg[3]_2 ,
    \FSM_onehot_wbbd_state_reg[3]_3 ,
    \FSM_onehot_wbbd_state_reg[3]_4 ,
    \FSM_onehot_wbbd_state_reg[3]_5 ,
    flash_io0,
    pre_pass_thru_mgmt_reg_1,
    \FSM_onehot_wbbd_state_reg[8]_0 ,
    \wbbd_addr_reg[0] ,
    \wbbd_addr_reg[0]_0 ,
    \wbbd_addr_reg[0]_1 ,
    \wbbd_addr_reg[0]_2 ,
    \wbbd_addr_reg[0]_3 ,
    \wbbd_addr_reg[0]_4 ,
    \wbbd_addr_reg[0]_5 ,
    \wbbd_addr_reg[0]_6 ,
    \wbbd_addr_reg[3] ,
    \wbbd_addr_reg[0]_7 ,
    \wbbd_addr_reg[0]_8 ,
    \wbbd_addr_reg[0]_9 ,
    \wbbd_addr_reg[0]_10 ,
    wbbd_write_reg,
    wbbd_write_reg_0,
    wbbd_write_reg_1,
    wrstb_reg_0,
    wbbd_write_reg_2,
    wbbd_write_reg_3,
    mgmt_io_out_hk,
    mgmt_io_oeb_hk,
    serial_bb_data_2_reg,
    flash_clk,
    \wbbd_data_reg[5] ,
    wbbd_busy_reg_32,
    wbbd_busy_reg_33,
    \FSM_onehot_wbbd_state_reg[0]_7 ,
    \wbbd_data_reg[1] ,
    \wbbd_data_reg[0] ,
    \wbbd_data_reg[0]_0 ,
    \wbbd_data_reg[2] ,
    \wbbd_data_reg[1]_0 ,
    \wbbd_data_reg[1]_1 ,
    \wbbd_data_reg[0]_1 ,
    mprj_en,
    caravel_rstn_buf,
    hkspi_disable_reg,
    pll_bypass_reg,
    wrstb_reg_1,
    reset_reg_reg,
    \wbbd_data_reg[1]_2 ,
    \wbbd_data_reg[0]_2 ,
    wrstb_reg_2,
    \FSM_onehot_wbbd_state_reg[0]_8 ,
    \FSM_onehot_wbbd_state_reg[0]_9 ,
    \FSM_onehot_wbbd_state_reg[0]_10 ,
    \FSM_onehot_wbbd_state_reg[3]_6 ,
    mprj_i,
    Q,
    \wb_dat_o_reg[7] ,
    resetb,
    irq_spi_reg,
    irq_spi_reg_0,
    \gpio_configure_reg[35][8] ,
    hkspi_disable_reg_0,
    \wb_dat_o_reg[28]_i_29_0 ,
    \wb_dat_o_reg[29]_i_3_0 ,
    flash_io0_oeb,
    flash_io1,
    ready_reg,
    la_output,
    \FSM_onehot_wbbd_state_reg[0]_11 ,
    \FSM_onehot_wbbd_state_reg[0]_12 ,
    \FSM_onehot_wbbd_state_reg[0]_13 ,
    user_irq,
    pll_bypass_reg_0,
    pll_ena_reg,
    spi_is_active,
    \mprj_o[10] ,
    \wb_dat_o[28]_i_8_0 ,
    serial_bb_data_1,
    p_47_in,
    \shift_register_reg[0] ,
    serial_bb_data_2,
    \shift_register_reg[0]_0 ,
    flash_io0_0,
    flash_clk_0,
    \wb_dat_o[28]_i_8_1 ,
    pll_dco_ena_reg,
    \wb_dat_o[10]_i_4_0 ,
    \ldata[6]_i_10_0 ,
    p_45_in,
    trap_output_dest,
    \mgmt_gpio_data_reg[23] ,
    \mgmt_gpio_data_reg[15] ,
    \wb_dat_o_reg[28]_i_4_0 ,
    \wb_dat_o_reg[28]_i_4_1 ,
    \wb_dat_o_reg[28]_i_15_0 ,
    \wb_dat_o_reg[28]_i_4_2 ,
    \wb_dat_o_reg[28]_i_4_3 ,
    \wb_dat_o_reg[28]_i_5_0 ,
    \wb_dat_o_reg[28]_i_5_1 ,
    \wb_dat_o_reg[28]_i_5_2 ,
    \wb_dat_o_reg[28]_i_5_3 ,
    \wb_dat_o[8]_i_3_0 ,
    \wb_dat_o[28]_i_8_2 ,
    \wb_dat_o[10]_i_3_0 ,
    \pll_trim_reg[24] ,
    p_44_in,
    \wb_dat_o_reg[28]_i_31_0 ,
    \wb_dat_o_reg[28]_i_31_1 ,
    \wb_dat_o_reg[28]_i_30_0 ,
    \wb_dat_o_reg[28]_i_31_2 ,
    \wb_dat_o_reg[28]_i_31_3 ,
    \wb_dat_o_reg[28]_i_32_0 ,
    \wb_dat_o_reg[28]_i_32_1 ,
    \wb_dat_o_reg[28]_i_32_2 ,
    \wb_dat_o_reg[28]_i_32_3 ,
    \wb_dat_o[8]_i_13_0 ,
    \wb_dat_o[8]_i_13_1 ,
    \wb_dat_o[8]_i_13_2 ,
    \wb_dat_o_reg[28]_i_29_1 ,
    \wb_dat_o_reg[28]_i_29_2 ,
    \wb_dat_o_reg[28]_i_29_3 ,
    \wb_dat_o_reg[28]_i_30_1 ,
    \wb_dat_o_reg[28]_i_30_2 ,
    \wb_dat_o_reg[28]_i_30_3 ,
    \wb_dat_o_reg[28]_i_16_0 ,
    \wb_dat_o_reg[28]_i_16_1 ,
    \wb_dat_o_reg[28]_i_16_2 ,
    \wb_dat_o_reg[28]_i_16_3 ,
    \wb_dat_o_reg[28]_i_15_1 ,
    \wb_dat_o_reg[28]_i_15_2 ,
    \wb_dat_o_reg[28]_i_15_3 ,
    \wb_dat_o_reg[28]_i_14_0 ,
    \wb_dat_o_reg[28]_i_14_1 ,
    \wb_dat_o_reg[28]_i_14_2 ,
    \wb_dat_o_reg[28]_i_14_3 ,
    \wb_dat_o_reg[11]_i_21_0 ,
    \pll_trim_reg[25] ,
    \wb_dat_o[9]_i_13_0 ,
    \wb_dat_o[9]_i_13_1 ,
    \wb_dat_o[9]_i_13_2 ,
    \wb_dat_o[11]_i_10_0 ,
    \wb_dat_o[11]_i_10_1 ,
    \wb_dat_o[11]_i_10_2 ,
    \wb_dat_o[28]_i_7_0 ,
    \wb_dat_o[28]_i_7_1 ,
    \wb_dat_o[28]_i_7_2 ,
    \wb_dat_o[29]_i_10_0 ,
    \wb_dat_o[29]_i_10_1 ,
    \wb_dat_o[29]_i_10_2 ,
    \wb_dat_o[31]_i_13_0 ,
    \wb_dat_o[31]_i_13_1 ,
    \wb_dat_o[31]_i_13_2 ,
    \wb_dat_o[10]_i_13_0 ,
    \wb_dat_o[10]_i_13_1 ,
    \ldata[6]_i_18_0 ,
    \ldata[6]_i_18_1 ,
    mprj_en_1_sp_1,
    \mprj_en[1]_0 ,
    debug_mode,
    debug_oeb,
    mprj_en_0_sp_1,
    \mprj_en[0]_0 ,
    spi_enabled,
    spi_cs_n,
    \mprj_en[35] ,
    \mprj_en[35]_0 ,
    mgmt_gpio_data,
    serial_xfer);
  output pre_pass_thru_mgmt_reg_0;
  output pass_thru_mgmt_delay_reg_0;
  output \FSM_onehot_wbbd_state_reg[8] ;
  output \FSM_onehot_wbbd_state_reg[6] ;
  output \FSM_onehot_wbbd_state_reg[4] ;
  output \FSM_onehot_wbbd_state_reg[2] ;
  output wbbd_busy_reg;
  output [1:0]E;
  output [1:0]wbbd_busy_reg_0;
  output [1:0]wbbd_busy_reg_1;
  output [1:0]wbbd_busy_reg_2;
  output [1:0]wbbd_busy_reg_3;
  output [1:0]wbbd_busy_reg_4;
  output [1:0]wbbd_busy_reg_5;
  output [1:0]wbbd_busy_reg_6;
  output [1:0]wbbd_busy_reg_7;
  output [1:0]wbbd_busy_reg_8;
  output [1:0]wbbd_busy_reg_9;
  output [1:0]wbbd_busy_reg_10;
  output [1:0]wbbd_busy_reg_11;
  output [1:0]wbbd_busy_reg_12;
  output [1:0]wbbd_busy_reg_13;
  output [1:0]wbbd_busy_reg_14;
  output [1:0]wbbd_busy_reg_15;
  output [1:0]wbbd_busy_reg_16;
  output [1:0]wbbd_busy_reg_17;
  output [1:0]wbbd_busy_reg_18;
  output [1:0]wbbd_busy_reg_19;
  output [1:0]wbbd_busy_reg_20;
  output [1:0]wbbd_busy_reg_21;
  output [1:0]wbbd_busy_reg_22;
  output [1:0]wbbd_busy_reg_23;
  output [1:0]wbbd_busy_reg_24;
  output [1:0]wbbd_busy_reg_25;
  output wbbd_busy_reg_26;
  output wbbd_busy_reg_27;
  output [0:0]D;
  output wbbd_busy_reg_28;
  output wbbd_busy_reg_29;
  output \wbbd_addr_reg[5] ;
  output wbbd_busy_reg_30;
  output wbbd_busy_reg_31;
  output flash_io1_di;
  output \FSM_onehot_wbbd_state_reg[0] ;
  output \FSM_onehot_wbbd_state_reg[0]_0 ;
  output \FSM_onehot_wbbd_state_reg[0]_1 ;
  output \FSM_onehot_wbbd_state_reg[0]_2 ;
  output \FSM_onehot_wbbd_state_reg[0]_3 ;
  output \FSM_onehot_wbbd_state_reg[0]_4 ;
  output \FSM_onehot_wbbd_state_reg[0]_5 ;
  output \FSM_onehot_wbbd_state_reg[0]_6 ;
  output \FSM_onehot_wbbd_state_reg[3] ;
  output \FSM_onehot_wbbd_state_reg[3]_0 ;
  output \FSM_onehot_wbbd_state_reg[3]_1 ;
  output \FSM_onehot_wbbd_state_reg[3]_2 ;
  output \FSM_onehot_wbbd_state_reg[3]_3 ;
  output \FSM_onehot_wbbd_state_reg[3]_4 ;
  output \FSM_onehot_wbbd_state_reg[3]_5 ;
  output flash_io0;
  output pre_pass_thru_mgmt_reg_1;
  output [0:0]\FSM_onehot_wbbd_state_reg[8]_0 ;
  output [1:0]\wbbd_addr_reg[0] ;
  output [1:0]\wbbd_addr_reg[0]_0 ;
  output [1:0]\wbbd_addr_reg[0]_1 ;
  output [1:0]\wbbd_addr_reg[0]_2 ;
  output [1:0]\wbbd_addr_reg[0]_3 ;
  output [1:0]\wbbd_addr_reg[0]_4 ;
  output [1:0]\wbbd_addr_reg[0]_5 ;
  output [1:0]\wbbd_addr_reg[0]_6 ;
  output \wbbd_addr_reg[3] ;
  output \wbbd_addr_reg[0]_7 ;
  output [1:0]\wbbd_addr_reg[0]_8 ;
  output [1:0]\wbbd_addr_reg[0]_9 ;
  output [1:0]\wbbd_addr_reg[0]_10 ;
  output [2:0]wbbd_write_reg;
  output [4:0]wbbd_write_reg_0;
  output [0:0]wbbd_write_reg_1;
  output wrstb_reg_0;
  output [0:0]wbbd_write_reg_2;
  output [0:0]wbbd_write_reg_3;
  output [3:0]mgmt_io_out_hk;
  output [0:0]mgmt_io_oeb_hk;
  output [0:0]serial_bb_data_2_reg;
  output flash_clk;
  output [30:0]\wbbd_data_reg[5] ;
  output wbbd_busy_reg_32;
  output wbbd_busy_reg_33;
  output \FSM_onehot_wbbd_state_reg[0]_7 ;
  output \wbbd_data_reg[1] ;
  output \wbbd_data_reg[0] ;
  output \wbbd_data_reg[0]_0 ;
  output \wbbd_data_reg[2] ;
  output \wbbd_data_reg[1]_0 ;
  output \wbbd_data_reg[1]_1 ;
  output \wbbd_data_reg[0]_1 ;
  output [2:0]mprj_en;
  output caravel_rstn_buf;
  output hkspi_disable_reg;
  output pll_bypass_reg;
  output wrstb_reg_1;
  output reset_reg_reg;
  output \wbbd_data_reg[1]_2 ;
  output \wbbd_data_reg[0]_2 ;
  output wrstb_reg_2;
  output \FSM_onehot_wbbd_state_reg[0]_8 ;
  output \FSM_onehot_wbbd_state_reg[0]_9 ;
  output \FSM_onehot_wbbd_state_reg[0]_10 ;
  output \FSM_onehot_wbbd_state_reg[3]_6 ;
  input [37:0]mprj_i;
  input [7:0]Q;
  input \wb_dat_o_reg[7] ;
  input resetb;
  input irq_spi_reg;
  input irq_spi_reg_0;
  input [6:0]\gpio_configure_reg[35][8] ;
  input hkspi_disable_reg_0;
  input [12:0]\wb_dat_o_reg[28]_i_29_0 ;
  input [2:0]\wb_dat_o_reg[29]_i_3_0 ;
  input flash_io0_oeb;
  input flash_io1;
  input [0:0]ready_reg;
  input [0:0]la_output;
  input \FSM_onehot_wbbd_state_reg[0]_11 ;
  input \FSM_onehot_wbbd_state_reg[0]_12 ;
  input \FSM_onehot_wbbd_state_reg[0]_13 ;
  input [0:0]user_irq;
  input pll_bypass_reg_0;
  input pll_ena_reg;
  input spi_is_active;
  input [3:0]\mprj_o[10] ;
  input [12:0]\wb_dat_o[28]_i_8_0 ;
  input serial_bb_data_1;
  input [3:0]p_47_in;
  input [0:0]\shift_register_reg[0] ;
  input serial_bb_data_2;
  input [0:0]\shift_register_reg[0]_0 ;
  input flash_io0_0;
  input flash_clk_0;
  input [12:0]\wb_dat_o[28]_i_8_1 ;
  input pll_dco_ena_reg;
  input \wb_dat_o[10]_i_4_0 ;
  input \ldata[6]_i_10_0 ;
  input [1:0]p_45_in;
  input trap_output_dest;
  input [23:0]\mgmt_gpio_data_reg[23] ;
  input [7:0]\mgmt_gpio_data_reg[15] ;
  input [12:0]\wb_dat_o_reg[28]_i_4_0 ;
  input [12:0]\wb_dat_o_reg[28]_i_4_1 ;
  input [12:0]\wb_dat_o_reg[28]_i_15_0 ;
  input [12:0]\wb_dat_o_reg[28]_i_4_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_4_3 ;
  input [12:0]\wb_dat_o_reg[28]_i_5_0 ;
  input [12:0]\wb_dat_o_reg[28]_i_5_1 ;
  input [12:0]\wb_dat_o_reg[28]_i_5_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_5_3 ;
  input \wb_dat_o[8]_i_3_0 ;
  input [4:0]\wb_dat_o[28]_i_8_2 ;
  input [2:0]\wb_dat_o[10]_i_3_0 ;
  input \pll_trim_reg[24] ;
  input [1:0]p_44_in;
  input [12:0]\wb_dat_o_reg[28]_i_31_0 ;
  input [12:0]\wb_dat_o_reg[28]_i_31_1 ;
  input [12:0]\wb_dat_o_reg[28]_i_30_0 ;
  input [12:0]\wb_dat_o_reg[28]_i_31_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_31_3 ;
  input [12:0]\wb_dat_o_reg[28]_i_32_0 ;
  input [12:0]\wb_dat_o_reg[28]_i_32_1 ;
  input [12:0]\wb_dat_o_reg[28]_i_32_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_32_3 ;
  input \wb_dat_o[8]_i_13_0 ;
  input \wb_dat_o[8]_i_13_1 ;
  input \wb_dat_o[8]_i_13_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_29_1 ;
  input [12:0]\wb_dat_o_reg[28]_i_29_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_29_3 ;
  input [12:0]\wb_dat_o_reg[28]_i_30_1 ;
  input [12:0]\wb_dat_o_reg[28]_i_30_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_30_3 ;
  input [12:0]\wb_dat_o_reg[28]_i_16_0 ;
  input [12:0]\wb_dat_o_reg[28]_i_16_1 ;
  input [12:0]\wb_dat_o_reg[28]_i_16_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_16_3 ;
  input [12:0]\wb_dat_o_reg[28]_i_15_1 ;
  input [12:0]\wb_dat_o_reg[28]_i_15_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_15_3 ;
  input [12:0]\wb_dat_o_reg[28]_i_14_0 ;
  input [12:0]\wb_dat_o_reg[28]_i_14_1 ;
  input [12:0]\wb_dat_o_reg[28]_i_14_2 ;
  input [12:0]\wb_dat_o_reg[28]_i_14_3 ;
  input [3:0]\wb_dat_o_reg[11]_i_21_0 ;
  input \pll_trim_reg[25] ;
  input \wb_dat_o[9]_i_13_0 ;
  input \wb_dat_o[9]_i_13_1 ;
  input \wb_dat_o[9]_i_13_2 ;
  input \wb_dat_o[11]_i_10_0 ;
  input \wb_dat_o[11]_i_10_1 ;
  input \wb_dat_o[11]_i_10_2 ;
  input \wb_dat_o[28]_i_7_0 ;
  input \wb_dat_o[28]_i_7_1 ;
  input \wb_dat_o[28]_i_7_2 ;
  input \wb_dat_o[29]_i_10_0 ;
  input \wb_dat_o[29]_i_10_1 ;
  input \wb_dat_o[29]_i_10_2 ;
  input \wb_dat_o[31]_i_13_0 ;
  input \wb_dat_o[31]_i_13_1 ;
  input \wb_dat_o[31]_i_13_2 ;
  input \wb_dat_o[10]_i_13_0 ;
  input \wb_dat_o[10]_i_13_1 ;
  input \ldata[6]_i_18_0 ;
  input \ldata[6]_i_18_1 ;
  input mprj_en_1_sp_1;
  input \mprj_en[1]_0 ;
  input debug_mode;
  input debug_oeb;
  input mprj_en_0_sp_1;
  input \mprj_en[0]_0 ;
  input spi_enabled;
  input spi_cs_n;
  input \mprj_en[35] ;
  input \mprj_en[35]_0 ;
  input [0:0]mgmt_gpio_data;
  input serial_xfer;

  wire [0:0]D;
  wire [1:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_2_n_0 ;
  wire \FSM_onehot_state[4]_i_4_n_0 ;
  wire \FSM_onehot_state[4]_i_5_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \FSM_onehot_wbbd_state[9]_i_4_n_0 ;
  wire \FSM_onehot_wbbd_state_reg[0] ;
  wire \FSM_onehot_wbbd_state_reg[0]_0 ;
  wire \FSM_onehot_wbbd_state_reg[0]_1 ;
  wire \FSM_onehot_wbbd_state_reg[0]_10 ;
  wire \FSM_onehot_wbbd_state_reg[0]_11 ;
  wire \FSM_onehot_wbbd_state_reg[0]_12 ;
  wire \FSM_onehot_wbbd_state_reg[0]_13 ;
  wire \FSM_onehot_wbbd_state_reg[0]_2 ;
  wire \FSM_onehot_wbbd_state_reg[0]_3 ;
  wire \FSM_onehot_wbbd_state_reg[0]_4 ;
  wire \FSM_onehot_wbbd_state_reg[0]_5 ;
  wire \FSM_onehot_wbbd_state_reg[0]_6 ;
  wire \FSM_onehot_wbbd_state_reg[0]_7 ;
  wire \FSM_onehot_wbbd_state_reg[0]_8 ;
  wire \FSM_onehot_wbbd_state_reg[0]_9 ;
  wire \FSM_onehot_wbbd_state_reg[2] ;
  wire \FSM_onehot_wbbd_state_reg[3] ;
  wire \FSM_onehot_wbbd_state_reg[3]_0 ;
  wire \FSM_onehot_wbbd_state_reg[3]_1 ;
  wire \FSM_onehot_wbbd_state_reg[3]_2 ;
  wire \FSM_onehot_wbbd_state_reg[3]_3 ;
  wire \FSM_onehot_wbbd_state_reg[3]_4 ;
  wire \FSM_onehot_wbbd_state_reg[3]_5 ;
  wire \FSM_onehot_wbbd_state_reg[3]_6 ;
  wire \FSM_onehot_wbbd_state_reg[4] ;
  wire \FSM_onehot_wbbd_state_reg[6] ;
  wire \FSM_onehot_wbbd_state_reg[8] ;
  wire [0:0]\FSM_onehot_wbbd_state_reg[8]_0 ;
  wire [7:0]Q;
  wire [7:0]addr;
  wire \addr[5]_i_2_n_0 ;
  wire \addr[7]_i_1_n_0 ;
  wire \addr[7]_i_3_n_0 ;
  wire \addr_reg_n_0_[7] ;
  wire caravel_rstn_buf;
  wire clk2_output_dest_i_2_n_0;
  wire clk2_output_dest_i_3_n_0;
  wire \count[0]_i_1__1_n_0 ;
  wire \count[1]_i_1__0_n_0 ;
  wire \count[2]_i_1__0_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[2] ;
  wire cwstb;
  wire debug_mode;
  wire debug_oeb;
  wire ext_reset;
  wire \fixed[0]_i_1_n_0 ;
  wire \fixed[1]_i_1_n_0 ;
  wire \fixed[2]_i_1_n_0 ;
  wire \fixed[2]_i_2_n_0 ;
  wire \fixed[2]_i_3_n_0 ;
  wire \fixed[2]_i_4_n_0 ;
  wire \fixed[2]_i_5_n_0 ;
  wire \fixed_reg_n_0_[0] ;
  wire \fixed_reg_n_0_[1] ;
  wire \fixed_reg_n_0_[2] ;
  wire flash_clk;
  wire flash_clk_0;
  wire flash_io0;
  wire flash_io0_0;
  wire flash_io0_INST_0_i_2_n_0;
  wire flash_io0_do;
  wire flash_io0_oeb;
  wire flash_io1;
  wire flash_io1_di;
  wire \gpio_configure[0][7]_i_2_n_0 ;
  wire \gpio_configure[11][7]_i_2_n_0 ;
  wire \gpio_configure[13][12]_i_2_n_0 ;
  wire \gpio_configure[13][7]_i_2_n_0 ;
  wire \gpio_configure[14][12]_i_2_n_0 ;
  wire \gpio_configure[15][12]_i_2_n_0 ;
  wire \gpio_configure[15][7]_i_2_n_0 ;
  wire \gpio_configure[15][7]_i_3_n_0 ;
  wire \gpio_configure[16][12]_i_2_n_0 ;
  wire \gpio_configure[16][12]_i_3_n_0 ;
  wire \gpio_configure[16][7]_i_2_n_0 ;
  wire \gpio_configure[19][12]_i_2_n_0 ;
  wire \gpio_configure[19][7]_i_2_n_0 ;
  wire \gpio_configure[20][12]_i_2_n_0 ;
  wire \gpio_configure[21][12]_i_2_n_0 ;
  wire \gpio_configure[22][12]_i_2_n_0 ;
  wire \gpio_configure[23][12]_i_2_n_0 ;
  wire \gpio_configure[24][12]_i_2_n_0 ;
  wire \gpio_configure[24][7]_i_2_n_0 ;
  wire \gpio_configure[26][12]_i_2_n_0 ;
  wire \gpio_configure[26][12]_i_3_n_0 ;
  wire \gpio_configure[27][12]_i_2_n_0 ;
  wire \gpio_configure[27][7]_i_2_n_0 ;
  wire \gpio_configure[28][12]_i_2_n_0 ;
  wire \gpio_configure[29][12]_i_2_n_0 ;
  wire \gpio_configure[29][7]_i_2_n_0 ;
  wire \gpio_configure[2][12]_i_2_n_0 ;
  wire \gpio_configure[30][12]_i_2_n_0 ;
  wire \gpio_configure[30][12]_i_3_n_0 ;
  wire \gpio_configure[30][7]_i_2_n_0 ;
  wire \gpio_configure[31][12]_i_2_n_0 ;
  wire \gpio_configure[31][7]_i_2_n_0 ;
  wire \gpio_configure[31][7]_i_3_n_0 ;
  wire \gpio_configure[34][12]_i_2_n_0 ;
  wire \gpio_configure[35][12]_i_2_n_0 ;
  wire \gpio_configure[36][7]_i_2_n_0 ;
  wire \gpio_configure[3][12]_i_4_n_0 ;
  wire \gpio_configure[3][7]_i_5_n_0 ;
  wire \gpio_configure[4][12]_i_2_n_0 ;
  wire \gpio_configure[5][12]_i_2_n_0 ;
  wire \gpio_configure[6][12]_i_2_n_0 ;
  wire \gpio_configure[8][12]_i_2_n_0 ;
  wire [6:0]\gpio_configure_reg[35][8] ;
  wire hkspi_disable;
  wire hkspi_disable_reg;
  wire hkspi_disable_reg_0;
  wire [7:1]idata;
  wire [7:1]in10;
  wire irq_1_inputsrc11_out;
  wire irq_1_inputsrc_i_3_n_0;
  wire irq_spi_i_2_n_0;
  wire irq_spi_i_3_n_0;
  wire irq_spi_i_4_n_0;
  wire irq_spi_reg;
  wire irq_spi_reg_0;
  wire [0:0]la_output;
  wire ldata;
  wire \ldata[0]_i_1_n_0 ;
  wire \ldata[1]_i_1_n_0 ;
  wire \ldata[2]_i_1_n_0 ;
  wire \ldata[3]_i_1_n_0 ;
  wire \ldata[4]_i_1_n_0 ;
  wire \ldata[5]_i_1_n_0 ;
  wire \ldata[6]_i_10_0 ;
  wire \ldata[6]_i_10_n_0 ;
  wire \ldata[6]_i_11_n_0 ;
  wire \ldata[6]_i_12_n_0 ;
  wire \ldata[6]_i_13_n_0 ;
  wire \ldata[6]_i_14_n_0 ;
  wire \ldata[6]_i_18_0 ;
  wire \ldata[6]_i_18_1 ;
  wire \ldata[6]_i_18_n_0 ;
  wire \ldata[6]_i_1_n_0 ;
  wire \ldata[6]_i_20_n_0 ;
  wire \ldata[6]_i_21_n_0 ;
  wire \ldata[6]_i_22_n_0 ;
  wire \ldata[6]_i_23_n_0 ;
  wire \ldata[6]_i_24_n_0 ;
  wire \ldata[6]_i_25_n_0 ;
  wire \ldata[6]_i_26_n_0 ;
  wire \ldata[6]_i_27_n_0 ;
  wire \ldata[6]_i_28_n_0 ;
  wire \ldata[6]_i_29_n_0 ;
  wire \ldata[6]_i_2_n_0 ;
  wire \ldata[6]_i_30_n_0 ;
  wire \ldata[6]_i_31_n_0 ;
  wire \ldata[6]_i_32_n_0 ;
  wire \ldata[6]_i_33_n_0 ;
  wire \ldata[6]_i_34_n_0 ;
  wire \ldata[6]_i_35_n_0 ;
  wire \ldata[6]_i_36_n_0 ;
  wire \ldata[6]_i_3_n_0 ;
  wire \ldata[6]_i_4_n_0 ;
  wire \ldata[6]_i_6_n_0 ;
  wire \ldata[6]_i_7_n_0 ;
  wire \ldata[6]_i_8_n_0 ;
  wire \ldata[6]_i_9_n_0 ;
  wire \ldata[7]_i_2_n_0 ;
  wire \ldata_reg[6]_i_15_n_0 ;
  wire \ldata_reg[6]_i_16_n_0 ;
  wire \ldata_reg[6]_i_17_n_0 ;
  wire \ldata_reg[6]_i_19_n_0 ;
  wire \ldata_reg[6]_i_5_n_0 ;
  wire \ldata_reg_n_0_[0] ;
  wire \ldata_reg_n_0_[1] ;
  wire \ldata_reg_n_0_[2] ;
  wire \ldata_reg_n_0_[3] ;
  wire \ldata_reg_n_0_[4] ;
  wire \ldata_reg_n_0_[5] ;
  wire \ldata_reg_n_0_[6] ;
  wire [0:0]mgmt_gpio_data;
  wire \mgmt_gpio_data[37]_i_2_n_0 ;
  wire \mgmt_gpio_data[37]_i_3_n_0 ;
  wire \mgmt_gpio_data[37]_i_4_n_0 ;
  wire \mgmt_gpio_data[37]_i_5_n_0 ;
  wire \mgmt_gpio_data_buf[15]_i_2_n_0 ;
  wire \mgmt_gpio_data_buf[23]_i_2_n_0 ;
  wire \mgmt_gpio_data_buf[7]_i_2_n_0 ;
  wire [7:0]\mgmt_gpio_data_reg[15] ;
  wire [23:0]\mgmt_gpio_data_reg[23] ;
  wire [0:0]mgmt_io_oeb_hk;
  wire [3:0]mgmt_io_out_hk;
  wire [2:0]mprj_en;
  wire \mprj_en[0]_0 ;
  wire \mprj_en[1]_0 ;
  wire \mprj_en[35] ;
  wire \mprj_en[35]_0 ;
  wire mprj_en_0_sn_1;
  wire mprj_en_1_sn_1;
  wire [37:0]mprj_i;
  wire [3:0]\mprj_o[10] ;
  wire \mprj_o[1]_INST_0_i_5_n_0 ;
  wire p_0_in0;
  wire [1:0]p_44_in;
  wire [1:0]p_45_in;
  wire [3:0]p_47_in;
  wire pass_thru_mgmt;
  wire pass_thru_mgmt_delay_i_1_n_0;
  wire pass_thru_mgmt_delay_reg_0;
  wire pass_thru_mgmt_i_1_n_0;
  wire pass_thru_user;
  wire pass_thru_user_delay;
  wire pass_thru_user_delay__0;
  wire pass_thru_user_delay_i_1_n_0;
  wire pass_thru_user_i_1_n_0;
  wire pll_bypass_i_2_n_0;
  wire pll_bypass_i_3_n_0;
  wire pll_bypass_reg;
  wire pll_bypass_reg_0;
  wire pll_dco_ena_reg;
  wire \pll_div[4]_i_2_n_0 ;
  wire pll_ena_i_2_n_0;
  wire pll_ena_i_3_n_0;
  wire pll_ena_reg;
  wire \pll_sel[2]_i_2_n_0 ;
  wire \pll_sel[2]_i_3_n_0 ;
  wire \pll_trim[15]_i_2_n_0 ;
  wire \pll_trim[23]_i_2_n_0 ;
  wire \pll_trim[25]_i_2_n_0 ;
  wire \pll_trim[25]_i_3_n_0 ;
  wire \pll_trim[7]_i_2_n_0 ;
  wire \pll_trim_reg[24] ;
  wire \pll_trim_reg[25] ;
  wire pre_pass_thru_mgmt_i_1_n_0;
  wire pre_pass_thru_mgmt_reg_0;
  wire pre_pass_thru_mgmt_reg_1;
  wire pre_pass_thru_user;
  wire pre_pass_thru_user_i_1_n_0;
  wire pre_pass_thru_user_reg_n_0;
  wire \predata[6]_i_1_n_0 ;
  wire rdstb;
  wire rdstb_i_1_n_0;
  wire rdstb_i_2_n_0;
  wire rdstb_i_3_n_0;
  wire readmode_i_1_n_0;
  wire readmode_reg_n_0;
  wire [0:0]ready_reg;
  wire reset_reg;
  wire reset_reg_reg;
  wire resetb;
  wire sdo;
  wire sdo_enb;
  wire sdoenb_i_1_n_0;
  wire [6:0]sel0;
  wire serial_bb_data_1;
  wire serial_bb_data_2;
  wire [0:0]serial_bb_data_2_reg;
  wire serial_xfer;
  wire serial_xfer_i_2_n_0;
  wire [0:0]\shift_register_reg[0] ;
  wire [0:0]\shift_register_reg[0]_0 ;
  wire spi_cs_n;
  wire spi_enabled;
  wire spi_is_active;
  wire trap_output_dest;
  wire [0:0]user_irq;
  wire \wb_dat_o[10]_i_13_0 ;
  wire \wb_dat_o[10]_i_13_1 ;
  wire \wb_dat_o[10]_i_13_n_0 ;
  wire \wb_dat_o[10]_i_14_n_0 ;
  wire \wb_dat_o[10]_i_15_n_0 ;
  wire \wb_dat_o[10]_i_16_n_0 ;
  wire \wb_dat_o[10]_i_17_n_0 ;
  wire \wb_dat_o[10]_i_20_n_0 ;
  wire \wb_dat_o[10]_i_27_n_0 ;
  wire \wb_dat_o[10]_i_28_n_0 ;
  wire \wb_dat_o[10]_i_29_n_0 ;
  wire \wb_dat_o[10]_i_30_n_0 ;
  wire \wb_dat_o[10]_i_31_n_0 ;
  wire \wb_dat_o[10]_i_32_n_0 ;
  wire \wb_dat_o[10]_i_33_n_0 ;
  wire \wb_dat_o[10]_i_34_n_0 ;
  wire \wb_dat_o[10]_i_35_n_0 ;
  wire \wb_dat_o[10]_i_36_n_0 ;
  wire \wb_dat_o[10]_i_37_n_0 ;
  wire \wb_dat_o[10]_i_38_n_0 ;
  wire \wb_dat_o[10]_i_39_n_0 ;
  wire [2:0]\wb_dat_o[10]_i_3_0 ;
  wire \wb_dat_o[10]_i_3_n_0 ;
  wire \wb_dat_o[10]_i_40_n_0 ;
  wire \wb_dat_o[10]_i_41_n_0 ;
  wire \wb_dat_o[10]_i_42_n_0 ;
  wire \wb_dat_o[10]_i_43_n_0 ;
  wire \wb_dat_o[10]_i_4_0 ;
  wire \wb_dat_o[10]_i_4_n_0 ;
  wire \wb_dat_o[10]_i_8_n_0 ;
  wire \wb_dat_o[10]_i_9_n_0 ;
  wire \wb_dat_o[11]_i_10_0 ;
  wire \wb_dat_o[11]_i_10_1 ;
  wire \wb_dat_o[11]_i_10_2 ;
  wire \wb_dat_o[11]_i_10_n_0 ;
  wire \wb_dat_o[11]_i_11_n_0 ;
  wire \wb_dat_o[11]_i_12_n_0 ;
  wire \wb_dat_o[11]_i_13_n_0 ;
  wire \wb_dat_o[11]_i_14_n_0 ;
  wire \wb_dat_o[11]_i_15_n_0 ;
  wire \wb_dat_o[11]_i_20_n_0 ;
  wire \wb_dat_o[11]_i_25_n_0 ;
  wire \wb_dat_o[11]_i_26_n_0 ;
  wire \wb_dat_o[11]_i_27_n_0 ;
  wire \wb_dat_o[11]_i_28_n_0 ;
  wire \wb_dat_o[11]_i_29_n_0 ;
  wire \wb_dat_o[11]_i_30_n_0 ;
  wire \wb_dat_o[11]_i_31_n_0 ;
  wire \wb_dat_o[11]_i_32_n_0 ;
  wire \wb_dat_o[11]_i_33_n_0 ;
  wire \wb_dat_o[11]_i_34_n_0 ;
  wire \wb_dat_o[11]_i_35_n_0 ;
  wire \wb_dat_o[11]_i_36_n_0 ;
  wire \wb_dat_o[11]_i_37_n_0 ;
  wire \wb_dat_o[11]_i_38_n_0 ;
  wire \wb_dat_o[11]_i_39_n_0 ;
  wire \wb_dat_o[11]_i_3_n_0 ;
  wire \wb_dat_o[11]_i_40_n_0 ;
  wire \wb_dat_o[11]_i_8_n_0 ;
  wire \wb_dat_o[11]_i_9_n_0 ;
  wire \wb_dat_o[28]_i_10_n_0 ;
  wire \wb_dat_o[28]_i_11_n_0 ;
  wire \wb_dat_o[28]_i_12_n_0 ;
  wire \wb_dat_o[28]_i_13_n_0 ;
  wire \wb_dat_o[28]_i_18_n_0 ;
  wire \wb_dat_o[28]_i_20_n_0 ;
  wire \wb_dat_o[28]_i_21_n_0 ;
  wire \wb_dat_o[28]_i_22_n_0 ;
  wire \wb_dat_o[28]_i_23_n_0 ;
  wire \wb_dat_o[28]_i_24_n_0 ;
  wire \wb_dat_o[28]_i_25_n_0 ;
  wire \wb_dat_o[28]_i_26_n_0 ;
  wire \wb_dat_o[28]_i_27_n_0 ;
  wire \wb_dat_o[28]_i_28_n_0 ;
  wire \wb_dat_o[28]_i_33_n_0 ;
  wire \wb_dat_o[28]_i_34_n_0 ;
  wire \wb_dat_o[28]_i_35_n_0 ;
  wire \wb_dat_o[28]_i_36_n_0 ;
  wire \wb_dat_o[28]_i_37_n_0 ;
  wire \wb_dat_o[28]_i_38_n_0 ;
  wire \wb_dat_o[28]_i_39_n_0 ;
  wire \wb_dat_o[28]_i_3_n_0 ;
  wire \wb_dat_o[28]_i_40_n_0 ;
  wire \wb_dat_o[28]_i_6_n_0 ;
  wire \wb_dat_o[28]_i_7_0 ;
  wire \wb_dat_o[28]_i_7_1 ;
  wire \wb_dat_o[28]_i_7_2 ;
  wire \wb_dat_o[28]_i_7_n_0 ;
  wire [12:0]\wb_dat_o[28]_i_8_0 ;
  wire [12:0]\wb_dat_o[28]_i_8_1 ;
  wire [4:0]\wb_dat_o[28]_i_8_2 ;
  wire \wb_dat_o[28]_i_8_n_0 ;
  wire \wb_dat_o[28]_i_9_n_0 ;
  wire \wb_dat_o[29]_i_10_0 ;
  wire \wb_dat_o[29]_i_10_1 ;
  wire \wb_dat_o[29]_i_10_2 ;
  wire \wb_dat_o[29]_i_10_n_0 ;
  wire \wb_dat_o[29]_i_11_n_0 ;
  wire \wb_dat_o[29]_i_12_n_0 ;
  wire \wb_dat_o[29]_i_13_n_0 ;
  wire \wb_dat_o[29]_i_15_n_0 ;
  wire \wb_dat_o[29]_i_16_n_0 ;
  wire \wb_dat_o[29]_i_17_n_0 ;
  wire \wb_dat_o[29]_i_18_n_0 ;
  wire \wb_dat_o[29]_i_19_n_0 ;
  wire \wb_dat_o[29]_i_20_n_0 ;
  wire \wb_dat_o[29]_i_21_n_0 ;
  wire \wb_dat_o[29]_i_22_n_0 ;
  wire \wb_dat_o[29]_i_23_n_0 ;
  wire \wb_dat_o[29]_i_24_n_0 ;
  wire \wb_dat_o[29]_i_25_n_0 ;
  wire \wb_dat_o[29]_i_26_n_0 ;
  wire \wb_dat_o[29]_i_27_n_0 ;
  wire \wb_dat_o[29]_i_28_n_0 ;
  wire \wb_dat_o[29]_i_29_n_0 ;
  wire \wb_dat_o[29]_i_30_n_0 ;
  wire \wb_dat_o[29]_i_31_n_0 ;
  wire \wb_dat_o[29]_i_5_n_0 ;
  wire \wb_dat_o[29]_i_6_n_0 ;
  wire \wb_dat_o[29]_i_7_n_0 ;
  wire \wb_dat_o[29]_i_8_n_0 ;
  wire \wb_dat_o[29]_i_9_n_0 ;
  wire \wb_dat_o[31]_i_10_n_0 ;
  wire \wb_dat_o[31]_i_11_n_0 ;
  wire \wb_dat_o[31]_i_12_n_0 ;
  wire \wb_dat_o[31]_i_13_0 ;
  wire \wb_dat_o[31]_i_13_1 ;
  wire \wb_dat_o[31]_i_13_2 ;
  wire \wb_dat_o[31]_i_13_n_0 ;
  wire \wb_dat_o[31]_i_14_n_0 ;
  wire \wb_dat_o[31]_i_15_n_0 ;
  wire \wb_dat_o[31]_i_16_n_0 ;
  wire \wb_dat_o[31]_i_17_n_0 ;
  wire \wb_dat_o[31]_i_18_n_0 ;
  wire \wb_dat_o[31]_i_19_n_0 ;
  wire \wb_dat_o[31]_i_20_n_0 ;
  wire \wb_dat_o[31]_i_21_n_0 ;
  wire \wb_dat_o[31]_i_22_n_0 ;
  wire \wb_dat_o[31]_i_23_n_0 ;
  wire \wb_dat_o[31]_i_24_n_0 ;
  wire \wb_dat_o[31]_i_25_n_0 ;
  wire \wb_dat_o[31]_i_26_n_0 ;
  wire \wb_dat_o[31]_i_27_n_0 ;
  wire \wb_dat_o[31]_i_28_n_0 ;
  wire \wb_dat_o[31]_i_29_n_0 ;
  wire \wb_dat_o[31]_i_30_n_0 ;
  wire \wb_dat_o[31]_i_31_n_0 ;
  wire \wb_dat_o[31]_i_4_n_0 ;
  wire \wb_dat_o[31]_i_6_n_0 ;
  wire \wb_dat_o[31]_i_8_n_0 ;
  wire \wb_dat_o[31]_i_9_n_0 ;
  wire \wb_dat_o[8]_i_13_0 ;
  wire \wb_dat_o[8]_i_13_1 ;
  wire \wb_dat_o[8]_i_13_2 ;
  wire \wb_dat_o[8]_i_13_n_0 ;
  wire \wb_dat_o[8]_i_14_n_0 ;
  wire \wb_dat_o[8]_i_15_n_0 ;
  wire \wb_dat_o[8]_i_16_n_0 ;
  wire \wb_dat_o[8]_i_17_n_0 ;
  wire \wb_dat_o[8]_i_20_n_0 ;
  wire \wb_dat_o[8]_i_27_n_0 ;
  wire \wb_dat_o[8]_i_28_n_0 ;
  wire \wb_dat_o[8]_i_29_n_0 ;
  wire \wb_dat_o[8]_i_30_n_0 ;
  wire \wb_dat_o[8]_i_31_n_0 ;
  wire \wb_dat_o[8]_i_32_n_0 ;
  wire \wb_dat_o[8]_i_33_n_0 ;
  wire \wb_dat_o[8]_i_34_n_0 ;
  wire \wb_dat_o[8]_i_35_n_0 ;
  wire \wb_dat_o[8]_i_36_n_0 ;
  wire \wb_dat_o[8]_i_37_n_0 ;
  wire \wb_dat_o[8]_i_38_n_0 ;
  wire \wb_dat_o[8]_i_39_n_0 ;
  wire \wb_dat_o[8]_i_3_0 ;
  wire \wb_dat_o[8]_i_3_n_0 ;
  wire \wb_dat_o[8]_i_40_n_0 ;
  wire \wb_dat_o[8]_i_41_n_0 ;
  wire \wb_dat_o[8]_i_42_n_0 ;
  wire \wb_dat_o[8]_i_43_n_0 ;
  wire \wb_dat_o[8]_i_44_n_0 ;
  wire \wb_dat_o[8]_i_4_n_0 ;
  wire \wb_dat_o[8]_i_8_n_0 ;
  wire \wb_dat_o[8]_i_9_n_0 ;
  wire \wb_dat_o[9]_i_13_0 ;
  wire \wb_dat_o[9]_i_13_1 ;
  wire \wb_dat_o[9]_i_13_2 ;
  wire \wb_dat_o[9]_i_13_n_0 ;
  wire \wb_dat_o[9]_i_14_n_0 ;
  wire \wb_dat_o[9]_i_15_n_0 ;
  wire \wb_dat_o[9]_i_16_n_0 ;
  wire \wb_dat_o[9]_i_17_n_0 ;
  wire \wb_dat_o[9]_i_20_n_0 ;
  wire \wb_dat_o[9]_i_27_n_0 ;
  wire \wb_dat_o[9]_i_28_n_0 ;
  wire \wb_dat_o[9]_i_29_n_0 ;
  wire \wb_dat_o[9]_i_30_n_0 ;
  wire \wb_dat_o[9]_i_31_n_0 ;
  wire \wb_dat_o[9]_i_32_n_0 ;
  wire \wb_dat_o[9]_i_33_n_0 ;
  wire \wb_dat_o[9]_i_34_n_0 ;
  wire \wb_dat_o[9]_i_35_n_0 ;
  wire \wb_dat_o[9]_i_36_n_0 ;
  wire \wb_dat_o[9]_i_37_n_0 ;
  wire \wb_dat_o[9]_i_38_n_0 ;
  wire \wb_dat_o[9]_i_39_n_0 ;
  wire \wb_dat_o[9]_i_3_n_0 ;
  wire \wb_dat_o[9]_i_40_n_0 ;
  wire \wb_dat_o[9]_i_41_n_0 ;
  wire \wb_dat_o[9]_i_42_n_0 ;
  wire \wb_dat_o[9]_i_43_n_0 ;
  wire \wb_dat_o[9]_i_4_n_0 ;
  wire \wb_dat_o[9]_i_8_n_0 ;
  wire \wb_dat_o[9]_i_9_n_0 ;
  wire \wb_dat_o_reg[10]_i_10_n_0 ;
  wire \wb_dat_o_reg[10]_i_11_n_0 ;
  wire \wb_dat_o_reg[10]_i_12_n_0 ;
  wire \wb_dat_o_reg[10]_i_18_n_0 ;
  wire \wb_dat_o_reg[10]_i_19_n_0 ;
  wire \wb_dat_o_reg[10]_i_21_n_0 ;
  wire \wb_dat_o_reg[10]_i_22_n_0 ;
  wire \wb_dat_o_reg[10]_i_23_n_0 ;
  wire \wb_dat_o_reg[10]_i_24_n_0 ;
  wire \wb_dat_o_reg[10]_i_25_n_0 ;
  wire \wb_dat_o_reg[10]_i_26_n_0 ;
  wire \wb_dat_o_reg[10]_i_2_n_0 ;
  wire \wb_dat_o_reg[10]_i_5_n_0 ;
  wire \wb_dat_o_reg[10]_i_6_n_0 ;
  wire \wb_dat_o_reg[10]_i_7_n_0 ;
  wire \wb_dat_o_reg[11]_i_16_n_0 ;
  wire \wb_dat_o_reg[11]_i_17_n_0 ;
  wire \wb_dat_o_reg[11]_i_18_n_0 ;
  wire \wb_dat_o_reg[11]_i_19_n_0 ;
  wire [3:0]\wb_dat_o_reg[11]_i_21_0 ;
  wire \wb_dat_o_reg[11]_i_21_n_0 ;
  wire \wb_dat_o_reg[11]_i_22_n_0 ;
  wire \wb_dat_o_reg[11]_i_23_n_0 ;
  wire \wb_dat_o_reg[11]_i_24_n_0 ;
  wire \wb_dat_o_reg[11]_i_2_n_0 ;
  wire \wb_dat_o_reg[11]_i_4_n_0 ;
  wire \wb_dat_o_reg[11]_i_5_n_0 ;
  wire \wb_dat_o_reg[11]_i_6_n_0 ;
  wire \wb_dat_o_reg[11]_i_7_n_0 ;
  wire \wb_dat_o_reg[14]_i_2_n_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_14_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_14_1 ;
  wire [12:0]\wb_dat_o_reg[28]_i_14_2 ;
  wire [12:0]\wb_dat_o_reg[28]_i_14_3 ;
  wire \wb_dat_o_reg[28]_i_14_n_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_15_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_15_1 ;
  wire [12:0]\wb_dat_o_reg[28]_i_15_2 ;
  wire [12:0]\wb_dat_o_reg[28]_i_15_3 ;
  wire \wb_dat_o_reg[28]_i_15_n_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_16_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_16_1 ;
  wire [12:0]\wb_dat_o_reg[28]_i_16_2 ;
  wire [12:0]\wb_dat_o_reg[28]_i_16_3 ;
  wire \wb_dat_o_reg[28]_i_16_n_0 ;
  wire \wb_dat_o_reg[28]_i_17_n_0 ;
  wire \wb_dat_o_reg[28]_i_19_n_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_29_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_29_1 ;
  wire [12:0]\wb_dat_o_reg[28]_i_29_2 ;
  wire [12:0]\wb_dat_o_reg[28]_i_29_3 ;
  wire \wb_dat_o_reg[28]_i_29_n_0 ;
  wire \wb_dat_o_reg[28]_i_2_n_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_30_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_30_1 ;
  wire [12:0]\wb_dat_o_reg[28]_i_30_2 ;
  wire [12:0]\wb_dat_o_reg[28]_i_30_3 ;
  wire \wb_dat_o_reg[28]_i_30_n_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_31_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_31_1 ;
  wire [12:0]\wb_dat_o_reg[28]_i_31_2 ;
  wire [12:0]\wb_dat_o_reg[28]_i_31_3 ;
  wire \wb_dat_o_reg[28]_i_31_n_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_32_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_32_1 ;
  wire [12:0]\wb_dat_o_reg[28]_i_32_2 ;
  wire [12:0]\wb_dat_o_reg[28]_i_32_3 ;
  wire \wb_dat_o_reg[28]_i_32_n_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_4_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_4_1 ;
  wire [12:0]\wb_dat_o_reg[28]_i_4_2 ;
  wire [12:0]\wb_dat_o_reg[28]_i_4_3 ;
  wire \wb_dat_o_reg[28]_i_4_n_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_5_0 ;
  wire [12:0]\wb_dat_o_reg[28]_i_5_1 ;
  wire [12:0]\wb_dat_o_reg[28]_i_5_2 ;
  wire [12:0]\wb_dat_o_reg[28]_i_5_3 ;
  wire \wb_dat_o_reg[28]_i_5_n_0 ;
  wire \wb_dat_o_reg[29]_i_14_n_0 ;
  wire \wb_dat_o_reg[29]_i_2_n_0 ;
  wire [2:0]\wb_dat_o_reg[29]_i_3_0 ;
  wire \wb_dat_o_reg[29]_i_3_n_0 ;
  wire \wb_dat_o_reg[29]_i_4_n_0 ;
  wire \wb_dat_o_reg[31]_i_5_n_0 ;
  wire \wb_dat_o_reg[31]_i_7_n_0 ;
  wire \wb_dat_o_reg[7] ;
  wire \wb_dat_o_reg[8]_i_10_n_0 ;
  wire \wb_dat_o_reg[8]_i_11_n_0 ;
  wire \wb_dat_o_reg[8]_i_12_n_0 ;
  wire \wb_dat_o_reg[8]_i_18_n_0 ;
  wire \wb_dat_o_reg[8]_i_19_n_0 ;
  wire \wb_dat_o_reg[8]_i_21_n_0 ;
  wire \wb_dat_o_reg[8]_i_22_n_0 ;
  wire \wb_dat_o_reg[8]_i_23_n_0 ;
  wire \wb_dat_o_reg[8]_i_24_n_0 ;
  wire \wb_dat_o_reg[8]_i_25_n_0 ;
  wire \wb_dat_o_reg[8]_i_26_n_0 ;
  wire \wb_dat_o_reg[8]_i_2_n_0 ;
  wire \wb_dat_o_reg[8]_i_5_n_0 ;
  wire \wb_dat_o_reg[8]_i_6_n_0 ;
  wire \wb_dat_o_reg[8]_i_7_n_0 ;
  wire \wb_dat_o_reg[9]_i_10_n_0 ;
  wire \wb_dat_o_reg[9]_i_11_n_0 ;
  wire \wb_dat_o_reg[9]_i_12_n_0 ;
  wire \wb_dat_o_reg[9]_i_18_n_0 ;
  wire \wb_dat_o_reg[9]_i_19_n_0 ;
  wire \wb_dat_o_reg[9]_i_21_n_0 ;
  wire \wb_dat_o_reg[9]_i_22_n_0 ;
  wire \wb_dat_o_reg[9]_i_23_n_0 ;
  wire \wb_dat_o_reg[9]_i_24_n_0 ;
  wire \wb_dat_o_reg[9]_i_25_n_0 ;
  wire \wb_dat_o_reg[9]_i_26_n_0 ;
  wire \wb_dat_o_reg[9]_i_2_n_0 ;
  wire \wb_dat_o_reg[9]_i_5_n_0 ;
  wire \wb_dat_o_reg[9]_i_6_n_0 ;
  wire \wb_dat_o_reg[9]_i_7_n_0 ;
  wire [1:0]\wbbd_addr_reg[0] ;
  wire [1:0]\wbbd_addr_reg[0]_0 ;
  wire [1:0]\wbbd_addr_reg[0]_1 ;
  wire [1:0]\wbbd_addr_reg[0]_10 ;
  wire [1:0]\wbbd_addr_reg[0]_2 ;
  wire [1:0]\wbbd_addr_reg[0]_3 ;
  wire [1:0]\wbbd_addr_reg[0]_4 ;
  wire [1:0]\wbbd_addr_reg[0]_5 ;
  wire [1:0]\wbbd_addr_reg[0]_6 ;
  wire \wbbd_addr_reg[0]_7 ;
  wire [1:0]\wbbd_addr_reg[0]_8 ;
  wire [1:0]\wbbd_addr_reg[0]_9 ;
  wire \wbbd_addr_reg[3] ;
  wire \wbbd_addr_reg[5] ;
  wire wbbd_busy_reg;
  wire [1:0]wbbd_busy_reg_0;
  wire [1:0]wbbd_busy_reg_1;
  wire [1:0]wbbd_busy_reg_10;
  wire [1:0]wbbd_busy_reg_11;
  wire [1:0]wbbd_busy_reg_12;
  wire [1:0]wbbd_busy_reg_13;
  wire [1:0]wbbd_busy_reg_14;
  wire [1:0]wbbd_busy_reg_15;
  wire [1:0]wbbd_busy_reg_16;
  wire [1:0]wbbd_busy_reg_17;
  wire [1:0]wbbd_busy_reg_18;
  wire [1:0]wbbd_busy_reg_19;
  wire [1:0]wbbd_busy_reg_2;
  wire [1:0]wbbd_busy_reg_20;
  wire [1:0]wbbd_busy_reg_21;
  wire [1:0]wbbd_busy_reg_22;
  wire [1:0]wbbd_busy_reg_23;
  wire [1:0]wbbd_busy_reg_24;
  wire [1:0]wbbd_busy_reg_25;
  wire wbbd_busy_reg_26;
  wire wbbd_busy_reg_27;
  wire wbbd_busy_reg_28;
  wire wbbd_busy_reg_29;
  wire [1:0]wbbd_busy_reg_3;
  wire wbbd_busy_reg_30;
  wire wbbd_busy_reg_31;
  wire wbbd_busy_reg_32;
  wire wbbd_busy_reg_33;
  wire [1:0]wbbd_busy_reg_4;
  wire [1:0]wbbd_busy_reg_5;
  wire [1:0]wbbd_busy_reg_6;
  wire [1:0]wbbd_busy_reg_7;
  wire [1:0]wbbd_busy_reg_8;
  wire [1:0]wbbd_busy_reg_9;
  wire \wbbd_data_reg[0] ;
  wire \wbbd_data_reg[0]_0 ;
  wire \wbbd_data_reg[0]_1 ;
  wire \wbbd_data_reg[0]_2 ;
  wire \wbbd_data_reg[1] ;
  wire \wbbd_data_reg[1]_0 ;
  wire \wbbd_data_reg[1]_1 ;
  wire \wbbd_data_reg[1]_2 ;
  wire \wbbd_data_reg[2] ;
  wire [30:0]\wbbd_data_reg[5] ;
  wire [2:0]wbbd_write_reg;
  wire [4:0]wbbd_write_reg_0;
  wire [0:0]wbbd_write_reg_1;
  wire [0:0]wbbd_write_reg_2;
  wire [0:0]wbbd_write_reg_3;
  wire writemode_i_1_n_0;
  wire writemode_reg_n_0;
  wire wrstb;
  wire wrstb_i_1_n_0;
  wire wrstb_reg_0;
  wire wrstb_reg_1;
  wire wrstb_reg_2;

  assign mprj_en_0_sn_1 = mprj_en_0_sp_1;
  assign mprj_en_1_sn_1 = mprj_en_1_sp_1;
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(pre_pass_thru_mgmt_reg_0),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(pre_pass_thru_mgmt_reg_0),
        .I2(pre_pass_thru_user_reg_n_0),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(pre_pass_thru_user_reg_n_0),
        .I2(pre_pass_thru_mgmt_reg_0),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(pass_thru_user_delay),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state[4]_i_4_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[4] ),
        .I4(\FSM_onehot_state[4]_i_5_n_0 ),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(hkspi_disable_reg_0),
        .I1(\wb_dat_o_reg[28]_i_29_0 [3]),
        .I2(mprj_i[3]),
        .I3(resetb),
        .O(\FSM_onehot_state[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state[4]_i_3 
       (.I0(p_0_in0),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .O(pass_thru_user_delay));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_state[4]_i_4 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(p_0_in0),
        .I3(\count_reg_n_0_[0] ),
        .O(\FSM_onehot_state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \FSM_onehot_state[4]_i_5 
       (.I0(\fixed_reg_n_0_[2] ),
        .I1(p_0_in0),
        .I2(\fixed_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(\fixed_reg_n_0_[0] ),
        .I5(\count_reg_n_0_[0] ),
        .O(\FSM_onehot_state[4]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(mprj_i[4]),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .PRE(\FSM_onehot_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(mprj_i[4]),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(mprj_i[4]),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(mprj_i[4]),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(mprj_i[4]),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(\FSM_onehot_state_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \FSM_onehot_wbbd_state[9]_i_1 
       (.I0(\FSM_onehot_wbbd_state_reg[0]_11 ),
        .I1(\FSM_onehot_wbbd_state_reg[0]_12 ),
        .I2(\FSM_onehot_wbbd_state[9]_i_4_n_0 ),
        .I3(\FSM_onehot_wbbd_state_reg[0]_13 ),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\FSM_onehot_wbbd_state_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAB)) 
    \FSM_onehot_wbbd_state[9]_i_4 
       (.I0(Q[7]),
        .I1(rdstb),
        .I2(wrstb),
        .I3(hkspi_disable_reg_0),
        .I4(\wb_dat_o_reg[28]_i_29_0 [3]),
        .I5(mprj_i[3]),
        .O(\FSM_onehot_wbbd_state[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \addr[0]_i_1 
       (.I0(mprj_i[2]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(in10[1]),
        .O(addr[0]));
  LUT3 #(
    .INIT(8'h9C)) 
    \addr[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in10[1]),
        .I2(in10[2]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hB5E0)) 
    \addr[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in10[1]),
        .I2(in10[2]),
        .I3(in10[3]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hBF55EA00)) 
    \addr[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in10[2]),
        .I2(in10[1]),
        .I3(in10[3]),
        .I4(in10[4]),
        .O(addr[3]));
  LUT6 #(
    .INIT(64'hBFFF5555EAAA0000)) 
    \addr[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(in10[3]),
        .I2(in10[1]),
        .I3(in10[2]),
        .I4(in10[4]),
        .I5(in10[5]),
        .O(addr[4]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \addr[5]_i_1 
       (.I0(in10[5]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\addr[5]_i_2_n_0 ),
        .I3(in10[6]),
        .O(addr[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \addr[5]_i_2 
       (.I0(in10[5]),
        .I1(in10[3]),
        .I2(in10[1]),
        .I3(in10[2]),
        .I4(in10[4]),
        .O(\addr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \addr[6]_i_1 
       (.I0(in10[6]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\addr[7]_i_3_n_0 ),
        .I3(in10[7]),
        .O(addr[6]));
  LUT6 #(
    .INIT(64'hFFFBAAAAAAAAAAAA)) 
    \addr[7]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\fixed_reg_n_0_[0] ),
        .I2(\fixed_reg_n_0_[2] ),
        .I3(\fixed_reg_n_0_[1] ),
        .I4(pass_thru_user_delay),
        .I5(\FSM_onehot_state_reg_n_0_[4] ),
        .O(\addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hB5E0)) 
    \addr[7]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\addr[7]_i_3_n_0 ),
        .I2(in10[7]),
        .I3(\addr_reg_n_0_[7] ),
        .O(addr[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr[7]_i_3 
       (.I0(in10[6]),
        .I1(in10[4]),
        .I2(in10[2]),
        .I3(in10[1]),
        .I4(in10[3]),
        .I5(in10[5]),
        .O(\addr[7]_i_3_n_0 ));
  FDCE \addr_reg[0] 
       (.C(mprj_i[4]),
        .CE(\addr[7]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(addr[0]),
        .Q(in10[1]));
  FDCE \addr_reg[1] 
       (.C(mprj_i[4]),
        .CE(\addr[7]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(addr[1]),
        .Q(in10[2]));
  FDCE \addr_reg[2] 
       (.C(mprj_i[4]),
        .CE(\addr[7]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(addr[2]),
        .Q(in10[3]));
  FDCE \addr_reg[3] 
       (.C(mprj_i[4]),
        .CE(\addr[7]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(addr[3]),
        .Q(in10[4]));
  FDCE \addr_reg[4] 
       (.C(mprj_i[4]),
        .CE(\addr[7]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(addr[4]),
        .Q(in10[5]));
  FDCE \addr_reg[5] 
       (.C(mprj_i[4]),
        .CE(\addr[7]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(addr[5]),
        .Q(in10[6]));
  FDCE \addr_reg[6] 
       (.C(mprj_i[4]),
        .CE(\addr[7]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(addr[6]),
        .Q(in10[7]));
  FDCE \addr_reg[7] 
       (.C(mprj_i[4]),
        .CE(\addr[7]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(addr[7]),
        .Q(\addr_reg_n_0_[7] ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    clk1_output_dest_i_1
       (.I0(\mgmt_gpio_data_reg[15] [2]),
        .I1(idata[2]),
        .I2(irq_spi_reg),
        .I3(clk2_output_dest_i_2_n_0),
        .I4(p_45_in[1]),
        .O(\wbbd_data_reg[2] ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    clk2_output_dest_i_1
       (.I0(\mgmt_gpio_data_reg[15] [1]),
        .I1(idata[1]),
        .I2(irq_spi_reg),
        .I3(clk2_output_dest_i_2_n_0),
        .I4(p_45_in[0]),
        .O(\wbbd_data_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    clk2_output_dest_i_2
       (.I0(cwstb),
        .I1(sel0[6]),
        .I2(sel0[2]),
        .I3(sel0[5]),
        .I4(clk2_output_dest_i_3_n_0),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(clk2_output_dest_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    clk2_output_dest_i_3
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(clk2_output_dest_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \count[0]_i_1__1 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\count_reg_n_0_[0] ),
        .O(\count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \count[1]_i_1__0 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state_reg_n_0_[4] ),
        .I4(p_0_in0),
        .O(\count[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7777777F88888880)) 
    \count[2]_i_1__0 
       (.I0(p_0_in0),
        .I1(\count_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(\count_reg_n_0_[2] ),
        .O(\count[2]_i_1__0_n_0 ));
  FDCE \count_reg[0] 
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\count[0]_i_1__1_n_0 ),
        .Q(\count_reg_n_0_[0] ));
  FDCE \count_reg[1] 
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\count[1]_i_1__0_n_0 ),
        .Q(p_0_in0));
  FDCE \count_reg[2] 
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\count[2]_i_1__0_n_0 ),
        .Q(\count_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'h8FB0)) 
    \fixed[0]_i_1 
       (.I0(mprj_i[2]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\fixed[2]_i_2_n_0 ),
        .I3(\fixed_reg_n_0_[0] ),
        .O(\fixed[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hCF90)) 
    \fixed[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\fixed_reg_n_0_[0] ),
        .I2(\fixed[2]_i_2_n_0 ),
        .I3(\fixed_reg_n_0_[1] ),
        .O(\fixed[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hDCFF8900)) 
    \fixed[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\fixed_reg_n_0_[1] ),
        .I2(\fixed_reg_n_0_[0] ),
        .I3(\fixed[2]_i_2_n_0 ),
        .I4(\fixed_reg_n_0_[2] ),
        .O(\fixed[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h808080808F808080)) 
    \fixed[2]_i_2 
       (.I0(\fixed[2]_i_3_n_0 ),
        .I1(\fixed[2]_i_4_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\fixed[2]_i_5_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\fixed[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fixed[2]_i_3 
       (.I0(\count_reg_n_0_[2] ),
        .I1(p_0_in0),
        .O(\fixed[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \fixed[2]_i_4 
       (.I0(\count_reg_n_0_[0] ),
        .I1(p_0_in0),
        .I2(\count_reg_n_0_[2] ),
        .O(\fixed[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \fixed[2]_i_5 
       (.I0(\fixed_reg_n_0_[1] ),
        .I1(\fixed_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(p_0_in0),
        .O(\fixed[2]_i_5_n_0 ));
  FDCE \fixed_reg[0] 
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\fixed[0]_i_1_n_0 ),
        .Q(\fixed_reg_n_0_[0] ));
  FDCE \fixed_reg[1] 
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\fixed[1]_i_1_n_0 ),
        .Q(\fixed_reg_n_0_[1] ));
  FDCE \fixed_reg[2] 
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\fixed[2]_i_1_n_0 ),
        .Q(\fixed_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    flash_clk_INST_0
       (.I0(mprj_i[4]),
        .I1(pass_thru_mgmt),
        .I2(flash_clk_0),
        .O(flash_clk));
  LUT2 #(
    .INIT(4'h8)) 
    flash_io0_INST_0
       (.I0(flash_io0_do),
        .I1(flash_io0_INST_0_i_2_n_0),
        .O(flash_io0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    flash_io0_INST_0_i_1
       (.I0(mprj_i[2]),
        .I1(pass_thru_mgmt_delay_reg_0),
        .I2(flash_io0_0),
        .O(flash_io0_do));
  LUT2 #(
    .INIT(4'hB)) 
    flash_io0_INST_0_i_2
       (.I0(pass_thru_mgmt_delay_reg_0),
        .I1(flash_io0_oeb),
        .O(flash_io0_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpio_configure[0][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[4]),
        .I4(\gpio_configure[16][12]_i_2_n_0 ),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_18[1]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[0][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(\gpio_configure[0][7]_i_2_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[0]),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_18[0]));
  LUT6 #(
    .INIT(64'h55577757DDDFFFDF)) 
    \gpio_configure[0][7]_i_2 
       (.I0(sel0[1]),
        .I1(irq_spi_reg),
        .I2(in10[5]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[4]),
        .I5(\gpio_configure_reg[35][8] [4]),
        .O(\gpio_configure[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[10][12]_i_1 
       (.I0(sel0[0]),
        .I1(\gpio_configure[26][12]_i_2_n_0 ),
        .I2(\gpio_configure[15][7]_i_2_n_0 ),
        .I3(\gpio_configure[26][12]_i_3_n_0 ),
        .I4(sel0[1]),
        .I5(sel0[6]),
        .O(\wbbd_addr_reg[0]_10 [1]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[10][7]_i_1 
       (.I0(sel0[5]),
        .I1(cwstb),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[4]),
        .I5(\gpio_configure[11][7]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0]_10 [0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio_configure[11][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(\gpio_configure[27][12]_i_2_n_0 ),
        .I4(\gpio_configure[13][12]_i_2_n_0 ),
        .I5(\gpio_configure[26][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_11[1]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[11][7]_i_1 
       (.I0(sel0[5]),
        .I1(cwstb),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[2]),
        .I5(\gpio_configure[11][7]_i_2_n_0 ),
        .O(wbbd_busy_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gpio_configure[11][7]_i_2 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[3]),
        .I2(sel0[0]),
        .I3(sel0[6]),
        .O(\gpio_configure[11][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpio_configure[12][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[28][12]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(\gpio_configure[13][12]_i_2_n_0 ),
        .I5(\gpio_configure[14][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_1[1]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpio_configure[12][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[28][12]_i_2_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[1]),
        .I4(\gpio_configure[13][12]_i_2_n_0 ),
        .I5(\gpio_configure[15][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_1[0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio_configure[13][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[5]),
        .I3(\gpio_configure[27][12]_i_2_n_0 ),
        .I4(\gpio_configure[13][12]_i_2_n_0 ),
        .I5(\gpio_configure[16][12]_i_3_n_0 ),
        .O(wbbd_busy_reg_7[1]));
  LUT6 #(
    .INIT(64'hFFFEEEFEBBBAAABA)) 
    \gpio_configure[13][12]_i_2 
       (.I0(sel0[3]),
        .I1(irq_spi_reg),
        .I2(in10[7]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[6]),
        .I5(\gpio_configure_reg[35][8] [6]),
        .O(\gpio_configure[13][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[13][7]_i_1 
       (.I0(sel0[5]),
        .I1(cwstb),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(\gpio_configure[13][7]_i_2_n_0 ),
        .O(wbbd_busy_reg_7[0]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gpio_configure[13][7]_i_2 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[6]),
        .O(\gpio_configure[13][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpio_configure[14][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[30][12]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(\gpio_configure[15][12]_i_2_n_0 ),
        .I5(\gpio_configure[14][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gpio_configure[14][12]_i_2 
       (.I0(sel0[1]),
        .I1(wrstb),
        .I2(irq_spi_reg),
        .I3(irq_spi_reg_0),
        .O(\gpio_configure[14][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpio_configure[14][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[30][12]_i_2_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[1]),
        .I4(\gpio_configure[15][12]_i_2_n_0 ),
        .I5(\gpio_configure[15][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_3[0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio_configure[15][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[3]),
        .I3(\gpio_configure[27][12]_i_2_n_0 ),
        .I4(\gpio_configure[15][12]_i_2_n_0 ),
        .I5(\gpio_configure[16][12]_i_3_n_0 ),
        .O(wbbd_busy_reg_4[1]));
  LUT6 #(
    .INIT(64'hFFFEEEFEBBBAAABA)) 
    \gpio_configure[15][12]_i_2 
       (.I0(sel0[2]),
        .I1(irq_spi_reg),
        .I2(in10[7]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[6]),
        .I5(\gpio_configure_reg[35][8] [6]),
        .O(\gpio_configure[15][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[15][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(\gpio_configure[15][7]_i_2_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[1]),
        .I5(\gpio_configure[15][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_4[0]));
  LUT6 #(
    .INIT(64'h0151ABFBFFFFFFFF)) 
    \gpio_configure[15][7]_i_2 
       (.I0(irq_spi_reg),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(\gpio_configure_reg[35][8] [4]),
        .I5(sel0[5]),
        .O(\gpio_configure[15][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gpio_configure[15][7]_i_3 
       (.I0(sel0[0]),
        .I1(wrstb),
        .I2(irq_spi_reg),
        .I3(irq_spi_reg_0),
        .O(\gpio_configure[15][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpio_configure[16][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(\gpio_configure[16][12]_i_2_n_0 ),
        .I5(\gpio_configure[16][12]_i_3_n_0 ),
        .O(wbbd_busy_reg_8[1]));
  LUT6 #(
    .INIT(64'hFFFEEEFEBBBAAABA)) 
    \gpio_configure[16][12]_i_2 
       (.I0(sel0[1]),
        .I1(irq_spi_reg),
        .I2(in10[7]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[6]),
        .I5(\gpio_configure_reg[35][8] [6]),
        .O(\gpio_configure[16][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55577757DDDFFFDF)) 
    \gpio_configure[16][12]_i_3 
       (.I0(cwstb),
        .I1(irq_spi_reg),
        .I2(in10[5]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[4]),
        .I5(\gpio_configure_reg[35][8] [4]),
        .O(\gpio_configure[16][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[16][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(\gpio_configure[16][7]_i_2_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[0]),
        .I5(\gpio_configure[16][12]_i_3_n_0 ),
        .O(wbbd_busy_reg_8[0]));
  LUT6 #(
    .INIT(64'h55577757DDDFFFDF)) 
    \gpio_configure[16][7]_i_2 
       (.I0(sel0[1]),
        .I1(irq_spi_reg),
        .I2(in10[6]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[5]),
        .I5(\gpio_configure_reg[35][8] [5]),
        .O(\gpio_configure[16][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gpio_configure[17][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\pll_trim[23]_i_2_n_0 ),
        .I2(cwstb),
        .I3(sel0[6]),
        .I4(sel0[4]),
        .I5(sel0[5]),
        .O(E[1]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \gpio_configure[17][7]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(cwstb),
        .I4(sel0[2]),
        .I5(\gpio_configure[19][7]_i_2_n_0 ),
        .O(E[0]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \gpio_configure[18][12]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[6]),
        .I4(cwstb),
        .I5(\gpio_configure[22][12]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0] [1]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \gpio_configure[18][7]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[1]),
        .I4(cwstb),
        .I5(\gpio_configure[29][7]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0] [0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[19][12]_i_1 
       (.I0(sel0[0]),
        .I1(\gpio_configure[19][12]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[5]),
        .I5(sel0[2]),
        .O(\wbbd_addr_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hFF47FFFFFFFFFFFF)) 
    \gpio_configure[19][12]_i_2 
       (.I0(irq_spi_reg_0),
        .I1(irq_spi_reg),
        .I2(wrstb),
        .I3(sel0[4]),
        .I4(sel0[1]),
        .I5(sel0[6]),
        .O(\gpio_configure[19][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \gpio_configure[19][7]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .I4(cwstb),
        .I5(\gpio_configure[19][7]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gpio_configure[19][7]_i_2 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[5]),
        .I3(sel0[0]),
        .O(\gpio_configure[19][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \gpio_configure[1][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\pll_trim[23]_i_2_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(sel0[4]),
        .I5(cwstb),
        .O(wbbd_busy_reg_6[1]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \gpio_configure[1][7]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(cwstb),
        .I4(sel0[2]),
        .I5(\gpio_configure[3][7]_i_5_n_0 ),
        .O(wbbd_busy_reg_6[0]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[20][12]_i_1 
       (.I0(sel0[0]),
        .I1(cwstb),
        .I2(sel0[4]),
        .I3(sel0[6]),
        .I4(sel0[2]),
        .I5(\gpio_configure[20][12]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gpio_configure[20][12]_i_2 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(sel0[1]),
        .O(\gpio_configure[20][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[20][7]_i_1 
       (.I0(sel0[6]),
        .I1(\pll_trim[15]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[5]),
        .I5(sel0[0]),
        .O(\wbbd_addr_reg[0]_5 [0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio_configure[21][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[6]),
        .I3(\gpio_configure[27][12]_i_2_n_0 ),
        .I4(\gpio_configure[21][12]_i_2_n_0 ),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_20[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE5404)) 
    \gpio_configure[21][12]_i_2 
       (.I0(irq_spi_reg),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(\gpio_configure_reg[35][8] [4]),
        .I5(sel0[3]),
        .O(\gpio_configure[21][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \gpio_configure[21][7]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[1]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(cwstb),
        .I5(\gpio_configure[29][7]_i_2_n_0 ),
        .O(wbbd_busy_reg_20[0]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[22][12]_i_1 
       (.I0(sel0[0]),
        .I1(cwstb),
        .I2(sel0[4]),
        .I3(sel0[6]),
        .I4(sel0[3]),
        .I5(\gpio_configure[22][12]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gpio_configure[22][12]_i_2 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[5]),
        .I3(sel0[1]),
        .O(\gpio_configure[22][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[22][7]_i_1 
       (.I0(sel0[6]),
        .I1(cwstb),
        .I2(sel0[4]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(\gpio_configure[29][7]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0]_4 [0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio_configure[23][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(\gpio_configure[27][12]_i_2_n_0 ),
        .I4(\gpio_configure[23][12]_i_2_n_0 ),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_21[1]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFAFFFAAA)) 
    \gpio_configure[23][12]_i_2 
       (.I0(sel0[2]),
        .I1(\gpio_configure_reg[35][8] [4]),
        .I2(in10[4]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[5]),
        .I5(irq_spi_reg),
        .O(\gpio_configure[23][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[23][7]_i_1 
       (.I0(sel0[6]),
        .I1(\pll_trim[7]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[5]),
        .I5(sel0[0]),
        .O(wbbd_busy_reg_21[0]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpio_configure[24][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[6]),
        .I4(\gpio_configure[24][12]_i_2_n_0 ),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_22[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE5404)) 
    \gpio_configure[24][12]_i_2 
       (.I0(irq_spi_reg),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(\gpio_configure_reg[35][8] [4]),
        .I5(sel0[1]),
        .O(\gpio_configure[24][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \gpio_configure[24][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[24][7]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[4]),
        .I4(cwstb),
        .I5(sel0[5]),
        .O(wbbd_busy_reg_22[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gpio_configure[24][7]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[6]),
        .I3(sel0[1]),
        .O(\gpio_configure[24][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \gpio_configure[25][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\pll_trim[23]_i_2_n_0 ),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .I4(sel0[6]),
        .I5(cwstb),
        .O(wbbd_busy_reg_0[1]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \gpio_configure[25][7]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(cwstb),
        .I5(\gpio_configure[29][7]_i_2_n_0 ),
        .O(wbbd_busy_reg_0[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[26][12]_i_1 
       (.I0(sel0[0]),
        .I1(\gpio_configure[26][12]_i_2_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(\gpio_configure[26][12]_i_3_n_0 ),
        .I4(sel0[5]),
        .I5(sel0[1]),
        .O(\wbbd_addr_reg[0]_9 [1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gpio_configure[26][12]_i_2 
       (.I0(sel0[2]),
        .I1(wrstb),
        .I2(irq_spi_reg),
        .I3(irq_spi_reg_0),
        .O(\gpio_configure[26][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEFEA)) 
    \gpio_configure[26][12]_i_3 
       (.I0(sel0[3]),
        .I1(in10[7]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\addr_reg_n_0_[7] ),
        .I4(irq_spi_reg),
        .O(\gpio_configure[26][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[26][7]_i_1 
       (.I0(sel0[6]),
        .I1(cwstb),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[4]),
        .I5(\gpio_configure[27][7]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0]_9 [0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[27][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\ldata[6]_i_4_n_0 ),
        .I2(\gpio_configure[27][12]_i_2_n_0 ),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_23[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gpio_configure[27][12]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .O(\gpio_configure[27][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[27][7]_i_1 
       (.I0(sel0[6]),
        .I1(cwstb),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[2]),
        .I5(\gpio_configure[27][7]_i_2_n_0 ),
        .O(wbbd_busy_reg_23[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gpio_configure[27][7]_i_2 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(sel0[0]),
        .O(\gpio_configure[27][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[28][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[28][12]_i_2_n_0 ),
        .I2(\gpio_configure[30][12]_i_3_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_24[1]));
  LUT6 #(
    .INIT(64'h0151ABFBFFFFFFFF)) 
    \gpio_configure[28][12]_i_2 
       (.I0(irq_spi_reg),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(\gpio_configure_reg[35][8] [4]),
        .I5(sel0[2]),
        .O(\gpio_configure[28][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[28][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[28][12]_i_2_n_0 ),
        .I2(\gpio_configure[30][7]_i_2_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[3]),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_24[0]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \gpio_configure[29][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[29][12]_i_2_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(cwstb),
        .O(wbbd_busy_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gpio_configure[29][12]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\gpio_configure[29][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[29][7]_i_1 
       (.I0(sel0[6]),
        .I1(cwstb),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(\gpio_configure[29][7]_i_2_n_0 ),
        .O(wbbd_busy_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gpio_configure[29][7]_i_2 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[5]),
        .I3(sel0[0]),
        .O(\gpio_configure[29][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[2][12]_i_1 
       (.I0(sel0[0]),
        .I1(\gpio_configure[2][12]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[6]),
        .O(\wbbd_addr_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hEFFFEFEFEFFFFFFF)) 
    \gpio_configure[2][12]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[5]),
        .I3(irq_spi_reg_0),
        .I4(irq_spi_reg),
        .I5(wrstb),
        .O(\gpio_configure[2][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \gpio_configure[2][7]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[1]),
        .I4(cwstb),
        .I5(\gpio_configure[13][7]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[30][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[30][12]_i_2_n_0 ),
        .I2(\gpio_configure[30][12]_i_3_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_25[1]));
  LUT6 #(
    .INIT(64'h55577757DDDFFFDF)) 
    \gpio_configure[30][12]_i_2 
       (.I0(sel0[3]),
        .I1(irq_spi_reg),
        .I2(in10[5]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[4]),
        .I5(\gpio_configure_reg[35][8] [4]),
        .O(\gpio_configure[30][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0151ABFBFFFFFFFF)) 
    \gpio_configure[30][12]_i_3 
       (.I0(irq_spi_reg),
        .I1(in10[7]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[6]),
        .I4(\gpio_configure_reg[35][8] [6]),
        .I5(sel0[0]),
        .O(\gpio_configure[30][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[30][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[30][12]_i_2_n_0 ),
        .I2(\gpio_configure[30][7]_i_2_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_25[0]));
  LUT6 #(
    .INIT(64'h55577757DDDFFFDF)) 
    \gpio_configure[30][7]_i_2 
       (.I0(sel0[1]),
        .I1(irq_spi_reg),
        .I2(in10[7]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[6]),
        .I5(\gpio_configure_reg[35][8] [6]),
        .O(\gpio_configure[30][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \gpio_configure[31][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][12]_i_2_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(cwstb),
        .O(wbbd_busy_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gpio_configure[31][12]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[3]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\gpio_configure[31][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[31][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\gpio_configure[31][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_10[0]));
  LUT6 #(
    .INIT(64'h0151ABFBFFFFFFFF)) 
    \gpio_configure[31][7]_i_2 
       (.I0(irq_spi_reg),
        .I1(in10[4]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[3]),
        .I4(\gpio_configure_reg[35][8] [3]),
        .I5(sel0[2]),
        .O(\gpio_configure[31][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gpio_configure[31][7]_i_3 
       (.I0(sel0[5]),
        .I1(wrstb),
        .I2(irq_spi_reg),
        .I3(irq_spi_reg_0),
        .O(\gpio_configure[31][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[32][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(\gpio_configure[30][12]_i_3_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[5]),
        .I5(\gpio_configure[16][12]_i_3_n_0 ),
        .O(wbbd_busy_reg_5[1]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \gpio_configure[32][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[24][7]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(cwstb),
        .O(wbbd_busy_reg_5[0]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gpio_configure[33][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\pll_trim[23]_i_2_n_0 ),
        .I2(cwstb),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(sel0[6]),
        .O(wbbd_busy_reg_19[1]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[33][7]_i_1 
       (.I0(sel0[6]),
        .I1(\gpio_configure[2][12]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[0]),
        .O(wbbd_busy_reg_19[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[34][12]_i_1 
       (.I0(sel0[0]),
        .I1(\gpio_configure[34][12]_i_2_n_0 ),
        .I2(\gpio_configure[35][12]_i_2_n_0 ),
        .I3(\gpio_configure[26][12]_i_3_n_0 ),
        .I4(sel0[2]),
        .I5(sel0[1]),
        .O(\wbbd_addr_reg[0]_8 [1]));
  LUT6 #(
    .INIT(64'hFEAE5404FFFFFFFF)) 
    \gpio_configure[34][12]_i_2 
       (.I0(irq_spi_reg),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(\gpio_configure_reg[35][8] [4]),
        .I5(cwstb),
        .O(\gpio_configure[34][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[34][7]_i_1 
       (.I0(sel0[6]),
        .I1(\gpio_configure[3][12]_i_4_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(sel0[0]),
        .O(\wbbd_addr_reg[0]_8 [0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gpio_configure[35][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[35][12]_i_2_n_0 ),
        .I2(\gpio_configure[27][12]_i_2_n_0 ),
        .I3(sel0[4]),
        .I4(sel0[2]),
        .I5(\gpio_configure[5][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_16[1]));
  LUT6 #(
    .INIT(64'h55577757DDDFFFDF)) 
    \gpio_configure[35][12]_i_2 
       (.I0(sel0[5]),
        .I1(irq_spi_reg),
        .I2(in10[7]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[6]),
        .I5(\gpio_configure_reg[35][8] [6]),
        .O(\gpio_configure[35][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[35][7]_i_1 
       (.I0(sel0[6]),
        .I1(\gpio_configure[4][12]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(sel0[0]),
        .O(wbbd_busy_reg_16[0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio_configure[36][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[5]),
        .I3(\gpio_configure[30][12]_i_3_n_0 ),
        .I4(\gpio_configure[24][12]_i_2_n_0 ),
        .I5(\gpio_configure[5][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_15[1]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio_configure[36][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[5]),
        .I3(\gpio_configure[30][7]_i_2_n_0 ),
        .I4(\gpio_configure[36][7]_i_2_n_0 ),
        .I5(\gpio_configure[5][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_15[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE5404)) 
    \gpio_configure[36][7]_i_2 
       (.I0(irq_spi_reg),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(\gpio_configure_reg[35][8] [4]),
        .I5(sel0[0]),
        .O(\gpio_configure[36][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \gpio_configure[37][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[6]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\gpio_configure[2][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_14[1]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[37][7]_i_1 
       (.I0(sel0[6]),
        .I1(\gpio_configure[6][12]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[0]),
        .O(wbbd_busy_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gpio_configure[3][10]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [2]),
        .I1(idata[2]),
        .I2(irq_spi_reg),
        .O(\wbbd_data_reg[5] [27]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gpio_configure[3][11]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [3]),
        .I1(idata[3]),
        .I2(irq_spi_reg),
        .O(\wbbd_data_reg[5] [28]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[3][12]_i_1 
       (.I0(sel0[0]),
        .I1(\gpio_configure[3][12]_i_4_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(sel0[6]),
        .O(\wbbd_addr_reg[0]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gpio_configure[3][12]_i_2 
       (.I0(\mgmt_gpio_data_reg[15] [4]),
        .I1(idata[4]),
        .I2(irq_spi_reg),
        .O(\wbbd_data_reg[5] [29]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \gpio_configure[3][12]_i_3 
       (.I0(\gpio_configure_reg[35][8] [0]),
        .I1(mprj_i[2]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[1]),
        .I4(irq_spi_reg),
        .O(sel0[0]));
  LUT6 #(
    .INIT(64'hFF47FFFFFFFFFFFF)) 
    \gpio_configure[3][12]_i_4 
       (.I0(irq_spi_reg_0),
        .I1(irq_spi_reg),
        .I2(wrstb),
        .I3(sel0[4]),
        .I4(sel0[1]),
        .I5(sel0[5]),
        .O(\gpio_configure[3][12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \gpio_configure[3][12]_i_5 
       (.I0(\gpio_configure_reg[35][8] [3]),
        .I1(in10[3]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(irq_spi_reg),
        .O(sel0[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \gpio_configure[3][12]_i_6 
       (.I0(\gpio_configure_reg[35][8] [2]),
        .I1(in10[2]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[3]),
        .I4(irq_spi_reg),
        .O(sel0[2]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \gpio_configure[3][12]_i_7 
       (.I0(\gpio_configure_reg[35][8] [6]),
        .I1(in10[6]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[7]),
        .I4(irq_spi_reg),
        .O(sel0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gpio_configure[3][5]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [5]),
        .I1(idata[5]),
        .I2(irq_spi_reg),
        .O(\wbbd_data_reg[5] [30]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gpio_configure[3][6]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [6]),
        .I1(idata[6]),
        .I2(irq_spi_reg),
        .O(\wbbd_data_reg[5] [24]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \gpio_configure[3][7]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .I4(cwstb),
        .I5(\gpio_configure[3][7]_i_5_n_0 ),
        .O(\wbbd_addr_reg[0]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gpio_configure[3][7]_i_2 
       (.I0(\mgmt_gpio_data_reg[15] [7]),
        .I1(idata[7]),
        .I2(irq_spi_reg),
        .O(\wbbd_data_reg[5] [25]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \gpio_configure[3][7]_i_3 
       (.I0(\gpio_configure_reg[35][8] [5]),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[6]),
        .I4(irq_spi_reg),
        .O(sel0[5]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \gpio_configure[3][7]_i_4 
       (.I0(\gpio_configure_reg[35][8] [4]),
        .I1(in10[4]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[5]),
        .I4(irq_spi_reg),
        .O(sel0[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gpio_configure[3][7]_i_5 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[6]),
        .O(\gpio_configure[3][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gpio_configure[3][9]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [1]),
        .I1(idata[1]),
        .I2(irq_spi_reg),
        .O(\wbbd_data_reg[5] [26]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[4][12]_i_1 
       (.I0(sel0[0]),
        .I1(\gpio_configure[4][12]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(sel0[6]),
        .O(\wbbd_addr_reg[0]_6 [1]));
  LUT6 #(
    .INIT(64'hFF47FFFFFFFFFFFF)) 
    \gpio_configure[4][12]_i_2 
       (.I0(irq_spi_reg_0),
        .I1(irq_spi_reg),
        .I2(wrstb),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(sel0[2]),
        .O(\gpio_configure[4][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[4][7]_i_1 
       (.I0(sel0[5]),
        .I1(\pll_trim[15]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[0]),
        .I5(sel0[6]),
        .O(\wbbd_addr_reg[0]_6 [0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio_configure[5][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[5]),
        .I3(\gpio_configure[27][12]_i_2_n_0 ),
        .I4(\gpio_configure[8][12]_i_2_n_0 ),
        .I5(\gpio_configure[5][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_17[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gpio_configure[5][12]_i_2 
       (.I0(sel0[3]),
        .I1(wrstb),
        .I2(irq_spi_reg),
        .I3(irq_spi_reg_0),
        .O(\gpio_configure[5][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \gpio_configure[5][7]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[1]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(cwstb),
        .I5(\gpio_configure[13][7]_i_2_n_0 ),
        .O(wbbd_busy_reg_17[0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[6][12]_i_1 
       (.I0(sel0[0]),
        .I1(\gpio_configure[6][12]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[6]),
        .O(\wbbd_addr_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'hFF47FFFFFFFFFFFF)) 
    \gpio_configure[6][12]_i_2 
       (.I0(irq_spi_reg_0),
        .I1(irq_spi_reg),
        .I2(wrstb),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(sel0[3]),
        .O(\gpio_configure[6][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \gpio_configure[6][7]_i_1 
       (.I0(sel0[5]),
        .I1(cwstb),
        .I2(sel0[4]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(\gpio_configure[13][7]_i_2_n_0 ),
        .O(\wbbd_addr_reg[0]_3 [0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio_configure[7][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[3]),
        .I3(\gpio_configure[27][12]_i_2_n_0 ),
        .I4(\gpio_configure[8][12]_i_2_n_0 ),
        .I5(\gpio_configure[26][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_12[1]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gpio_configure[7][7]_i_1 
       (.I0(sel0[5]),
        .I1(\pll_trim[7]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(sel0[6]),
        .O(wbbd_busy_reg_12[0]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpio_configure[8][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(\gpio_configure[8][12]_i_2_n_0 ),
        .I5(\gpio_configure[14][12]_i_2_n_0 ),
        .O(wbbd_busy_reg_2[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE5404)) 
    \gpio_configure[8][12]_i_2 
       (.I0(irq_spi_reg),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(\gpio_configure_reg[35][8] [4]),
        .I5(sel0[6]),
        .O(\gpio_configure[8][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpio_configure[8][7]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\gpio_configure[31][7]_i_2_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[1]),
        .I4(\gpio_configure[8][12]_i_2_n_0 ),
        .I5(\gpio_configure[15][7]_i_3_n_0 ),
        .O(wbbd_busy_reg_2[0]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \gpio_configure[9][12]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\pll_trim[23]_i_2_n_0 ),
        .I2(sel0[6]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(cwstb),
        .O(wbbd_busy_reg_13[1]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \gpio_configure[9][7]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(cwstb),
        .I5(\gpio_configure[13][7]_i_2_n_0 ),
        .O(wbbd_busy_reg_13[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    hkspi_disable_i_1
       (.I0(mgmt_gpio_data),
        .I1(cwstb),
        .I2(hkspi_disable),
        .I3(\ldata[6]_i_6_n_0 ),
        .I4(hkspi_disable_reg_0),
        .O(hkspi_disable_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    hkspi_disable_i_3
       (.I0(irq_spi_reg_0),
        .I1(irq_spi_reg),
        .I2(wrstb),
        .O(cwstb));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    hkspi_disable_i_4
       (.I0(sel0[5]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\gpio_configure[31][7]_i_2_n_0 ),
        .O(hkspi_disable));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    irq_1_inputsrc_i_1
       (.I0(\mgmt_gpio_data_reg[15] [0]),
        .I1(mprj_i[2]),
        .I2(irq_spi_reg),
        .I3(irq_1_inputsrc11_out),
        .I4(p_44_in[0]),
        .O(\wbbd_data_reg[0] ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    irq_1_inputsrc_i_2
       (.I0(cwstb),
        .I1(pll_ena_i_3_n_0),
        .I2(sel0[2]),
        .I3(sel0[4]),
        .I4(irq_1_inputsrc_i_3_n_0),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(irq_1_inputsrc11_out));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    irq_1_inputsrc_i_3
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .O(irq_1_inputsrc_i_3_n_0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    irq_2_inputsrc_i_1
       (.I0(\mgmt_gpio_data_reg[15] [1]),
        .I1(idata[1]),
        .I2(irq_spi_reg),
        .I3(irq_1_inputsrc11_out),
        .I4(p_44_in[1]),
        .O(\wbbd_data_reg[1] ));
  LUT6 #(
    .INIT(64'hFC0CA8080000A808)) 
    irq_spi_i_1
       (.I0(mgmt_gpio_data),
        .I1(wrstb),
        .I2(irq_spi_reg),
        .I3(irq_spi_reg_0),
        .I4(irq_spi_i_2_n_0),
        .I5(user_irq),
        .O(wrstb_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    irq_spi_i_2
       (.I0(irq_spi_i_3_n_0),
        .I1(sel0[6]),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(irq_spi_i_4_n_0),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(irq_spi_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFEEEFEBBBAAABA)) 
    irq_spi_i_3
       (.I0(sel0[5]),
        .I1(irq_spi_reg),
        .I2(in10[5]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[4]),
        .I5(\gpio_configure_reg[35][8] [4]),
        .O(irq_spi_i_3_n_0));
  LUT6 #(
    .INIT(64'hFEAE540400000000)) 
    irq_spi_i_4
       (.I0(irq_spi_reg),
        .I1(in10[4]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[3]),
        .I4(\gpio_configure_reg[35][8] [3]),
        .I5(sel0[1]),
        .O(irq_spi_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ldata[0]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(p_0_in0),
        .I2(wbbd_busy_reg),
        .I3(\count_reg_n_0_[2] ),
        .O(\ldata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ldata[1]_i_1 
       (.I0(\ldata_reg_n_0_[0] ),
        .I1(p_0_in0),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(wbbd_busy_reg_29),
        .O(\ldata[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ldata[2]_i_1 
       (.I0(\ldata_reg_n_0_[1] ),
        .I1(p_0_in0),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(wbbd_busy_reg_31),
        .O(\ldata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ldata[3]_i_1 
       (.I0(\ldata_reg_n_0_[2] ),
        .I1(p_0_in0),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(wbbd_busy_reg_30),
        .O(\ldata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ldata[4]_i_1 
       (.I0(\ldata_reg_n_0_[3] ),
        .I1(p_0_in0),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(\wbbd_addr_reg[5] ),
        .O(\ldata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ldata[5]_i_1 
       (.I0(\ldata_reg_n_0_[4] ),
        .I1(p_0_in0),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(wbbd_busy_reg_27),
        .O(\ldata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \ldata[6]_i_1 
       (.I0(\ldata_reg_n_0_[5] ),
        .I1(\ldata[6]_i_2_n_0 ),
        .I2(\ldata[6]_i_3_n_0 ),
        .I3(\ldata[6]_i_4_n_0 ),
        .I4(\ldata_reg[6]_i_5_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(\ldata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ldata[6]_i_10 
       (.I0(\ldata_reg[6]_i_15_n_0 ),
        .I1(\ldata_reg[6]_i_16_n_0 ),
        .I2(sel0[6]),
        .I3(\ldata_reg[6]_i_17_n_0 ),
        .I4(sel0[5]),
        .I5(\ldata[6]_i_18_n_0 ),
        .O(\ldata[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \ldata[6]_i_11 
       (.I0(\wb_dat_o_reg[28]_i_4_1 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_15_0 [6]),
        .I3(sel0[0]),
        .O(\ldata[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \ldata[6]_i_12 
       (.I0(\wb_dat_o_reg[28]_i_5_1 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_4_2 [6]),
        .I3(sel0[0]),
        .O(\ldata[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h88B8888888888888)) 
    \ldata[6]_i_13 
       (.I0(\ldata_reg[6]_i_19_n_0 ),
        .I1(\ldata[6]_i_14_n_0 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o[28]_i_8_1 [6]),
        .I5(sel0[2]),
        .O(\ldata[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ldata[6]_i_14 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .O(\ldata[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0A000000F0000)) 
    \ldata[6]_i_18 
       (.I0(\ldata[6]_i_10_0 ),
        .I1(\ldata[6]_i_26_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\ldata[6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ldata[6]_i_2 
       (.I0(p_0_in0),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .O(\ldata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ldata[6]_i_20 
       (.I0(\wb_dat_o_reg[28]_i_14_3 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_14_0 [6]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_29_n_0 ),
        .O(\ldata[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \ldata[6]_i_21 
       (.I0(mprj_i[14]),
        .I1(sel0[0]),
        .I2(mprj_i[6]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_30_n_0 ),
        .O(\ldata[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ldata[6]_i_22 
       (.I0(\wb_dat_o_reg[28]_i_16_3 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_16_0 [6]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_31_n_0 ),
        .O(\ldata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ldata[6]_i_23 
       (.I0(\wb_dat_o_reg[28]_i_15_3 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_15_1 [6]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_32_n_0 ),
        .O(\ldata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ldata[6]_i_24 
       (.I0(\wb_dat_o_reg[28]_i_29_3 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_29_0 [6]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_33_n_0 ),
        .O(\ldata[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ldata[6]_i_25 
       (.I0(\wb_dat_o_reg[28]_i_30_3 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_30_1 [6]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_34_n_0 ),
        .O(\ldata[6]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ldata[6]_i_26 
       (.I0(\ldata[6]_i_18_0 ),
        .I1(sel0[0]),
        .I2(\ldata[6]_i_18_1 ),
        .O(\ldata[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ldata[6]_i_27 
       (.I0(\wb_dat_o_reg[28]_i_31_3 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_31_0 [6]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_35_n_0 ),
        .O(\ldata[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ldata[6]_i_28 
       (.I0(\wb_dat_o_reg[28]_i_32_3 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_32_0 [6]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_36_n_0 ),
        .O(\ldata[6]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \ldata[6]_i_29 
       (.I0(\wb_dat_o_reg[28]_i_14_1 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_5_2 [6]),
        .I3(sel0[0]),
        .O(\ldata[6]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ldata[6]_i_3 
       (.I0(\ldata[6]_i_7_n_0 ),
        .I1(sel0[3]),
        .I2(\ldata[6]_i_8_n_0 ),
        .I3(\wb_dat_o[31]_i_4_n_0 ),
        .O(\ldata[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ldata[6]_i_30 
       (.I0(mprj_i[22]),
        .I1(mprj_i[30]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_2 [6]),
        .I4(sel0[0]),
        .O(\ldata[6]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \ldata[6]_i_31 
       (.I0(\wb_dat_o_reg[28]_i_16_1 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_32_2 [6]),
        .I3(sel0[0]),
        .O(\ldata[6]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \ldata[6]_i_32 
       (.I0(\wb_dat_o_reg[28]_i_15_2 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_16_2 [6]),
        .I3(sel0[0]),
        .O(\ldata[6]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \ldata[6]_i_33 
       (.I0(\wb_dat_o_reg[28]_i_29_1 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o[28]_i_8_0 [6]),
        .I3(sel0[0]),
        .O(\ldata[6]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \ldata[6]_i_34 
       (.I0(\wb_dat_o_reg[28]_i_30_2 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_29_2 [6]),
        .I3(sel0[0]),
        .O(\ldata[6]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \ldata[6]_i_35 
       (.I0(\wb_dat_o_reg[28]_i_31_1 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_30_0 [6]),
        .I3(sel0[0]),
        .O(\ldata[6]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \ldata[6]_i_36 
       (.I0(\wb_dat_o_reg[28]_i_32_1 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_31_2 [6]),
        .I3(sel0[0]),
        .O(\ldata[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0151ABFBFFFFFFFF)) 
    \ldata[6]_i_4 
       (.I0(irq_spi_reg),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(\gpio_configure_reg[35][8] [4]),
        .I5(sel0[6]),
        .O(\ldata[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \ldata[6]_i_6 
       (.I0(irq_spi_reg),
        .I1(\addr_reg_n_0_[7] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[7]),
        .O(\ldata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ldata[6]_i_7 
       (.I0(\wb_dat_o_reg[28]_i_4_3 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_4_0 [6]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_11_n_0 ),
        .O(\ldata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ldata[6]_i_8 
       (.I0(\wb_dat_o_reg[28]_i_5_3 [6]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_5_0 [6]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_12_n_0 ),
        .O(\ldata[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8888888)) 
    \ldata[6]_i_9 
       (.I0(\ldata[6]_i_13_n_0 ),
        .I1(\wb_dat_o[29]_i_7_n_0 ),
        .I2(sel0[0]),
        .I3(serial_bb_data_2_reg),
        .I4(sel0[1]),
        .I5(\ldata[6]_i_14_n_0 ),
        .O(\ldata[6]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ldata[7]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(readmode_reg_n_0),
        .O(ldata));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ldata[7]_i_2 
       (.I0(\ldata_reg_n_0_[6] ),
        .I1(p_0_in0),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(wbbd_busy_reg_28),
        .O(\ldata[7]_i_2_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \ldata_reg[0] 
       (.C(mprj_i[4]),
        .CE(ldata),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\ldata[0]_i_1_n_0 ),
        .Q(\ldata_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \ldata_reg[1] 
       (.C(mprj_i[4]),
        .CE(ldata),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\ldata[1]_i_1_n_0 ),
        .Q(\ldata_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \ldata_reg[2] 
       (.C(mprj_i[4]),
        .CE(ldata),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\ldata[2]_i_1_n_0 ),
        .Q(\ldata_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \ldata_reg[3] 
       (.C(mprj_i[4]),
        .CE(ldata),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\ldata[3]_i_1_n_0 ),
        .Q(\ldata_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \ldata_reg[4] 
       (.C(mprj_i[4]),
        .CE(ldata),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\ldata[4]_i_1_n_0 ),
        .Q(\ldata_reg_n_0_[4] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \ldata_reg[5] 
       (.C(mprj_i[4]),
        .CE(ldata),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\ldata[5]_i_1_n_0 ),
        .Q(\ldata_reg_n_0_[5] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \ldata_reg[6] 
       (.C(mprj_i[4]),
        .CE(ldata),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\ldata[6]_i_1_n_0 ),
        .Q(\ldata_reg_n_0_[6] ));
  MUXF7 \ldata_reg[6]_i_15 
       (.I0(\ldata[6]_i_20_n_0 ),
        .I1(\ldata[6]_i_21_n_0 ),
        .O(\ldata_reg[6]_i_15_n_0 ),
        .S(sel0[3]));
  MUXF7 \ldata_reg[6]_i_16 
       (.I0(\ldata[6]_i_22_n_0 ),
        .I1(\ldata[6]_i_23_n_0 ),
        .O(\ldata_reg[6]_i_16_n_0 ),
        .S(sel0[3]));
  MUXF7 \ldata_reg[6]_i_17 
       (.I0(\ldata[6]_i_24_n_0 ),
        .I1(\ldata[6]_i_25_n_0 ),
        .O(\ldata_reg[6]_i_17_n_0 ),
        .S(sel0[3]));
  MUXF7 \ldata_reg[6]_i_19 
       (.I0(\ldata[6]_i_27_n_0 ),
        .I1(\ldata[6]_i_28_n_0 ),
        .O(\ldata_reg[6]_i_19_n_0 ),
        .S(sel0[3]));
  MUXF7 \ldata_reg[6]_i_5 
       (.I0(\ldata[6]_i_9_n_0 ),
        .I1(\ldata[6]_i_10_n_0 ),
        .O(\ldata_reg[6]_i_5_n_0 ),
        .S(\wb_dat_o[31]_i_4_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \ldata_reg[7] 
       (.C(mprj_i[4]),
        .CE(ldata),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(\ldata[7]_i_2_n_0 ),
        .Q(sdo));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[0]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [0]),
        .I1(mprj_i[2]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [0]),
        .O(\wbbd_data_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \mgmt_gpio_data[10]_i_1 
       (.I0(\mgmt_gpio_data_reg[23] [10]),
        .I1(sel0[1]),
        .I2(\mgmt_gpio_data_reg[15] [2]),
        .I3(idata[2]),
        .I4(irq_spi_reg),
        .O(\wbbd_data_reg[5] [10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \mgmt_gpio_data[11]_i_1 
       (.I0(\mgmt_gpio_data_reg[23] [11]),
        .I1(sel0[1]),
        .I2(\mgmt_gpio_data_reg[15] [3]),
        .I3(idata[3]),
        .I4(irq_spi_reg),
        .O(\wbbd_data_reg[5] [11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \mgmt_gpio_data[12]_i_1 
       (.I0(\mgmt_gpio_data_reg[23] [12]),
        .I1(sel0[1]),
        .I2(\mgmt_gpio_data_reg[15] [4]),
        .I3(idata[4]),
        .I4(irq_spi_reg),
        .O(\wbbd_data_reg[5] [12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \mgmt_gpio_data[13]_i_1 
       (.I0(\mgmt_gpio_data_reg[23] [13]),
        .I1(sel0[1]),
        .I2(\mgmt_gpio_data_reg[15] [5]),
        .I3(idata[5]),
        .I4(irq_spi_reg),
        .O(\wbbd_data_reg[5] [13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \mgmt_gpio_data[14]_i_1 
       (.I0(\mgmt_gpio_data_reg[23] [14]),
        .I1(sel0[1]),
        .I2(\mgmt_gpio_data_reg[15] [6]),
        .I3(idata[6]),
        .I4(irq_spi_reg),
        .O(\wbbd_data_reg[5] [14]));
  LUT6 #(
    .INIT(64'h0080080000000000)) 
    \mgmt_gpio_data[15]_i_1 
       (.I0(cwstb),
        .I1(\ldata[6]_i_6_n_0 ),
        .I2(\mgmt_gpio_data[37]_i_4_n_0 ),
        .I3(\mgmt_gpio_data[37]_i_3_n_0 ),
        .I4(spi_is_active),
        .I5(\mgmt_gpio_data[37]_i_2_n_0 ),
        .O(wbbd_write_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \mgmt_gpio_data[15]_i_2 
       (.I0(\mgmt_gpio_data_reg[23] [15]),
        .I1(sel0[1]),
        .I2(\mgmt_gpio_data_reg[15] [7]),
        .I3(idata[7]),
        .I4(irq_spi_reg),
        .O(\wbbd_data_reg[5] [15]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[16]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [0]),
        .I1(mprj_i[2]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [16]),
        .O(\wbbd_data_reg[5] [16]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[17]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [1]),
        .I1(idata[1]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [17]),
        .O(\wbbd_data_reg[5] [17]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[18]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [2]),
        .I1(idata[2]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [18]),
        .O(\wbbd_data_reg[5] [18]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[19]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [3]),
        .I1(idata[3]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [19]),
        .O(\wbbd_data_reg[5] [19]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[1]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [1]),
        .I1(idata[1]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [1]),
        .O(\wbbd_data_reg[5] [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[20]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [4]),
        .I1(idata[4]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [20]),
        .O(\wbbd_data_reg[5] [20]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[21]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [5]),
        .I1(idata[5]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [21]),
        .O(\wbbd_data_reg[5] [21]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[22]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [6]),
        .I1(idata[6]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [22]),
        .O(\wbbd_data_reg[5] [22]));
  LUT6 #(
    .INIT(64'h0000080000800000)) 
    \mgmt_gpio_data[23]_i_1 
       (.I0(cwstb),
        .I1(\ldata[6]_i_6_n_0 ),
        .I2(\mgmt_gpio_data[37]_i_4_n_0 ),
        .I3(\mgmt_gpio_data[37]_i_3_n_0 ),
        .I4(spi_is_active),
        .I5(\mgmt_gpio_data[37]_i_2_n_0 ),
        .O(wbbd_write_reg_0[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[23]_i_2 
       (.I0(\mgmt_gpio_data_reg[15] [7]),
        .I1(idata[7]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [23]),
        .O(\wbbd_data_reg[5] [23]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[2]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [2]),
        .I1(idata[2]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [2]),
        .O(\wbbd_data_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mgmt_gpio_data[31]_i_1 
       (.I0(cwstb),
        .I1(\ldata[6]_i_6_n_0 ),
        .I2(\mgmt_gpio_data[37]_i_2_n_0 ),
        .I3(\mgmt_gpio_data[37]_i_3_n_0 ),
        .I4(\mgmt_gpio_data[37]_i_4_n_0 ),
        .O(wbbd_write_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \mgmt_gpio_data[37]_i_1 
       (.I0(cwstb),
        .I1(\ldata[6]_i_6_n_0 ),
        .I2(\mgmt_gpio_data[37]_i_2_n_0 ),
        .I3(\mgmt_gpio_data[37]_i_3_n_0 ),
        .I4(\mgmt_gpio_data[37]_i_4_n_0 ),
        .O(wbbd_write_reg_0[4]));
  LUT6 #(
    .INIT(64'hFEEEFFFFFFFFFFFF)) 
    \mgmt_gpio_data[37]_i_2 
       (.I0(\gpio_configure[35][12]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(sel0[3]),
        .O(\mgmt_gpio_data[37]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h2208)) 
    \mgmt_gpio_data[37]_i_3 
       (.I0(\mgmt_gpio_data[37]_i_5_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .O(\mgmt_gpio_data[37]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h2808)) 
    \mgmt_gpio_data[37]_i_4 
       (.I0(\mgmt_gpio_data[37]_i_5_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .O(\mgmt_gpio_data[37]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \mgmt_gpio_data[37]_i_5 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[6]),
        .O(\mgmt_gpio_data[37]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[3]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [3]),
        .I1(idata[3]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [3]),
        .O(\wbbd_data_reg[5] [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[4]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [4]),
        .I1(idata[4]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [4]),
        .O(\wbbd_data_reg[5] [4]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[5]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [5]),
        .I1(idata[5]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [5]),
        .O(\wbbd_data_reg[5] [5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[6]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [6]),
        .I1(idata[6]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [6]),
        .O(\wbbd_data_reg[5] [6]));
  LUT6 #(
    .INIT(64'h8000080080000000)) 
    \mgmt_gpio_data[7]_i_1 
       (.I0(cwstb),
        .I1(\ldata[6]_i_6_n_0 ),
        .I2(\mgmt_gpio_data[37]_i_4_n_0 ),
        .I3(\mgmt_gpio_data[37]_i_3_n_0 ),
        .I4(spi_is_active),
        .I5(\mgmt_gpio_data[37]_i_2_n_0 ),
        .O(wbbd_write_reg_0[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \mgmt_gpio_data[7]_i_2 
       (.I0(\mgmt_gpio_data_reg[15] [7]),
        .I1(idata[7]),
        .I2(irq_spi_reg),
        .I3(sel0[0]),
        .I4(\mgmt_gpio_data_reg[23] [7]),
        .O(\wbbd_data_reg[5] [7]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \mgmt_gpio_data[8]_i_1 
       (.I0(\mgmt_gpio_data_reg[23] [8]),
        .I1(sel0[1]),
        .I2(\mgmt_gpio_data_reg[15] [0]),
        .I3(mprj_i[2]),
        .I4(irq_spi_reg),
        .O(\wbbd_data_reg[5] [8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \mgmt_gpio_data[9]_i_1 
       (.I0(\mgmt_gpio_data_reg[23] [9]),
        .I1(sel0[1]),
        .I2(\mgmt_gpio_data_reg[15] [1]),
        .I3(idata[1]),
        .I4(irq_spi_reg),
        .O(\wbbd_data_reg[5] [9]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mgmt_gpio_data_buf[15]_i_1 
       (.I0(cwstb),
        .I1(\ldata[6]_i_6_n_0 ),
        .I2(\mgmt_gpio_data_buf[15]_i_2_n_0 ),
        .I3(spi_is_active),
        .I4(sel0[5]),
        .I5(\gpio_configure[31][7]_i_2_n_0 ),
        .O(wbbd_write_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \mgmt_gpio_data_buf[15]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[1]),
        .O(\mgmt_gpio_data_buf[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \mgmt_gpio_data_buf[23]_i_1 
       (.I0(cwstb),
        .I1(\ldata[6]_i_6_n_0 ),
        .I2(\mgmt_gpio_data_buf[23]_i_2_n_0 ),
        .I3(\gpio_configure[27][12]_i_2_n_0 ),
        .I4(spi_is_active),
        .I5(sel0[3]),
        .O(wbbd_write_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mgmt_gpio_data_buf[23]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[2]),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .O(\mgmt_gpio_data_buf[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mgmt_gpio_data_buf[7]_i_1 
       (.I0(cwstb),
        .I1(\ldata[6]_i_6_n_0 ),
        .I2(\mgmt_gpio_data_buf[7]_i_2_n_0 ),
        .I3(spi_is_active),
        .I4(sel0[0]),
        .I5(\gpio_configure[31][7]_i_2_n_0 ),
        .O(wbbd_write_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mgmt_gpio_data_buf[7]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[4]),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .O(\mgmt_gpio_data_buf[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mgmtsoc_litespisdrphycore_dq_i[1]_i_1 
       (.I0(flash_io1),
        .I1(pass_thru_mgmt),
        .O(flash_io1_di));
  LUT6 #(
    .INIT(64'hD100FFFFD1000000)) 
    \mprj_en[0]_INST_0 
       (.I0(\wb_dat_o[28]_i_8_1 [3]),
        .I1(debug_mode),
        .I2(debug_oeb),
        .I3(mprj_en_0_sn_1),
        .I4(\mprj_en[0]_0 ),
        .I5(pre_pass_thru_mgmt_reg_1),
        .O(mprj_en[0]));
  LUT6 #(
    .INIT(64'hD100FFFFD1000000)) 
    \mprj_en[1]_INST_0 
       (.I0(\wb_dat_o[28]_i_8_0 [3]),
        .I1(spi_is_active),
        .I2(sdo_enb),
        .I3(mprj_en_1_sn_1),
        .I4(\mprj_en[1]_0 ),
        .I5(pre_pass_thru_mgmt_reg_1),
        .O(mprj_en[1]));
  LUT6 #(
    .INIT(64'h1D00FFFF1D000000)) 
    \mprj_en[35]_INST_0 
       (.I0(\wb_dat_o_reg[28]_i_14_0 [3]),
        .I1(spi_enabled),
        .I2(spi_cs_n),
        .I3(\mprj_en[35] ),
        .I4(\mprj_en[35]_0 ),
        .I5(pre_pass_thru_mgmt_reg_1),
        .O(mprj_en[2]));
  LUT6 #(
    .INIT(64'hFFFFFEFF0000FEFF)) 
    \mprj_en[36]_INST_0_i_1 
       (.I0(pre_pass_thru_mgmt_reg_0),
        .I1(pass_thru_mgmt_delay_reg_0),
        .I2(\wb_dat_o_reg[7] ),
        .I3(resetb),
        .I4(ready_reg),
        .I5(la_output),
        .O(pre_pass_thru_mgmt_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_o[10]_INST_0_i_2 
       (.I0(mprj_i[2]),
        .I1(pass_thru_user_delay__0),
        .I2(\mprj_o[10] [3]),
        .O(mgmt_io_out_hk[3]));
  LUT5 #(
    .INIT(32'h0002FFFE)) 
    \mprj_o[1]_INST_0_i_3 
       (.I0(sdo_enb),
        .I1(hkspi_disable_reg_0),
        .I2(\wb_dat_o_reg[28]_i_29_0 [3]),
        .I3(mprj_i[3]),
        .I4(\wb_dat_o[28]_i_8_0 [3]),
        .O(mgmt_io_oeb_hk));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mprj_o[1]_INST_0_i_4 
       (.I0(flash_io1),
        .I1(pass_thru_mgmt),
        .I2(mprj_i[11]),
        .I3(pass_thru_user),
        .I4(\mprj_o[1]_INST_0_i_5_n_0 ),
        .O(mgmt_io_out_hk[0]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \mprj_o[1]_INST_0_i_5 
       (.I0(sdo),
        .I1(hkspi_disable_reg_0),
        .I2(\wb_dat_o_reg[28]_i_29_0 [3]),
        .I3(mprj_i[3]),
        .I4(\mprj_o[10] [0]),
        .O(\mprj_o[1]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_o[8]_INST_0_i_2 
       (.I0(mprj_i[3]),
        .I1(pass_thru_user_delay__0),
        .I2(\mprj_o[10] [1]),
        .O(mgmt_io_out_hk[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_o[9]_INST_0_i_2 
       (.I0(mprj_i[4]),
        .I1(pass_thru_user),
        .I2(\mprj_o[10] [2]),
        .O(mgmt_io_out_hk[2]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    pass_thru_mgmt_delay_i_1
       (.I0(pre_pass_thru_mgmt_reg_0),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(p_0_in0),
        .I4(\count_reg_n_0_[0] ),
        .I5(pass_thru_mgmt_delay_reg_0),
        .O(pass_thru_mgmt_delay_i_1_n_0));
  FDCE pass_thru_mgmt_delay_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(pass_thru_mgmt_delay_i_1_n_0),
        .Q(pass_thru_mgmt_delay_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    pass_thru_mgmt_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(pass_thru_mgmt),
        .O(pass_thru_mgmt_i_1_n_0));
  FDCE pass_thru_mgmt_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(pass_thru_mgmt_i_1_n_0),
        .Q(pass_thru_mgmt));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    pass_thru_user_delay_i_1
       (.I0(pre_pass_thru_user_reg_n_0),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(p_0_in0),
        .I4(\count_reg_n_0_[0] ),
        .I5(pass_thru_user_delay__0),
        .O(pass_thru_user_delay_i_1_n_0));
  FDCE pass_thru_user_delay_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(pass_thru_user_delay_i_1_n_0),
        .Q(pass_thru_user_delay__0));
  LUT2 #(
    .INIT(4'hE)) 
    pass_thru_user_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(pass_thru_user),
        .O(pass_thru_user_i_1_n_0));
  FDCE pass_thru_user_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(pass_thru_user_i_1_n_0),
        .Q(pass_thru_user));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    pll_bypass_i_1
       (.I0(mgmt_gpio_data),
        .I1(cwstb),
        .I2(pll_bypass_i_2_n_0),
        .I3(\ldata[6]_i_6_n_0 ),
        .I4(pll_bypass_reg_0),
        .O(pll_bypass_reg));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    pll_bypass_i_2
       (.I0(pll_bypass_i_3_n_0),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[4]),
        .I5(sel0[1]),
        .O(pll_bypass_i_2_n_0));
  LUT6 #(
    .INIT(64'h0001110144455545)) 
    pll_bypass_i_3
       (.I0(sel0[5]),
        .I1(irq_spi_reg),
        .I2(in10[7]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[6]),
        .I5(\gpio_configure_reg[35][8] [6]),
        .O(pll_bypass_i_3_n_0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    pll_dco_ena_i_1
       (.I0(\mgmt_gpio_data_reg[15] [1]),
        .I1(idata[1]),
        .I2(irq_spi_reg),
        .I3(pll_ena_i_2_n_0),
        .I4(pll_dco_ena_reg),
        .O(\wbbd_data_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \pll_div[4]_i_1 
       (.I0(cwstb),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[1]),
        .I4(\pll_div[4]_i_2_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(wbbd_write_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \pll_div[4]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[4]),
        .O(\pll_div[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    pll_ena_i_1
       (.I0(\mgmt_gpio_data_reg[15] [0]),
        .I1(mprj_i[2]),
        .I2(irq_spi_reg),
        .I3(pll_ena_i_2_n_0),
        .I4(pll_ena_reg),
        .O(\wbbd_data_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    pll_ena_i_2
       (.I0(cwstb),
        .I1(pll_ena_i_3_n_0),
        .I2(\gpio_configure[36][7]_i_2_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(pll_ena_i_2_n_0));
  LUT3 #(
    .INIT(8'hFD)) 
    pll_ena_i_3
       (.I0(sel0[3]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .O(pll_ena_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \pll_sel[2]_i_1 
       (.I0(cwstb),
        .I1(\pll_sel[2]_i_2_n_0 ),
        .I2(\pll_sel[2]_i_3_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(wbbd_write_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \pll_sel[2]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .O(\pll_sel[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \pll_sel[2]_i_3 
       (.I0(irq_spi_reg),
        .I1(in10[5]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[4]),
        .I4(\gpio_configure_reg[35][8] [4]),
        .I5(sel0[2]),
        .O(\pll_sel[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \pll_trim[15]_i_1 
       (.I0(sel0[3]),
        .I1(\pll_trim[15]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[6]),
        .I5(sel0[5]),
        .O(\wbbd_addr_reg[3] ));
  LUT6 #(
    .INIT(64'hFF47FFFFFFFFFFFF)) 
    \pll_trim[15]_i_2 
       (.I0(irq_spi_reg_0),
        .I1(irq_spi_reg),
        .I2(wrstb),
        .I3(sel0[4]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\pll_trim[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \pll_trim[23]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\pll_trim[23]_i_2_n_0 ),
        .I2(sel0[6]),
        .I3(sel0[4]),
        .I4(cwstb),
        .I5(sel0[5]),
        .O(wbbd_busy_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pll_trim[23]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\pll_trim[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \pll_trim[24]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [0]),
        .I1(mprj_i[2]),
        .I2(irq_spi_reg),
        .I3(\pll_trim[25]_i_2_n_0 ),
        .I4(\pll_trim_reg[24] ),
        .O(\wbbd_data_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \pll_trim[25]_i_1 
       (.I0(\mgmt_gpio_data_reg[15] [1]),
        .I1(idata[1]),
        .I2(irq_spi_reg),
        .I3(\pll_trim[25]_i_2_n_0 ),
        .I4(\pll_trim_reg[25] ),
        .O(\wbbd_data_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \pll_trim[25]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[0]),
        .I3(cwstb),
        .I4(sel0[2]),
        .I5(\pll_trim[25]_i_3_n_0 ),
        .O(\pll_trim[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \pll_trim[25]_i_3 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .O(\pll_trim[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \pll_trim[7]_i_1 
       (.I0(sel0[0]),
        .I1(\pll_trim[7]_i_2_n_0 ),
        .I2(\ldata[6]_i_6_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[6]),
        .I5(sel0[5]),
        .O(\wbbd_addr_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFFFFFFFF)) 
    \pll_trim[7]_i_2 
       (.I0(irq_spi_reg_0),
        .I1(irq_spi_reg),
        .I2(wrstb),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\pll_trim[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \pll_trim[7]_i_3 
       (.I0(\gpio_configure_reg[35][8] [1]),
        .I1(in10[1]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(in10[2]),
        .I4(irq_spi_reg),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'h30F0B8F0F0F0F0F0)) 
    pre_pass_thru_mgmt_i_1
       (.I0(mprj_i[2]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(pre_pass_thru_mgmt_reg_0),
        .I3(\count_reg_n_0_[2] ),
        .I4(p_0_in0),
        .I5(\count_reg_n_0_[0] ),
        .O(pre_pass_thru_mgmt_i_1_n_0));
  FDCE pre_pass_thru_mgmt_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(pre_pass_thru_mgmt_i_1_n_0),
        .Q(pre_pass_thru_mgmt_reg_0));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    pre_pass_thru_user_i_1
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(mprj_i[2]),
        .I3(p_0_in0),
        .I4(pre_pass_thru_user),
        .I5(pre_pass_thru_user_reg_n_0),
        .O(pre_pass_thru_user_i_1_n_0));
  LUT6 #(
    .INIT(64'h08000000AA000000)) 
    pre_pass_thru_user_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(pre_pass_thru_user_reg_n_0),
        .I2(pre_pass_thru_mgmt_reg_0),
        .I3(\count_reg_n_0_[2] ),
        .I4(p_0_in0),
        .I5(\count_reg_n_0_[0] ),
        .O(pre_pass_thru_user));
  FDCE pre_pass_thru_user_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(pre_pass_thru_user_i_1_n_0),
        .Q(pre_pass_thru_user_reg_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    \predata[6]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\predata[6]_i_1_n_0 ));
  FDCE \predata_reg[0] 
       (.C(mprj_i[4]),
        .CE(\predata[6]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(mprj_i[2]),
        .Q(idata[1]));
  FDCE \predata_reg[1] 
       (.C(mprj_i[4]),
        .CE(\predata[6]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(idata[1]),
        .Q(idata[2]));
  FDCE \predata_reg[2] 
       (.C(mprj_i[4]),
        .CE(\predata[6]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(idata[2]),
        .Q(idata[3]));
  FDCE \predata_reg[3] 
       (.C(mprj_i[4]),
        .CE(\predata[6]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(idata[3]),
        .Q(idata[4]));
  FDCE \predata_reg[4] 
       (.C(mprj_i[4]),
        .CE(\predata[6]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(idata[4]),
        .Q(idata[5]));
  FDCE \predata_reg[5] 
       (.C(mprj_i[4]),
        .CE(\predata[6]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(idata[5]),
        .Q(idata[6]));
  FDCE \predata_reg[6] 
       (.C(mprj_i[4]),
        .CE(\predata[6]_i_1_n_0 ),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(idata[6]),
        .Q(idata[7]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \pwr_ctrl_out[3]_i_1 
       (.I0(cwstb),
        .I1(sel0[0]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(\gpio_configure[24][7]_i_2_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(wbbd_write_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[31]_i_2 
       (.I0(resetb),
        .I1(\wb_dat_o_reg[7] ),
        .I2(pass_thru_mgmt_delay_reg_0),
        .I3(pre_pass_thru_mgmt_reg_0),
        .O(caravel_rstn_buf));
  LUT6 #(
    .INIT(64'h000800FF00080000)) 
    rdstb_i_1
       (.I0(readmode_reg_n_0),
        .I1(\count_reg_n_0_[2] ),
        .I2(rdstb_i_2_n_0),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(rdstb_i_3_n_0),
        .I5(rdstb),
        .O(rdstb_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    rdstb_i_2
       (.I0(\count_reg_n_0_[0] ),
        .I1(p_0_in0),
        .O(rdstb_i_2_n_0));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFF0000)) 
    rdstb_i_3
       (.I0(\count_reg_n_0_[2] ),
        .I1(readmode_reg_n_0),
        .I2(\count_reg_n_0_[0] ),
        .I3(p_0_in0),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(rdstb_i_3_n_0));
  FDCE rdstb_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(rdstb_i_1_n_0),
        .Q(rdstb));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    readmode_i_1
       (.I0(mprj_i[2]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(p_0_in0),
        .I4(\count_reg_n_0_[0] ),
        .I5(readmode_reg_n_0),
        .O(readmode_i_1_n_0));
  FDCE readmode_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(readmode_i_1_n_0),
        .Q(readmode_reg_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    reset_reg_i_1
       (.I0(mgmt_gpio_data),
        .I1(cwstb),
        .I2(reset_reg),
        .I3(\ldata[6]_i_6_n_0 ),
        .I4(\wb_dat_o_reg[7] ),
        .O(reset_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    reset_reg_i_2
       (.I0(pll_bypass_i_3_n_0),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[4]),
        .I5(sel0[2]),
        .O(reset_reg));
  LUT4 #(
    .INIT(16'h4447)) 
    sdoenb_i_1
       (.I0(readmode_reg_n_0),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .O(sdoenb_i_1_n_0));
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    sdoenb_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .D(sdoenb_i_1_n_0),
        .PRE(\FSM_onehot_state[4]_i_2_n_0 ),
        .Q(sdo_enb));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    serial_bb_enable_i_1
       (.I0(wrstb),
        .I1(irq_spi_reg),
        .I2(irq_spi_reg_0),
        .I3(serial_xfer_i_2_n_0),
        .O(wrstb_reg_0));
  LUT6 #(
    .INIT(64'hBBB000B088800080)) 
    serial_xfer_i_1
       (.I0(mgmt_gpio_data),
        .I1(serial_xfer_i_2_n_0),
        .I2(wrstb),
        .I3(irq_spi_reg),
        .I4(irq_spi_reg_0),
        .I5(serial_xfer),
        .O(wrstb_reg_2));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    serial_xfer_i_2
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[4]),
        .I5(\pll_sel[2]_i_2_n_0 ),
        .O(serial_xfer_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_register[0]_i_1 
       (.I0(serial_bb_data_1),
        .I1(p_47_in[0]),
        .I2(\shift_register_reg[0] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_register[0]_i_1__0 
       (.I0(serial_bb_data_2),
        .I1(p_47_in[0]),
        .I2(\shift_register_reg[0]_0 ),
        .O(serial_bb_data_2_reg));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    trap_output_dest_i_1
       (.I0(\mgmt_gpio_data_reg[15] [0]),
        .I1(mprj_i[2]),
        .I2(irq_spi_reg),
        .I3(clk2_output_dest_i_2_n_0),
        .I4(trap_output_dest),
        .O(\wbbd_data_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wb_dat_o[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbbd_busy_reg),
        .O(\FSM_onehot_wbbd_state_reg[3]_5 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \wb_dat_o[10]_i_1 
       (.I0(\wb_dat_o[31]_i_4_n_0 ),
        .I1(\wb_dat_o_reg[10]_i_2_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(\wb_dat_o[10]_i_3_n_0 ),
        .I4(\wb_dat_o[10]_i_4_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(wbbd_busy_reg_31));
  LUT6 #(
    .INIT(64'hC0C0A000000F0F00)) 
    \wb_dat_o[10]_i_13 
       (.I0(\wb_dat_o[10]_i_4_0 ),
        .I1(\wb_dat_o[10]_i_27_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\wb_dat_o[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_14 
       (.I0(\wb_dat_o_reg[28]_i_4_0 [10]),
        .I1(\wb_dat_o_reg[28]_i_4_1 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_1 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_0 [2]),
        .O(\wb_dat_o[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_15 
       (.I0(\wb_dat_o_reg[28]_i_4_2 [10]),
        .I1(\wb_dat_o_reg[28]_i_4_3 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_3 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_0 [2]),
        .O(\wb_dat_o[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_16 
       (.I0(\wb_dat_o_reg[28]_i_5_0 [10]),
        .I1(\wb_dat_o_reg[28]_i_5_1 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_1 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_2 [2]),
        .O(\wb_dat_o[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_17 
       (.I0(\wb_dat_o_reg[28]_i_5_2 [10]),
        .I1(\wb_dat_o_reg[28]_i_5_3 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_3 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_0 [2]),
        .O(\wb_dat_o[10]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_dat_o[10]_i_20 
       (.I0(\wb_dat_o[28]_i_8_0 [10]),
        .I1(sel0[0]),
        .I2(\wb_dat_o[28]_i_8_1 [2]),
        .O(\wb_dat_o[10]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_dat_o[10]_i_27 
       (.I0(\wb_dat_o[10]_i_13_0 ),
        .I1(sel0[0]),
        .I2(\wb_dat_o[10]_i_13_1 ),
        .O(\wb_dat_o[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_28 
       (.I0(\wb_dat_o_reg[28]_i_31_0 [10]),
        .I1(\wb_dat_o_reg[28]_i_31_1 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_1 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_0 [2]),
        .O(\wb_dat_o[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_29 
       (.I0(\wb_dat_o_reg[28]_i_31_2 [10]),
        .I1(\wb_dat_o_reg[28]_i_31_3 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_3 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_0 [2]),
        .O(\wb_dat_o[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAC0AACFAAC0)) 
    \wb_dat_o[10]_i_3 
       (.I0(\wb_dat_o_reg[10]_i_7_n_0 ),
        .I1(\wb_dat_o[10]_i_8_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(\wb_dat_o[10]_i_9_n_0 ),
        .I5(sel0[2]),
        .O(\wb_dat_o[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_30 
       (.I0(\wb_dat_o_reg[28]_i_32_0 [10]),
        .I1(\wb_dat_o_reg[28]_i_32_1 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_1 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_2 [2]),
        .O(\wb_dat_o[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_31 
       (.I0(\wb_dat_o_reg[28]_i_32_2 [10]),
        .I1(\wb_dat_o_reg[28]_i_32_3 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_3 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_0 [2]),
        .O(\wb_dat_o[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_32 
       (.I0(\wb_dat_o_reg[28]_i_14_0 [10]),
        .I1(\wb_dat_o_reg[28]_i_14_1 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_1 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_2 [2]),
        .O(\wb_dat_o[10]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_33 
       (.I0(\wb_dat_o_reg[28]_i_14_2 [10]),
        .I1(\wb_dat_o_reg[28]_i_14_3 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_3 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_0 [2]),
        .O(\wb_dat_o[10]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_34 
       (.I0(mprj_i[18]),
        .I1(mprj_i[26]),
        .I2(sel0[1]),
        .I3(mprj_i[34]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_2 [2]),
        .O(\wb_dat_o[10]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[10]_i_35 
       (.I0(\wb_dat_o_reg[11]_i_21_0 [2]),
        .I1(sel0[1]),
        .I2(mprj_i[2]),
        .I3(sel0[0]),
        .I4(mprj_i[10]),
        .O(\wb_dat_o[10]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_36 
       (.I0(\wb_dat_o_reg[28]_i_16_0 [10]),
        .I1(\wb_dat_o_reg[28]_i_16_1 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_1 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_2 [2]),
        .O(\wb_dat_o[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_37 
       (.I0(\wb_dat_o_reg[28]_i_16_2 [10]),
        .I1(\wb_dat_o_reg[28]_i_16_3 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_3 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_0 [2]),
        .O(\wb_dat_o[10]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_38 
       (.I0(\wb_dat_o_reg[28]_i_15_1 [10]),
        .I1(\wb_dat_o_reg[28]_i_15_2 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_2 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_2 [2]),
        .O(\wb_dat_o[10]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_39 
       (.I0(\wb_dat_o_reg[28]_i_15_0 [10]),
        .I1(\wb_dat_o_reg[28]_i_15_3 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_3 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_1 [2]),
        .O(\wb_dat_o[10]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_4 
       (.I0(\wb_dat_o_reg[10]_i_10_n_0 ),
        .I1(\wb_dat_o_reg[10]_i_11_n_0 ),
        .I2(sel0[6]),
        .I3(\wb_dat_o_reg[10]_i_12_n_0 ),
        .I4(sel0[5]),
        .I5(\wb_dat_o[10]_i_13_n_0 ),
        .O(\wb_dat_o[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_40 
       (.I0(\wb_dat_o_reg[28]_i_29_0 [10]),
        .I1(\wb_dat_o_reg[28]_i_29_1 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_1 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o[28]_i_8_0 [2]),
        .O(\wb_dat_o[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_41 
       (.I0(\wb_dat_o_reg[28]_i_29_2 [10]),
        .I1(\wb_dat_o_reg[28]_i_29_3 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_3 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_0 [2]),
        .O(\wb_dat_o[10]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_42 
       (.I0(\wb_dat_o_reg[28]_i_30_1 [10]),
        .I1(\wb_dat_o_reg[28]_i_30_2 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_2 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_2 [2]),
        .O(\wb_dat_o[10]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_i_43 
       (.I0(\wb_dat_o_reg[28]_i_30_0 [10]),
        .I1(\wb_dat_o_reg[28]_i_30_3 [2]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_3 [10]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_1 [2]),
        .O(\wb_dat_o[10]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hCFA0C000C0A0C000)) 
    \wb_dat_o[10]_i_8 
       (.I0(\wb_dat_o[28]_i_8_1 [10]),
        .I1(\wb_dat_o[10]_i_20_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(p_45_in[1]),
        .O(\wb_dat_o[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_dat_o[10]_i_9 
       (.I0(p_47_in[1]),
        .I1(\wb_dat_o[28]_i_8_2 [2]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o[10]_i_3_0 [2]),
        .O(\wb_dat_o[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \wb_dat_o[11]_i_1 
       (.I0(\wb_dat_o[31]_i_4_n_0 ),
        .I1(\wb_dat_o_reg[11]_i_2_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(\wb_dat_o[11]_i_3_n_0 ),
        .I4(\wb_dat_o_reg[11]_i_4_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(wbbd_busy_reg_30));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_dat_o[11]_i_10 
       (.I0(\wb_dat_o_reg[11]_i_18_n_0 ),
        .I1(\wb_dat_o_reg[11]_i_19_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[3]),
        .I4(\wb_dat_o[11]_i_20_n_0 ),
        .O(\wb_dat_o[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_11 
       (.I0(\wb_dat_o_reg[11]_i_21_n_0 ),
        .I1(\wb_dat_o_reg[11]_i_22_n_0 ),
        .I2(sel0[5]),
        .I3(\wb_dat_o_reg[11]_i_23_n_0 ),
        .I4(sel0[3]),
        .I5(\wb_dat_o_reg[11]_i_24_n_0 ),
        .O(\wb_dat_o[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_12 
       (.I0(\wb_dat_o_reg[28]_i_4_0 [11]),
        .I1(\wb_dat_o_reg[28]_i_4_1 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_1 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_0 [3]),
        .O(\wb_dat_o[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_13 
       (.I0(\wb_dat_o_reg[28]_i_4_2 [11]),
        .I1(\wb_dat_o_reg[28]_i_4_3 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_3 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_0 [3]),
        .O(\wb_dat_o[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_14 
       (.I0(\wb_dat_o_reg[28]_i_5_0 [11]),
        .I1(\wb_dat_o_reg[28]_i_5_1 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_1 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_2 [3]),
        .O(\wb_dat_o[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_15 
       (.I0(\wb_dat_o_reg[28]_i_5_2 [11]),
        .I1(\wb_dat_o_reg[28]_i_5_3 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_3 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_0 [3]),
        .O(\wb_dat_o[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \wb_dat_o[11]_i_20 
       (.I0(sel0[2]),
        .I1(\wb_dat_o[11]_i_10_0 ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\wb_dat_o[11]_i_10_1 ),
        .I5(\wb_dat_o[11]_i_10_2 ),
        .O(\wb_dat_o[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_25 
       (.I0(\wb_dat_o_reg[28]_i_31_0 [11]),
        .I1(\wb_dat_o_reg[28]_i_31_1 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_1 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_0 [3]),
        .O(\wb_dat_o[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_26 
       (.I0(\wb_dat_o_reg[28]_i_31_2 [11]),
        .I1(\wb_dat_o_reg[28]_i_31_3 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_3 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_0 [3]),
        .O(\wb_dat_o[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_27 
       (.I0(\wb_dat_o_reg[28]_i_32_0 [11]),
        .I1(\wb_dat_o_reg[28]_i_32_1 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_1 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_2 [3]),
        .O(\wb_dat_o[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_28 
       (.I0(\wb_dat_o_reg[28]_i_32_2 [11]),
        .I1(\wb_dat_o_reg[28]_i_32_3 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_3 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_0 [3]),
        .O(\wb_dat_o[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_29 
       (.I0(\wb_dat_o_reg[28]_i_30_1 [11]),
        .I1(\wb_dat_o_reg[28]_i_30_2 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_2 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_2 [3]),
        .O(\wb_dat_o[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAC0AACFAAC0)) 
    \wb_dat_o[11]_i_3 
       (.I0(\wb_dat_o_reg[11]_i_7_n_0 ),
        .I1(\wb_dat_o[11]_i_8_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(\wb_dat_o[11]_i_9_n_0 ),
        .I5(sel0[2]),
        .O(\wb_dat_o[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_30 
       (.I0(\wb_dat_o_reg[28]_i_30_0 [11]),
        .I1(\wb_dat_o_reg[28]_i_30_3 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_3 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_1 [3]),
        .O(\wb_dat_o[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_31 
       (.I0(\wb_dat_o_reg[28]_i_29_0 [11]),
        .I1(\wb_dat_o_reg[28]_i_29_1 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_1 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o[28]_i_8_0 [3]),
        .O(\wb_dat_o[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_32 
       (.I0(\wb_dat_o_reg[28]_i_29_2 [11]),
        .I1(\wb_dat_o_reg[28]_i_29_3 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_3 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_0 [3]),
        .O(\wb_dat_o[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_33 
       (.I0(mprj_i[19]),
        .I1(mprj_i[27]),
        .I2(sel0[1]),
        .I3(mprj_i[35]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_2 [3]),
        .O(\wb_dat_o[11]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[11]_i_34 
       (.I0(\wb_dat_o_reg[11]_i_21_0 [3]),
        .I1(sel0[1]),
        .I2(mprj_i[3]),
        .I3(sel0[0]),
        .I4(mprj_i[11]),
        .O(\wb_dat_o[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_35 
       (.I0(\wb_dat_o_reg[28]_i_14_0 [11]),
        .I1(\wb_dat_o_reg[28]_i_14_1 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_1 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_2 [3]),
        .O(\wb_dat_o[11]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_36 
       (.I0(\wb_dat_o_reg[28]_i_14_2 [11]),
        .I1(\wb_dat_o_reg[28]_i_14_3 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_3 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_0 [3]),
        .O(\wb_dat_o[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_37 
       (.I0(\wb_dat_o_reg[28]_i_15_1 [11]),
        .I1(\wb_dat_o_reg[28]_i_15_2 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_2 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_2 [3]),
        .O(\wb_dat_o[11]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_38 
       (.I0(\wb_dat_o_reg[28]_i_15_0 [11]),
        .I1(\wb_dat_o_reg[28]_i_15_3 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_3 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_1 [3]),
        .O(\wb_dat_o[11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_39 
       (.I0(\wb_dat_o_reg[28]_i_16_0 [11]),
        .I1(\wb_dat_o_reg[28]_i_16_1 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_1 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_2 [3]),
        .O(\wb_dat_o[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[11]_i_40 
       (.I0(\wb_dat_o_reg[28]_i_16_2 [11]),
        .I1(\wb_dat_o_reg[28]_i_16_3 [3]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_3 [11]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_0 [3]),
        .O(\wb_dat_o[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \wb_dat_o[11]_i_8 
       (.I0(\wb_dat_o[28]_i_8_0 [11]),
        .I1(\wb_dat_o[28]_i_8_1 [3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o[28]_i_8_1 [11]),
        .I5(sel0[2]),
        .O(\wb_dat_o[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_dat_o[11]_i_9 
       (.I0(p_47_in[2]),
        .I1(\wb_dat_o[28]_i_8_2 [3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o_reg[29]_i_3_0 [0]),
        .O(\wb_dat_o[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80808A80)) 
    \wb_dat_o[14]_i_1 
       (.I0(\ldata[6]_i_6_n_0 ),
        .I1(\ldata_reg[6]_i_5_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(\wb_dat_o_reg[14]_i_2_n_0 ),
        .I4(\wb_dat_o[31]_i_4_n_0 ),
        .O(wbbd_busy_reg_33));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \wb_dat_o[15]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\FSM_onehot_wbbd_state_reg[4] ),
        .O(\FSM_onehot_wbbd_state_reg[0]_10 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \wb_dat_o[15]_i_2 
       (.I0(Q[4]),
        .I1(pre_pass_thru_mgmt_reg_0),
        .I2(pass_thru_mgmt_delay_reg_0),
        .I3(\wb_dat_o_reg[7] ),
        .I4(resetb),
        .O(\FSM_onehot_wbbd_state_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \wb_dat_o[16]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(wbbd_busy_reg),
        .O(\FSM_onehot_wbbd_state_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \wb_dat_o[17]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(wbbd_busy_reg_29),
        .O(\FSM_onehot_wbbd_state_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \wb_dat_o[18]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(wbbd_busy_reg_31),
        .O(\FSM_onehot_wbbd_state_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \wb_dat_o[19]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(wbbd_busy_reg_30),
        .O(\FSM_onehot_wbbd_state_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wb_dat_o[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbbd_busy_reg_29),
        .O(\FSM_onehot_wbbd_state_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \wb_dat_o[23]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\FSM_onehot_wbbd_state_reg[6] ),
        .O(\FSM_onehot_wbbd_state_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \wb_dat_o[23]_i_2 
       (.I0(Q[5]),
        .I1(pre_pass_thru_mgmt_reg_0),
        .I2(pass_thru_mgmt_delay_reg_0),
        .I3(\wb_dat_o_reg[7] ),
        .I4(resetb),
        .O(\FSM_onehot_wbbd_state_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \wb_dat_o[24]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(wbbd_busy_reg),
        .O(\FSM_onehot_wbbd_state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \wb_dat_o[25]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(wbbd_busy_reg_29),
        .O(\FSM_onehot_wbbd_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \wb_dat_o[26]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(wbbd_busy_reg_31),
        .O(\FSM_onehot_wbbd_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \wb_dat_o[27]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(wbbd_busy_reg_30),
        .O(\FSM_onehot_wbbd_state_reg[0] ));
  LUT6 #(
    .INIT(64'h4FFF400000000000)) 
    \wb_dat_o[28]_i_1 
       (.I0(sel0[5]),
        .I1(\wb_dat_o_reg[28]_i_2_n_0 ),
        .I2(sel0[6]),
        .I3(sel0[4]),
        .I4(\wb_dat_o[28]_i_3_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(\wbbd_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_10 
       (.I0(\wb_dat_o_reg[28]_i_4_2 [12]),
        .I1(\wb_dat_o_reg[28]_i_4_3 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_3 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_0 [4]),
        .O(\wb_dat_o[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_11 
       (.I0(\wb_dat_o_reg[28]_i_5_0 [12]),
        .I1(\wb_dat_o_reg[28]_i_5_1 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_1 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_2 [4]),
        .O(\wb_dat_o[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_12 
       (.I0(\wb_dat_o_reg[28]_i_5_2 [12]),
        .I1(\wb_dat_o_reg[28]_i_5_3 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_3 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_0 [4]),
        .O(\wb_dat_o[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \wb_dat_o[28]_i_13 
       (.I0(mprj_i[12]),
        .I1(sel0[0]),
        .I2(mprj_i[4]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[28]_i_22_n_0 ),
        .O(\wb_dat_o[28]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_dat_o[28]_i_18 
       (.I0(\wb_dat_o[28]_i_7_0 ),
        .I1(\wb_dat_o[28]_i_7_1 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o[28]_i_7_2 ),
        .O(\wb_dat_o[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \wb_dat_o[28]_i_20 
       (.I0(\wb_dat_o[28]_i_8_0 [12]),
        .I1(\wb_dat_o[28]_i_8_1 [4]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o[28]_i_8_1 [12]),
        .I5(sel0[2]),
        .O(\wb_dat_o[28]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_dat_o[28]_i_21 
       (.I0(p_47_in[3]),
        .I1(\wb_dat_o[28]_i_8_2 [4]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o_reg[29]_i_3_0 [1]),
        .O(\wb_dat_o[28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_22 
       (.I0(mprj_i[20]),
        .I1(mprj_i[28]),
        .I2(sel0[1]),
        .I3(mprj_i[36]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_2 [4]),
        .O(\wb_dat_o[28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_23 
       (.I0(\wb_dat_o_reg[28]_i_14_0 [12]),
        .I1(\wb_dat_o_reg[28]_i_14_1 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_1 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_2 [4]),
        .O(\wb_dat_o[28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_24 
       (.I0(\wb_dat_o_reg[28]_i_14_2 [12]),
        .I1(\wb_dat_o_reg[28]_i_14_3 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_3 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_0 [4]),
        .O(\wb_dat_o[28]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_25 
       (.I0(\wb_dat_o_reg[28]_i_15_1 [12]),
        .I1(\wb_dat_o_reg[28]_i_15_2 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_2 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_2 [4]),
        .O(\wb_dat_o[28]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_26 
       (.I0(\wb_dat_o_reg[28]_i_15_0 [12]),
        .I1(\wb_dat_o_reg[28]_i_15_3 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_3 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_1 [4]),
        .O(\wb_dat_o[28]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_27 
       (.I0(\wb_dat_o_reg[28]_i_16_0 [12]),
        .I1(\wb_dat_o_reg[28]_i_16_1 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_1 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_2 [4]),
        .O(\wb_dat_o[28]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_28 
       (.I0(\wb_dat_o_reg[28]_i_16_2 [12]),
        .I1(\wb_dat_o_reg[28]_i_16_3 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_3 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_0 [4]),
        .O(\wb_dat_o[28]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAAFCFAFCAA0C0A0C)) 
    \wb_dat_o[28]_i_3 
       (.I0(\wb_dat_o[28]_i_6_n_0 ),
        .I1(\wb_dat_o[28]_i_7_n_0 ),
        .I2(sel0[4]),
        .I3(sel0[6]),
        .I4(sel0[5]),
        .I5(\wb_dat_o[28]_i_8_n_0 ),
        .O(\wb_dat_o[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_33 
       (.I0(\wb_dat_o_reg[28]_i_29_0 [12]),
        .I1(\wb_dat_o_reg[28]_i_29_1 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_1 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o[28]_i_8_0 [4]),
        .O(\wb_dat_o[28]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_34 
       (.I0(\wb_dat_o_reg[28]_i_29_2 [12]),
        .I1(\wb_dat_o_reg[28]_i_29_3 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_3 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_0 [4]),
        .O(\wb_dat_o[28]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_35 
       (.I0(\wb_dat_o_reg[28]_i_30_1 [12]),
        .I1(\wb_dat_o_reg[28]_i_30_2 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_2 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_2 [4]),
        .O(\wb_dat_o[28]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_36 
       (.I0(\wb_dat_o_reg[28]_i_30_0 [12]),
        .I1(\wb_dat_o_reg[28]_i_30_3 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_3 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_1 [4]),
        .O(\wb_dat_o[28]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_37 
       (.I0(\wb_dat_o_reg[28]_i_31_0 [12]),
        .I1(\wb_dat_o_reg[28]_i_31_1 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_1 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_0 [4]),
        .O(\wb_dat_o[28]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_38 
       (.I0(\wb_dat_o_reg[28]_i_31_2 [12]),
        .I1(\wb_dat_o_reg[28]_i_31_3 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_3 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_0 [4]),
        .O(\wb_dat_o[28]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_39 
       (.I0(\wb_dat_o_reg[28]_i_32_0 [12]),
        .I1(\wb_dat_o_reg[28]_i_32_1 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_1 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_2 [4]),
        .O(\wb_dat_o[28]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_40 
       (.I0(\wb_dat_o_reg[28]_i_32_2 [12]),
        .I1(\wb_dat_o_reg[28]_i_32_3 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_3 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_0 [4]),
        .O(\wb_dat_o[28]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_6 
       (.I0(\wb_dat_o[28]_i_13_n_0 ),
        .I1(\wb_dat_o_reg[28]_i_14_n_0 ),
        .I2(sel0[5]),
        .I3(\wb_dat_o_reg[28]_i_15_n_0 ),
        .I4(sel0[3]),
        .I5(\wb_dat_o_reg[28]_i_16_n_0 ),
        .O(\wb_dat_o[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \wb_dat_o[28]_i_7 
       (.I0(\wb_dat_o_reg[28]_i_17_n_0 ),
        .I1(sel0[5]),
        .I2(\wb_dat_o[28]_i_18_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\wb_dat_o[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAC0AACFAAC0)) 
    \wb_dat_o[28]_i_8 
       (.I0(\wb_dat_o_reg[28]_i_19_n_0 ),
        .I1(\wb_dat_o[28]_i_20_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(\wb_dat_o[28]_i_21_n_0 ),
        .I5(sel0[2]),
        .O(\wb_dat_o[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[28]_i_9 
       (.I0(\wb_dat_o_reg[28]_i_4_0 [12]),
        .I1(\wb_dat_o_reg[28]_i_4_1 [4]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_1 [12]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_0 [4]),
        .O(\wb_dat_o[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \wb_dat_o[29]_i_1 
       (.I0(\wb_dat_o[31]_i_4_n_0 ),
        .I1(\wb_dat_o_reg[29]_i_2_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(\wb_dat_o_reg[29]_i_3_n_0 ),
        .I4(\wb_dat_o_reg[29]_i_4_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(wbbd_busy_reg_27));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_dat_o[29]_i_10 
       (.I0(\wb_dat_o[29]_i_15_n_0 ),
        .I1(\wb_dat_o[29]_i_16_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[3]),
        .I4(\wb_dat_o[29]_i_17_n_0 ),
        .O(\wb_dat_o[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[29]_i_11 
       (.I0(\wb_dat_o[29]_i_18_n_0 ),
        .I1(\wb_dat_o[29]_i_19_n_0 ),
        .I2(sel0[5]),
        .I3(\wb_dat_o[29]_i_20_n_0 ),
        .I4(sel0[3]),
        .I5(\wb_dat_o[29]_i_21_n_0 ),
        .O(\wb_dat_o[29]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[29]_i_12 
       (.I0(\wb_dat_o_reg[28]_i_4_1 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_15_0 [5]),
        .I3(sel0[0]),
        .O(\wb_dat_o[29]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[29]_i_13 
       (.I0(\wb_dat_o_reg[28]_i_5_1 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_4_2 [5]),
        .I3(sel0[0]),
        .O(\wb_dat_o[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[29]_i_15 
       (.I0(\wb_dat_o_reg[28]_i_30_3 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_30_1 [5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_24_n_0 ),
        .O(\wb_dat_o[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[29]_i_16 
       (.I0(\wb_dat_o_reg[28]_i_29_3 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_29_0 [5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_25_n_0 ),
        .O(\wb_dat_o[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \wb_dat_o[29]_i_17 
       (.I0(sel0[2]),
        .I1(\wb_dat_o[29]_i_10_0 ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\wb_dat_o[29]_i_10_1 ),
        .I5(\wb_dat_o[29]_i_10_2 ),
        .O(\wb_dat_o[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \wb_dat_o[29]_i_18 
       (.I0(mprj_i[13]),
        .I1(sel0[0]),
        .I2(mprj_i[5]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_26_n_0 ),
        .O(\wb_dat_o[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[29]_i_19 
       (.I0(\wb_dat_o_reg[28]_i_14_3 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_14_0 [5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_27_n_0 ),
        .O(\wb_dat_o[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[29]_i_20 
       (.I0(\wb_dat_o_reg[28]_i_15_3 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_15_1 [5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_28_n_0 ),
        .O(\wb_dat_o[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[29]_i_21 
       (.I0(\wb_dat_o_reg[28]_i_16_3 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_16_0 [5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_29_n_0 ),
        .O(\wb_dat_o[29]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[29]_i_22 
       (.I0(\wb_dat_o_reg[28]_i_31_3 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_31_0 [5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_30_n_0 ),
        .O(\wb_dat_o[29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[29]_i_23 
       (.I0(\wb_dat_o_reg[28]_i_32_3 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_32_0 [5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_31_n_0 ),
        .O(\wb_dat_o[29]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[29]_i_24 
       (.I0(\wb_dat_o_reg[28]_i_30_2 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_29_2 [5]),
        .I3(sel0[0]),
        .O(\wb_dat_o[29]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[29]_i_25 
       (.I0(\wb_dat_o_reg[28]_i_29_1 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o[28]_i_8_0 [5]),
        .I3(sel0[0]),
        .O(\wb_dat_o[29]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[29]_i_26 
       (.I0(mprj_i[21]),
        .I1(mprj_i[29]),
        .I2(sel0[1]),
        .I3(mprj_i[37]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_2 [5]),
        .O(\wb_dat_o[29]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[29]_i_27 
       (.I0(\wb_dat_o_reg[28]_i_14_1 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_5_2 [5]),
        .I3(sel0[0]),
        .O(\wb_dat_o[29]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[29]_i_28 
       (.I0(\wb_dat_o_reg[28]_i_15_2 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_16_2 [5]),
        .I3(sel0[0]),
        .O(\wb_dat_o[29]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[29]_i_29 
       (.I0(\wb_dat_o_reg[28]_i_16_1 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_32_2 [5]),
        .I3(sel0[0]),
        .O(\wb_dat_o[29]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[29]_i_30 
       (.I0(\wb_dat_o_reg[28]_i_31_1 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_30_0 [5]),
        .I3(sel0[0]),
        .O(\wb_dat_o[29]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[29]_i_31 
       (.I0(\wb_dat_o_reg[28]_i_32_1 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_31_2 [5]),
        .I3(sel0[0]),
        .O(\wb_dat_o[29]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[29]_i_5 
       (.I0(\wb_dat_o_reg[28]_i_4_3 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_4_0 [5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_12_n_0 ),
        .O(\wb_dat_o[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[29]_i_6 
       (.I0(\wb_dat_o_reg[28]_i_5_3 [5]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_5_0 [5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[29]_i_13_n_0 ),
        .O(\wb_dat_o[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEBBBAAABA)) 
    \wb_dat_o[29]_i_7 
       (.I0(sel0[3]),
        .I1(irq_spi_reg),
        .I2(in10[6]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(in10[5]),
        .I5(\gpio_configure_reg[35][8] [5]),
        .O(\wb_dat_o[29]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000C808)) 
    \wb_dat_o[29]_i_8 
       (.I0(\wb_dat_o_reg[29]_i_3_0 [2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(D),
        .I4(\ldata[6]_i_14_n_0 ),
        .O(\wb_dat_o[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88B8888888888888)) 
    \wb_dat_o[29]_i_9 
       (.I0(\wb_dat_o_reg[29]_i_14_n_0 ),
        .I1(\ldata[6]_i_14_n_0 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o[28]_i_8_1 [5]),
        .I5(sel0[2]),
        .O(\wb_dat_o[29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wb_dat_o[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbbd_busy_reg_31),
        .O(\FSM_onehot_wbbd_state_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \wb_dat_o[30]_i_1 
       (.I0(\ldata[6]_i_3_n_0 ),
        .I1(\ldata[6]_i_4_n_0 ),
        .I2(\ldata_reg[6]_i_5_n_0 ),
        .I3(\ldata[6]_i_6_n_0 ),
        .O(wbbd_busy_reg_32));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \wb_dat_o[31]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\FSM_onehot_wbbd_state_reg[8] ),
        .O(\FSM_onehot_wbbd_state_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \wb_dat_o[31]_i_10 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\wb_dat_o[28]_i_8_1 [7]),
        .I3(sel0[2]),
        .O(\wb_dat_o[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[31]_i_11 
       (.I0(\wb_dat_o_reg[28]_i_31_3 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_31_0 [7]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_17_n_0 ),
        .O(\wb_dat_o[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[31]_i_12 
       (.I0(\wb_dat_o_reg[28]_i_32_3 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_32_0 [7]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_18_n_0 ),
        .O(\wb_dat_o[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_dat_o[31]_i_13 
       (.I0(\wb_dat_o[31]_i_19_n_0 ),
        .I1(\wb_dat_o[31]_i_20_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[3]),
        .I4(\wb_dat_o[31]_i_21_n_0 ),
        .O(\wb_dat_o[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[31]_i_14 
       (.I0(\wb_dat_o[31]_i_22_n_0 ),
        .I1(\wb_dat_o[31]_i_23_n_0 ),
        .I2(sel0[5]),
        .I3(\wb_dat_o[31]_i_24_n_0 ),
        .I4(sel0[3]),
        .I5(\wb_dat_o[31]_i_25_n_0 ),
        .O(\wb_dat_o[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[31]_i_15 
       (.I0(\wb_dat_o_reg[28]_i_4_1 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_15_0 [7]),
        .I3(sel0[0]),
        .O(\wb_dat_o[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[31]_i_16 
       (.I0(\wb_dat_o_reg[28]_i_5_1 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_4_2 [7]),
        .I3(sel0[0]),
        .O(\wb_dat_o[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[31]_i_17 
       (.I0(\wb_dat_o_reg[28]_i_31_1 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_30_0 [7]),
        .I3(sel0[0]),
        .O(\wb_dat_o[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[31]_i_18 
       (.I0(\wb_dat_o_reg[28]_i_32_1 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_31_2 [7]),
        .I3(sel0[0]),
        .O(\wb_dat_o[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[31]_i_19 
       (.I0(\wb_dat_o_reg[28]_i_30_3 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_30_1 [7]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_26_n_0 ),
        .O(\wb_dat_o[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \wb_dat_o[31]_i_2 
       (.I0(Q[6]),
        .I1(pre_pass_thru_mgmt_reg_0),
        .I2(pass_thru_mgmt_delay_reg_0),
        .I3(\wb_dat_o_reg[7] ),
        .I4(resetb),
        .O(\FSM_onehot_wbbd_state_reg[8] ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[31]_i_20 
       (.I0(\wb_dat_o_reg[28]_i_29_3 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_29_0 [7]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_27_n_0 ),
        .O(\wb_dat_o[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \wb_dat_o[31]_i_21 
       (.I0(sel0[2]),
        .I1(\wb_dat_o[31]_i_13_0 ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\wb_dat_o[31]_i_13_1 ),
        .I5(\wb_dat_o[31]_i_13_2 ),
        .O(\wb_dat_o[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \wb_dat_o[31]_i_22 
       (.I0(mprj_i[15]),
        .I1(sel0[0]),
        .I2(mprj_i[7]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_28_n_0 ),
        .O(\wb_dat_o[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[31]_i_23 
       (.I0(\wb_dat_o_reg[28]_i_14_3 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_14_0 [7]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_29_n_0 ),
        .O(\wb_dat_o[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[31]_i_24 
       (.I0(\wb_dat_o_reg[28]_i_15_3 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_15_1 [7]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_30_n_0 ),
        .O(\wb_dat_o[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[31]_i_25 
       (.I0(\wb_dat_o_reg[28]_i_16_3 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_16_0 [7]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_31_n_0 ),
        .O(\wb_dat_o[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[31]_i_26 
       (.I0(\wb_dat_o_reg[28]_i_30_2 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_29_2 [7]),
        .I3(sel0[0]),
        .O(\wb_dat_o[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[31]_i_27 
       (.I0(\wb_dat_o_reg[28]_i_29_1 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o[28]_i_8_0 [7]),
        .I3(sel0[0]),
        .O(\wb_dat_o[31]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[31]_i_28 
       (.I0(mprj_i[23]),
        .I1(mprj_i[31]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_2 [7]),
        .I4(sel0[0]),
        .O(\wb_dat_o[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[31]_i_29 
       (.I0(\wb_dat_o_reg[28]_i_14_1 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_5_2 [7]),
        .I3(sel0[0]),
        .O(\wb_dat_o[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \wb_dat_o[31]_i_3 
       (.I0(\wb_dat_o[31]_i_4_n_0 ),
        .I1(\wb_dat_o_reg[31]_i_5_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(\wb_dat_o[31]_i_6_n_0 ),
        .I4(\wb_dat_o_reg[31]_i_7_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(wbbd_busy_reg_28));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[31]_i_30 
       (.I0(\wb_dat_o_reg[28]_i_15_2 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_16_2 [7]),
        .I3(sel0[0]),
        .O(\wb_dat_o[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \wb_dat_o[31]_i_31 
       (.I0(\wb_dat_o_reg[28]_i_16_1 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_32_2 [7]),
        .I3(sel0[0]),
        .O(\wb_dat_o[31]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hD5)) 
    \wb_dat_o[31]_i_4 
       (.I0(sel0[4]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .O(\wb_dat_o[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF8C83808)) 
    \wb_dat_o[31]_i_6 
       (.I0(\wb_dat_o[31]_i_10_n_0 ),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\wb_dat_o[31]_i_11_n_0 ),
        .I4(\wb_dat_o[31]_i_12_n_0 ),
        .O(\wb_dat_o[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[31]_i_8 
       (.I0(\wb_dat_o_reg[28]_i_4_3 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_4_0 [7]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_15_n_0 ),
        .O(\wb_dat_o[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \wb_dat_o[31]_i_9 
       (.I0(\wb_dat_o_reg[28]_i_5_3 [7]),
        .I1(sel0[1]),
        .I2(\wb_dat_o_reg[28]_i_5_0 [7]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\wb_dat_o[31]_i_16_n_0 ),
        .O(\wb_dat_o[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wb_dat_o[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbbd_busy_reg_30),
        .O(\FSM_onehot_wbbd_state_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wb_dat_o[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\wbbd_addr_reg[5] ),
        .O(\FSM_onehot_wbbd_state_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wb_dat_o[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbbd_busy_reg_27),
        .O(\FSM_onehot_wbbd_state_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \wb_dat_o[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\FSM_onehot_wbbd_state_reg[2] ),
        .O(\FSM_onehot_wbbd_state_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFEAEAAAA)) 
    \wb_dat_o[6]_i_2 
       (.I0(Q[0]),
        .I1(\ldata[6]_i_3_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(\ldata_reg[6]_i_5_n_0 ),
        .I4(\ldata[6]_i_6_n_0 ),
        .O(\FSM_onehot_wbbd_state_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \wb_dat_o[7]_i_1 
       (.I0(Q[2]),
        .I1(pre_pass_thru_mgmt_reg_0),
        .I2(pass_thru_mgmt_delay_reg_0),
        .I3(\wb_dat_o_reg[7] ),
        .I4(resetb),
        .O(\FSM_onehot_wbbd_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wb_dat_o[7]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbbd_busy_reg_28),
        .O(\FSM_onehot_wbbd_state_reg[3] ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \wb_dat_o[8]_i_1 
       (.I0(\wb_dat_o[31]_i_4_n_0 ),
        .I1(\wb_dat_o_reg[8]_i_2_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(\wb_dat_o[8]_i_3_n_0 ),
        .I4(\wb_dat_o[8]_i_4_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(wbbd_busy_reg));
  LUT6 #(
    .INIT(64'hA0CFA0C0A0C0A0C0)) 
    \wb_dat_o[8]_i_13 
       (.I0(\wb_dat_o[8]_i_27_n_0 ),
        .I1(\wb_dat_o[8]_i_28_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\wb_dat_o[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_14 
       (.I0(\wb_dat_o_reg[28]_i_4_0 [8]),
        .I1(\wb_dat_o_reg[28]_i_4_1 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_1 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_0 [0]),
        .O(\wb_dat_o[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_15 
       (.I0(\wb_dat_o_reg[28]_i_4_2 [8]),
        .I1(\wb_dat_o_reg[28]_i_4_3 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_3 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_0 [0]),
        .O(\wb_dat_o[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_16 
       (.I0(\wb_dat_o_reg[28]_i_5_0 [8]),
        .I1(\wb_dat_o_reg[28]_i_5_1 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_1 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_2 [0]),
        .O(\wb_dat_o[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_17 
       (.I0(\wb_dat_o_reg[28]_i_5_2 [8]),
        .I1(\wb_dat_o_reg[28]_i_5_3 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_3 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_0 [0]),
        .O(\wb_dat_o[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_20 
       (.I0(\wb_dat_o[28]_i_8_0 [8]),
        .I1(\wb_dat_o[28]_i_8_1 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o[28]_i_8_1 [8]),
        .I4(sel0[0]),
        .I5(p_44_in[0]),
        .O(\wb_dat_o[8]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_dat_o[8]_i_27 
       (.I0(\wb_dat_o[8]_i_13_0 ),
        .I1(\wb_dat_o[8]_i_13_1 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o[8]_i_13_2 ),
        .O(\wb_dat_o[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_28 
       (.I0(ext_reset),
        .I1(user_irq),
        .I2(sel0[1]),
        .I3(pll_bypass_reg_0),
        .I4(sel0[0]),
        .I5(pll_ena_reg),
        .O(\wb_dat_o[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_29 
       (.I0(\wb_dat_o_reg[28]_i_31_0 [8]),
        .I1(\wb_dat_o_reg[28]_i_31_1 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_1 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_0 [0]),
        .O(\wb_dat_o[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAC0AACFAAC0)) 
    \wb_dat_o[8]_i_3 
       (.I0(\wb_dat_o_reg[8]_i_7_n_0 ),
        .I1(\wb_dat_o[8]_i_8_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(\wb_dat_o[8]_i_9_n_0 ),
        .I5(sel0[2]),
        .O(\wb_dat_o[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_30 
       (.I0(\wb_dat_o_reg[28]_i_31_2 [8]),
        .I1(\wb_dat_o_reg[28]_i_31_3 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_3 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_0 [0]),
        .O(\wb_dat_o[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_31 
       (.I0(\wb_dat_o_reg[28]_i_32_0 [8]),
        .I1(\wb_dat_o_reg[28]_i_32_1 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_1 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_2 [0]),
        .O(\wb_dat_o[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_32 
       (.I0(\wb_dat_o_reg[28]_i_32_2 [8]),
        .I1(\wb_dat_o_reg[28]_i_32_3 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_3 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_0 [0]),
        .O(\wb_dat_o[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_33 
       (.I0(\wb_dat_o_reg[28]_i_14_0 [8]),
        .I1(\wb_dat_o_reg[28]_i_14_1 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_1 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_2 [0]),
        .O(\wb_dat_o[8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_34 
       (.I0(\wb_dat_o_reg[28]_i_14_2 [8]),
        .I1(\wb_dat_o_reg[28]_i_14_3 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_3 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_0 [0]),
        .O(\wb_dat_o[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_35 
       (.I0(mprj_i[16]),
        .I1(mprj_i[24]),
        .I2(sel0[1]),
        .I3(mprj_i[32]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_2 [0]),
        .O(\wb_dat_o[8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_36 
       (.I0(hkspi_disable_reg_0),
        .I1(\wb_dat_o_reg[11]_i_21_0 [0]),
        .I2(sel0[1]),
        .I3(mprj_i[0]),
        .I4(sel0[0]),
        .I5(mprj_i[8]),
        .O(\wb_dat_o[8]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_37 
       (.I0(\wb_dat_o_reg[28]_i_16_0 [8]),
        .I1(\wb_dat_o_reg[28]_i_16_1 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_1 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_2 [0]),
        .O(\wb_dat_o[8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_38 
       (.I0(\wb_dat_o_reg[28]_i_16_2 [8]),
        .I1(\wb_dat_o_reg[28]_i_16_3 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_3 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_0 [0]),
        .O(\wb_dat_o[8]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_39 
       (.I0(\wb_dat_o_reg[28]_i_15_1 [8]),
        .I1(\wb_dat_o_reg[28]_i_15_2 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_2 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_2 [0]),
        .O(\wb_dat_o[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_4 
       (.I0(\wb_dat_o_reg[8]_i_10_n_0 ),
        .I1(\wb_dat_o_reg[8]_i_11_n_0 ),
        .I2(sel0[6]),
        .I3(\wb_dat_o_reg[8]_i_12_n_0 ),
        .I4(sel0[5]),
        .I5(\wb_dat_o[8]_i_13_n_0 ),
        .O(\wb_dat_o[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_40 
       (.I0(\wb_dat_o_reg[28]_i_15_0 [8]),
        .I1(\wb_dat_o_reg[28]_i_15_3 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_3 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_1 [0]),
        .O(\wb_dat_o[8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_41 
       (.I0(\wb_dat_o_reg[28]_i_29_0 [8]),
        .I1(\wb_dat_o_reg[28]_i_29_1 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_1 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o[28]_i_8_0 [0]),
        .O(\wb_dat_o[8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_42 
       (.I0(\wb_dat_o_reg[28]_i_29_2 [8]),
        .I1(\wb_dat_o_reg[28]_i_29_3 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_3 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_0 [0]),
        .O(\wb_dat_o[8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_43 
       (.I0(\wb_dat_o_reg[28]_i_30_1 [8]),
        .I1(\wb_dat_o_reg[28]_i_30_2 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_2 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_2 [0]),
        .O(\wb_dat_o[8]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_44 
       (.I0(\wb_dat_o_reg[28]_i_30_0 [8]),
        .I1(\wb_dat_o_reg[28]_i_30_3 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_3 [8]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_1 [0]),
        .O(\wb_dat_o[8]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wb_dat_o[8]_i_45 
       (.I0(pre_pass_thru_mgmt_reg_0),
        .I1(pass_thru_mgmt_delay_reg_0),
        .I2(\wb_dat_o_reg[7] ),
        .O(ext_reset));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8888888)) 
    \wb_dat_o[8]_i_8 
       (.I0(\wb_dat_o[8]_i_20_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(trap_output_dest),
        .O(\wb_dat_o[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_i_9 
       (.I0(\wb_dat_o[8]_i_3_0 ),
        .I1(\wb_dat_o[28]_i_8_2 [0]),
        .I2(sel0[1]),
        .I3(\wb_dat_o[10]_i_3_0 [0]),
        .I4(sel0[0]),
        .I5(\pll_trim_reg[24] ),
        .O(\wb_dat_o[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \wb_dat_o[9]_i_1 
       (.I0(\wb_dat_o[31]_i_4_n_0 ),
        .I1(\wb_dat_o_reg[9]_i_2_n_0 ),
        .I2(\ldata[6]_i_4_n_0 ),
        .I3(\wb_dat_o[9]_i_3_n_0 ),
        .I4(\wb_dat_o[9]_i_4_n_0 ),
        .I5(\ldata[6]_i_6_n_0 ),
        .O(wbbd_busy_reg_29));
  LUT6 #(
    .INIT(64'hA0A0A0A0000F00C0)) 
    \wb_dat_o[9]_i_13 
       (.I0(\wb_dat_o[9]_i_27_n_0 ),
        .I1(pll_dco_ena_reg),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\wb_dat_o[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_14 
       (.I0(\wb_dat_o_reg[28]_i_4_0 [9]),
        .I1(\wb_dat_o_reg[28]_i_4_1 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_1 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_0 [1]),
        .O(\wb_dat_o[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_15 
       (.I0(\wb_dat_o_reg[28]_i_4_2 [9]),
        .I1(\wb_dat_o_reg[28]_i_4_3 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_4_3 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_0 [1]),
        .O(\wb_dat_o[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_16 
       (.I0(\wb_dat_o_reg[28]_i_5_0 [9]),
        .I1(\wb_dat_o_reg[28]_i_5_1 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_1 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_4_2 [1]),
        .O(\wb_dat_o[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_17 
       (.I0(\wb_dat_o_reg[28]_i_5_2 [9]),
        .I1(\wb_dat_o_reg[28]_i_5_3 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_5_3 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_0 [1]),
        .O(\wb_dat_o[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_20 
       (.I0(\wb_dat_o[28]_i_8_0 [9]),
        .I1(\wb_dat_o[28]_i_8_1 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o[28]_i_8_1 [9]),
        .I4(sel0[0]),
        .I5(p_44_in[1]),
        .O(\wb_dat_o[9]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_dat_o[9]_i_27 
       (.I0(\wb_dat_o[9]_i_13_0 ),
        .I1(\wb_dat_o[9]_i_13_1 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\wb_dat_o[9]_i_13_2 ),
        .O(\wb_dat_o[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_28 
       (.I0(\wb_dat_o_reg[28]_i_31_0 [9]),
        .I1(\wb_dat_o_reg[28]_i_31_1 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_1 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_0 [1]),
        .O(\wb_dat_o[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_29 
       (.I0(\wb_dat_o_reg[28]_i_31_2 [9]),
        .I1(\wb_dat_o_reg[28]_i_31_3 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_31_3 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_0 [1]),
        .O(\wb_dat_o[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAC0AACFAAC0)) 
    \wb_dat_o[9]_i_3 
       (.I0(\wb_dat_o_reg[9]_i_7_n_0 ),
        .I1(\wb_dat_o[9]_i_8_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(\wb_dat_o[9]_i_9_n_0 ),
        .I5(sel0[2]),
        .O(\wb_dat_o[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_30 
       (.I0(\wb_dat_o_reg[28]_i_32_0 [9]),
        .I1(\wb_dat_o_reg[28]_i_32_1 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_1 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_31_2 [1]),
        .O(\wb_dat_o[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_31 
       (.I0(\wb_dat_o_reg[28]_i_32_2 [9]),
        .I1(\wb_dat_o_reg[28]_i_32_3 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_32_3 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_0 [1]),
        .O(\wb_dat_o[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_32 
       (.I0(\wb_dat_o_reg[28]_i_14_0 [9]),
        .I1(\wb_dat_o_reg[28]_i_14_1 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_1 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_5_2 [1]),
        .O(\wb_dat_o[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_33 
       (.I0(\wb_dat_o_reg[28]_i_14_2 [9]),
        .I1(\wb_dat_o_reg[28]_i_14_3 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_14_3 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_0 [1]),
        .O(\wb_dat_o[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_34 
       (.I0(mprj_i[17]),
        .I1(mprj_i[25]),
        .I2(sel0[1]),
        .I3(mprj_i[33]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_14_2 [1]),
        .O(\wb_dat_o[9]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[9]_i_35 
       (.I0(\wb_dat_o_reg[11]_i_21_0 [1]),
        .I1(sel0[1]),
        .I2(mprj_i[1]),
        .I3(sel0[0]),
        .I4(mprj_i[9]),
        .O(\wb_dat_o[9]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_36 
       (.I0(\wb_dat_o_reg[28]_i_16_0 [9]),
        .I1(\wb_dat_o_reg[28]_i_16_1 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_1 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_32_2 [1]),
        .O(\wb_dat_o[9]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_37 
       (.I0(\wb_dat_o_reg[28]_i_16_2 [9]),
        .I1(\wb_dat_o_reg[28]_i_16_3 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_16_3 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_0 [1]),
        .O(\wb_dat_o[9]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_38 
       (.I0(\wb_dat_o_reg[28]_i_15_1 [9]),
        .I1(\wb_dat_o_reg[28]_i_15_2 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_2 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_16_2 [1]),
        .O(\wb_dat_o[9]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_39 
       (.I0(\wb_dat_o_reg[28]_i_15_0 [9]),
        .I1(\wb_dat_o_reg[28]_i_15_3 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_15_3 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_15_1 [1]),
        .O(\wb_dat_o[9]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_4 
       (.I0(\wb_dat_o_reg[9]_i_10_n_0 ),
        .I1(\wb_dat_o_reg[9]_i_11_n_0 ),
        .I2(sel0[6]),
        .I3(\wb_dat_o_reg[9]_i_12_n_0 ),
        .I4(sel0[5]),
        .I5(\wb_dat_o[9]_i_13_n_0 ),
        .O(\wb_dat_o[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_40 
       (.I0(\wb_dat_o_reg[28]_i_29_0 [9]),
        .I1(\wb_dat_o_reg[28]_i_29_1 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_1 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o[28]_i_8_0 [1]),
        .O(\wb_dat_o[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_41 
       (.I0(\wb_dat_o_reg[28]_i_29_2 [9]),
        .I1(\wb_dat_o_reg[28]_i_29_3 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_29_3 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_0 [1]),
        .O(\wb_dat_o[9]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_42 
       (.I0(\wb_dat_o_reg[28]_i_30_1 [9]),
        .I1(\wb_dat_o_reg[28]_i_30_2 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_2 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_29_2 [1]),
        .O(\wb_dat_o[9]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_43 
       (.I0(\wb_dat_o_reg[28]_i_30_0 [9]),
        .I1(\wb_dat_o_reg[28]_i_30_3 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o_reg[28]_i_30_3 [9]),
        .I4(sel0[0]),
        .I5(\wb_dat_o_reg[28]_i_30_1 [1]),
        .O(\wb_dat_o[9]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8888888)) 
    \wb_dat_o[9]_i_8 
       (.I0(\wb_dat_o[9]_i_20_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(p_45_in[0]),
        .O(\wb_dat_o[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_i_9 
       (.I0(p_47_in[0]),
        .I1(\wb_dat_o[28]_i_8_2 [1]),
        .I2(sel0[1]),
        .I3(\wb_dat_o[10]_i_3_0 [1]),
        .I4(sel0[0]),
        .I5(\pll_trim_reg[25] ),
        .O(\wb_dat_o[9]_i_9_n_0 ));
  MUXF8 \wb_dat_o_reg[10]_i_10 
       (.I0(\wb_dat_o_reg[10]_i_21_n_0 ),
        .I1(\wb_dat_o_reg[10]_i_22_n_0 ),
        .O(\wb_dat_o_reg[10]_i_10_n_0 ),
        .S(sel0[3]));
  MUXF8 \wb_dat_o_reg[10]_i_11 
       (.I0(\wb_dat_o_reg[10]_i_23_n_0 ),
        .I1(\wb_dat_o_reg[10]_i_24_n_0 ),
        .O(\wb_dat_o_reg[10]_i_11_n_0 ),
        .S(sel0[3]));
  MUXF8 \wb_dat_o_reg[10]_i_12 
       (.I0(\wb_dat_o_reg[10]_i_25_n_0 ),
        .I1(\wb_dat_o_reg[10]_i_26_n_0 ),
        .O(\wb_dat_o_reg[10]_i_12_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[10]_i_18 
       (.I0(\wb_dat_o[10]_i_28_n_0 ),
        .I1(\wb_dat_o[10]_i_29_n_0 ),
        .O(\wb_dat_o_reg[10]_i_18_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[10]_i_19 
       (.I0(\wb_dat_o[10]_i_30_n_0 ),
        .I1(\wb_dat_o[10]_i_31_n_0 ),
        .O(\wb_dat_o_reg[10]_i_19_n_0 ),
        .S(sel0[2]));
  MUXF8 \wb_dat_o_reg[10]_i_2 
       (.I0(\wb_dat_o_reg[10]_i_5_n_0 ),
        .I1(\wb_dat_o_reg[10]_i_6_n_0 ),
        .O(\wb_dat_o_reg[10]_i_2_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[10]_i_21 
       (.I0(\wb_dat_o[10]_i_32_n_0 ),
        .I1(\wb_dat_o[10]_i_33_n_0 ),
        .O(\wb_dat_o_reg[10]_i_21_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[10]_i_22 
       (.I0(\wb_dat_o[10]_i_34_n_0 ),
        .I1(\wb_dat_o[10]_i_35_n_0 ),
        .O(\wb_dat_o_reg[10]_i_22_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[10]_i_23 
       (.I0(\wb_dat_o[10]_i_36_n_0 ),
        .I1(\wb_dat_o[10]_i_37_n_0 ),
        .O(\wb_dat_o_reg[10]_i_23_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[10]_i_24 
       (.I0(\wb_dat_o[10]_i_38_n_0 ),
        .I1(\wb_dat_o[10]_i_39_n_0 ),
        .O(\wb_dat_o_reg[10]_i_24_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[10]_i_25 
       (.I0(\wb_dat_o[10]_i_40_n_0 ),
        .I1(\wb_dat_o[10]_i_41_n_0 ),
        .O(\wb_dat_o_reg[10]_i_25_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[10]_i_26 
       (.I0(\wb_dat_o[10]_i_42_n_0 ),
        .I1(\wb_dat_o[10]_i_43_n_0 ),
        .O(\wb_dat_o_reg[10]_i_26_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[10]_i_5 
       (.I0(\wb_dat_o[10]_i_14_n_0 ),
        .I1(\wb_dat_o[10]_i_15_n_0 ),
        .O(\wb_dat_o_reg[10]_i_5_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[10]_i_6 
       (.I0(\wb_dat_o[10]_i_16_n_0 ),
        .I1(\wb_dat_o[10]_i_17_n_0 ),
        .O(\wb_dat_o_reg[10]_i_6_n_0 ),
        .S(sel0[2]));
  MUXF8 \wb_dat_o_reg[10]_i_7 
       (.I0(\wb_dat_o_reg[10]_i_18_n_0 ),
        .I1(\wb_dat_o_reg[10]_i_19_n_0 ),
        .O(\wb_dat_o_reg[10]_i_7_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[11]_i_16 
       (.I0(\wb_dat_o[11]_i_25_n_0 ),
        .I1(\wb_dat_o[11]_i_26_n_0 ),
        .O(\wb_dat_o_reg[11]_i_16_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[11]_i_17 
       (.I0(\wb_dat_o[11]_i_27_n_0 ),
        .I1(\wb_dat_o[11]_i_28_n_0 ),
        .O(\wb_dat_o_reg[11]_i_17_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[11]_i_18 
       (.I0(\wb_dat_o[11]_i_29_n_0 ),
        .I1(\wb_dat_o[11]_i_30_n_0 ),
        .O(\wb_dat_o_reg[11]_i_18_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[11]_i_19 
       (.I0(\wb_dat_o[11]_i_31_n_0 ),
        .I1(\wb_dat_o[11]_i_32_n_0 ),
        .O(\wb_dat_o_reg[11]_i_19_n_0 ),
        .S(sel0[2]));
  MUXF8 \wb_dat_o_reg[11]_i_2 
       (.I0(\wb_dat_o_reg[11]_i_5_n_0 ),
        .I1(\wb_dat_o_reg[11]_i_6_n_0 ),
        .O(\wb_dat_o_reg[11]_i_2_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[11]_i_21 
       (.I0(\wb_dat_o[11]_i_33_n_0 ),
        .I1(\wb_dat_o[11]_i_34_n_0 ),
        .O(\wb_dat_o_reg[11]_i_21_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[11]_i_22 
       (.I0(\wb_dat_o[11]_i_35_n_0 ),
        .I1(\wb_dat_o[11]_i_36_n_0 ),
        .O(\wb_dat_o_reg[11]_i_22_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[11]_i_23 
       (.I0(\wb_dat_o[11]_i_37_n_0 ),
        .I1(\wb_dat_o[11]_i_38_n_0 ),
        .O(\wb_dat_o_reg[11]_i_23_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[11]_i_24 
       (.I0(\wb_dat_o[11]_i_39_n_0 ),
        .I1(\wb_dat_o[11]_i_40_n_0 ),
        .O(\wb_dat_o_reg[11]_i_24_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[11]_i_4 
       (.I0(\wb_dat_o[11]_i_10_n_0 ),
        .I1(\wb_dat_o[11]_i_11_n_0 ),
        .O(\wb_dat_o_reg[11]_i_4_n_0 ),
        .S(sel0[6]));
  MUXF7 \wb_dat_o_reg[11]_i_5 
       (.I0(\wb_dat_o[11]_i_12_n_0 ),
        .I1(\wb_dat_o[11]_i_13_n_0 ),
        .O(\wb_dat_o_reg[11]_i_5_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[11]_i_6 
       (.I0(\wb_dat_o[11]_i_14_n_0 ),
        .I1(\wb_dat_o[11]_i_15_n_0 ),
        .O(\wb_dat_o_reg[11]_i_6_n_0 ),
        .S(sel0[2]));
  MUXF8 \wb_dat_o_reg[11]_i_7 
       (.I0(\wb_dat_o_reg[11]_i_16_n_0 ),
        .I1(\wb_dat_o_reg[11]_i_17_n_0 ),
        .O(\wb_dat_o_reg[11]_i_7_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[14]_i_2 
       (.I0(\ldata[6]_i_7_n_0 ),
        .I1(\ldata[6]_i_8_n_0 ),
        .O(\wb_dat_o_reg[14]_i_2_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[28]_i_14 
       (.I0(\wb_dat_o[28]_i_23_n_0 ),
        .I1(\wb_dat_o[28]_i_24_n_0 ),
        .O(\wb_dat_o_reg[28]_i_14_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[28]_i_15 
       (.I0(\wb_dat_o[28]_i_25_n_0 ),
        .I1(\wb_dat_o[28]_i_26_n_0 ),
        .O(\wb_dat_o_reg[28]_i_15_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[28]_i_16 
       (.I0(\wb_dat_o[28]_i_27_n_0 ),
        .I1(\wb_dat_o[28]_i_28_n_0 ),
        .O(\wb_dat_o_reg[28]_i_16_n_0 ),
        .S(sel0[2]));
  MUXF8 \wb_dat_o_reg[28]_i_17 
       (.I0(\wb_dat_o_reg[28]_i_29_n_0 ),
        .I1(\wb_dat_o_reg[28]_i_30_n_0 ),
        .O(\wb_dat_o_reg[28]_i_17_n_0 ),
        .S(sel0[3]));
  MUXF8 \wb_dat_o_reg[28]_i_19 
       (.I0(\wb_dat_o_reg[28]_i_31_n_0 ),
        .I1(\wb_dat_o_reg[28]_i_32_n_0 ),
        .O(\wb_dat_o_reg[28]_i_19_n_0 ),
        .S(sel0[3]));
  MUXF8 \wb_dat_o_reg[28]_i_2 
       (.I0(\wb_dat_o_reg[28]_i_4_n_0 ),
        .I1(\wb_dat_o_reg[28]_i_5_n_0 ),
        .O(\wb_dat_o_reg[28]_i_2_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[28]_i_29 
       (.I0(\wb_dat_o[28]_i_33_n_0 ),
        .I1(\wb_dat_o[28]_i_34_n_0 ),
        .O(\wb_dat_o_reg[28]_i_29_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[28]_i_30 
       (.I0(\wb_dat_o[28]_i_35_n_0 ),
        .I1(\wb_dat_o[28]_i_36_n_0 ),
        .O(\wb_dat_o_reg[28]_i_30_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[28]_i_31 
       (.I0(\wb_dat_o[28]_i_37_n_0 ),
        .I1(\wb_dat_o[28]_i_38_n_0 ),
        .O(\wb_dat_o_reg[28]_i_31_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[28]_i_32 
       (.I0(\wb_dat_o[28]_i_39_n_0 ),
        .I1(\wb_dat_o[28]_i_40_n_0 ),
        .O(\wb_dat_o_reg[28]_i_32_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[28]_i_4 
       (.I0(\wb_dat_o[28]_i_9_n_0 ),
        .I1(\wb_dat_o[28]_i_10_n_0 ),
        .O(\wb_dat_o_reg[28]_i_4_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[28]_i_5 
       (.I0(\wb_dat_o[28]_i_11_n_0 ),
        .I1(\wb_dat_o[28]_i_12_n_0 ),
        .O(\wb_dat_o_reg[28]_i_5_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[29]_i_14 
       (.I0(\wb_dat_o[29]_i_22_n_0 ),
        .I1(\wb_dat_o[29]_i_23_n_0 ),
        .O(\wb_dat_o_reg[29]_i_14_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[29]_i_2 
       (.I0(\wb_dat_o[29]_i_5_n_0 ),
        .I1(\wb_dat_o[29]_i_6_n_0 ),
        .O(\wb_dat_o_reg[29]_i_2_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[29]_i_3 
       (.I0(\wb_dat_o[29]_i_8_n_0 ),
        .I1(\wb_dat_o[29]_i_9_n_0 ),
        .O(\wb_dat_o_reg[29]_i_3_n_0 ),
        .S(\wb_dat_o[29]_i_7_n_0 ));
  MUXF7 \wb_dat_o_reg[29]_i_4 
       (.I0(\wb_dat_o[29]_i_10_n_0 ),
        .I1(\wb_dat_o[29]_i_11_n_0 ),
        .O(\wb_dat_o_reg[29]_i_4_n_0 ),
        .S(sel0[6]));
  MUXF7 \wb_dat_o_reg[31]_i_5 
       (.I0(\wb_dat_o[31]_i_8_n_0 ),
        .I1(\wb_dat_o[31]_i_9_n_0 ),
        .O(\wb_dat_o_reg[31]_i_5_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[31]_i_7 
       (.I0(\wb_dat_o[31]_i_13_n_0 ),
        .I1(\wb_dat_o[31]_i_14_n_0 ),
        .O(\wb_dat_o_reg[31]_i_7_n_0 ),
        .S(sel0[6]));
  MUXF8 \wb_dat_o_reg[8]_i_10 
       (.I0(\wb_dat_o_reg[8]_i_21_n_0 ),
        .I1(\wb_dat_o_reg[8]_i_22_n_0 ),
        .O(\wb_dat_o_reg[8]_i_10_n_0 ),
        .S(sel0[3]));
  MUXF8 \wb_dat_o_reg[8]_i_11 
       (.I0(\wb_dat_o_reg[8]_i_23_n_0 ),
        .I1(\wb_dat_o_reg[8]_i_24_n_0 ),
        .O(\wb_dat_o_reg[8]_i_11_n_0 ),
        .S(sel0[3]));
  MUXF8 \wb_dat_o_reg[8]_i_12 
       (.I0(\wb_dat_o_reg[8]_i_25_n_0 ),
        .I1(\wb_dat_o_reg[8]_i_26_n_0 ),
        .O(\wb_dat_o_reg[8]_i_12_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[8]_i_18 
       (.I0(\wb_dat_o[8]_i_29_n_0 ),
        .I1(\wb_dat_o[8]_i_30_n_0 ),
        .O(\wb_dat_o_reg[8]_i_18_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[8]_i_19 
       (.I0(\wb_dat_o[8]_i_31_n_0 ),
        .I1(\wb_dat_o[8]_i_32_n_0 ),
        .O(\wb_dat_o_reg[8]_i_19_n_0 ),
        .S(sel0[2]));
  MUXF8 \wb_dat_o_reg[8]_i_2 
       (.I0(\wb_dat_o_reg[8]_i_5_n_0 ),
        .I1(\wb_dat_o_reg[8]_i_6_n_0 ),
        .O(\wb_dat_o_reg[8]_i_2_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[8]_i_21 
       (.I0(\wb_dat_o[8]_i_33_n_0 ),
        .I1(\wb_dat_o[8]_i_34_n_0 ),
        .O(\wb_dat_o_reg[8]_i_21_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[8]_i_22 
       (.I0(\wb_dat_o[8]_i_35_n_0 ),
        .I1(\wb_dat_o[8]_i_36_n_0 ),
        .O(\wb_dat_o_reg[8]_i_22_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[8]_i_23 
       (.I0(\wb_dat_o[8]_i_37_n_0 ),
        .I1(\wb_dat_o[8]_i_38_n_0 ),
        .O(\wb_dat_o_reg[8]_i_23_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[8]_i_24 
       (.I0(\wb_dat_o[8]_i_39_n_0 ),
        .I1(\wb_dat_o[8]_i_40_n_0 ),
        .O(\wb_dat_o_reg[8]_i_24_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[8]_i_25 
       (.I0(\wb_dat_o[8]_i_41_n_0 ),
        .I1(\wb_dat_o[8]_i_42_n_0 ),
        .O(\wb_dat_o_reg[8]_i_25_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[8]_i_26 
       (.I0(\wb_dat_o[8]_i_43_n_0 ),
        .I1(\wb_dat_o[8]_i_44_n_0 ),
        .O(\wb_dat_o_reg[8]_i_26_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[8]_i_5 
       (.I0(\wb_dat_o[8]_i_14_n_0 ),
        .I1(\wb_dat_o[8]_i_15_n_0 ),
        .O(\wb_dat_o_reg[8]_i_5_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[8]_i_6 
       (.I0(\wb_dat_o[8]_i_16_n_0 ),
        .I1(\wb_dat_o[8]_i_17_n_0 ),
        .O(\wb_dat_o_reg[8]_i_6_n_0 ),
        .S(sel0[2]));
  MUXF8 \wb_dat_o_reg[8]_i_7 
       (.I0(\wb_dat_o_reg[8]_i_18_n_0 ),
        .I1(\wb_dat_o_reg[8]_i_19_n_0 ),
        .O(\wb_dat_o_reg[8]_i_7_n_0 ),
        .S(sel0[3]));
  MUXF8 \wb_dat_o_reg[9]_i_10 
       (.I0(\wb_dat_o_reg[9]_i_21_n_0 ),
        .I1(\wb_dat_o_reg[9]_i_22_n_0 ),
        .O(\wb_dat_o_reg[9]_i_10_n_0 ),
        .S(sel0[3]));
  MUXF8 \wb_dat_o_reg[9]_i_11 
       (.I0(\wb_dat_o_reg[9]_i_23_n_0 ),
        .I1(\wb_dat_o_reg[9]_i_24_n_0 ),
        .O(\wb_dat_o_reg[9]_i_11_n_0 ),
        .S(sel0[3]));
  MUXF8 \wb_dat_o_reg[9]_i_12 
       (.I0(\wb_dat_o_reg[9]_i_25_n_0 ),
        .I1(\wb_dat_o_reg[9]_i_26_n_0 ),
        .O(\wb_dat_o_reg[9]_i_12_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[9]_i_18 
       (.I0(\wb_dat_o[9]_i_28_n_0 ),
        .I1(\wb_dat_o[9]_i_29_n_0 ),
        .O(\wb_dat_o_reg[9]_i_18_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[9]_i_19 
       (.I0(\wb_dat_o[9]_i_30_n_0 ),
        .I1(\wb_dat_o[9]_i_31_n_0 ),
        .O(\wb_dat_o_reg[9]_i_19_n_0 ),
        .S(sel0[2]));
  MUXF8 \wb_dat_o_reg[9]_i_2 
       (.I0(\wb_dat_o_reg[9]_i_5_n_0 ),
        .I1(\wb_dat_o_reg[9]_i_6_n_0 ),
        .O(\wb_dat_o_reg[9]_i_2_n_0 ),
        .S(sel0[3]));
  MUXF7 \wb_dat_o_reg[9]_i_21 
       (.I0(\wb_dat_o[9]_i_32_n_0 ),
        .I1(\wb_dat_o[9]_i_33_n_0 ),
        .O(\wb_dat_o_reg[9]_i_21_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[9]_i_22 
       (.I0(\wb_dat_o[9]_i_34_n_0 ),
        .I1(\wb_dat_o[9]_i_35_n_0 ),
        .O(\wb_dat_o_reg[9]_i_22_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[9]_i_23 
       (.I0(\wb_dat_o[9]_i_36_n_0 ),
        .I1(\wb_dat_o[9]_i_37_n_0 ),
        .O(\wb_dat_o_reg[9]_i_23_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[9]_i_24 
       (.I0(\wb_dat_o[9]_i_38_n_0 ),
        .I1(\wb_dat_o[9]_i_39_n_0 ),
        .O(\wb_dat_o_reg[9]_i_24_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[9]_i_25 
       (.I0(\wb_dat_o[9]_i_40_n_0 ),
        .I1(\wb_dat_o[9]_i_41_n_0 ),
        .O(\wb_dat_o_reg[9]_i_25_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[9]_i_26 
       (.I0(\wb_dat_o[9]_i_42_n_0 ),
        .I1(\wb_dat_o[9]_i_43_n_0 ),
        .O(\wb_dat_o_reg[9]_i_26_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[9]_i_5 
       (.I0(\wb_dat_o[9]_i_14_n_0 ),
        .I1(\wb_dat_o[9]_i_15_n_0 ),
        .O(\wb_dat_o_reg[9]_i_5_n_0 ),
        .S(sel0[2]));
  MUXF7 \wb_dat_o_reg[9]_i_6 
       (.I0(\wb_dat_o[9]_i_16_n_0 ),
        .I1(\wb_dat_o[9]_i_17_n_0 ),
        .O(\wb_dat_o_reg[9]_i_6_n_0 ),
        .S(sel0[2]));
  MUXF8 \wb_dat_o_reg[9]_i_7 
       (.I0(\wb_dat_o_reg[9]_i_18_n_0 ),
        .I1(\wb_dat_o_reg[9]_i_19_n_0 ),
        .O(\wb_dat_o_reg[9]_i_7_n_0 ),
        .S(sel0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    writemode_i_1
       (.I0(mprj_i[2]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(p_0_in0),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .I5(writemode_reg_n_0),
        .O(writemode_i_1_n_0));
  FDCE writemode_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(writemode_i_1_n_0),
        .Q(writemode_reg_n_0));
  LUT6 #(
    .INIT(64'hA000000080000000)) 
    wrstb_i_1
       (.I0(\count_reg_n_0_[2] ),
        .I1(writemode_reg_n_0),
        .I2(\count_reg_n_0_[0] ),
        .I3(p_0_in0),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(wrstb),
        .O(wrstb_i_1_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    wrstb_reg
       (.C(mprj_i[4]),
        .CE(1'b1),
        .CLR(\FSM_onehot_state[4]_i_2_n_0 ),
        .D(wrstb_i_1_n_0),
        .Q(wrstb));
endmodule

(* ORIG_REF_NAME = "mgmt_core" *) 
module design_1_caravel_0_0_mgmt_core
   (int_rst,
    multiregimpl1_regs1,
    dbg_uart_rx_rx_d,
    uart_pending_re,
    multiregimpl0_regs1,
    uart_phy_rx_rx_d,
    uart_tx_trigger_d,
    uart_tx_fifo_syncfifo_writable,
    uart_rx_trigger_d,
    uart_rx_fifo_readable,
    gpioin0_pending_re,
    gpioin0_gpioin0_trigger_d,
    gpioin1_pending_re,
    gpioin1_gpioin1_trigger_d,
    gpioin2_pending_re,
    gpioin2_gpioin2_trigger_d,
    gpioin3_pending_re,
    gpioin3_gpioin3_trigger_d,
    gpioin3_gpioin3_trigger,
    gpioin4_pending_re,
    gpioin4_gpioin4_trigger_d,
    gpioin4_gpioin4_trigger,
    gpioin5_pending_re,
    gpioin5_gpioin5_trigger_d,
    gpioin5_gpioin5_trigger,
    flash_clk,
    E,
    flash_io0_oeb,
    flash_io0_do,
    spi_cs_n,
    uartwishbonebridge_rs232phyrx_state,
    uartwishbonebridge_rs232phytx_state,
    dbg_uart_tx_tick_reg_0,
    state,
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0,
    mgmtsoc_vexriscv_debug_bus_ack_reg_0,
    mgmtsoc_master_tx_fifo_source_valid_reg_0,
    p_0_in33_in,
    litespi_grant,
    debug_mode_storage_reg_0,
    debug_oeb_storage_reg_0,
    gpio_mode1_storage_reg_0,
    gpio_mode0_storage_reg_0,
    gpio_out_storage_reg_0,
    gpio_ien_storage,
    gpio_oe_storage,
    mprj_wb_iena_storage_reg_0,
    spi_enabled_storage_reg_0,
    spi_sdo,
    rs232phy_rs232phyrx_state,
    uart_tx_fifo_readable,
    rs232phy_rs232phytx_state,
    uart_phy_tx_tick_reg_0,
    uart_pending_status_reg,
    uart_enabled_storage,
    gpioin0_gpioin0_mode_storage,
    gpioin0_gpioin0_edge_storage,
    gpioin0_pending_r,
    gpioin0_gpioin0_pending,
    gpioin0_enable_storage,
    gpioin1_gpioin1_mode_storage,
    gpioin1_gpioin1_edge_storage,
    gpioin1_pending_r,
    gpioin1_gpioin1_pending,
    gpioin1_enable_storage,
    gpioin2_gpioin2_mode_storage,
    gpioin2_gpioin2_edge_storage,
    gpioin2_pending_r,
    gpioin2_gpioin2_pending,
    gpioin2_enable_storage,
    gpioin3_gpioin3_mode_storage,
    gpioin3_gpioin3_edge_storage,
    gpioin3_pending_r,
    gpioin3_gpioin3_pending,
    gpioin3_enable_storage,
    gpioin4_gpioin4_mode_storage,
    gpioin4_gpioin4_edge_storage,
    gpioin4_pending_r,
    gpioin4_gpioin4_pending,
    gpioin4_enable_storage,
    gpioin5_gpioin5_mode_storage,
    gpioin5_gpioin5_edge_storage,
    gpioin5_pending_r,
    gpioin5_gpioin5_pending,
    gpioin5_enable_storage,
    mgmtsoc_litespimmap_burst_cs,
    spi_sck,
    \uart_phy_tx_data_reg[0]_0 ,
    sys_uart_tx,
    dbg_uart_dbg_uart_tx,
    mgmtsoc_vexriscv_i_cmd_valid,
    \dbg_uart_address_reg[2]_0 ,
    \FSM_onehot_grant_reg[2]_0 ,
    D,
    \FSM_onehot_grant_reg[2]_1 ,
    \FSM_onehot_grant_reg[2]_2 ,
    \dbg_uart_address_reg[19]_0 ,
    Q,
    state_reg_0,
    \FSM_onehot_grant_reg[2]_3 ,
    \FSM_onehot_grant_reg[2]_4 ,
    \dbg_uart_data_reg[0]_0 ,
    \FSM_onehot_grant_reg[2]_5 ,
    \dbg_uart_address_reg[2]_1 ,
    state_reg_1,
    \FSM_onehot_grant_reg[2]_6 ,
    \FSM_onehot_grant_reg[2]_7 ,
    \FSM_onehot_grant_reg[2]_8 ,
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg_1,
    mgmtsoc_vexriscv_transfer_complete,
    mgmtsoc_vexriscv_i_cmd_payload_data0,
    mgmtsoc_vexriscv_transfer_in_progress,
    uartwishbonebridge_state,
    \dbg_uart_rx_count_reg[3]_0 ,
    \uartwishbonebridge_state_reg[0]_0 ,
    p_1_in,
    ready_reg,
    \la_oe_storage_reg[65]_0 ,
    \la_out_storage_reg[65]_0 ,
    ready_reg_0,
    CLK,
    \FSM_onehot_wbbd_state_reg[0] ,
    \FSM_onehot_wbbd_state_reg[3] ,
    \FSM_onehot_wbbd_state_reg[1] ,
    \FSM_onehot_wbbd_state_reg[1]_0 ,
    mgmt_io_oeb_hk,
    \FSM_onehot_wbbd_state_reg[0]_0 ,
    \FSM_onehot_wbbd_state_reg[3]_0 ,
    \FSM_onehot_wbbd_state_reg[3]_1 ,
    \FSM_onehot_wbbd_state_reg[3]_2 ,
    \FSM_onehot_wbbd_state_reg[3]_3 ,
    \FSM_onehot_wbbd_state_reg[3]_4 ,
    \FSM_onehot_wbbd_state_reg[5] ,
    \FSM_onehot_wbbd_state_reg[1]_1 ,
    \FSM_onehot_grant_reg[2]_9 ,
    mgmt_io_out_hk,
    flash_csb,
    spimaster_state,
    O664,
    dbg_uart_tx_sink_ready10_out,
    \FSM_sequential_switch_Fetcher_l362_reg[1] ,
    \dbg_uart_address_reg[10]_0 ,
    \uart_pending_r_reg[0]_0 ,
    \uart_pending_r_reg[1]_0 ,
    uart_tx_fifo_syncfifo_re,
    \dbg_uart_tx_data_reg[0]_0 ,
    mprj_dat_o_core,
    sync_array_muxed,
    \mgmtsoc_litespimmap_count_reg[7]_0 ,
    \FSM_onehot_grant_reg[2]_10 ,
    csrbank18_sel,
    csrbank17_sel,
    csrbank16_sel,
    \FSM_onehot_grant_reg[2]_11 ,
    \FSM_onehot_grant_reg[2]_12 ,
    \FSM_onehot_grant_reg[2]_13 ,
    csrbank5_sel,
    \FSM_onehot_grant_reg[2]_14 ,
    state_reg_2,
    mgmtsoc_adr1,
    mgmtsoc_litespimmap_cs,
    \uartwishbonebridge_state_reg[2]_0 ,
    \uart_phy_rx_count_reg[3]_0 ,
    uart_rx_fifo_syncfifo_readable,
    rs232phy_rs232phytx_state_reg_0,
    wb_rst_i,
    clock,
    flash_io1_di,
    gpio,
    la_input,
    user_irq,
    uartwishbonebridge_rs232phyrx_state_reg_0,
    uartwishbonebridge_rs232phytx_state_reg_0,
    state_reg_3,
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg_2,
    mgmtsoc_vexriscv_debug_bus_ack_reg_1,
    mgmtsoc_master_tx_fifo_source_valid_reg_1,
    mgmtsoc_master_cs_storage_reg_0,
    litespi_grant_reg_0,
    debug_mode_storage_reg_1,
    debug_oeb_storage_reg_1,
    gpio_mode1_storage_reg_1,
    gpio_mode0_storage_reg_1,
    gpio_out_storage_reg_1,
    gpio_ien_storage_reg_0,
    gpio_oe_storage_reg_0,
    mprj_wb_iena_storage_reg_1,
    spi_enabled_storage_reg_1,
    spi_mosi_reg_0,
    multiregimpl0_regs0_reg_0,
    rs232phy_rs232phyrx_state_reg_0,
    uart_rx_fifo_readable_reg_0,
    uart_tx_fifo_readable_reg_0,
    rs232phy_rs232phytx_state_reg_1,
    uart_tx_pending_reg_0,
    uart_rx_pending_reg_0,
    uart_enabled_storage_reg_0,
    gpioin0_gpioin0_mode_storage_reg_0,
    gpioin0_gpioin0_edge_storage_reg_0,
    gpioin0_pending_r_reg_0,
    gpioin0_gpioin0_pending_reg_0,
    gpioin0_enable_storage_reg_0,
    gpioin1_gpioin1_mode_storage_reg_0,
    gpioin1_gpioin1_edge_storage_reg_0,
    gpioin1_pending_r_reg_0,
    gpioin1_gpioin1_pending_reg_0,
    gpioin1_enable_storage_reg_0,
    gpioin2_gpioin2_mode_storage_reg_0,
    gpioin2_gpioin2_edge_storage_reg_0,
    gpioin2_pending_r_reg_0,
    gpioin2_gpioin2_pending_reg_0,
    gpioin2_enable_storage_reg_0,
    gpioin3_gpioin3_mode_storage_reg_0,
    gpioin3_gpioin3_edge_storage_reg_0,
    gpioin3_pending_r_reg_0,
    gpioin3_gpioin3_pending_reg_0,
    gpioin3_enable_storage_reg_0,
    gpioin4_gpioin4_mode_storage_reg_0,
    gpioin4_gpioin4_edge_storage_reg_0,
    gpioin4_pending_r_reg_0,
    gpioin4_gpioin4_pending_reg_0,
    gpioin4_enable_storage_reg_0,
    gpioin5_gpioin5_mode_storage_reg_0,
    gpioin5_gpioin5_edge_storage_reg_0,
    gpioin5_pending_r_reg_0,
    gpioin5_gpioin5_pending_reg_0,
    gpioin5_enable_storage_reg_0,
    mgmtsoc_litespimmap_burst_cs_reg_0,
    sys_uart_tx_reg_0,
    dbg_uart_dbg_uart_tx_reg_0,
    mgmtsoc_vexriscv_i_cmd_valid_reg_0,
    \wbbd_addr[2]_i_5 ,
    mprj_ack_i_core,
    O,
    \count_reg[8]_0 ,
    \count[0]_i_2__0 ,
    \count_reg[12]_0 ,
    \count_reg[16]_0 ,
    \count_reg[20] ,
    \count_reg[24] ,
    \count_reg[28] ,
    \count_reg[31] ,
    caravel_rstn_buf,
    wbbd_write_reg,
    \mprj_o[35] ,
    out,
    \wbbd_addr_reg[0] ,
    \wbbd_addr_reg[4] ,
    \wbbd_addr[4]_i_3 ,
    \wbbd_addr[1]_i_3 ,
    \wbbd_addr_reg[3] ,
    \wbbd_addr_reg[0]_0 ,
    \wbbd_addr_reg[2] ,
    \wbbd_addr_reg[2]_0 ,
    \wbbd_addr[1]_i_3_0 ,
    \wbbd_addr_reg[4]_0 ,
    \wbbd_addr_reg[4]_1 ,
    mprj_i,
    \mprj_o[35]_0 ,
    pass_thru_mgmt_delay,
    \mprj_o[0] ,
    hk_dat_i,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[31] ,
    hk_ack_i);
  output int_rst;
  output multiregimpl1_regs1;
  output dbg_uart_rx_rx_d;
  output uart_pending_re;
  output multiregimpl0_regs1;
  output uart_phy_rx_rx_d;
  output uart_tx_trigger_d;
  output uart_tx_fifo_syncfifo_writable;
  output uart_rx_trigger_d;
  output uart_rx_fifo_readable;
  output gpioin0_pending_re;
  output gpioin0_gpioin0_trigger_d;
  output gpioin1_pending_re;
  output gpioin1_gpioin1_trigger_d;
  output gpioin2_pending_re;
  output gpioin2_gpioin2_trigger_d;
  output gpioin3_pending_re;
  output gpioin3_gpioin3_trigger_d;
  output gpioin3_gpioin3_trigger;
  output gpioin4_pending_re;
  output gpioin4_gpioin4_trigger_d;
  output gpioin4_gpioin4_trigger;
  output gpioin5_pending_re;
  output gpioin5_gpioin5_trigger_d;
  output gpioin5_gpioin5_trigger;
  output flash_clk;
  output [0:0]E;
  output flash_io0_oeb;
  output flash_io0_do;
  output spi_cs_n;
  output uartwishbonebridge_rs232phyrx_state;
  output uartwishbonebridge_rs232phytx_state;
  output [0:0]dbg_uart_tx_tick_reg_0;
  output state;
  output mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0;
  output mgmtsoc_vexriscv_debug_bus_ack_reg_0;
  output mgmtsoc_master_tx_fifo_source_valid_reg_0;
  output p_0_in33_in;
  output litespi_grant;
  output debug_mode_storage_reg_0;
  output debug_oeb_storage_reg_0;
  output gpio_mode1_storage_reg_0;
  output gpio_mode0_storage_reg_0;
  output gpio_out_storage_reg_0;
  output gpio_ien_storage;
  output gpio_oe_storage;
  output mprj_wb_iena_storage_reg_0;
  output spi_enabled_storage_reg_0;
  output spi_sdo;
  output rs232phy_rs232phyrx_state;
  output uart_tx_fifo_readable;
  output rs232phy_rs232phytx_state;
  output [0:0]uart_phy_tx_tick_reg_0;
  output [1:0]uart_pending_status_reg;
  output uart_enabled_storage;
  output gpioin0_gpioin0_mode_storage;
  output gpioin0_gpioin0_edge_storage;
  output gpioin0_pending_r;
  output gpioin0_gpioin0_pending;
  output gpioin0_enable_storage;
  output gpioin1_gpioin1_mode_storage;
  output gpioin1_gpioin1_edge_storage;
  output gpioin1_pending_r;
  output gpioin1_gpioin1_pending;
  output gpioin1_enable_storage;
  output gpioin2_gpioin2_mode_storage;
  output gpioin2_gpioin2_edge_storage;
  output gpioin2_pending_r;
  output gpioin2_gpioin2_pending;
  output gpioin2_enable_storage;
  output gpioin3_gpioin3_mode_storage;
  output gpioin3_gpioin3_edge_storage;
  output gpioin3_pending_r;
  output gpioin3_gpioin3_pending;
  output gpioin3_enable_storage;
  output gpioin4_gpioin4_mode_storage;
  output gpioin4_gpioin4_edge_storage;
  output gpioin4_pending_r;
  output gpioin4_gpioin4_pending;
  output gpioin4_enable_storage;
  output gpioin5_gpioin5_mode_storage;
  output gpioin5_gpioin5_edge_storage;
  output gpioin5_pending_r;
  output gpioin5_gpioin5_pending;
  output gpioin5_enable_storage;
  output mgmtsoc_litespimmap_burst_cs;
  output spi_sck;
  output \uart_phy_tx_data_reg[0]_0 ;
  output sys_uart_tx;
  output dbg_uart_dbg_uart_tx;
  output mgmtsoc_vexriscv_i_cmd_valid;
  output \dbg_uart_address_reg[2]_0 ;
  output \FSM_onehot_grant_reg[2]_0 ;
  output [5:0]D;
  output \FSM_onehot_grant_reg[2]_1 ;
  output \FSM_onehot_grant_reg[2]_2 ;
  output \dbg_uart_address_reg[19]_0 ;
  output [3:0]Q;
  output state_reg_0;
  output \FSM_onehot_grant_reg[2]_3 ;
  output \FSM_onehot_grant_reg[2]_4 ;
  output [0:0]\dbg_uart_data_reg[0]_0 ;
  output \FSM_onehot_grant_reg[2]_5 ;
  output \dbg_uart_address_reg[2]_1 ;
  output state_reg_1;
  output \FSM_onehot_grant_reg[2]_6 ;
  output \FSM_onehot_grant_reg[2]_7 ;
  output \FSM_onehot_grant_reg[2]_8 ;
  output mgmtsoc_vexriscv_transfer_wait_for_ack_reg_1;
  output mgmtsoc_vexriscv_transfer_complete;
  output mgmtsoc_vexriscv_i_cmd_payload_data0;
  output mgmtsoc_vexriscv_transfer_in_progress;
  output [2:0]uartwishbonebridge_state;
  output \dbg_uart_rx_count_reg[3]_0 ;
  output \uartwishbonebridge_state_reg[0]_0 ;
  output [31:0]p_1_in;
  output [0:0]ready_reg;
  output [0:0]\la_oe_storage_reg[65]_0 ;
  output [0:0]\la_out_storage_reg[65]_0 ;
  output ready_reg_0;
  output CLK;
  output \FSM_onehot_wbbd_state_reg[0] ;
  output \FSM_onehot_wbbd_state_reg[3] ;
  output [0:0]\FSM_onehot_wbbd_state_reg[1] ;
  output \FSM_onehot_wbbd_state_reg[1]_0 ;
  output [1:0]mgmt_io_oeb_hk;
  output [0:0]\FSM_onehot_wbbd_state_reg[0]_0 ;
  output \FSM_onehot_wbbd_state_reg[3]_0 ;
  output \FSM_onehot_wbbd_state_reg[3]_1 ;
  output \FSM_onehot_wbbd_state_reg[3]_2 ;
  output \FSM_onehot_wbbd_state_reg[3]_3 ;
  output \FSM_onehot_wbbd_state_reg[3]_4 ;
  output \FSM_onehot_wbbd_state_reg[5] ;
  output \FSM_onehot_wbbd_state_reg[1]_1 ;
  output \FSM_onehot_grant_reg[2]_9 ;
  output [1:0]mgmt_io_out_hk;
  output flash_csb;
  output [1:0]spimaster_state;
  output [0:0]O664;
  output dbg_uart_tx_sink_ready10_out;
  output \FSM_sequential_switch_Fetcher_l362_reg[1] ;
  output \dbg_uart_address_reg[10]_0 ;
  output \uart_pending_r_reg[0]_0 ;
  output \uart_pending_r_reg[1]_0 ;
  output uart_tx_fifo_syncfifo_re;
  output [0:0]\dbg_uart_tx_data_reg[0]_0 ;
  output [31:0]mprj_dat_o_core;
  output sync_array_muxed;
  output [0:0]\mgmtsoc_litespimmap_count_reg[7]_0 ;
  output \FSM_onehot_grant_reg[2]_10 ;
  output csrbank18_sel;
  output csrbank17_sel;
  output csrbank16_sel;
  output \FSM_onehot_grant_reg[2]_11 ;
  output \FSM_onehot_grant_reg[2]_12 ;
  output \FSM_onehot_grant_reg[2]_13 ;
  output csrbank5_sel;
  output \FSM_onehot_grant_reg[2]_14 ;
  output state_reg_2;
  output mgmtsoc_adr1;
  output mgmtsoc_litespimmap_cs;
  output \uartwishbonebridge_state_reg[2]_0 ;
  output \uart_phy_rx_count_reg[3]_0 ;
  output uart_rx_fifo_syncfifo_readable;
  output rs232phy_rs232phytx_state_reg_0;
  input wb_rst_i;
  input clock;
  input flash_io1_di;
  input gpio;
  input [31:0]la_input;
  input [2:0]user_irq;
  input uartwishbonebridge_rs232phyrx_state_reg_0;
  input uartwishbonebridge_rs232phytx_state_reg_0;
  input state_reg_3;
  input mgmtsoc_vexriscv_transfer_wait_for_ack_reg_2;
  input mgmtsoc_vexriscv_debug_bus_ack_reg_1;
  input mgmtsoc_master_tx_fifo_source_valid_reg_1;
  input mgmtsoc_master_cs_storage_reg_0;
  input litespi_grant_reg_0;
  input debug_mode_storage_reg_1;
  input debug_oeb_storage_reg_1;
  input gpio_mode1_storage_reg_1;
  input gpio_mode0_storage_reg_1;
  input gpio_out_storage_reg_1;
  input gpio_ien_storage_reg_0;
  input gpio_oe_storage_reg_0;
  input mprj_wb_iena_storage_reg_1;
  input spi_enabled_storage_reg_1;
  input spi_mosi_reg_0;
  input multiregimpl0_regs0_reg_0;
  input rs232phy_rs232phyrx_state_reg_0;
  input uart_rx_fifo_readable_reg_0;
  input uart_tx_fifo_readable_reg_0;
  input rs232phy_rs232phytx_state_reg_1;
  input uart_tx_pending_reg_0;
  input uart_rx_pending_reg_0;
  input uart_enabled_storage_reg_0;
  input gpioin0_gpioin0_mode_storage_reg_0;
  input gpioin0_gpioin0_edge_storage_reg_0;
  input gpioin0_pending_r_reg_0;
  input gpioin0_gpioin0_pending_reg_0;
  input gpioin0_enable_storage_reg_0;
  input gpioin1_gpioin1_mode_storage_reg_0;
  input gpioin1_gpioin1_edge_storage_reg_0;
  input gpioin1_pending_r_reg_0;
  input gpioin1_gpioin1_pending_reg_0;
  input gpioin1_enable_storage_reg_0;
  input gpioin2_gpioin2_mode_storage_reg_0;
  input gpioin2_gpioin2_edge_storage_reg_0;
  input gpioin2_pending_r_reg_0;
  input gpioin2_gpioin2_pending_reg_0;
  input gpioin2_enable_storage_reg_0;
  input gpioin3_gpioin3_mode_storage_reg_0;
  input gpioin3_gpioin3_edge_storage_reg_0;
  input gpioin3_pending_r_reg_0;
  input gpioin3_gpioin3_pending_reg_0;
  input gpioin3_enable_storage_reg_0;
  input gpioin4_gpioin4_mode_storage_reg_0;
  input gpioin4_gpioin4_edge_storage_reg_0;
  input gpioin4_pending_r_reg_0;
  input gpioin4_gpioin4_pending_reg_0;
  input gpioin4_enable_storage_reg_0;
  input gpioin5_gpioin5_mode_storage_reg_0;
  input gpioin5_gpioin5_edge_storage_reg_0;
  input gpioin5_pending_r_reg_0;
  input gpioin5_gpioin5_pending_reg_0;
  input gpioin5_enable_storage_reg_0;
  input mgmtsoc_litespimmap_burst_cs_reg_0;
  input sys_uart_tx_reg_0;
  input dbg_uart_dbg_uart_tx_reg_0;
  input mgmtsoc_vexriscv_i_cmd_valid_reg_0;
  input \wbbd_addr[2]_i_5 ;
  input mprj_ack_i_core;
  input [3:0]O;
  input [3:0]\count_reg[8]_0 ;
  input \count[0]_i_2__0 ;
  input [3:0]\count_reg[12]_0 ;
  input [3:0]\count_reg[16]_0 ;
  input [3:0]\count_reg[20] ;
  input [3:0]\count_reg[24] ;
  input [3:0]\count_reg[28] ;
  input [2:0]\count_reg[31] ;
  input caravel_rstn_buf;
  input [5:0]wbbd_write_reg;
  input [0:0]\mprj_o[35] ;
  input [5:0]out;
  input \wbbd_addr_reg[0] ;
  input \wbbd_addr_reg[4] ;
  input \wbbd_addr[4]_i_3 ;
  input \wbbd_addr[1]_i_3 ;
  input \wbbd_addr_reg[3] ;
  input \wbbd_addr_reg[0]_0 ;
  input \wbbd_addr_reg[2] ;
  input \wbbd_addr_reg[2]_0 ;
  input \wbbd_addr[1]_i_3_0 ;
  input \wbbd_addr_reg[4]_0 ;
  input \wbbd_addr_reg[4]_1 ;
  input [3:0]mprj_i;
  input [1:0]\mprj_o[35]_0 ;
  input pass_thru_mgmt_delay;
  input [0:0]\mprj_o[0] ;
  input [31:0]hk_dat_i;
  input [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[31] ;
  input hk_ack_i;

  wire CLK;
  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_grant[2]_i_2_n_0 ;
  wire \FSM_onehot_grant_reg[2]_0 ;
  wire \FSM_onehot_grant_reg[2]_1 ;
  wire \FSM_onehot_grant_reg[2]_10 ;
  wire \FSM_onehot_grant_reg[2]_11 ;
  wire \FSM_onehot_grant_reg[2]_12 ;
  wire \FSM_onehot_grant_reg[2]_13 ;
  wire \FSM_onehot_grant_reg[2]_14 ;
  wire \FSM_onehot_grant_reg[2]_2 ;
  wire \FSM_onehot_grant_reg[2]_3 ;
  wire \FSM_onehot_grant_reg[2]_4 ;
  wire \FSM_onehot_grant_reg[2]_5 ;
  wire \FSM_onehot_grant_reg[2]_6 ;
  wire \FSM_onehot_grant_reg[2]_7 ;
  wire \FSM_onehot_grant_reg[2]_8 ;
  wire \FSM_onehot_grant_reg[2]_9 ;
  wire \FSM_onehot_grant_reg_n_0_[0] ;
  wire \FSM_onehot_wbbd_state_reg[0] ;
  wire [0:0]\FSM_onehot_wbbd_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_wbbd_state_reg[1] ;
  wire \FSM_onehot_wbbd_state_reg[1]_0 ;
  wire \FSM_onehot_wbbd_state_reg[1]_1 ;
  wire \FSM_onehot_wbbd_state_reg[3] ;
  wire \FSM_onehot_wbbd_state_reg[3]_0 ;
  wire \FSM_onehot_wbbd_state_reg[3]_1 ;
  wire \FSM_onehot_wbbd_state_reg[3]_2 ;
  wire \FSM_onehot_wbbd_state_reg[3]_3 ;
  wire \FSM_onehot_wbbd_state_reg[3]_4 ;
  wire \FSM_onehot_wbbd_state_reg[5] ;
  wire \FSM_sequential_litespiphy_state[0]_i_3_n_0 ;
  wire \FSM_sequential_litespiphy_state[1]_i_3_n_0 ;
  wire \FSM_sequential_litespiphy_state[1]_i_4_n_0 ;
  wire \FSM_sequential_litespiphy_state[1]_i_5_n_0 ;
  wire \FSM_sequential_litespiphy_state[1]_i_6_n_0 ;
  wire \FSM_sequential_litespiphy_state[1]_i_7_n_0 ;
  wire \FSM_sequential_spimaster_state[0]_i_1_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_10_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_11_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_12_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_13_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_16_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_17_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_1_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_20_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_21_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_22_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_23_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_24_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_25_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_26_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_27_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_28_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_29_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_2_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_30_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_31_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_32_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_33_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_34_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_4_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_5_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_7_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_8_n_0 ;
  wire \FSM_sequential_spimaster_state[1]_i_9_n_0 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_14_n_2 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_14_n_3 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_15_n_0 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_15_n_1 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_15_n_2 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_15_n_3 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_18_n_0 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_18_n_1 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_18_n_2 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_18_n_3 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_19_n_0 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_19_n_1 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_19_n_2 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_19_n_3 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_3_n_3 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_6_n_0 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_6_n_1 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_6_n_2 ;
  wire \FSM_sequential_spimaster_state_reg[1]_i_6_n_3 ;
  wire \FSM_sequential_switch_Fetcher_l362_reg[1] ;
  wire [3:0]O;
  wire [0:0]O664;
  wire [3:0]Q;
  wire RAM128_n_0;
  wire RAM128_n_1;
  wire RAM128_n_10;
  wire RAM128_n_11;
  wire RAM128_n_12;
  wire RAM128_n_13;
  wire RAM128_n_14;
  wire RAM128_n_15;
  wire RAM128_n_16;
  wire RAM128_n_17;
  wire RAM128_n_18;
  wire RAM128_n_19;
  wire RAM128_n_2;
  wire RAM128_n_20;
  wire RAM128_n_21;
  wire RAM128_n_22;
  wire RAM128_n_23;
  wire RAM128_n_24;
  wire RAM128_n_25;
  wire RAM128_n_26;
  wire RAM128_n_27;
  wire RAM128_n_28;
  wire RAM128_n_29;
  wire RAM128_n_3;
  wire RAM128_n_30;
  wire RAM128_n_31;
  wire RAM128_n_4;
  wire RAM128_n_5;
  wire RAM128_n_6;
  wire RAM128_n_7;
  wire RAM128_n_8;
  wire RAM128_n_9;
  wire RAM_reg_i_52_n_0;
  wire VexRiscv_n_112;
  wire VexRiscv_n_114;
  wire VexRiscv_n_118;
  wire VexRiscv_n_119;
  wire VexRiscv_n_122;
  wire VexRiscv_n_127;
  wire VexRiscv_n_133;
  wire VexRiscv_n_134;
  wire VexRiscv_n_135;
  wire VexRiscv_n_136;
  wire VexRiscv_n_137;
  wire VexRiscv_n_138;
  wire VexRiscv_n_139;
  wire VexRiscv_n_17;
  wire VexRiscv_n_176;
  wire VexRiscv_n_177;
  wire VexRiscv_n_178;
  wire VexRiscv_n_179;
  wire VexRiscv_n_18;
  wire VexRiscv_n_180;
  wire VexRiscv_n_181;
  wire VexRiscv_n_182;
  wire VexRiscv_n_183;
  wire VexRiscv_n_19;
  wire VexRiscv_n_20;
  wire VexRiscv_n_203;
  wire VexRiscv_n_204;
  wire VexRiscv_n_205;
  wire VexRiscv_n_206;
  wire VexRiscv_n_208;
  wire VexRiscv_n_209;
  wire VexRiscv_n_21;
  wire VexRiscv_n_211;
  wire VexRiscv_n_212;
  wire VexRiscv_n_213;
  wire VexRiscv_n_214;
  wire VexRiscv_n_215;
  wire VexRiscv_n_216;
  wire VexRiscv_n_217;
  wire VexRiscv_n_218;
  wire VexRiscv_n_22;
  wire VexRiscv_n_227;
  wire VexRiscv_n_229;
  wire VexRiscv_n_23;
  wire VexRiscv_n_230;
  wire VexRiscv_n_231;
  wire VexRiscv_n_232;
  wire VexRiscv_n_233;
  wire VexRiscv_n_234;
  wire VexRiscv_n_235;
  wire VexRiscv_n_236;
  wire VexRiscv_n_237;
  wire VexRiscv_n_238;
  wire VexRiscv_n_239;
  wire VexRiscv_n_24;
  wire VexRiscv_n_240;
  wire VexRiscv_n_241;
  wire VexRiscv_n_242;
  wire VexRiscv_n_243;
  wire VexRiscv_n_244;
  wire VexRiscv_n_245;
  wire VexRiscv_n_246;
  wire VexRiscv_n_25;
  wire VexRiscv_n_26;
  wire VexRiscv_n_261;
  wire VexRiscv_n_262;
  wire VexRiscv_n_263;
  wire VexRiscv_n_264;
  wire VexRiscv_n_265;
  wire VexRiscv_n_266;
  wire VexRiscv_n_267;
  wire VexRiscv_n_268;
  wire VexRiscv_n_269;
  wire VexRiscv_n_27;
  wire VexRiscv_n_270;
  wire VexRiscv_n_271;
  wire VexRiscv_n_272;
  wire VexRiscv_n_273;
  wire VexRiscv_n_274;
  wire VexRiscv_n_275;
  wire VexRiscv_n_276;
  wire VexRiscv_n_277;
  wire VexRiscv_n_278;
  wire VexRiscv_n_279;
  wire VexRiscv_n_28;
  wire VexRiscv_n_280;
  wire VexRiscv_n_281;
  wire VexRiscv_n_282;
  wire VexRiscv_n_283;
  wire VexRiscv_n_284;
  wire VexRiscv_n_285;
  wire VexRiscv_n_286;
  wire VexRiscv_n_287;
  wire VexRiscv_n_288;
  wire VexRiscv_n_289;
  wire VexRiscv_n_29;
  wire VexRiscv_n_290;
  wire VexRiscv_n_291;
  wire VexRiscv_n_292;
  wire VexRiscv_n_293;
  wire VexRiscv_n_294;
  wire VexRiscv_n_295;
  wire VexRiscv_n_296;
  wire VexRiscv_n_297;
  wire VexRiscv_n_298;
  wire VexRiscv_n_299;
  wire VexRiscv_n_30;
  wire VexRiscv_n_300;
  wire VexRiscv_n_301;
  wire VexRiscv_n_302;
  wire VexRiscv_n_303;
  wire VexRiscv_n_304;
  wire VexRiscv_n_305;
  wire VexRiscv_n_306;
  wire VexRiscv_n_307;
  wire VexRiscv_n_308;
  wire VexRiscv_n_309;
  wire VexRiscv_n_31;
  wire VexRiscv_n_310;
  wire VexRiscv_n_311;
  wire VexRiscv_n_312;
  wire VexRiscv_n_313;
  wire VexRiscv_n_314;
  wire VexRiscv_n_315;
  wire VexRiscv_n_316;
  wire VexRiscv_n_317;
  wire VexRiscv_n_318;
  wire VexRiscv_n_319;
  wire VexRiscv_n_32;
  wire VexRiscv_n_320;
  wire VexRiscv_n_321;
  wire VexRiscv_n_322;
  wire VexRiscv_n_323;
  wire VexRiscv_n_324;
  wire VexRiscv_n_325;
  wire VexRiscv_n_326;
  wire VexRiscv_n_327;
  wire VexRiscv_n_328;
  wire VexRiscv_n_329;
  wire VexRiscv_n_33;
  wire VexRiscv_n_330;
  wire VexRiscv_n_331;
  wire VexRiscv_n_332;
  wire VexRiscv_n_333;
  wire VexRiscv_n_334;
  wire VexRiscv_n_335;
  wire VexRiscv_n_336;
  wire VexRiscv_n_337;
  wire VexRiscv_n_338;
  wire VexRiscv_n_339;
  wire VexRiscv_n_34;
  wire VexRiscv_n_340;
  wire VexRiscv_n_341;
  wire VexRiscv_n_342;
  wire VexRiscv_n_343;
  wire VexRiscv_n_344;
  wire VexRiscv_n_345;
  wire VexRiscv_n_346;
  wire VexRiscv_n_347;
  wire VexRiscv_n_348;
  wire VexRiscv_n_349;
  wire VexRiscv_n_35;
  wire VexRiscv_n_350;
  wire VexRiscv_n_351;
  wire VexRiscv_n_352;
  wire VexRiscv_n_353;
  wire VexRiscv_n_354;
  wire VexRiscv_n_355;
  wire VexRiscv_n_356;
  wire VexRiscv_n_357;
  wire VexRiscv_n_358;
  wire VexRiscv_n_359;
  wire VexRiscv_n_36;
  wire VexRiscv_n_360;
  wire VexRiscv_n_363;
  wire VexRiscv_n_364;
  wire VexRiscv_n_365;
  wire VexRiscv_n_366;
  wire VexRiscv_n_367;
  wire VexRiscv_n_37;
  wire VexRiscv_n_370;
  wire VexRiscv_n_371;
  wire VexRiscv_n_372;
  wire VexRiscv_n_373;
  wire VexRiscv_n_374;
  wire VexRiscv_n_375;
  wire VexRiscv_n_376;
  wire VexRiscv_n_377;
  wire VexRiscv_n_379;
  wire VexRiscv_n_38;
  wire VexRiscv_n_380;
  wire VexRiscv_n_387;
  wire VexRiscv_n_39;
  wire VexRiscv_n_392;
  wire VexRiscv_n_40;
  wire VexRiscv_n_41;
  wire VexRiscv_n_42;
  wire VexRiscv_n_423;
  wire VexRiscv_n_424;
  wire VexRiscv_n_425;
  wire VexRiscv_n_426;
  wire VexRiscv_n_427;
  wire VexRiscv_n_428;
  wire VexRiscv_n_429;
  wire VexRiscv_n_43;
  wire VexRiscv_n_430;
  wire VexRiscv_n_431;
  wire VexRiscv_n_432;
  wire VexRiscv_n_433;
  wire VexRiscv_n_434;
  wire VexRiscv_n_435;
  wire VexRiscv_n_436;
  wire VexRiscv_n_437;
  wire VexRiscv_n_438;
  wire VexRiscv_n_439;
  wire VexRiscv_n_44;
  wire VexRiscv_n_440;
  wire VexRiscv_n_441;
  wire VexRiscv_n_442;
  wire VexRiscv_n_443;
  wire VexRiscv_n_444;
  wire VexRiscv_n_445;
  wire VexRiscv_n_446;
  wire VexRiscv_n_447;
  wire VexRiscv_n_448;
  wire VexRiscv_n_449;
  wire VexRiscv_n_45;
  wire VexRiscv_n_450;
  wire VexRiscv_n_451;
  wire VexRiscv_n_452;
  wire VexRiscv_n_453;
  wire VexRiscv_n_46;
  wire VexRiscv_n_47;
  wire VexRiscv_n_48;
  wire VexRiscv_n_486;
  wire VexRiscv_n_488;
  wire VexRiscv_n_489;
  wire VexRiscv_n_49;
  wire VexRiscv_n_490;
  wire VexRiscv_n_491;
  wire VexRiscv_n_492;
  wire VexRiscv_n_493;
  wire VexRiscv_n_494;
  wire VexRiscv_n_495;
  wire VexRiscv_n_496;
  wire VexRiscv_n_497;
  wire VexRiscv_n_498;
  wire VexRiscv_n_499;
  wire VexRiscv_n_50;
  wire VexRiscv_n_500;
  wire VexRiscv_n_501;
  wire VexRiscv_n_502;
  wire VexRiscv_n_503;
  wire VexRiscv_n_504;
  wire VexRiscv_n_505;
  wire VexRiscv_n_506;
  wire VexRiscv_n_507;
  wire VexRiscv_n_508;
  wire VexRiscv_n_509;
  wire VexRiscv_n_51;
  wire VexRiscv_n_510;
  wire VexRiscv_n_511;
  wire VexRiscv_n_512;
  wire VexRiscv_n_513;
  wire VexRiscv_n_514;
  wire VexRiscv_n_515;
  wire VexRiscv_n_516;
  wire VexRiscv_n_517;
  wire VexRiscv_n_518;
  wire VexRiscv_n_519;
  wire VexRiscv_n_52;
  wire VexRiscv_n_520;
  wire VexRiscv_n_521;
  wire VexRiscv_n_522;
  wire VexRiscv_n_523;
  wire VexRiscv_n_524;
  wire VexRiscv_n_525;
  wire VexRiscv_n_526;
  wire VexRiscv_n_527;
  wire VexRiscv_n_528;
  wire VexRiscv_n_529;
  wire VexRiscv_n_53;
  wire VexRiscv_n_530;
  wire VexRiscv_n_531;
  wire VexRiscv_n_532;
  wire VexRiscv_n_533;
  wire VexRiscv_n_534;
  wire VexRiscv_n_535;
  wire VexRiscv_n_536;
  wire VexRiscv_n_537;
  wire VexRiscv_n_538;
  wire VexRiscv_n_539;
  wire VexRiscv_n_54;
  wire VexRiscv_n_540;
  wire VexRiscv_n_541;
  wire VexRiscv_n_542;
  wire VexRiscv_n_543;
  wire VexRiscv_n_544;
  wire VexRiscv_n_545;
  wire VexRiscv_n_546;
  wire VexRiscv_n_547;
  wire VexRiscv_n_548;
  wire VexRiscv_n_549;
  wire VexRiscv_n_55;
  wire VexRiscv_n_550;
  wire VexRiscv_n_56;
  wire VexRiscv_n_57;
  wire VexRiscv_n_58;
  wire VexRiscv_n_59;
  wire VexRiscv_n_60;
  wire VexRiscv_n_61;
  wire VexRiscv_n_62;
  wire VexRiscv_n_63;
  wire VexRiscv_n_64;
  wire VexRiscv_n_65;
  wire VexRiscv_n_66;
  wire VexRiscv_n_67;
  wire VexRiscv_n_68;
  wire VexRiscv_n_69;
  wire VexRiscv_n_70;
  wire VexRiscv_n_71;
  wire VexRiscv_n_72;
  wire VexRiscv_n_73;
  wire VexRiscv_n_74;
  wire VexRiscv_n_80;
  wire VexRiscv_n_9;
  wire caravel_rstn_buf;
  wire clock;
  wire \count[0]_i_2__0 ;
  wire \count[0]_i_2_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[0]_i_8_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[16]_i_2_n_0 ;
  wire \count[16]_i_3_n_0 ;
  wire \count[16]_i_4_n_0 ;
  wire \count[16]_i_5_n_0 ;
  wire \count[31]_i_10_n_0 ;
  wire \count[31]_i_11_n_0 ;
  wire \count[31]_i_12_n_0 ;
  wire \count[31]_i_4_n_0 ;
  wire \count[31]_i_5_n_0 ;
  wire \count[31]_i_7_n_0 ;
  wire \count[31]_i_8_n_0 ;
  wire \count[31]_i_9_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [19:0]count_reg;
  wire \count_reg[0]_i_3_n_0 ;
  wire \count_reg[0]_i_3_n_1 ;
  wire \count_reg[0]_i_3_n_2 ;
  wire \count_reg[0]_i_3_n_3 ;
  wire \count_reg[0]_i_3_n_4 ;
  wire \count_reg[0]_i_3_n_5 ;
  wire \count_reg[0]_i_3_n_6 ;
  wire \count_reg[0]_i_3_n_7 ;
  wire [3:0]\count_reg[12]_0 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire [3:0]\count_reg[16]_0 ;
  wire \count_reg[16]_i_1_n_1 ;
  wire \count_reg[16]_i_1_n_2 ;
  wire \count_reg[16]_i_1_n_3 ;
  wire \count_reg[16]_i_1_n_4 ;
  wire \count_reg[16]_i_1_n_5 ;
  wire \count_reg[16]_i_1_n_6 ;
  wire \count_reg[16]_i_1_n_7 ;
  wire [3:0]\count_reg[20] ;
  wire [3:0]\count_reg[24] ;
  wire [3:0]\count_reg[28] ;
  wire [2:0]\count_reg[31] ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire [3:0]\count_reg[8]_0 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire csrbank0_reset0_re;
  wire csrbank0_scratch0_re;
  wire csrbank10_ev_pending_re;
  wire csrbank10_ev_status_w;
  wire csrbank10_load0_re;
  wire csrbank10_reload0_re;
  wire csrbank10_update_value0_re;
  wire csrbank11_ev_pending_re;
  wire csrbank13_ev_pending_re;
  wire csrbank14_ev_pending_re;
  wire csrbank15_ev_pending_re;
  wire csrbank16_ev_pending_re;
  wire csrbank16_sel;
  wire csrbank17_ev_pending_re;
  wire csrbank17_sel;
  wire csrbank18_ev_pending_re;
  wire csrbank18_sel;
  wire csrbank3_master_phyconfig0_re;
  wire csrbank3_mmap_dummy_bits0_re;
  wire csrbank4_clk_divisor0_re;
  wire csrbank5_sel;
  wire [31:0]csrbank6_ien1_w;
  wire [31:0]csrbank6_ien2_w;
  wire [31:0]csrbank6_ien3_w;
  wire [31:0]csrbank6_oe1_w;
  wire [31:0]csrbank6_oe2_w;
  wire [31:0]csrbank6_oe3_w;
  wire csrbank9_clk_divider0_re;
  wire csrbank9_control0_re;
  wire csrbank9_cs0_re;
  wire csrbank9_mosi0_re;
  wire data0;
  wire [31:0]data11;
  wire data2;
  wire data5;
  wire data6;
  wire data7;
  wire \dbg_uart_address[29]_i_3_n_0 ;
  wire \dbg_uart_address[3]_i_3_n_0 ;
  wire \dbg_uart_address[7]_i_3_n_0 ;
  wire \dbg_uart_address_reg[10]_0 ;
  wire \dbg_uart_address_reg[11]_i_2_n_0 ;
  wire \dbg_uart_address_reg[11]_i_2_n_1 ;
  wire \dbg_uart_address_reg[11]_i_2_n_2 ;
  wire \dbg_uart_address_reg[11]_i_2_n_3 ;
  wire \dbg_uart_address_reg[15]_i_2_n_0 ;
  wire \dbg_uart_address_reg[15]_i_2_n_1 ;
  wire \dbg_uart_address_reg[15]_i_2_n_2 ;
  wire \dbg_uart_address_reg[15]_i_2_n_3 ;
  wire \dbg_uart_address_reg[19]_0 ;
  wire \dbg_uart_address_reg[19]_i_2_n_0 ;
  wire \dbg_uart_address_reg[19]_i_2_n_1 ;
  wire \dbg_uart_address_reg[19]_i_2_n_2 ;
  wire \dbg_uart_address_reg[19]_i_2_n_3 ;
  wire \dbg_uart_address_reg[23]_i_2_n_0 ;
  wire \dbg_uart_address_reg[23]_i_2_n_1 ;
  wire \dbg_uart_address_reg[23]_i_2_n_2 ;
  wire \dbg_uart_address_reg[23]_i_2_n_3 ;
  wire \dbg_uart_address_reg[27]_i_2_n_0 ;
  wire \dbg_uart_address_reg[27]_i_2_n_1 ;
  wire \dbg_uart_address_reg[27]_i_2_n_2 ;
  wire \dbg_uart_address_reg[27]_i_2_n_3 ;
  wire \dbg_uart_address_reg[29]_i_4_n_3 ;
  wire \dbg_uart_address_reg[2]_0 ;
  wire \dbg_uart_address_reg[2]_1 ;
  wire \dbg_uart_address_reg[3]_i_2_n_0 ;
  wire \dbg_uart_address_reg[3]_i_2_n_1 ;
  wire \dbg_uart_address_reg[3]_i_2_n_2 ;
  wire \dbg_uart_address_reg[3]_i_2_n_3 ;
  wire \dbg_uart_address_reg[7]_i_2_n_0 ;
  wire \dbg_uart_address_reg[7]_i_2_n_1 ;
  wire \dbg_uart_address_reg[7]_i_2_n_2 ;
  wire \dbg_uart_address_reg[7]_i_2_n_3 ;
  wire \dbg_uart_address_reg_n_0_[0] ;
  wire \dbg_uart_address_reg_n_0_[10] ;
  wire \dbg_uart_address_reg_n_0_[11] ;
  wire \dbg_uart_address_reg_n_0_[12] ;
  wire \dbg_uart_address_reg_n_0_[13] ;
  wire \dbg_uart_address_reg_n_0_[14] ;
  wire \dbg_uart_address_reg_n_0_[15] ;
  wire \dbg_uart_address_reg_n_0_[16] ;
  wire \dbg_uart_address_reg_n_0_[17] ;
  wire \dbg_uart_address_reg_n_0_[18] ;
  wire \dbg_uart_address_reg_n_0_[19] ;
  wire \dbg_uart_address_reg_n_0_[1] ;
  wire \dbg_uart_address_reg_n_0_[20] ;
  wire \dbg_uart_address_reg_n_0_[21] ;
  wire \dbg_uart_address_reg_n_0_[22] ;
  wire \dbg_uart_address_reg_n_0_[23] ;
  wire \dbg_uart_address_reg_n_0_[24] ;
  wire \dbg_uart_address_reg_n_0_[25] ;
  wire \dbg_uart_address_reg_n_0_[26] ;
  wire \dbg_uart_address_reg_n_0_[27] ;
  wire \dbg_uart_address_reg_n_0_[28] ;
  wire \dbg_uart_address_reg_n_0_[29] ;
  wire \dbg_uart_address_reg_n_0_[2] ;
  wire \dbg_uart_address_reg_n_0_[3] ;
  wire \dbg_uart_address_reg_n_0_[4] ;
  wire \dbg_uart_address_reg_n_0_[5] ;
  wire \dbg_uart_address_reg_n_0_[6] ;
  wire \dbg_uart_address_reg_n_0_[7] ;
  wire \dbg_uart_address_reg_n_0_[8] ;
  wire \dbg_uart_address_reg_n_0_[9] ;
  wire [29:0]dbg_uart_address_uartwishbonebridge_next_value4;
  wire [29:0]dbg_uart_address_uartwishbonebridge_next_value40;
  wire dbg_uart_address_uartwishbonebridge_next_value_ce4;
  wire [1:0]dbg_uart_bytes_count;
  wire \dbg_uart_bytes_count[0]_i_1_n_0 ;
  wire \dbg_uart_bytes_count[0]_i_3_n_0 ;
  wire \dbg_uart_bytes_count[1]_i_1_n_0 ;
  wire \dbg_uart_bytes_count[1]_i_2_n_0 ;
  wire dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0;
  wire [7:0]dbg_uart_cmd;
  wire [7:0]dbg_uart_cmd_uartwishbonebridge_next_value2;
  wire dbg_uart_cmd_uartwishbonebridge_next_value_ce2;
  wire \dbg_uart_count[0]_i_1_n_0 ;
  wire \dbg_uart_count[0]_i_4_n_0 ;
  wire \dbg_uart_count[0]_i_5_n_0 ;
  wire \dbg_uart_count[0]_i_6_n_0 ;
  wire \dbg_uart_count[0]_i_7_n_0 ;
  wire \dbg_uart_count[12]_i_2_n_0 ;
  wire \dbg_uart_count[12]_i_3_n_0 ;
  wire \dbg_uart_count[12]_i_4_n_0 ;
  wire \dbg_uart_count[12]_i_5_n_0 ;
  wire \dbg_uart_count[16]_i_2_n_0 ;
  wire \dbg_uart_count[16]_i_3_n_0 ;
  wire \dbg_uart_count[16]_i_4_n_0 ;
  wire \dbg_uart_count[16]_i_5_n_0 ;
  wire \dbg_uart_count[4]_i_2_n_0 ;
  wire \dbg_uart_count[4]_i_3_n_0 ;
  wire \dbg_uart_count[4]_i_4_n_0 ;
  wire \dbg_uart_count[4]_i_5_n_0 ;
  wire \dbg_uart_count[8]_i_2_n_0 ;
  wire \dbg_uart_count[8]_i_3_n_0 ;
  wire \dbg_uart_count[8]_i_4_n_0 ;
  wire \dbg_uart_count[8]_i_5_n_0 ;
  wire [19:0]dbg_uart_count_reg;
  wire \dbg_uart_count_reg[0]_i_3_n_0 ;
  wire \dbg_uart_count_reg[0]_i_3_n_1 ;
  wire \dbg_uart_count_reg[0]_i_3_n_2 ;
  wire \dbg_uart_count_reg[0]_i_3_n_3 ;
  wire \dbg_uart_count_reg[0]_i_3_n_4 ;
  wire \dbg_uart_count_reg[0]_i_3_n_5 ;
  wire \dbg_uart_count_reg[0]_i_3_n_6 ;
  wire \dbg_uart_count_reg[0]_i_3_n_7 ;
  wire \dbg_uart_count_reg[12]_i_1_n_0 ;
  wire \dbg_uart_count_reg[12]_i_1_n_1 ;
  wire \dbg_uart_count_reg[12]_i_1_n_2 ;
  wire \dbg_uart_count_reg[12]_i_1_n_3 ;
  wire \dbg_uart_count_reg[12]_i_1_n_4 ;
  wire \dbg_uart_count_reg[12]_i_1_n_5 ;
  wire \dbg_uart_count_reg[12]_i_1_n_6 ;
  wire \dbg_uart_count_reg[12]_i_1_n_7 ;
  wire \dbg_uart_count_reg[16]_i_1_n_1 ;
  wire \dbg_uart_count_reg[16]_i_1_n_2 ;
  wire \dbg_uart_count_reg[16]_i_1_n_3 ;
  wire \dbg_uart_count_reg[16]_i_1_n_4 ;
  wire \dbg_uart_count_reg[16]_i_1_n_5 ;
  wire \dbg_uart_count_reg[16]_i_1_n_6 ;
  wire \dbg_uart_count_reg[16]_i_1_n_7 ;
  wire \dbg_uart_count_reg[4]_i_1_n_0 ;
  wire \dbg_uart_count_reg[4]_i_1_n_1 ;
  wire \dbg_uart_count_reg[4]_i_1_n_2 ;
  wire \dbg_uart_count_reg[4]_i_1_n_3 ;
  wire \dbg_uart_count_reg[4]_i_1_n_4 ;
  wire \dbg_uart_count_reg[4]_i_1_n_5 ;
  wire \dbg_uart_count_reg[4]_i_1_n_6 ;
  wire \dbg_uart_count_reg[4]_i_1_n_7 ;
  wire \dbg_uart_count_reg[8]_i_1_n_0 ;
  wire \dbg_uart_count_reg[8]_i_1_n_1 ;
  wire \dbg_uart_count_reg[8]_i_1_n_2 ;
  wire \dbg_uart_count_reg[8]_i_1_n_3 ;
  wire \dbg_uart_count_reg[8]_i_1_n_4 ;
  wire \dbg_uart_count_reg[8]_i_1_n_5 ;
  wire \dbg_uart_count_reg[8]_i_1_n_6 ;
  wire \dbg_uart_count_reg[8]_i_1_n_7 ;
  wire [31:0]dbg_uart_data;
  wire \dbg_uart_data[31]_i_3_n_0 ;
  wire \dbg_uart_data[31]_i_4_n_0 ;
  wire \dbg_uart_data[7]_i_2_n_0 ;
  wire [0:0]\dbg_uart_data_reg[0]_0 ;
  wire [31:0]dbg_uart_data_uartwishbonebridge_next_value6;
  wire dbg_uart_data_uartwishbonebridge_next_value_ce6;
  wire dbg_uart_dbg_uart_rx;
  wire dbg_uart_dbg_uart_tx;
  wire dbg_uart_dbg_uart_tx_reg_0;
  wire dbg_uart_done;
  wire dbg_uart_incr;
  wire dbg_uart_incr_i_1_n_0;
  wire dbg_uart_incr_i_2_n_0;
  wire dbg_uart_incr_i_3_n_0;
  wire dbg_uart_incr_i_4_n_0;
  wire [7:0]dbg_uart_length;
  wire dbg_uart_length_uartwishbonebridge_next_value_ce3;
  wire [3:0]dbg_uart_rx_count_reg;
  wire \dbg_uart_rx_count_reg[3]_0 ;
  wire [3:0]dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0;
  wire dbg_uart_rx_data;
  wire \dbg_uart_rx_data_reg_n_0_[0] ;
  wire [6:0]dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1;
  wire [31:0]dbg_uart_rx_phase;
  wire \dbg_uart_rx_phase[0]_i_1_n_0 ;
  wire \dbg_uart_rx_phase[12]_i_2_n_0 ;
  wire \dbg_uart_rx_phase[12]_i_3_n_0 ;
  wire \dbg_uart_rx_phase[16]_i_2_n_0 ;
  wire \dbg_uart_rx_phase[16]_i_3_n_0 ;
  wire \dbg_uart_rx_phase[16]_i_4_n_0 ;
  wire \dbg_uart_rx_phase[20]_i_2_n_0 ;
  wire \dbg_uart_rx_phase[20]_i_3_n_0 ;
  wire \dbg_uart_rx_phase[24]_i_2_n_0 ;
  wire \dbg_uart_rx_phase[24]_i_3_n_0 ;
  wire \dbg_uart_rx_phase[24]_i_4_n_0 ;
  wire \dbg_uart_rx_phase[28]_i_2_n_0 ;
  wire \dbg_uart_rx_phase[30]_i_1_n_0 ;
  wire \dbg_uart_rx_phase[31]_i_1_n_0 ;
  wire \dbg_uart_rx_phase[4]_i_2_n_0 ;
  wire \dbg_uart_rx_phase[4]_i_3_n_0 ;
  wire \dbg_uart_rx_phase[8]_i_2_n_0 ;
  wire \dbg_uart_rx_phase[8]_i_3_n_0 ;
  wire \dbg_uart_rx_phase_reg[12]_i_1_n_0 ;
  wire \dbg_uart_rx_phase_reg[12]_i_1_n_1 ;
  wire \dbg_uart_rx_phase_reg[12]_i_1_n_2 ;
  wire \dbg_uart_rx_phase_reg[12]_i_1_n_3 ;
  wire \dbg_uart_rx_phase_reg[12]_i_1_n_4 ;
  wire \dbg_uart_rx_phase_reg[12]_i_1_n_5 ;
  wire \dbg_uart_rx_phase_reg[12]_i_1_n_6 ;
  wire \dbg_uart_rx_phase_reg[12]_i_1_n_7 ;
  wire \dbg_uart_rx_phase_reg[16]_i_1_n_0 ;
  wire \dbg_uart_rx_phase_reg[16]_i_1_n_1 ;
  wire \dbg_uart_rx_phase_reg[16]_i_1_n_2 ;
  wire \dbg_uart_rx_phase_reg[16]_i_1_n_3 ;
  wire \dbg_uart_rx_phase_reg[16]_i_1_n_4 ;
  wire \dbg_uart_rx_phase_reg[16]_i_1_n_5 ;
  wire \dbg_uart_rx_phase_reg[16]_i_1_n_6 ;
  wire \dbg_uart_rx_phase_reg[16]_i_1_n_7 ;
  wire \dbg_uart_rx_phase_reg[20]_i_1_n_0 ;
  wire \dbg_uart_rx_phase_reg[20]_i_1_n_1 ;
  wire \dbg_uart_rx_phase_reg[20]_i_1_n_2 ;
  wire \dbg_uart_rx_phase_reg[20]_i_1_n_3 ;
  wire \dbg_uart_rx_phase_reg[20]_i_1_n_4 ;
  wire \dbg_uart_rx_phase_reg[20]_i_1_n_5 ;
  wire \dbg_uart_rx_phase_reg[20]_i_1_n_6 ;
  wire \dbg_uart_rx_phase_reg[20]_i_1_n_7 ;
  wire \dbg_uart_rx_phase_reg[24]_i_1_n_0 ;
  wire \dbg_uart_rx_phase_reg[24]_i_1_n_1 ;
  wire \dbg_uart_rx_phase_reg[24]_i_1_n_2 ;
  wire \dbg_uart_rx_phase_reg[24]_i_1_n_3 ;
  wire \dbg_uart_rx_phase_reg[24]_i_1_n_4 ;
  wire \dbg_uart_rx_phase_reg[24]_i_1_n_5 ;
  wire \dbg_uart_rx_phase_reg[24]_i_1_n_6 ;
  wire \dbg_uart_rx_phase_reg[24]_i_1_n_7 ;
  wire \dbg_uart_rx_phase_reg[28]_i_1_n_0 ;
  wire \dbg_uart_rx_phase_reg[28]_i_1_n_1 ;
  wire \dbg_uart_rx_phase_reg[28]_i_1_n_2 ;
  wire \dbg_uart_rx_phase_reg[28]_i_1_n_3 ;
  wire \dbg_uart_rx_phase_reg[28]_i_1_n_4 ;
  wire \dbg_uart_rx_phase_reg[28]_i_1_n_5 ;
  wire \dbg_uart_rx_phase_reg[28]_i_1_n_6 ;
  wire \dbg_uart_rx_phase_reg[28]_i_1_n_7 ;
  wire \dbg_uart_rx_phase_reg[30]_i_2_n_2 ;
  wire \dbg_uart_rx_phase_reg[30]_i_2_n_3 ;
  wire \dbg_uart_rx_phase_reg[30]_i_2_n_5 ;
  wire \dbg_uart_rx_phase_reg[30]_i_2_n_6 ;
  wire \dbg_uart_rx_phase_reg[30]_i_2_n_7 ;
  wire \dbg_uart_rx_phase_reg[4]_i_1_n_0 ;
  wire \dbg_uart_rx_phase_reg[4]_i_1_n_1 ;
  wire \dbg_uart_rx_phase_reg[4]_i_1_n_2 ;
  wire \dbg_uart_rx_phase_reg[4]_i_1_n_3 ;
  wire \dbg_uart_rx_phase_reg[4]_i_1_n_4 ;
  wire \dbg_uart_rx_phase_reg[4]_i_1_n_5 ;
  wire \dbg_uart_rx_phase_reg[4]_i_1_n_6 ;
  wire \dbg_uart_rx_phase_reg[4]_i_1_n_7 ;
  wire \dbg_uart_rx_phase_reg[8]_i_1_n_0 ;
  wire \dbg_uart_rx_phase_reg[8]_i_1_n_1 ;
  wire \dbg_uart_rx_phase_reg[8]_i_1_n_2 ;
  wire \dbg_uart_rx_phase_reg[8]_i_1_n_3 ;
  wire \dbg_uart_rx_phase_reg[8]_i_1_n_4 ;
  wire \dbg_uart_rx_phase_reg[8]_i_1_n_5 ;
  wire \dbg_uart_rx_phase_reg[8]_i_1_n_6 ;
  wire \dbg_uart_rx_phase_reg[8]_i_1_n_7 ;
  wire dbg_uart_rx_rx_d;
  wire dbg_uart_rx_source_valid40_out;
  wire dbg_uart_rx_tick;
  wire dbg_uart_rx_tick_i_1_n_0;
  wire [3:0]dbg_uart_tx_count_reg;
  wire [3:0]dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0;
  wire dbg_uart_tx_data0;
  wire \dbg_uart_tx_data[0]_i_2_n_0 ;
  wire \dbg_uart_tx_data[1]_i_2_n_0 ;
  wire \dbg_uart_tx_data[2]_i_2_n_0 ;
  wire \dbg_uart_tx_data[3]_i_2_n_0 ;
  wire \dbg_uart_tx_data[4]_i_2_n_0 ;
  wire \dbg_uart_tx_data[5]_i_2_n_0 ;
  wire \dbg_uart_tx_data[6]_i_2_n_0 ;
  wire \dbg_uart_tx_data[7]_i_3_n_0 ;
  wire \dbg_uart_tx_data[7]_i_4_n_0 ;
  wire \dbg_uart_tx_data[7]_i_6_n_0 ;
  wire \dbg_uart_tx_data[7]_i_7_n_0 ;
  wire \dbg_uart_tx_data[7]_i_8_n_0 ;
  wire \dbg_uart_tx_data[7]_i_9_n_0 ;
  wire [0:0]\dbg_uart_tx_data_reg[0]_0 ;
  wire \dbg_uart_tx_data_reg_n_0_[1] ;
  wire \dbg_uart_tx_data_reg_n_0_[2] ;
  wire \dbg_uart_tx_data_reg_n_0_[3] ;
  wire \dbg_uart_tx_data_reg_n_0_[4] ;
  wire \dbg_uart_tx_data_reg_n_0_[5] ;
  wire \dbg_uart_tx_data_reg_n_0_[6] ;
  wire \dbg_uart_tx_data_reg_n_0_[7] ;
  wire [7:0]dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2;
  wire \dbg_uart_tx_phase[0]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[10]_i_2_n_0 ;
  wire \dbg_uart_tx_phase[10]_i_3_n_0 ;
  wire \dbg_uart_tx_phase[11]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[12]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[13]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[14]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[15]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[16]_i_2_n_0 ;
  wire \dbg_uart_tx_phase[16]_i_3_n_0 ;
  wire \dbg_uart_tx_phase[16]_i_4_n_0 ;
  wire \dbg_uart_tx_phase[17]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[19]_i_2_n_0 ;
  wire \dbg_uart_tx_phase[19]_i_3_n_0 ;
  wire \dbg_uart_tx_phase[1]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[20]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[21]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[22]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[23]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[24]_i_2_n_0 ;
  wire \dbg_uart_tx_phase[24]_i_3_n_0 ;
  wire \dbg_uart_tx_phase[24]_i_4_n_0 ;
  wire \dbg_uart_tx_phase[25]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[28]_i_2_n_0 ;
  wire \dbg_uart_tx_phase[2]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[31]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[4]_i_2_n_0 ;
  wire \dbg_uart_tx_phase[4]_i_3_n_0 ;
  wire \dbg_uart_tx_phase[6]_i_2_n_0 ;
  wire \dbg_uart_tx_phase[6]_i_3_n_0 ;
  wire \dbg_uart_tx_phase[7]_i_1_n_0 ;
  wire \dbg_uart_tx_phase[8]_i_1_n_0 ;
  wire \dbg_uart_tx_phase_reg[10]_i_1_n_0 ;
  wire \dbg_uart_tx_phase_reg[10]_i_1_n_1 ;
  wire \dbg_uart_tx_phase_reg[10]_i_1_n_2 ;
  wire \dbg_uart_tx_phase_reg[10]_i_1_n_3 ;
  wire \dbg_uart_tx_phase_reg[10]_i_1_n_4 ;
  wire \dbg_uart_tx_phase_reg[10]_i_1_n_5 ;
  wire \dbg_uart_tx_phase_reg[10]_i_1_n_6 ;
  wire \dbg_uart_tx_phase_reg[10]_i_1_n_7 ;
  wire \dbg_uart_tx_phase_reg[16]_i_1_n_0 ;
  wire \dbg_uart_tx_phase_reg[16]_i_1_n_1 ;
  wire \dbg_uart_tx_phase_reg[16]_i_1_n_2 ;
  wire \dbg_uart_tx_phase_reg[16]_i_1_n_3 ;
  wire \dbg_uart_tx_phase_reg[16]_i_1_n_4 ;
  wire \dbg_uart_tx_phase_reg[16]_i_1_n_5 ;
  wire \dbg_uart_tx_phase_reg[16]_i_1_n_6 ;
  wire \dbg_uart_tx_phase_reg[16]_i_1_n_7 ;
  wire \dbg_uart_tx_phase_reg[19]_i_1_n_0 ;
  wire \dbg_uart_tx_phase_reg[19]_i_1_n_1 ;
  wire \dbg_uart_tx_phase_reg[19]_i_1_n_2 ;
  wire \dbg_uart_tx_phase_reg[19]_i_1_n_3 ;
  wire \dbg_uart_tx_phase_reg[19]_i_1_n_4 ;
  wire \dbg_uart_tx_phase_reg[19]_i_1_n_5 ;
  wire \dbg_uart_tx_phase_reg[19]_i_1_n_6 ;
  wire \dbg_uart_tx_phase_reg[19]_i_1_n_7 ;
  wire \dbg_uart_tx_phase_reg[24]_i_1_n_0 ;
  wire \dbg_uart_tx_phase_reg[24]_i_1_n_1 ;
  wire \dbg_uart_tx_phase_reg[24]_i_1_n_2 ;
  wire \dbg_uart_tx_phase_reg[24]_i_1_n_3 ;
  wire \dbg_uart_tx_phase_reg[24]_i_1_n_4 ;
  wire \dbg_uart_tx_phase_reg[24]_i_1_n_5 ;
  wire \dbg_uart_tx_phase_reg[24]_i_1_n_6 ;
  wire \dbg_uart_tx_phase_reg[24]_i_1_n_7 ;
  wire \dbg_uart_tx_phase_reg[28]_i_1_n_0 ;
  wire \dbg_uart_tx_phase_reg[28]_i_1_n_1 ;
  wire \dbg_uart_tx_phase_reg[28]_i_1_n_2 ;
  wire \dbg_uart_tx_phase_reg[28]_i_1_n_3 ;
  wire \dbg_uart_tx_phase_reg[28]_i_1_n_4 ;
  wire \dbg_uart_tx_phase_reg[28]_i_1_n_5 ;
  wire \dbg_uart_tx_phase_reg[28]_i_1_n_6 ;
  wire \dbg_uart_tx_phase_reg[28]_i_1_n_7 ;
  wire \dbg_uart_tx_phase_reg[31]_i_2_n_0 ;
  wire \dbg_uart_tx_phase_reg[31]_i_2_n_2 ;
  wire \dbg_uart_tx_phase_reg[31]_i_2_n_3 ;
  wire \dbg_uart_tx_phase_reg[31]_i_2_n_5 ;
  wire \dbg_uart_tx_phase_reg[31]_i_2_n_6 ;
  wire \dbg_uart_tx_phase_reg[31]_i_2_n_7 ;
  wire \dbg_uart_tx_phase_reg[4]_i_1_n_0 ;
  wire \dbg_uart_tx_phase_reg[4]_i_1_n_1 ;
  wire \dbg_uart_tx_phase_reg[4]_i_1_n_2 ;
  wire \dbg_uart_tx_phase_reg[4]_i_1_n_3 ;
  wire \dbg_uart_tx_phase_reg[4]_i_1_n_4 ;
  wire \dbg_uart_tx_phase_reg[4]_i_1_n_5 ;
  wire \dbg_uart_tx_phase_reg[4]_i_1_n_6 ;
  wire \dbg_uart_tx_phase_reg[4]_i_1_n_7 ;
  wire \dbg_uart_tx_phase_reg[6]_i_1_n_0 ;
  wire \dbg_uart_tx_phase_reg[6]_i_1_n_1 ;
  wire \dbg_uart_tx_phase_reg[6]_i_1_n_2 ;
  wire \dbg_uart_tx_phase_reg[6]_i_1_n_3 ;
  wire \dbg_uart_tx_phase_reg[6]_i_1_n_4 ;
  wire \dbg_uart_tx_phase_reg[6]_i_1_n_5 ;
  wire \dbg_uart_tx_phase_reg[6]_i_1_n_6 ;
  wire \dbg_uart_tx_phase_reg[6]_i_1_n_7 ;
  wire \dbg_uart_tx_phase_reg_n_0_[0] ;
  wire \dbg_uart_tx_phase_reg_n_0_[10] ;
  wire \dbg_uart_tx_phase_reg_n_0_[11] ;
  wire \dbg_uart_tx_phase_reg_n_0_[12] ;
  wire \dbg_uart_tx_phase_reg_n_0_[13] ;
  wire \dbg_uart_tx_phase_reg_n_0_[14] ;
  wire \dbg_uart_tx_phase_reg_n_0_[15] ;
  wire \dbg_uart_tx_phase_reg_n_0_[16] ;
  wire \dbg_uart_tx_phase_reg_n_0_[17] ;
  wire \dbg_uart_tx_phase_reg_n_0_[18] ;
  wire \dbg_uart_tx_phase_reg_n_0_[19] ;
  wire \dbg_uart_tx_phase_reg_n_0_[1] ;
  wire \dbg_uart_tx_phase_reg_n_0_[20] ;
  wire \dbg_uart_tx_phase_reg_n_0_[21] ;
  wire \dbg_uart_tx_phase_reg_n_0_[22] ;
  wire \dbg_uart_tx_phase_reg_n_0_[23] ;
  wire \dbg_uart_tx_phase_reg_n_0_[24] ;
  wire \dbg_uart_tx_phase_reg_n_0_[25] ;
  wire \dbg_uart_tx_phase_reg_n_0_[26] ;
  wire \dbg_uart_tx_phase_reg_n_0_[27] ;
  wire \dbg_uart_tx_phase_reg_n_0_[28] ;
  wire \dbg_uart_tx_phase_reg_n_0_[29] ;
  wire \dbg_uart_tx_phase_reg_n_0_[2] ;
  wire \dbg_uart_tx_phase_reg_n_0_[30] ;
  wire \dbg_uart_tx_phase_reg_n_0_[31] ;
  wire \dbg_uart_tx_phase_reg_n_0_[3] ;
  wire \dbg_uart_tx_phase_reg_n_0_[4] ;
  wire \dbg_uart_tx_phase_reg_n_0_[5] ;
  wire \dbg_uart_tx_phase_reg_n_0_[6] ;
  wire \dbg_uart_tx_phase_reg_n_0_[7] ;
  wire \dbg_uart_tx_phase_reg_n_0_[8] ;
  wire \dbg_uart_tx_phase_reg_n_0_[9] ;
  wire dbg_uart_tx_sink_ready10_out;
  wire dbg_uart_tx_tick_i_1_n_0;
  wire [0:0]dbg_uart_tx_tick_reg_0;
  wire dbg_uart_wishbone_ack;
  wire [7:0]dbg_uart_words_count;
  wire \dbg_uart_words_count[5]_i_2_n_0 ;
  wire \dbg_uart_words_count[7]_i_3_n_0 ;
  wire \dbg_uart_words_count[7]_i_5_n_0 ;
  wire \dbg_uart_words_count[7]_i_6_n_0 ;
  wire [7:0]dbg_uart_words_count_uartwishbonebridge_next_value1;
  wire dbg_uart_words_count_uartwishbonebridge_next_value_ce1;
  wire debug_mode_storage_reg_0;
  wire debug_mode_storage_reg_1;
  wire debug_oeb_storage_reg_0;
  wire debug_oeb_storage_reg_1;
  wire dff2_bus_ack;
  wire dff2_bus_ack0;
  wire dff2_en;
  wire [3:0]dff2_we_reg;
  wire dff_bus_ack;
  wire dff_bus_ack0;
  wire dff_en;
  wire [3:0]dff_we_reg;
  wire error;
  wire flash_clk;
  wire flash_csb;
  wire flash_csb_core;
  wire flash_io0_do;
  wire flash_io0_do_i_2_n_0;
  wire flash_io0_do_i_3_n_0;
  wire flash_io0_oeb;
  wire flash_io0_oeb_i_1_n_0;
  wire flash_io1_di;
  wire gpio;
  wire gpio_ien_storage;
  wire gpio_ien_storage_reg_0;
  wire gpio_mode0_storage_reg_0;
  wire gpio_mode0_storage_reg_1;
  wire gpio_mode1_storage_reg_0;
  wire gpio_mode1_storage_reg_1;
  wire gpio_oe_storage;
  wire gpio_oe_storage_reg_0;
  wire gpio_out_storage_reg_0;
  wire gpio_out_storage_reg_1;
  wire gpioin0_enable_storage;
  wire gpioin0_enable_storage_reg_0;
  wire gpioin0_gpioin0_edge_storage;
  wire gpioin0_gpioin0_edge_storage_reg_0;
  wire gpioin0_gpioin0_mode_storage;
  wire gpioin0_gpioin0_mode_storage_reg_0;
  wire gpioin0_gpioin0_pending;
  wire gpioin0_gpioin0_pending_reg_0;
  wire gpioin0_gpioin0_trigger;
  wire gpioin0_gpioin0_trigger_d;
  wire gpioin0_pending_r;
  wire gpioin0_pending_r_reg_0;
  wire gpioin0_pending_re;
  wire gpioin1_enable_storage;
  wire gpioin1_enable_storage_reg_0;
  wire gpioin1_gpioin1_edge_storage;
  wire gpioin1_gpioin1_edge_storage_reg_0;
  wire gpioin1_gpioin1_mode_storage;
  wire gpioin1_gpioin1_mode_storage_reg_0;
  wire gpioin1_gpioin1_pending;
  wire gpioin1_gpioin1_pending_reg_0;
  wire gpioin1_gpioin1_trigger;
  wire gpioin1_gpioin1_trigger_d;
  wire gpioin1_pending_r;
  wire gpioin1_pending_r_reg_0;
  wire gpioin1_pending_re;
  wire gpioin2_enable_storage;
  wire gpioin2_enable_storage_reg_0;
  wire gpioin2_gpioin2_edge_storage;
  wire gpioin2_gpioin2_edge_storage_reg_0;
  wire gpioin2_gpioin2_mode_storage;
  wire gpioin2_gpioin2_mode_storage_reg_0;
  wire gpioin2_gpioin2_pending;
  wire gpioin2_gpioin2_pending_reg_0;
  wire gpioin2_gpioin2_trigger;
  wire gpioin2_gpioin2_trigger_d;
  wire gpioin2_pending_r;
  wire gpioin2_pending_r_reg_0;
  wire gpioin2_pending_re;
  wire gpioin3_enable_storage;
  wire gpioin3_enable_storage_reg_0;
  wire gpioin3_gpioin3_edge_storage;
  wire gpioin3_gpioin3_edge_storage_reg_0;
  wire gpioin3_gpioin3_in_pads_n_d;
  wire gpioin3_gpioin3_mode_storage;
  wire gpioin3_gpioin3_mode_storage_reg_0;
  wire gpioin3_gpioin3_pending;
  wire gpioin3_gpioin3_pending_reg_0;
  wire gpioin3_gpioin3_trigger;
  wire gpioin3_gpioin3_trigger_d;
  wire gpioin3_pending_r;
  wire gpioin3_pending_r_reg_0;
  wire gpioin3_pending_re;
  wire gpioin4_enable_storage;
  wire gpioin4_enable_storage_reg_0;
  wire gpioin4_gpioin4_edge_storage;
  wire gpioin4_gpioin4_edge_storage_reg_0;
  wire gpioin4_gpioin4_in_pads_n_d;
  wire gpioin4_gpioin4_mode_storage;
  wire gpioin4_gpioin4_mode_storage_reg_0;
  wire gpioin4_gpioin4_pending;
  wire gpioin4_gpioin4_pending_reg_0;
  wire gpioin4_gpioin4_trigger;
  wire gpioin4_gpioin4_trigger_d;
  wire gpioin4_pending_r;
  wire gpioin4_pending_r_reg_0;
  wire gpioin4_pending_re;
  wire gpioin5_enable_storage;
  wire gpioin5_enable_storage_reg_0;
  wire gpioin5_gpioin5_edge_storage;
  wire gpioin5_gpioin5_edge_storage_reg_0;
  wire gpioin5_gpioin5_in_pads_n_d;
  wire gpioin5_gpioin5_mode_storage;
  wire gpioin5_gpioin5_mode_storage_reg_0;
  wire gpioin5_gpioin5_pending;
  wire gpioin5_gpioin5_pending_reg_0;
  wire gpioin5_gpioin5_trigger;
  wire gpioin5_gpioin5_trigger_d;
  wire gpioin5_pending_r;
  wire gpioin5_pending_r_reg_0;
  wire gpioin5_pending_re;
  wire [1:0]grant_reg;
  wire hk_ack_i;
  wire [31:0]hk_dat_i;
  wire int_rst;
  wire [31:0]interface0_bank_bus_dat_r;
  wire [31:0]interface10_bank_bus_dat_r;
  wire [7:0]interface11_bank_bus_dat_r;
  wire [0:0]interface12_bank_bus_dat_r;
  wire \interface13_bank_bus_dat_r_reg_n_0_[0] ;
  wire \interface14_bank_bus_dat_r_reg_n_0_[0] ;
  wire \interface15_bank_bus_dat_r_reg_n_0_[0] ;
  wire \interface16_bank_bus_dat_r_reg_n_0_[0] ;
  wire \interface17_bank_bus_dat_r_reg_n_0_[0] ;
  wire \interface18_bank_bus_dat_r_reg_n_0_[0] ;
  wire \interface19_bank_bus_dat_r_reg_n_0_[0] ;
  wire \interface19_bank_bus_dat_r_reg_n_0_[1] ;
  wire \interface19_bank_bus_dat_r_reg_n_0_[2] ;
  wire \interface1_bank_bus_dat_r_reg_n_0_[0] ;
  wire [0:0]interface2_bank_bus_dat_r;
  wire [31:0]interface3_bank_bus_dat_r;
  wire \interface4_bank_bus_dat_r_reg_n_0_[0] ;
  wire \interface4_bank_bus_dat_r_reg_n_0_[1] ;
  wire \interface4_bank_bus_dat_r_reg_n_0_[2] ;
  wire \interface4_bank_bus_dat_r_reg_n_0_[3] ;
  wire \interface4_bank_bus_dat_r_reg_n_0_[4] ;
  wire \interface4_bank_bus_dat_r_reg_n_0_[5] ;
  wire \interface4_bank_bus_dat_r_reg_n_0_[6] ;
  wire \interface4_bank_bus_dat_r_reg_n_0_[7] ;
  wire \interface5_bank_bus_dat_r_reg_n_0_[0] ;
  wire [31:0]interface6_bank_bus_dat_r;
  wire [0:0]interface7_bank_bus_dat_r;
  wire [0:0]interface8_bank_bus_dat_r;
  wire [16:0]interface9_bank_bus_dat_r;
  wire \interface9_bank_bus_dat_r[0]_i_6_n_0 ;
  wire \interface9_bank_bus_dat_r[0]_i_7_n_0 ;
  wire [64:32]la_data_in_user;
  wire \la_ien_storage_reg_n_0_[0] ;
  wire \la_ien_storage_reg_n_0_[10] ;
  wire \la_ien_storage_reg_n_0_[11] ;
  wire \la_ien_storage_reg_n_0_[12] ;
  wire \la_ien_storage_reg_n_0_[13] ;
  wire \la_ien_storage_reg_n_0_[14] ;
  wire \la_ien_storage_reg_n_0_[15] ;
  wire \la_ien_storage_reg_n_0_[16] ;
  wire \la_ien_storage_reg_n_0_[17] ;
  wire \la_ien_storage_reg_n_0_[18] ;
  wire \la_ien_storage_reg_n_0_[19] ;
  wire \la_ien_storage_reg_n_0_[1] ;
  wire \la_ien_storage_reg_n_0_[20] ;
  wire \la_ien_storage_reg_n_0_[21] ;
  wire \la_ien_storage_reg_n_0_[22] ;
  wire \la_ien_storage_reg_n_0_[23] ;
  wire \la_ien_storage_reg_n_0_[24] ;
  wire \la_ien_storage_reg_n_0_[25] ;
  wire \la_ien_storage_reg_n_0_[26] ;
  wire \la_ien_storage_reg_n_0_[27] ;
  wire \la_ien_storage_reg_n_0_[28] ;
  wire \la_ien_storage_reg_n_0_[29] ;
  wire \la_ien_storage_reg_n_0_[2] ;
  wire \la_ien_storage_reg_n_0_[30] ;
  wire \la_ien_storage_reg_n_0_[31] ;
  wire \la_ien_storage_reg_n_0_[3] ;
  wire \la_ien_storage_reg_n_0_[4] ;
  wire \la_ien_storage_reg_n_0_[5] ;
  wire \la_ien_storage_reg_n_0_[6] ;
  wire \la_ien_storage_reg_n_0_[7] ;
  wire \la_ien_storage_reg_n_0_[8] ;
  wire \la_ien_storage_reg_n_0_[9] ;
  wire [31:0]la_input;
  wire [0:0]\la_oe_storage_reg[65]_0 ;
  wire \la_oe_storage_reg_n_0_[0] ;
  wire \la_oe_storage_reg_n_0_[10] ;
  wire \la_oe_storage_reg_n_0_[11] ;
  wire \la_oe_storage_reg_n_0_[12] ;
  wire \la_oe_storage_reg_n_0_[13] ;
  wire \la_oe_storage_reg_n_0_[14] ;
  wire \la_oe_storage_reg_n_0_[15] ;
  wire \la_oe_storage_reg_n_0_[16] ;
  wire \la_oe_storage_reg_n_0_[17] ;
  wire \la_oe_storage_reg_n_0_[18] ;
  wire \la_oe_storage_reg_n_0_[19] ;
  wire \la_oe_storage_reg_n_0_[1] ;
  wire \la_oe_storage_reg_n_0_[20] ;
  wire \la_oe_storage_reg_n_0_[21] ;
  wire \la_oe_storage_reg_n_0_[22] ;
  wire \la_oe_storage_reg_n_0_[23] ;
  wire \la_oe_storage_reg_n_0_[24] ;
  wire \la_oe_storage_reg_n_0_[25] ;
  wire \la_oe_storage_reg_n_0_[26] ;
  wire \la_oe_storage_reg_n_0_[27] ;
  wire \la_oe_storage_reg_n_0_[28] ;
  wire \la_oe_storage_reg_n_0_[29] ;
  wire \la_oe_storage_reg_n_0_[2] ;
  wire \la_oe_storage_reg_n_0_[30] ;
  wire \la_oe_storage_reg_n_0_[31] ;
  wire \la_oe_storage_reg_n_0_[3] ;
  wire \la_oe_storage_reg_n_0_[4] ;
  wire \la_oe_storage_reg_n_0_[5] ;
  wire \la_oe_storage_reg_n_0_[6] ;
  wire \la_oe_storage_reg_n_0_[7] ;
  wire \la_oe_storage_reg_n_0_[8] ;
  wire \la_oe_storage_reg_n_0_[9] ;
  wire [0:0]\la_out_storage_reg[65]_0 ;
  wire \la_out_storage_reg_n_0_[0] ;
  wire \la_out_storage_reg_n_0_[100] ;
  wire \la_out_storage_reg_n_0_[101] ;
  wire \la_out_storage_reg_n_0_[102] ;
  wire \la_out_storage_reg_n_0_[103] ;
  wire \la_out_storage_reg_n_0_[104] ;
  wire \la_out_storage_reg_n_0_[105] ;
  wire \la_out_storage_reg_n_0_[106] ;
  wire \la_out_storage_reg_n_0_[107] ;
  wire \la_out_storage_reg_n_0_[108] ;
  wire \la_out_storage_reg_n_0_[109] ;
  wire \la_out_storage_reg_n_0_[10] ;
  wire \la_out_storage_reg_n_0_[110] ;
  wire \la_out_storage_reg_n_0_[111] ;
  wire \la_out_storage_reg_n_0_[112] ;
  wire \la_out_storage_reg_n_0_[113] ;
  wire \la_out_storage_reg_n_0_[114] ;
  wire \la_out_storage_reg_n_0_[115] ;
  wire \la_out_storage_reg_n_0_[116] ;
  wire \la_out_storage_reg_n_0_[117] ;
  wire \la_out_storage_reg_n_0_[118] ;
  wire \la_out_storage_reg_n_0_[119] ;
  wire \la_out_storage_reg_n_0_[11] ;
  wire \la_out_storage_reg_n_0_[120] ;
  wire \la_out_storage_reg_n_0_[121] ;
  wire \la_out_storage_reg_n_0_[122] ;
  wire \la_out_storage_reg_n_0_[123] ;
  wire \la_out_storage_reg_n_0_[124] ;
  wire \la_out_storage_reg_n_0_[125] ;
  wire \la_out_storage_reg_n_0_[126] ;
  wire \la_out_storage_reg_n_0_[127] ;
  wire \la_out_storage_reg_n_0_[12] ;
  wire \la_out_storage_reg_n_0_[13] ;
  wire \la_out_storage_reg_n_0_[14] ;
  wire \la_out_storage_reg_n_0_[15] ;
  wire \la_out_storage_reg_n_0_[16] ;
  wire \la_out_storage_reg_n_0_[17] ;
  wire \la_out_storage_reg_n_0_[18] ;
  wire \la_out_storage_reg_n_0_[19] ;
  wire \la_out_storage_reg_n_0_[1] ;
  wire \la_out_storage_reg_n_0_[20] ;
  wire \la_out_storage_reg_n_0_[21] ;
  wire \la_out_storage_reg_n_0_[22] ;
  wire \la_out_storage_reg_n_0_[23] ;
  wire \la_out_storage_reg_n_0_[24] ;
  wire \la_out_storage_reg_n_0_[25] ;
  wire \la_out_storage_reg_n_0_[26] ;
  wire \la_out_storage_reg_n_0_[27] ;
  wire \la_out_storage_reg_n_0_[28] ;
  wire \la_out_storage_reg_n_0_[29] ;
  wire \la_out_storage_reg_n_0_[2] ;
  wire \la_out_storage_reg_n_0_[30] ;
  wire \la_out_storage_reg_n_0_[31] ;
  wire \la_out_storage_reg_n_0_[3] ;
  wire \la_out_storage_reg_n_0_[4] ;
  wire \la_out_storage_reg_n_0_[5] ;
  wire \la_out_storage_reg_n_0_[66] ;
  wire \la_out_storage_reg_n_0_[67] ;
  wire \la_out_storage_reg_n_0_[68] ;
  wire \la_out_storage_reg_n_0_[69] ;
  wire \la_out_storage_reg_n_0_[6] ;
  wire \la_out_storage_reg_n_0_[70] ;
  wire \la_out_storage_reg_n_0_[71] ;
  wire \la_out_storage_reg_n_0_[72] ;
  wire \la_out_storage_reg_n_0_[73] ;
  wire \la_out_storage_reg_n_0_[74] ;
  wire \la_out_storage_reg_n_0_[75] ;
  wire \la_out_storage_reg_n_0_[76] ;
  wire \la_out_storage_reg_n_0_[77] ;
  wire \la_out_storage_reg_n_0_[78] ;
  wire \la_out_storage_reg_n_0_[79] ;
  wire \la_out_storage_reg_n_0_[7] ;
  wire \la_out_storage_reg_n_0_[80] ;
  wire \la_out_storage_reg_n_0_[81] ;
  wire \la_out_storage_reg_n_0_[82] ;
  wire \la_out_storage_reg_n_0_[83] ;
  wire \la_out_storage_reg_n_0_[84] ;
  wire \la_out_storage_reg_n_0_[85] ;
  wire \la_out_storage_reg_n_0_[86] ;
  wire \la_out_storage_reg_n_0_[87] ;
  wire \la_out_storage_reg_n_0_[88] ;
  wire \la_out_storage_reg_n_0_[89] ;
  wire \la_out_storage_reg_n_0_[8] ;
  wire \la_out_storage_reg_n_0_[90] ;
  wire \la_out_storage_reg_n_0_[91] ;
  wire \la_out_storage_reg_n_0_[92] ;
  wire \la_out_storage_reg_n_0_[93] ;
  wire \la_out_storage_reg_n_0_[94] ;
  wire \la_out_storage_reg_n_0_[95] ;
  wire \la_out_storage_reg_n_0_[96] ;
  wire \la_out_storage_reg_n_0_[97] ;
  wire \la_out_storage_reg_n_0_[98] ;
  wire \la_out_storage_reg_n_0_[99] ;
  wire \la_out_storage_reg_n_0_[9] ;
  wire litespi_grant;
  wire litespi_grant_reg_0;
  wire litespi_rx_demux_endpoint1_source_ready;
  wire \litespi_state[0]_i_1_n_0 ;
  wire \litespi_state[1]_i_1_n_0 ;
  wire \litespi_state[1]_i_2_n_0 ;
  wire \litespi_state[1]_i_3_n_0 ;
  wire \litespi_state[1]_i_4_n_0 ;
  wire \litespi_state[1]_i_5_n_0 ;
  wire \litespi_state[2]_i_1_n_0 ;
  wire \litespi_state[3]_i_2_n_0 ;
  wire \litespi_state[3]_i_5_n_0 ;
  wire \litespi_state[3]_i_6_n_0 ;
  wire [3:0]litespi_tx_mux_source_payload_width;
  wire [1:0]litespiphy_next_state__0;
  wire [1:0]litespiphy_state;
  wire [7:0]memdat_1;
  wire [7:0]memdat_10;
  wire [7:0]memdat_3;
  wire [7:0]memdat_30;
  wire [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[31] ;
  wire [1:0]mgmt_io_oeb_hk;
  wire [1:0]mgmt_io_out_hk;
  wire mgmtsoc_adr1;
  wire mgmtsoc_bus_errors;
  wire \mgmtsoc_bus_errors[0]_i_10_n_0 ;
  wire \mgmtsoc_bus_errors[0]_i_11_n_0 ;
  wire \mgmtsoc_bus_errors[0]_i_3_n_0 ;
  wire \mgmtsoc_bus_errors[0]_i_4_n_0 ;
  wire \mgmtsoc_bus_errors[0]_i_5_n_0 ;
  wire \mgmtsoc_bus_errors[0]_i_6_n_0 ;
  wire \mgmtsoc_bus_errors[0]_i_7_n_0 ;
  wire \mgmtsoc_bus_errors[0]_i_8_n_0 ;
  wire \mgmtsoc_bus_errors[0]_i_9_n_0 ;
  wire [31:0]mgmtsoc_bus_errors_reg;
  wire \mgmtsoc_bus_errors_reg[0]_i_2_n_0 ;
  wire \mgmtsoc_bus_errors_reg[0]_i_2_n_1 ;
  wire \mgmtsoc_bus_errors_reg[0]_i_2_n_2 ;
  wire \mgmtsoc_bus_errors_reg[0]_i_2_n_3 ;
  wire \mgmtsoc_bus_errors_reg[0]_i_2_n_4 ;
  wire \mgmtsoc_bus_errors_reg[0]_i_2_n_5 ;
  wire \mgmtsoc_bus_errors_reg[0]_i_2_n_6 ;
  wire \mgmtsoc_bus_errors_reg[0]_i_2_n_7 ;
  wire \mgmtsoc_bus_errors_reg[12]_i_1_n_0 ;
  wire \mgmtsoc_bus_errors_reg[12]_i_1_n_1 ;
  wire \mgmtsoc_bus_errors_reg[12]_i_1_n_2 ;
  wire \mgmtsoc_bus_errors_reg[12]_i_1_n_3 ;
  wire \mgmtsoc_bus_errors_reg[12]_i_1_n_4 ;
  wire \mgmtsoc_bus_errors_reg[12]_i_1_n_5 ;
  wire \mgmtsoc_bus_errors_reg[12]_i_1_n_6 ;
  wire \mgmtsoc_bus_errors_reg[12]_i_1_n_7 ;
  wire \mgmtsoc_bus_errors_reg[16]_i_1_n_0 ;
  wire \mgmtsoc_bus_errors_reg[16]_i_1_n_1 ;
  wire \mgmtsoc_bus_errors_reg[16]_i_1_n_2 ;
  wire \mgmtsoc_bus_errors_reg[16]_i_1_n_3 ;
  wire \mgmtsoc_bus_errors_reg[16]_i_1_n_4 ;
  wire \mgmtsoc_bus_errors_reg[16]_i_1_n_5 ;
  wire \mgmtsoc_bus_errors_reg[16]_i_1_n_6 ;
  wire \mgmtsoc_bus_errors_reg[16]_i_1_n_7 ;
  wire \mgmtsoc_bus_errors_reg[20]_i_1_n_0 ;
  wire \mgmtsoc_bus_errors_reg[20]_i_1_n_1 ;
  wire \mgmtsoc_bus_errors_reg[20]_i_1_n_2 ;
  wire \mgmtsoc_bus_errors_reg[20]_i_1_n_3 ;
  wire \mgmtsoc_bus_errors_reg[20]_i_1_n_4 ;
  wire \mgmtsoc_bus_errors_reg[20]_i_1_n_5 ;
  wire \mgmtsoc_bus_errors_reg[20]_i_1_n_6 ;
  wire \mgmtsoc_bus_errors_reg[20]_i_1_n_7 ;
  wire \mgmtsoc_bus_errors_reg[24]_i_1_n_0 ;
  wire \mgmtsoc_bus_errors_reg[24]_i_1_n_1 ;
  wire \mgmtsoc_bus_errors_reg[24]_i_1_n_2 ;
  wire \mgmtsoc_bus_errors_reg[24]_i_1_n_3 ;
  wire \mgmtsoc_bus_errors_reg[24]_i_1_n_4 ;
  wire \mgmtsoc_bus_errors_reg[24]_i_1_n_5 ;
  wire \mgmtsoc_bus_errors_reg[24]_i_1_n_6 ;
  wire \mgmtsoc_bus_errors_reg[24]_i_1_n_7 ;
  wire \mgmtsoc_bus_errors_reg[28]_i_1_n_1 ;
  wire \mgmtsoc_bus_errors_reg[28]_i_1_n_2 ;
  wire \mgmtsoc_bus_errors_reg[28]_i_1_n_3 ;
  wire \mgmtsoc_bus_errors_reg[28]_i_1_n_4 ;
  wire \mgmtsoc_bus_errors_reg[28]_i_1_n_5 ;
  wire \mgmtsoc_bus_errors_reg[28]_i_1_n_6 ;
  wire \mgmtsoc_bus_errors_reg[28]_i_1_n_7 ;
  wire \mgmtsoc_bus_errors_reg[4]_i_1_n_0 ;
  wire \mgmtsoc_bus_errors_reg[4]_i_1_n_1 ;
  wire \mgmtsoc_bus_errors_reg[4]_i_1_n_2 ;
  wire \mgmtsoc_bus_errors_reg[4]_i_1_n_3 ;
  wire \mgmtsoc_bus_errors_reg[4]_i_1_n_4 ;
  wire \mgmtsoc_bus_errors_reg[4]_i_1_n_5 ;
  wire \mgmtsoc_bus_errors_reg[4]_i_1_n_6 ;
  wire \mgmtsoc_bus_errors_reg[4]_i_1_n_7 ;
  wire \mgmtsoc_bus_errors_reg[8]_i_1_n_0 ;
  wire \mgmtsoc_bus_errors_reg[8]_i_1_n_1 ;
  wire \mgmtsoc_bus_errors_reg[8]_i_1_n_2 ;
  wire \mgmtsoc_bus_errors_reg[8]_i_1_n_3 ;
  wire \mgmtsoc_bus_errors_reg[8]_i_1_n_4 ;
  wire \mgmtsoc_bus_errors_reg[8]_i_1_n_5 ;
  wire \mgmtsoc_bus_errors_reg[8]_i_1_n_6 ;
  wire \mgmtsoc_bus_errors_reg[8]_i_1_n_7 ;
  wire [1:0]mgmtsoc_crossbar_source_payload_data;
  wire [5:0]mgmtsoc_crossbar_source_payload_len;
  wire [31:1]mgmtsoc_dat_w;
  wire mgmtsoc_en_storage;
  wire mgmtsoc_enable_storage;
  wire [29:0]mgmtsoc_litespimmap_burst_adr;
  wire \mgmtsoc_litespimmap_burst_adr[29]_i_5_n_0 ;
  wire [29:0]mgmtsoc_litespimmap_burst_adr_litespi_next_value1;
  wire [29:1]mgmtsoc_litespimmap_burst_adr_litespi_next_value10;
  wire mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1;
  wire \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_0 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_1 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_2 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_3 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[16]_i_2_n_0 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[16]_i_2_n_1 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[16]_i_2_n_2 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[16]_i_2_n_3 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[20]_i_2_n_0 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[20]_i_2_n_1 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[20]_i_2_n_2 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[20]_i_2_n_3 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_0 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_1 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_2 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_3 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_0 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_1 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_2 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_3 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_0 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_1 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_2 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_3 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_0 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_1 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_2 ;
  wire \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_3 ;
  wire mgmtsoc_litespimmap_burst_cs;
  wire mgmtsoc_litespimmap_burst_cs_reg_0;
  wire [8:0]mgmtsoc_litespimmap_count0;
  wire \mgmtsoc_litespimmap_count[8]_i_1_n_0 ;
  wire \mgmtsoc_litespimmap_count[8]_i_4_n_0 ;
  wire [8:0]mgmtsoc_litespimmap_count_reg;
  wire [0:0]\mgmtsoc_litespimmap_count_reg[7]_0 ;
  wire mgmtsoc_litespimmap_cs;
  wire mgmtsoc_litespimmap_cs2;
  wire \mgmtsoc_litespimmap_storage_reg_n_0_[0] ;
  wire \mgmtsoc_litespimmap_storage_reg_n_0_[1] ;
  wire \mgmtsoc_litespimmap_storage_reg_n_0_[2] ;
  wire \mgmtsoc_litespimmap_storage_reg_n_0_[3] ;
  wire \mgmtsoc_litespimmap_storage_reg_n_0_[4] ;
  wire \mgmtsoc_litespimmap_storage_reg_n_0_[5] ;
  wire \mgmtsoc_litespimmap_storage_reg_n_0_[6] ;
  wire \mgmtsoc_litespimmap_storage_reg_n_0_[7] ;
  wire mgmtsoc_litespisdrphycore_clk;
  wire mgmtsoc_litespisdrphycore_clk_i_1_n_0;
  wire mgmtsoc_litespisdrphycore_cnt1;
  wire \mgmtsoc_litespisdrphycore_cnt[0]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[6]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_10_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_11_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_12_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_cnt[7]_i_9_n_0 ;
  wire [7:0]mgmtsoc_litespisdrphycore_cnt_reg;
  wire \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_1 ;
  wire \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_2 ;
  wire \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_3 ;
  wire [3:0]mgmtsoc_litespisdrphycore_count0;
  wire [3:0]mgmtsoc_litespisdrphycore_count_reg;
  wire [1:1]mgmtsoc_litespisdrphycore_dq_i;
  wire mgmtsoc_litespisdrphycore_dq_o;
  wire mgmtsoc_litespisdrphycore_posedge;
  wire mgmtsoc_litespisdrphycore_posedge_reg;
  wire mgmtsoc_litespisdrphycore_posedge_reg2;
  wire mgmtsoc_litespisdrphycore_posedge_reg_i_2_n_0;
  wire mgmtsoc_litespisdrphycore_posedge_reg_i_3_n_0;
  wire mgmtsoc_litespisdrphycore_posedge_reg_i_4_n_0;
  wire mgmtsoc_litespisdrphycore_posedge_reg_i_5_n_0;
  wire [7:0]mgmtsoc_litespisdrphycore_sr_cnt;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[5]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_10_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_11_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9_n_0 ;
  wire [7:0]mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value;
  wire [7:0]mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0;
  wire mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce;
  wire \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5_n_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5_n_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5_n_3 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_1 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_2 ;
  wire \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_3 ;
  wire mgmtsoc_litespisdrphycore_sr_in;
  wire \mgmtsoc_litespisdrphycore_sr_in[0]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[10]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[11]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[12]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[13]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[14]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[15]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[16]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[17]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[18]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[19]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[1]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[20]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[21]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[22]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[23]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[24]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[25]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[26]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[27]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[28]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[29]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[2]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[30]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[31]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[31]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[31]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[31]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[31]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[3]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[4]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[5]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[6]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[7]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[8]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in[9]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[31] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8] ;
  wire \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9] ;
  wire [4:1]mgmtsoc_litespisdrphycore_sr_out1;
  wire \mgmtsoc_litespisdrphycore_sr_out[0]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[10]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[10]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[10]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[11]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[12]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[12]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[13]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[13]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[14]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[14]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[14]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[15]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[15]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[15]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_11_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_12_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[16]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_10_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[17]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[18]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_10_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[19]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[1]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[1]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[1]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[20]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[20]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[21]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[21]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[21]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_10_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[22]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[23]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[23]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[23]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[24]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[24]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[25]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[26]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[26]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[27]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[27]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[28]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[28]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[28]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[29]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[2]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[30]_i_6_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_21_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_23_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_27_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_28_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_31_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_35_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_37_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_38_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_42_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_47_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_48_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_52_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_53_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_54_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[31]_i_9_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[4]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[5]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[6]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[7]_i_5_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[7]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[8]_i_3_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[8]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[8]_i_7_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out[9]_i_4_n_0 ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[29] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[30] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8] ;
  wire \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9] ;
  wire mgmtsoc_litespisdrphycore_sr_out_shift;
  wire [7:0]mgmtsoc_litespisdrphycore_storage;
  wire [31:0]mgmtsoc_load_storage;
  wire mgmtsoc_master_cs_storage_reg_0;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[0] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[12] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[13] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[14] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[15] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[1] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[2] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[3] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[4] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[5] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[6] ;
  wire \mgmtsoc_master_phyconfig_storage_reg_n_0_[7] ;
  wire [31:0]mgmtsoc_master_rx_fifo_source_payload_data__0;
  wire [1:1]mgmtsoc_master_status_status;
  wire [7:0]mgmtsoc_master_tx_fifo_sink_payload_mask;
  wire [3:0]mgmtsoc_master_tx_fifo_sink_payload_width;
  wire [31:0]mgmtsoc_master_tx_fifo_source_payload_data;
  wire [5:0]mgmtsoc_master_tx_fifo_source_payload_len;
  wire [0:0]mgmtsoc_master_tx_fifo_source_payload_mask;
  wire [3:0]mgmtsoc_master_tx_fifo_source_payload_width;
  wire \mgmtsoc_master_tx_fifo_source_payload_width[3]_i_3_n_0 ;
  wire mgmtsoc_master_tx_fifo_source_valid_reg_0;
  wire mgmtsoc_master_tx_fifo_source_valid_reg_1;
  wire mgmtsoc_pending_r;
  wire mgmtsoc_pending_re;
  wire [31:0]mgmtsoc_reload_storage;
  wire mgmtsoc_reset_re;
  wire \mgmtsoc_reset_storage_reg_n_0_[0] ;
  wire \mgmtsoc_reset_storage_reg_n_0_[1] ;
  wire [31:0]mgmtsoc_scratch_storage;
  wire mgmtsoc_update_value_re;
  wire mgmtsoc_update_value_storage;
  wire \mgmtsoc_value[0]_i_1_n_0 ;
  wire \mgmtsoc_value[10]_i_1_n_0 ;
  wire \mgmtsoc_value[11]_i_1_n_0 ;
  wire \mgmtsoc_value[12]_i_1_n_0 ;
  wire \mgmtsoc_value[12]_i_3_n_0 ;
  wire \mgmtsoc_value[12]_i_4_n_0 ;
  wire \mgmtsoc_value[12]_i_5_n_0 ;
  wire \mgmtsoc_value[12]_i_6_n_0 ;
  wire \mgmtsoc_value[13]_i_1_n_0 ;
  wire \mgmtsoc_value[14]_i_1_n_0 ;
  wire \mgmtsoc_value[15]_i_1_n_0 ;
  wire \mgmtsoc_value[16]_i_1_n_0 ;
  wire \mgmtsoc_value[16]_i_3_n_0 ;
  wire \mgmtsoc_value[16]_i_4_n_0 ;
  wire \mgmtsoc_value[16]_i_5_n_0 ;
  wire \mgmtsoc_value[16]_i_6_n_0 ;
  wire \mgmtsoc_value[17]_i_1_n_0 ;
  wire \mgmtsoc_value[18]_i_1_n_0 ;
  wire \mgmtsoc_value[19]_i_1_n_0 ;
  wire \mgmtsoc_value[1]_i_1_n_0 ;
  wire \mgmtsoc_value[20]_i_1_n_0 ;
  wire \mgmtsoc_value[20]_i_3_n_0 ;
  wire \mgmtsoc_value[20]_i_4_n_0 ;
  wire \mgmtsoc_value[20]_i_5_n_0 ;
  wire \mgmtsoc_value[20]_i_6_n_0 ;
  wire \mgmtsoc_value[21]_i_1_n_0 ;
  wire \mgmtsoc_value[22]_i_1_n_0 ;
  wire \mgmtsoc_value[23]_i_1_n_0 ;
  wire \mgmtsoc_value[24]_i_1_n_0 ;
  wire \mgmtsoc_value[24]_i_3_n_0 ;
  wire \mgmtsoc_value[24]_i_4_n_0 ;
  wire \mgmtsoc_value[24]_i_5_n_0 ;
  wire \mgmtsoc_value[24]_i_6_n_0 ;
  wire \mgmtsoc_value[25]_i_1_n_0 ;
  wire \mgmtsoc_value[26]_i_1_n_0 ;
  wire \mgmtsoc_value[27]_i_1_n_0 ;
  wire \mgmtsoc_value[28]_i_1_n_0 ;
  wire \mgmtsoc_value[28]_i_3_n_0 ;
  wire \mgmtsoc_value[28]_i_4_n_0 ;
  wire \mgmtsoc_value[28]_i_5_n_0 ;
  wire \mgmtsoc_value[28]_i_6_n_0 ;
  wire \mgmtsoc_value[29]_i_1_n_0 ;
  wire \mgmtsoc_value[2]_i_1_n_0 ;
  wire \mgmtsoc_value[30]_i_1_n_0 ;
  wire \mgmtsoc_value[31]_i_1_n_0 ;
  wire \mgmtsoc_value[31]_i_2_n_0 ;
  wire \mgmtsoc_value[31]_i_4_n_0 ;
  wire \mgmtsoc_value[31]_i_5_n_0 ;
  wire \mgmtsoc_value[31]_i_6_n_0 ;
  wire \mgmtsoc_value[3]_i_1_n_0 ;
  wire \mgmtsoc_value[4]_i_1_n_0 ;
  wire \mgmtsoc_value[4]_i_3_n_0 ;
  wire \mgmtsoc_value[4]_i_4_n_0 ;
  wire \mgmtsoc_value[4]_i_5_n_0 ;
  wire \mgmtsoc_value[4]_i_6_n_0 ;
  wire \mgmtsoc_value[5]_i_1_n_0 ;
  wire \mgmtsoc_value[6]_i_1_n_0 ;
  wire \mgmtsoc_value[7]_i_1_n_0 ;
  wire \mgmtsoc_value[8]_i_1_n_0 ;
  wire \mgmtsoc_value[8]_i_3_n_0 ;
  wire \mgmtsoc_value[8]_i_4_n_0 ;
  wire \mgmtsoc_value[8]_i_5_n_0 ;
  wire \mgmtsoc_value[8]_i_6_n_0 ;
  wire \mgmtsoc_value[9]_i_1_n_0 ;
  wire \mgmtsoc_value_reg[12]_i_2_n_0 ;
  wire \mgmtsoc_value_reg[12]_i_2_n_1 ;
  wire \mgmtsoc_value_reg[12]_i_2_n_2 ;
  wire \mgmtsoc_value_reg[12]_i_2_n_3 ;
  wire \mgmtsoc_value_reg[12]_i_2_n_4 ;
  wire \mgmtsoc_value_reg[12]_i_2_n_5 ;
  wire \mgmtsoc_value_reg[12]_i_2_n_6 ;
  wire \mgmtsoc_value_reg[12]_i_2_n_7 ;
  wire \mgmtsoc_value_reg[16]_i_2_n_0 ;
  wire \mgmtsoc_value_reg[16]_i_2_n_1 ;
  wire \mgmtsoc_value_reg[16]_i_2_n_2 ;
  wire \mgmtsoc_value_reg[16]_i_2_n_3 ;
  wire \mgmtsoc_value_reg[16]_i_2_n_4 ;
  wire \mgmtsoc_value_reg[16]_i_2_n_5 ;
  wire \mgmtsoc_value_reg[16]_i_2_n_6 ;
  wire \mgmtsoc_value_reg[16]_i_2_n_7 ;
  wire \mgmtsoc_value_reg[20]_i_2_n_0 ;
  wire \mgmtsoc_value_reg[20]_i_2_n_1 ;
  wire \mgmtsoc_value_reg[20]_i_2_n_2 ;
  wire \mgmtsoc_value_reg[20]_i_2_n_3 ;
  wire \mgmtsoc_value_reg[20]_i_2_n_4 ;
  wire \mgmtsoc_value_reg[20]_i_2_n_5 ;
  wire \mgmtsoc_value_reg[20]_i_2_n_6 ;
  wire \mgmtsoc_value_reg[20]_i_2_n_7 ;
  wire \mgmtsoc_value_reg[24]_i_2_n_0 ;
  wire \mgmtsoc_value_reg[24]_i_2_n_1 ;
  wire \mgmtsoc_value_reg[24]_i_2_n_2 ;
  wire \mgmtsoc_value_reg[24]_i_2_n_3 ;
  wire \mgmtsoc_value_reg[24]_i_2_n_4 ;
  wire \mgmtsoc_value_reg[24]_i_2_n_5 ;
  wire \mgmtsoc_value_reg[24]_i_2_n_6 ;
  wire \mgmtsoc_value_reg[24]_i_2_n_7 ;
  wire \mgmtsoc_value_reg[28]_i_2_n_0 ;
  wire \mgmtsoc_value_reg[28]_i_2_n_1 ;
  wire \mgmtsoc_value_reg[28]_i_2_n_2 ;
  wire \mgmtsoc_value_reg[28]_i_2_n_3 ;
  wire \mgmtsoc_value_reg[28]_i_2_n_4 ;
  wire \mgmtsoc_value_reg[28]_i_2_n_5 ;
  wire \mgmtsoc_value_reg[28]_i_2_n_6 ;
  wire \mgmtsoc_value_reg[28]_i_2_n_7 ;
  wire \mgmtsoc_value_reg[31]_i_3_n_2 ;
  wire \mgmtsoc_value_reg[31]_i_3_n_3 ;
  wire \mgmtsoc_value_reg[31]_i_3_n_5 ;
  wire \mgmtsoc_value_reg[31]_i_3_n_6 ;
  wire \mgmtsoc_value_reg[31]_i_3_n_7 ;
  wire \mgmtsoc_value_reg[4]_i_2_n_0 ;
  wire \mgmtsoc_value_reg[4]_i_2_n_1 ;
  wire \mgmtsoc_value_reg[4]_i_2_n_2 ;
  wire \mgmtsoc_value_reg[4]_i_2_n_3 ;
  wire \mgmtsoc_value_reg[4]_i_2_n_4 ;
  wire \mgmtsoc_value_reg[4]_i_2_n_5 ;
  wire \mgmtsoc_value_reg[4]_i_2_n_6 ;
  wire \mgmtsoc_value_reg[4]_i_2_n_7 ;
  wire \mgmtsoc_value_reg[8]_i_2_n_0 ;
  wire \mgmtsoc_value_reg[8]_i_2_n_1 ;
  wire \mgmtsoc_value_reg[8]_i_2_n_2 ;
  wire \mgmtsoc_value_reg[8]_i_2_n_3 ;
  wire \mgmtsoc_value_reg[8]_i_2_n_4 ;
  wire \mgmtsoc_value_reg[8]_i_2_n_5 ;
  wire \mgmtsoc_value_reg[8]_i_2_n_6 ;
  wire \mgmtsoc_value_reg[8]_i_2_n_7 ;
  wire \mgmtsoc_value_reg_n_0_[0] ;
  wire \mgmtsoc_value_reg_n_0_[10] ;
  wire \mgmtsoc_value_reg_n_0_[11] ;
  wire \mgmtsoc_value_reg_n_0_[12] ;
  wire \mgmtsoc_value_reg_n_0_[13] ;
  wire \mgmtsoc_value_reg_n_0_[14] ;
  wire \mgmtsoc_value_reg_n_0_[15] ;
  wire \mgmtsoc_value_reg_n_0_[16] ;
  wire \mgmtsoc_value_reg_n_0_[17] ;
  wire \mgmtsoc_value_reg_n_0_[18] ;
  wire \mgmtsoc_value_reg_n_0_[19] ;
  wire \mgmtsoc_value_reg_n_0_[1] ;
  wire \mgmtsoc_value_reg_n_0_[20] ;
  wire \mgmtsoc_value_reg_n_0_[21] ;
  wire \mgmtsoc_value_reg_n_0_[22] ;
  wire \mgmtsoc_value_reg_n_0_[23] ;
  wire \mgmtsoc_value_reg_n_0_[24] ;
  wire \mgmtsoc_value_reg_n_0_[25] ;
  wire \mgmtsoc_value_reg_n_0_[26] ;
  wire \mgmtsoc_value_reg_n_0_[27] ;
  wire \mgmtsoc_value_reg_n_0_[28] ;
  wire \mgmtsoc_value_reg_n_0_[29] ;
  wire \mgmtsoc_value_reg_n_0_[2] ;
  wire \mgmtsoc_value_reg_n_0_[30] ;
  wire \mgmtsoc_value_reg_n_0_[31] ;
  wire \mgmtsoc_value_reg_n_0_[3] ;
  wire \mgmtsoc_value_reg_n_0_[4] ;
  wire \mgmtsoc_value_reg_n_0_[5] ;
  wire \mgmtsoc_value_reg_n_0_[6] ;
  wire \mgmtsoc_value_reg_n_0_[7] ;
  wire \mgmtsoc_value_reg_n_0_[8] ;
  wire \mgmtsoc_value_reg_n_0_[9] ;
  wire [31:0]mgmtsoc_value_status;
  wire mgmtsoc_vexriscv_debug_bus_ack_reg_0;
  wire mgmtsoc_vexriscv_debug_bus_ack_reg_1;
  wire [31:0]mgmtsoc_vexriscv_debug_bus_dat_r;
  wire mgmtsoc_vexriscv_debug_reset;
  wire [7:2]mgmtsoc_vexriscv_i_cmd_payload_address;
  wire [31:0]mgmtsoc_vexriscv_i_cmd_payload_data;
  wire mgmtsoc_vexriscv_i_cmd_payload_data0;
  wire mgmtsoc_vexriscv_i_cmd_payload_wr_reg_n_0;
  wire mgmtsoc_vexriscv_i_cmd_valid;
  wire mgmtsoc_vexriscv_i_cmd_valid_reg_0;
  wire mgmtsoc_vexriscv_o_resetOut;
  wire [31:0]mgmtsoc_vexriscv_o_rsp_data;
  wire mgmtsoc_vexriscv_reset_debug_logic;
  wire mgmtsoc_vexriscv_transfer_complete;
  wire mgmtsoc_vexriscv_transfer_in_progress;
  wire mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0;
  wire mgmtsoc_vexriscv_transfer_wait_for_ack_reg_1;
  wire mgmtsoc_vexriscv_transfer_wait_for_ack_reg_2;
  wire mgmtsoc_zero_pending;
  wire mgmtsoc_zero_pending_i_1_n_0;
  wire mgmtsoc_zero_trigger_d;
  wire mgmtsoc_zero_trigger_d_i_2_n_0;
  wire mgmtsoc_zero_trigger_d_i_3_n_0;
  wire mgmtsoc_zero_trigger_d_i_4_n_0;
  wire mgmtsoc_zero_trigger_d_i_5_n_0;
  wire mgmtsoc_zero_trigger_d_i_6_n_0;
  wire mgmtsoc_zero_trigger_d_i_7_n_0;
  wire mgmtsoc_zero_trigger_d_i_8_n_0;
  wire mgmtsoc_zero_trigger_d_i_9_n_0;
  wire mprj_ack_i_core;
  wire [9:8]mprj_adr_o_core;
  wire [31:0]mprj_dat_o_core;
  wire [3:0]mprj_i;
  wire [0:0]\mprj_o[0] ;
  wire [0:0]\mprj_o[35] ;
  wire [1:0]\mprj_o[35]_0 ;
  wire [3:3]mprj_sel_o_core;
  wire mprj_wb_iena_storage_reg_0;
  wire mprj_wb_iena_storage_reg_1;
  wire multiregimpl0_regs0;
  wire multiregimpl0_regs0_reg_0;
  wire multiregimpl0_regs1;
  wire multiregimpl10_regs0;
  wire multiregimpl11_regs0;
  wire multiregimpl12_regs0;
  wire multiregimpl134_regs0;
  wire multiregimpl134_regs1;
  wire multiregimpl135_regs0;
  wire multiregimpl135_regs1;
  wire multiregimpl136_regs0;
  wire multiregimpl136_regs1;
  wire multiregimpl13_regs0;
  wire multiregimpl14_regs0;
  wire multiregimpl15_regs0;
  wire multiregimpl16_regs0;
  wire multiregimpl17_regs0;
  wire multiregimpl18_regs0;
  wire multiregimpl19_regs0;
  wire multiregimpl1_regs0;
  wire multiregimpl1_regs1;
  wire multiregimpl20_regs0;
  wire multiregimpl21_regs0;
  wire multiregimpl22_regs0;
  wire multiregimpl23_regs0;
  wire multiregimpl24_regs0;
  wire multiregimpl25_regs0;
  wire multiregimpl26_regs0;
  wire multiregimpl27_regs0;
  wire multiregimpl28_regs0;
  wire multiregimpl29_regs0;
  wire multiregimpl2_regs0;
  wire multiregimpl2_regs1;
  wire multiregimpl30_regs0;
  wire multiregimpl31_regs0;
  wire multiregimpl32_regs0;
  wire multiregimpl33_regs0;
  wire multiregimpl34_regs0;
  wire multiregimpl3_regs0;
  wire multiregimpl4_regs0;
  wire multiregimpl5_regs0;
  wire multiregimpl6_regs0;
  wire multiregimpl7_regs0;
  wire multiregimpl8_regs0;
  wire multiregimpl9_regs0;
  wire [5:0]out;
  wire p_0_in33_in;
  wire p_0_in3_out;
  wire [3:0]p_0_in__0;
  wire [7:1]p_0_in__1;
  wire [3:0]p_0_in__2;
  wire [31:0]p_1_in;
  wire p_1_in__0;
  wire p_23_in;
  wire p_27_in;
  wire p_42_in;
  wire pass_thru_mgmt_delay;
  wire [0:0]ready_reg;
  wire ready_reg_0;
  wire rs232phy_rs232phyrx_state;
  wire rs232phy_rs232phyrx_state_reg_0;
  wire rs232phy_rs232phytx_state;
  wire rs232phy_rs232phytx_state_reg_0;
  wire rs232phy_rs232phytx_state_reg_1;
  wire sel;
  wire shared_ack;
  wire [31:0]shared_dat_r;
  wire [6:0]slave_sel_r;
  wire [6:0]slave_sel_reg;
  wire spi_clk_i_1_n_0;
  wire spi_cs_n;
  wire spi_cs_n_i_1_n_0;
  wire spi_enabled_storage_reg_0;
  wire spi_enabled_storage_reg_1;
  wire \spi_master_clk_divider1[0]_i_1_n_0 ;
  wire \spi_master_clk_divider1[0]_i_3_n_0 ;
  wire [15:0]spi_master_clk_divider1_reg;
  wire \spi_master_clk_divider1_reg[0]_i_2_n_0 ;
  wire \spi_master_clk_divider1_reg[0]_i_2_n_1 ;
  wire \spi_master_clk_divider1_reg[0]_i_2_n_2 ;
  wire \spi_master_clk_divider1_reg[0]_i_2_n_3 ;
  wire \spi_master_clk_divider1_reg[0]_i_2_n_4 ;
  wire \spi_master_clk_divider1_reg[0]_i_2_n_5 ;
  wire \spi_master_clk_divider1_reg[0]_i_2_n_6 ;
  wire \spi_master_clk_divider1_reg[0]_i_2_n_7 ;
  wire \spi_master_clk_divider1_reg[12]_i_1_n_1 ;
  wire \spi_master_clk_divider1_reg[12]_i_1_n_2 ;
  wire \spi_master_clk_divider1_reg[12]_i_1_n_3 ;
  wire \spi_master_clk_divider1_reg[12]_i_1_n_4 ;
  wire \spi_master_clk_divider1_reg[12]_i_1_n_5 ;
  wire \spi_master_clk_divider1_reg[12]_i_1_n_6 ;
  wire \spi_master_clk_divider1_reg[12]_i_1_n_7 ;
  wire \spi_master_clk_divider1_reg[4]_i_1_n_0 ;
  wire \spi_master_clk_divider1_reg[4]_i_1_n_1 ;
  wire \spi_master_clk_divider1_reg[4]_i_1_n_2 ;
  wire \spi_master_clk_divider1_reg[4]_i_1_n_3 ;
  wire \spi_master_clk_divider1_reg[4]_i_1_n_4 ;
  wire \spi_master_clk_divider1_reg[4]_i_1_n_5 ;
  wire \spi_master_clk_divider1_reg[4]_i_1_n_6 ;
  wire \spi_master_clk_divider1_reg[4]_i_1_n_7 ;
  wire \spi_master_clk_divider1_reg[8]_i_1_n_0 ;
  wire \spi_master_clk_divider1_reg[8]_i_1_n_1 ;
  wire \spi_master_clk_divider1_reg[8]_i_1_n_2 ;
  wire \spi_master_clk_divider1_reg[8]_i_1_n_3 ;
  wire \spi_master_clk_divider1_reg[8]_i_1_n_4 ;
  wire \spi_master_clk_divider1_reg[8]_i_1_n_5 ;
  wire \spi_master_clk_divider1_reg[8]_i_1_n_6 ;
  wire \spi_master_clk_divider1_reg[8]_i_1_n_7 ;
  wire [15:1]spi_master_clk_fall0;
  wire spi_master_clk_rise;
  wire [14:1]spi_master_clk_rise0;
  wire spi_master_control_re;
  wire \spi_master_control_storage_reg_n_0_[0] ;
  wire \spi_master_control_storage_reg_n_0_[1] ;
  wire \spi_master_control_storage_reg_n_0_[2] ;
  wire \spi_master_control_storage_reg_n_0_[3] ;
  wire \spi_master_control_storage_reg_n_0_[4] ;
  wire \spi_master_control_storage_reg_n_0_[5] ;
  wire \spi_master_control_storage_reg_n_0_[6] ;
  wire \spi_master_control_storage_reg_n_0_[7] ;
  wire [2:0]spi_master_count;
  wire \spi_master_count[0]_i_1_n_0 ;
  wire \spi_master_count[1]_i_1_n_0 ;
  wire \spi_master_count[2]_i_1_n_0 ;
  wire \spi_master_cs_storage_reg_n_0_[0] ;
  wire \spi_master_cs_storage_reg_n_0_[10] ;
  wire \spi_master_cs_storage_reg_n_0_[11] ;
  wire \spi_master_cs_storage_reg_n_0_[12] ;
  wire \spi_master_cs_storage_reg_n_0_[13] ;
  wire \spi_master_cs_storage_reg_n_0_[14] ;
  wire \spi_master_cs_storage_reg_n_0_[15] ;
  wire \spi_master_cs_storage_reg_n_0_[16] ;
  wire \spi_master_cs_storage_reg_n_0_[1] ;
  wire \spi_master_cs_storage_reg_n_0_[2] ;
  wire \spi_master_cs_storage_reg_n_0_[3] ;
  wire \spi_master_cs_storage_reg_n_0_[4] ;
  wire \spi_master_cs_storage_reg_n_0_[5] ;
  wire \spi_master_cs_storage_reg_n_0_[6] ;
  wire \spi_master_cs_storage_reg_n_0_[7] ;
  wire \spi_master_cs_storage_reg_n_0_[8] ;
  wire \spi_master_cs_storage_reg_n_0_[9] ;
  wire [7:0]spi_master_length1;
  wire spi_master_loopback_storage;
  wire [7:0]spi_master_miso;
  wire [7:0]spi_master_miso_data;
  wire \spi_master_miso_data[0]_i_1_n_0 ;
  wire \spi_master_miso_data[7]_i_13_n_0 ;
  wire \spi_master_miso_data[7]_i_14_n_0 ;
  wire \spi_master_miso_data[7]_i_15_n_0 ;
  wire \spi_master_miso_data[7]_i_16_n_0 ;
  wire \spi_master_miso_data[7]_i_17_n_0 ;
  wire \spi_master_miso_data[7]_i_18_n_0 ;
  wire \spi_master_miso_data[7]_i_19_n_0 ;
  wire \spi_master_miso_data[7]_i_20_n_0 ;
  wire \spi_master_miso_data[7]_i_21_n_0 ;
  wire \spi_master_miso_data[7]_i_22_n_0 ;
  wire \spi_master_miso_data[7]_i_23_n_0 ;
  wire \spi_master_miso_data[7]_i_24_n_0 ;
  wire \spi_master_miso_data[7]_i_25_n_0 ;
  wire \spi_master_miso_data[7]_i_26_n_0 ;
  wire \spi_master_miso_data[7]_i_3_n_0 ;
  wire \spi_master_miso_data[7]_i_4_n_0 ;
  wire \spi_master_miso_data[7]_i_5_n_0 ;
  wire \spi_master_miso_data[7]_i_6_n_0 ;
  wire \spi_master_miso_data[7]_i_7_n_0 ;
  wire \spi_master_miso_data[7]_i_8_n_0 ;
  wire \spi_master_miso_data_reg[7]_i_10_n_0 ;
  wire \spi_master_miso_data_reg[7]_i_10_n_1 ;
  wire \spi_master_miso_data_reg[7]_i_10_n_2 ;
  wire \spi_master_miso_data_reg[7]_i_10_n_3 ;
  wire \spi_master_miso_data_reg[7]_i_11_n_0 ;
  wire \spi_master_miso_data_reg[7]_i_11_n_1 ;
  wire \spi_master_miso_data_reg[7]_i_11_n_2 ;
  wire \spi_master_miso_data_reg[7]_i_11_n_3 ;
  wire \spi_master_miso_data_reg[7]_i_12_n_0 ;
  wire \spi_master_miso_data_reg[7]_i_12_n_1 ;
  wire \spi_master_miso_data_reg[7]_i_12_n_2 ;
  wire \spi_master_miso_data_reg[7]_i_12_n_3 ;
  wire \spi_master_miso_data_reg[7]_i_1_n_3 ;
  wire \spi_master_miso_data_reg[7]_i_2_n_0 ;
  wire \spi_master_miso_data_reg[7]_i_2_n_1 ;
  wire \spi_master_miso_data_reg[7]_i_2_n_2 ;
  wire \spi_master_miso_data_reg[7]_i_2_n_3 ;
  wire \spi_master_miso_data_reg[7]_i_9_n_1 ;
  wire \spi_master_miso_data_reg[7]_i_9_n_3 ;
  wire spi_master_miso_latch;
  wire \spi_master_mosi_data_reg_n_0_[0] ;
  wire \spi_master_mosi_data_reg_n_0_[1] ;
  wire \spi_master_mosi_data_reg_n_0_[3] ;
  wire \spi_master_mosi_data_reg_n_0_[4] ;
  wire spi_master_mosi_latch;
  wire [2:0]spi_master_mosi_sel;
  wire \spi_master_mosi_sel[0]_i_1_n_0 ;
  wire \spi_master_mosi_sel[1]_i_1_n_0 ;
  wire \spi_master_mosi_sel[2]_i_1_n_0 ;
  wire [7:0]spi_master_mosi_storage;
  wire spi_mosi_i_3_n_0;
  wire spi_mosi_i_4_n_0;
  wire spi_mosi_reg_0;
  wire spi_sck;
  wire spi_sdo;
  wire [1:0]spimaster_state;
  wire [15:0]spimaster_storage;
  wire state;
  wire state_reg_0;
  wire state_reg_1;
  wire state_reg_2;
  wire state_reg_3;
  wire storage_1_reg_0_15_0_5_i_9_n_0;
  wire storage_1_reg_0_15_6_9_n_2;
  wire storage_1_reg_0_15_6_9_n_3;
  wire storage_reg_0_15_6_9_n_2;
  wire storage_reg_0_15_6_9_n_3;
  wire sync_array_muxed;
  wire sys_uart_tx;
  wire sys_uart_tx_reg_0;
  wire \uart_enable_storage_reg_n_0_[0] ;
  wire \uart_enable_storage_reg_n_0_[1] ;
  wire uart_enabled_storage;
  wire uart_enabled_storage_reg_0;
  wire \uart_pending_r_reg[0]_0 ;
  wire \uart_pending_r_reg[1]_0 ;
  wire uart_pending_re;
  wire [1:0]uart_pending_status_reg;
  wire [3:0]uart_phy_rx_count_reg;
  wire \uart_phy_rx_count_reg[3]_0 ;
  wire [3:0]uart_phy_rx_count_rs232phy_rs232phyrx_next_value0;
  wire uart_phy_rx_data;
  wire \uart_phy_rx_data_reg_n_0_[0] ;
  wire [6:0]uart_phy_rx_data_rs232phy_rs232phyrx_next_value1;
  wire [31:5]uart_phy_rx_phase;
  wire [31:5]uart_phy_rx_phase0;
  wire [32:32]uart_phy_rx_phase0__0;
  wire \uart_phy_rx_phase[11]_i_2_n_0 ;
  wire \uart_phy_rx_phase[11]_i_3_n_0 ;
  wire \uart_phy_rx_phase[15]_i_2_n_0 ;
  wire \uart_phy_rx_phase[15]_i_3_n_0 ;
  wire \uart_phy_rx_phase[15]_i_4_n_0 ;
  wire \uart_phy_rx_phase[19]_i_2_n_0 ;
  wire \uart_phy_rx_phase[19]_i_3_n_0 ;
  wire \uart_phy_rx_phase[19]_i_4_n_0 ;
  wire \uart_phy_rx_phase[23]_i_2_n_0 ;
  wire \uart_phy_rx_phase[23]_i_3_n_0 ;
  wire \uart_phy_rx_phase[7]_i_2_n_0 ;
  wire \uart_phy_rx_phase_reg[11]_i_1_n_0 ;
  wire \uart_phy_rx_phase_reg[11]_i_1_n_1 ;
  wire \uart_phy_rx_phase_reg[11]_i_1_n_2 ;
  wire \uart_phy_rx_phase_reg[11]_i_1_n_3 ;
  wire \uart_phy_rx_phase_reg[15]_i_1_n_0 ;
  wire \uart_phy_rx_phase_reg[15]_i_1_n_1 ;
  wire \uart_phy_rx_phase_reg[15]_i_1_n_2 ;
  wire \uart_phy_rx_phase_reg[15]_i_1_n_3 ;
  wire \uart_phy_rx_phase_reg[19]_i_1_n_0 ;
  wire \uart_phy_rx_phase_reg[19]_i_1_n_1 ;
  wire \uart_phy_rx_phase_reg[19]_i_1_n_2 ;
  wire \uart_phy_rx_phase_reg[19]_i_1_n_3 ;
  wire \uart_phy_rx_phase_reg[23]_i_1_n_0 ;
  wire \uart_phy_rx_phase_reg[23]_i_1_n_1 ;
  wire \uart_phy_rx_phase_reg[23]_i_1_n_2 ;
  wire \uart_phy_rx_phase_reg[23]_i_1_n_3 ;
  wire \uart_phy_rx_phase_reg[27]_i_1_n_0 ;
  wire \uart_phy_rx_phase_reg[27]_i_1_n_1 ;
  wire \uart_phy_rx_phase_reg[27]_i_1_n_2 ;
  wire \uart_phy_rx_phase_reg[27]_i_1_n_3 ;
  wire \uart_phy_rx_phase_reg[31]_i_2_n_0 ;
  wire \uart_phy_rx_phase_reg[31]_i_2_n_1 ;
  wire \uart_phy_rx_phase_reg[31]_i_2_n_2 ;
  wire \uart_phy_rx_phase_reg[31]_i_2_n_3 ;
  wire \uart_phy_rx_phase_reg[7]_i_1_n_0 ;
  wire \uart_phy_rx_phase_reg[7]_i_1_n_1 ;
  wire \uart_phy_rx_phase_reg[7]_i_1_n_2 ;
  wire \uart_phy_rx_phase_reg[7]_i_1_n_3 ;
  wire uart_phy_rx_rx_d;
  wire uart_phy_rx_tick;
  wire uart_phy_rx_tick_i_1_n_0;
  wire [3:0]uart_phy_tx_count_reg;
  wire [3:0]uart_phy_tx_count_rs232phy_rs232phytx_next_value0;
  wire uart_phy_tx_data1_in0;
  wire \uart_phy_tx_data[7]_i_1_n_0 ;
  wire \uart_phy_tx_data_reg[0]_0 ;
  wire \uart_phy_tx_data_reg_n_0_[1] ;
  wire \uart_phy_tx_data_reg_n_0_[2] ;
  wire \uart_phy_tx_data_reg_n_0_[3] ;
  wire \uart_phy_tx_data_reg_n_0_[4] ;
  wire \uart_phy_tx_data_reg_n_0_[5] ;
  wire \uart_phy_tx_data_reg_n_0_[6] ;
  wire \uart_phy_tx_data_reg_n_0_[7] ;
  wire [6:0]uart_phy_tx_data_rs232phy_rs232phytx_next_value2;
  wire [31:5]uart_phy_tx_phase;
  wire [31:5]uart_phy_tx_phase0;
  wire [32:32]uart_phy_tx_phase0__0;
  wire \uart_phy_tx_phase[11]_i_2_n_0 ;
  wire \uart_phy_tx_phase[11]_i_3_n_0 ;
  wire \uart_phy_tx_phase[15]_i_2_n_0 ;
  wire \uart_phy_tx_phase[15]_i_3_n_0 ;
  wire \uart_phy_tx_phase[15]_i_4_n_0 ;
  wire \uart_phy_tx_phase[19]_i_2_n_0 ;
  wire \uart_phy_tx_phase[19]_i_3_n_0 ;
  wire \uart_phy_tx_phase[19]_i_4_n_0 ;
  wire \uart_phy_tx_phase[23]_i_2_n_0 ;
  wire \uart_phy_tx_phase[23]_i_3_n_0 ;
  wire \uart_phy_tx_phase[7]_i_2_n_0 ;
  wire \uart_phy_tx_phase_reg[11]_i_1_n_0 ;
  wire \uart_phy_tx_phase_reg[11]_i_1_n_1 ;
  wire \uart_phy_tx_phase_reg[11]_i_1_n_2 ;
  wire \uart_phy_tx_phase_reg[11]_i_1_n_3 ;
  wire \uart_phy_tx_phase_reg[15]_i_1_n_0 ;
  wire \uart_phy_tx_phase_reg[15]_i_1_n_1 ;
  wire \uart_phy_tx_phase_reg[15]_i_1_n_2 ;
  wire \uart_phy_tx_phase_reg[15]_i_1_n_3 ;
  wire \uart_phy_tx_phase_reg[19]_i_1_n_0 ;
  wire \uart_phy_tx_phase_reg[19]_i_1_n_1 ;
  wire \uart_phy_tx_phase_reg[19]_i_1_n_2 ;
  wire \uart_phy_tx_phase_reg[19]_i_1_n_3 ;
  wire \uart_phy_tx_phase_reg[23]_i_1_n_0 ;
  wire \uart_phy_tx_phase_reg[23]_i_1_n_1 ;
  wire \uart_phy_tx_phase_reg[23]_i_1_n_2 ;
  wire \uart_phy_tx_phase_reg[23]_i_1_n_3 ;
  wire \uart_phy_tx_phase_reg[27]_i_1_n_0 ;
  wire \uart_phy_tx_phase_reg[27]_i_1_n_1 ;
  wire \uart_phy_tx_phase_reg[27]_i_1_n_2 ;
  wire \uart_phy_tx_phase_reg[27]_i_1_n_3 ;
  wire \uart_phy_tx_phase_reg[31]_i_2_n_0 ;
  wire \uart_phy_tx_phase_reg[31]_i_2_n_1 ;
  wire \uart_phy_tx_phase_reg[31]_i_2_n_2 ;
  wire \uart_phy_tx_phase_reg[31]_i_2_n_3 ;
  wire \uart_phy_tx_phase_reg[7]_i_1_n_0 ;
  wire \uart_phy_tx_phase_reg[7]_i_1_n_1 ;
  wire \uart_phy_tx_phase_reg[7]_i_1_n_2 ;
  wire \uart_phy_tx_phase_reg[7]_i_1_n_3 ;
  wire uart_phy_tx_tick_i_1_n_0;
  wire [0:0]uart_phy_tx_tick_reg_0;
  wire [3:0]uart_rx_fifo_consume;
  wire \uart_rx_fifo_consume[0]_i_1_n_0 ;
  wire \uart_rx_fifo_consume[1]_i_1_n_0 ;
  wire \uart_rx_fifo_consume[2]_i_1_n_0 ;
  wire \uart_rx_fifo_consume[3]_i_1_n_0 ;
  wire \uart_rx_fifo_level0[0]_i_1_n_0 ;
  wire \uart_rx_fifo_level0[1]_i_1_n_0 ;
  wire \uart_rx_fifo_level0[2]_i_1_n_0 ;
  wire \uart_rx_fifo_level0[3]_i_1_n_0 ;
  wire \uart_rx_fifo_level0[4]_i_1_n_0 ;
  wire \uart_rx_fifo_level0[4]_i_2_n_0 ;
  wire [4:0]uart_rx_fifo_level0_reg;
  wire [3:0]uart_rx_fifo_produce_reg;
  wire uart_rx_fifo_rdport_re;
  wire uart_rx_fifo_readable;
  wire uart_rx_fifo_readable_reg_0;
  wire [7:0]uart_rx_fifo_syncfifo_din;
  wire uart_rx_fifo_syncfifo_readable;
  wire uart_rx_fifo_wrport_we__0;
  wire uart_rx_pending_reg_0;
  wire uart_rx_trigger_d;
  wire [3:0]uart_tx_fifo_consume;
  wire \uart_tx_fifo_consume[0]_i_1_n_0 ;
  wire \uart_tx_fifo_consume[1]_i_1_n_0 ;
  wire \uart_tx_fifo_consume[1]_i_2_n_0 ;
  wire \uart_tx_fifo_consume[2]_i_1_n_0 ;
  wire \uart_tx_fifo_consume[3]_i_1_n_0 ;
  wire \uart_tx_fifo_level0[0]_i_1_n_0 ;
  wire [4:0]uart_tx_fifo_level0_reg;
  wire [3:0]uart_tx_fifo_produce_reg;
  wire uart_tx_fifo_readable;
  wire uart_tx_fifo_readable_reg_0;
  wire uart_tx_fifo_syncfifo_re;
  wire uart_tx_fifo_syncfifo_readable;
  wire uart_tx_fifo_syncfifo_writable;
  wire uart_tx_fifo_wrport_we__0;
  wire uart_tx_pending_reg_0;
  wire uart_tx_trigger_d;
  wire uartwishbonebridge_next_state;
  wire uartwishbonebridge_next_state1;
  wire uartwishbonebridge_next_state12_out;
  wire uartwishbonebridge_rs232phyrx_state;
  wire uartwishbonebridge_rs232phyrx_state_reg_0;
  wire uartwishbonebridge_rs232phytx_state;
  wire uartwishbonebridge_rs232phytx_state_reg_0;
  wire [2:0]uartwishbonebridge_state;
  wire \uartwishbonebridge_state[0]_i_1_n_0 ;
  wire \uartwishbonebridge_state[0]_i_2_n_0 ;
  wire \uartwishbonebridge_state[1]_i_1_n_0 ;
  wire \uartwishbonebridge_state[1]_i_2_n_0 ;
  wire \uartwishbonebridge_state[2]_i_10_n_0 ;
  wire \uartwishbonebridge_state[2]_i_11_n_0 ;
  wire \uartwishbonebridge_state[2]_i_13_n_0 ;
  wire \uartwishbonebridge_state[2]_i_14_n_0 ;
  wire \uartwishbonebridge_state[2]_i_15_n_0 ;
  wire \uartwishbonebridge_state[2]_i_16_n_0 ;
  wire \uartwishbonebridge_state[2]_i_17_n_0 ;
  wire \uartwishbonebridge_state[2]_i_18_n_0 ;
  wire \uartwishbonebridge_state[2]_i_19_n_0 ;
  wire \uartwishbonebridge_state[2]_i_1_n_0 ;
  wire \uartwishbonebridge_state[2]_i_20_n_0 ;
  wire \uartwishbonebridge_state[2]_i_21_n_0 ;
  wire \uartwishbonebridge_state[2]_i_22_n_0 ;
  wire \uartwishbonebridge_state[2]_i_23_n_0 ;
  wire \uartwishbonebridge_state[2]_i_4_n_0 ;
  wire \uartwishbonebridge_state[2]_i_5_n_0 ;
  wire \uartwishbonebridge_state[2]_i_6_n_0 ;
  wire \uartwishbonebridge_state[2]_i_7_n_0 ;
  wire \uartwishbonebridge_state_reg[0]_0 ;
  wire \uartwishbonebridge_state_reg[2]_0 ;
  wire [2:0]user_irq;
  wire \user_irq_ena_storage_reg_n_0_[0] ;
  wire \user_irq_ena_storage_reg_n_0_[1] ;
  wire \user_irq_ena_storage_reg_n_0_[2] ;
  wire wb_rst_i;
  wire \wbbd_addr[1]_i_3 ;
  wire \wbbd_addr[1]_i_3_0 ;
  wire \wbbd_addr[2]_i_5 ;
  wire \wbbd_addr[4]_i_3 ;
  wire \wbbd_addr_reg[0] ;
  wire \wbbd_addr_reg[0]_0 ;
  wire \wbbd_addr_reg[2] ;
  wire \wbbd_addr_reg[2]_0 ;
  wire \wbbd_addr_reg[3] ;
  wire \wbbd_addr_reg[4] ;
  wire \wbbd_addr_reg[4]_0 ;
  wire \wbbd_addr_reg[4]_1 ;
  wire [5:0]wbbd_write_reg;
  wire [3:2]\NLW_FSM_sequential_spimaster_state_reg[1]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_spimaster_state_reg[1]_i_14_O_UNCONNECTED ;
  wire [3:2]\NLW_FSM_sequential_spimaster_state_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_spimaster_state_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_spimaster_state_reg[1]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_dbg_uart_address_reg[29]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_dbg_uart_address_reg[29]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_dbg_uart_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_dbg_uart_rx_phase_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dbg_uart_rx_phase_reg[30]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_dbg_uart_tx_phase_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dbg_uart_tx_phase_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_mgmtsoc_bus_errors_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_mgmtsoc_litespimmap_burst_adr_reg[29]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_mgmtsoc_litespimmap_burst_adr_reg[29]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_mgmtsoc_value_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mgmtsoc_value_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_spi_master_clk_divider1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_spi_master_miso_data_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_spi_master_miso_data_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_spi_master_miso_data_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_spi_master_miso_data_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_spi_master_miso_data_reg[7]_i_9_O_UNCONNECTED ;
  wire [1:0]NLW_storage_1_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_storage_1_reg_0_15_6_9_DOC_UNCONNECTED;
  wire [1:0]NLW_storage_1_reg_0_15_6_9_DOD_UNCONNECTED;
  wire [1:0]NLW_storage_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_storage_reg_0_15_6_9_DOC_UNCONNECTED;
  wire [1:0]NLW_storage_reg_0_15_6_9_DOD_UNCONNECTED;
  wire [0:0]\NLW_uart_phy_rx_phase_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_uart_phy_rx_tick_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_uart_phy_rx_tick_reg_i_2_O_UNCONNECTED;
  wire [0:0]\NLW_uart_phy_tx_phase_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_uart_phy_tx_tick_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_uart_phy_tx_tick_reg_i_2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_grant[2]_i_2 
       (.I0(uartwishbonebridge_state[1]),
        .I1(uartwishbonebridge_state[2]),
        .O(\FSM_onehot_grant[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:010,iSTATE0:100,iSTATE1:001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_grant_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_203),
        .Q(\FSM_onehot_grant_reg_n_0_[0] ),
        .S(int_rst));
  (* FSM_ENCODED_STATES = "iSTATE:010,iSTATE0:100,iSTATE1:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_grant_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_205),
        .Q(grant_reg[1]),
        .R(int_rst));
  (* FSM_ENCODED_STATES = "iSTATE:010,iSTATE0:100,iSTATE1:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_grant_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_204),
        .Q(grant_reg[0]),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \FSM_sequential_litespiphy_state[0]_i_2 
       (.I0(\FSM_sequential_litespiphy_state[0]_i_3_n_0 ),
        .I1(litespiphy_state[1]),
        .I2(litespiphy_state[0]),
        .O(litespiphy_next_state__0[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \FSM_sequential_litespiphy_state[0]_i_3 
       (.I0(mgmtsoc_litespisdrphycore_storage[6]),
        .I1(mgmtsoc_litespisdrphycore_storage[5]),
        .I2(mgmtsoc_litespisdrphycore_storage[4]),
        .I3(mgmtsoc_litespisdrphycore_storage[3]),
        .I4(\mgmtsoc_master_tx_fifo_source_payload_width[3]_i_3_n_0 ),
        .I5(litespiphy_state[0]),
        .O(\FSM_sequential_litespiphy_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \FSM_sequential_litespiphy_state[1]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in[31]_i_5_n_0 ),
        .I1(litespiphy_state[0]),
        .I2(litespiphy_state[1]),
        .O(litespiphy_next_state__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_litespiphy_state[1]_i_3 
       (.I0(litespiphy_state[1]),
        .I1(litespiphy_state[0]),
        .I2(litespi_grant),
        .O(\FSM_sequential_litespiphy_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_litespiphy_state[1]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in[31]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .O(\FSM_sequential_litespiphy_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \FSM_sequential_litespiphy_state[1]_i_5 
       (.I0(\litespi_state[3]_i_5_n_0 ),
        .I1(litespiphy_state[1]),
        .I2(litespiphy_state[0]),
        .I3(litespi_grant),
        .I4(mgmtsoc_litespisdrphycore_sr_out_shift),
        .I5(\FSM_sequential_litespiphy_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_litespiphy_state[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \FSM_sequential_litespiphy_state[1]_i_6 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[4]),
        .I1(mgmtsoc_litespisdrphycore_sr_cnt[5]),
        .I2(mgmtsoc_litespisdrphycore_sr_cnt[6]),
        .I3(mgmtsoc_litespisdrphycore_sr_cnt[7]),
        .I4(\FSM_sequential_litespiphy_state[1]_i_7_n_0 ),
        .O(\FSM_sequential_litespiphy_state[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_litespiphy_state[1]_i_7 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[1]),
        .I1(mgmtsoc_litespisdrphycore_sr_cnt[0]),
        .I2(mgmtsoc_litespisdrphycore_sr_cnt[3]),
        .I3(mgmtsoc_litespisdrphycore_sr_cnt[2]),
        .O(\FSM_sequential_litespiphy_state[1]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:00,iSTATE2:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_litespiphy_state_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_206),
        .Q(litespiphy_state[0]),
        .R(int_rst));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:00,iSTATE2:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_litespiphy_state_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_208),
        .Q(litespiphy_state[1]),
        .R(int_rst));
  LUT6 #(
    .INIT(64'h0300030FAAF0A0F0)) 
    \FSM_sequential_spimaster_state[0]_i_1 
       (.I0(\FSM_sequential_spimaster_state[1]_i_2_n_0 ),
        .I1(spi_master_clk_rise),
        .I2(spi_master_mosi_latch),
        .I3(spimaster_state[1]),
        .I4(O664),
        .I5(spimaster_state[0]),
        .O(\FSM_sequential_spimaster_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03FF03F0AF00AF00)) 
    \FSM_sequential_spimaster_state[1]_i_1 
       (.I0(\FSM_sequential_spimaster_state[1]_i_2_n_0 ),
        .I1(spi_master_clk_rise),
        .I2(spi_master_mosi_latch),
        .I3(spimaster_state[1]),
        .I4(O664),
        .I5(spimaster_state[0]),
        .O(\FSM_sequential_spimaster_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_spimaster_state[1]_i_10 
       (.I0(spi_master_clk_fall0[9]),
        .I1(spi_master_clk_divider1_reg[9]),
        .I2(spi_master_clk_fall0[10]),
        .I3(spi_master_clk_divider1_reg[10]),
        .I4(spi_master_clk_divider1_reg[11]),
        .I5(spi_master_clk_fall0[11]),
        .O(\FSM_sequential_spimaster_state[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_spimaster_state[1]_i_11 
       (.I0(spi_master_clk_fall0[6]),
        .I1(spi_master_clk_divider1_reg[6]),
        .I2(spi_master_clk_fall0[7]),
        .I3(spi_master_clk_divider1_reg[7]),
        .I4(spi_master_clk_divider1_reg[8]),
        .I5(spi_master_clk_fall0[8]),
        .O(\FSM_sequential_spimaster_state[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_spimaster_state[1]_i_12 
       (.I0(spi_master_clk_fall0[3]),
        .I1(spi_master_clk_divider1_reg[3]),
        .I2(spi_master_clk_fall0[4]),
        .I3(spi_master_clk_divider1_reg[4]),
        .I4(spi_master_clk_divider1_reg[5]),
        .I5(spi_master_clk_fall0[5]),
        .O(\FSM_sequential_spimaster_state[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \FSM_sequential_spimaster_state[1]_i_13 
       (.I0(spimaster_storage[0]),
        .I1(spi_master_clk_divider1_reg[0]),
        .I2(spi_master_clk_fall0[1]),
        .I3(spi_master_clk_divider1_reg[1]),
        .I4(spi_master_clk_divider1_reg[2]),
        .I5(spi_master_clk_fall0[2]),
        .O(\FSM_sequential_spimaster_state[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFF0A0C0A03)) 
    \FSM_sequential_spimaster_state[1]_i_16 
       (.I0(spi_master_count[1]),
        .I1(spi_master_length1[2]),
        .I2(spi_master_length1[0]),
        .I3(spi_master_length1[1]),
        .I4(spi_master_count[2]),
        .I5(spi_master_length1[3]),
        .O(\FSM_sequential_spimaster_state[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEF)) 
    \FSM_sequential_spimaster_state[1]_i_17 
       (.I0(spi_master_length1[4]),
        .I1(spi_master_length1[5]),
        .I2(spi_master_length1[3]),
        .I3(spi_master_length1[1]),
        .I4(spi_master_length1[0]),
        .I5(spi_master_length1[2]),
        .O(\FSM_sequential_spimaster_state[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000015554)) 
    \FSM_sequential_spimaster_state[1]_i_2 
       (.I0(spi_master_length1[7]),
        .I1(spi_master_length1[5]),
        .I2(spi_master_length1[4]),
        .I3(\FSM_sequential_spimaster_state[1]_i_4_n_0 ),
        .I4(spi_master_length1[6]),
        .I5(\FSM_sequential_spimaster_state[1]_i_5_n_0 ),
        .O(\FSM_sequential_spimaster_state[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_20 
       (.I0(spimaster_storage[15]),
        .O(\FSM_sequential_spimaster_state[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_21 
       (.I0(spimaster_storage[14]),
        .O(\FSM_sequential_spimaster_state[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_22 
       (.I0(spimaster_storage[13]),
        .O(\FSM_sequential_spimaster_state[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_23 
       (.I0(spimaster_storage[12]),
        .O(\FSM_sequential_spimaster_state[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_24 
       (.I0(spimaster_storage[11]),
        .O(\FSM_sequential_spimaster_state[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_25 
       (.I0(spimaster_storage[10]),
        .O(\FSM_sequential_spimaster_state[1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_26 
       (.I0(spimaster_storage[9]),
        .O(\FSM_sequential_spimaster_state[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_27 
       (.I0(spimaster_storage[8]),
        .O(\FSM_sequential_spimaster_state[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_28 
       (.I0(spimaster_storage[7]),
        .O(\FSM_sequential_spimaster_state[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_29 
       (.I0(spimaster_storage[6]),
        .O(\FSM_sequential_spimaster_state[1]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_30 
       (.I0(spimaster_storage[5]),
        .O(\FSM_sequential_spimaster_state[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_31 
       (.I0(spimaster_storage[4]),
        .O(\FSM_sequential_spimaster_state[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_32 
       (.I0(spimaster_storage[3]),
        .O(\FSM_sequential_spimaster_state[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_33 
       (.I0(spimaster_storage[2]),
        .O(\FSM_sequential_spimaster_state[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_spimaster_state[1]_i_34 
       (.I0(spimaster_storage[1]),
        .O(\FSM_sequential_spimaster_state[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_spimaster_state[1]_i_4 
       (.I0(spi_master_length1[2]),
        .I1(spi_master_length1[0]),
        .I2(spi_master_length1[1]),
        .I3(spi_master_length1[3]),
        .O(\FSM_sequential_spimaster_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEFEFEAEEAFEFEEA)) 
    \FSM_sequential_spimaster_state[1]_i_5 
       (.I0(\FSM_sequential_spimaster_state[1]_i_9_n_0 ),
        .I1(spi_master_length1[0]),
        .I2(spi_master_length1[1]),
        .I3(spi_master_count[2]),
        .I4(spi_master_length1[2]),
        .I5(spi_master_count[1]),
        .O(\FSM_sequential_spimaster_state[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_spimaster_state[1]_i_7 
       (.I0(spi_master_clk_fall0[15]),
        .I1(spi_master_clk_divider1_reg[15]),
        .O(\FSM_sequential_spimaster_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_spimaster_state[1]_i_8 
       (.I0(spi_master_clk_fall0[12]),
        .I1(spi_master_clk_divider1_reg[12]),
        .I2(spi_master_clk_fall0[13]),
        .I3(spi_master_clk_divider1_reg[13]),
        .I4(spi_master_clk_divider1_reg[14]),
        .I5(spi_master_clk_fall0[14]),
        .O(\FSM_sequential_spimaster_state[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEEEEEFFFFF)) 
    \FSM_sequential_spimaster_state[1]_i_9 
       (.I0(\FSM_sequential_spimaster_state[1]_i_16_n_0 ),
        .I1(\FSM_sequential_spimaster_state[1]_i_17_n_0 ),
        .I2(spi_master_count[1]),
        .I3(spi_master_length1[1]),
        .I4(spi_master_count[0]),
        .I5(spi_master_length1[0]),
        .O(\FSM_sequential_spimaster_state[1]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:00,iSTATE2:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_spimaster_state_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_spimaster_state[0]_i_1_n_0 ),
        .Q(spimaster_state[0]),
        .R(int_rst));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:00,iSTATE2:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_spimaster_state_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_spimaster_state[1]_i_1_n_0 ),
        .Q(spimaster_state[1]),
        .R(int_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \FSM_sequential_spimaster_state_reg[1]_i_14 
       (.CI(\FSM_sequential_spimaster_state_reg[1]_i_15_n_0 ),
        .CO({\NLW_FSM_sequential_spimaster_state_reg[1]_i_14_CO_UNCONNECTED [3:2],\FSM_sequential_spimaster_state_reg[1]_i_14_n_2 ,\FSM_sequential_spimaster_state_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,spimaster_storage[14:13]}),
        .O({\NLW_FSM_sequential_spimaster_state_reg[1]_i_14_O_UNCONNECTED [3],spi_master_clk_fall0[15:13]}),
        .S({1'b0,\FSM_sequential_spimaster_state[1]_i_20_n_0 ,\FSM_sequential_spimaster_state[1]_i_21_n_0 ,\FSM_sequential_spimaster_state[1]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \FSM_sequential_spimaster_state_reg[1]_i_15 
       (.CI(\FSM_sequential_spimaster_state_reg[1]_i_18_n_0 ),
        .CO({\FSM_sequential_spimaster_state_reg[1]_i_15_n_0 ,\FSM_sequential_spimaster_state_reg[1]_i_15_n_1 ,\FSM_sequential_spimaster_state_reg[1]_i_15_n_2 ,\FSM_sequential_spimaster_state_reg[1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(spimaster_storage[12:9]),
        .O(spi_master_clk_fall0[12:9]),
        .S({\FSM_sequential_spimaster_state[1]_i_23_n_0 ,\FSM_sequential_spimaster_state[1]_i_24_n_0 ,\FSM_sequential_spimaster_state[1]_i_25_n_0 ,\FSM_sequential_spimaster_state[1]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \FSM_sequential_spimaster_state_reg[1]_i_18 
       (.CI(\FSM_sequential_spimaster_state_reg[1]_i_19_n_0 ),
        .CO({\FSM_sequential_spimaster_state_reg[1]_i_18_n_0 ,\FSM_sequential_spimaster_state_reg[1]_i_18_n_1 ,\FSM_sequential_spimaster_state_reg[1]_i_18_n_2 ,\FSM_sequential_spimaster_state_reg[1]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(spimaster_storage[8:5]),
        .O(spi_master_clk_fall0[8:5]),
        .S({\FSM_sequential_spimaster_state[1]_i_27_n_0 ,\FSM_sequential_spimaster_state[1]_i_28_n_0 ,\FSM_sequential_spimaster_state[1]_i_29_n_0 ,\FSM_sequential_spimaster_state[1]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \FSM_sequential_spimaster_state_reg[1]_i_19 
       (.CI(1'b0),
        .CO({\FSM_sequential_spimaster_state_reg[1]_i_19_n_0 ,\FSM_sequential_spimaster_state_reg[1]_i_19_n_1 ,\FSM_sequential_spimaster_state_reg[1]_i_19_n_2 ,\FSM_sequential_spimaster_state_reg[1]_i_19_n_3 }),
        .CYINIT(spimaster_storage[0]),
        .DI(spimaster_storage[4:1]),
        .O(spi_master_clk_fall0[4:1]),
        .S({\FSM_sequential_spimaster_state[1]_i_31_n_0 ,\FSM_sequential_spimaster_state[1]_i_32_n_0 ,\FSM_sequential_spimaster_state[1]_i_33_n_0 ,\FSM_sequential_spimaster_state[1]_i_34_n_0 }));
  CARRY4 \FSM_sequential_spimaster_state_reg[1]_i_3 
       (.CI(\FSM_sequential_spimaster_state_reg[1]_i_6_n_0 ),
        .CO({\NLW_FSM_sequential_spimaster_state_reg[1]_i_3_CO_UNCONNECTED [3:2],O664,\FSM_sequential_spimaster_state_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_spimaster_state_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FSM_sequential_spimaster_state[1]_i_7_n_0 ,\FSM_sequential_spimaster_state[1]_i_8_n_0 }));
  CARRY4 \FSM_sequential_spimaster_state_reg[1]_i_6 
       (.CI(1'b0),
        .CO({\FSM_sequential_spimaster_state_reg[1]_i_6_n_0 ,\FSM_sequential_spimaster_state_reg[1]_i_6_n_1 ,\FSM_sequential_spimaster_state_reg[1]_i_6_n_2 ,\FSM_sequential_spimaster_state_reg[1]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_spimaster_state_reg[1]_i_6_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_spimaster_state[1]_i_10_n_0 ,\FSM_sequential_spimaster_state[1]_i_11_n_0 ,\FSM_sequential_spimaster_state[1]_i_12_n_0 ,\FSM_sequential_spimaster_state[1]_i_13_n_0 }));
  design_1_caravel_0_0_RAM128 RAM128
       (.Di0(mprj_dat_o_core[23:0]),
        .Do0({RAM128_n_0,RAM128_n_1,RAM128_n_2,RAM128_n_3,RAM128_n_4,RAM128_n_5,RAM128_n_6,RAM128_n_7,RAM128_n_8,RAM128_n_9,RAM128_n_10,RAM128_n_11,RAM128_n_12,RAM128_n_13,RAM128_n_14,RAM128_n_15,RAM128_n_16,RAM128_n_17,RAM128_n_18,RAM128_n_19,RAM128_n_20,RAM128_n_21,RAM128_n_22,RAM128_n_23,RAM128_n_24,RAM128_n_25,RAM128_n_26,RAM128_n_27,RAM128_n_28,RAM128_n_29,RAM128_n_30,RAM128_n_31}),
        .Q(dbg_uart_data[31:24]),
        .RAM_reg_0(VexRiscv_n_17),
        .RAM_reg_1(D[5]),
        .RAM_reg_2(D[4]),
        .RAM_reg_3(D[3]),
        .RAM_reg_4(D[2]),
        .RAM_reg_5(D[1]),
        .RAM_reg_6(D[0]),
        .RAM_reg_7(VexRiscv_n_387),
        .WE0(dff2_we_reg),
        .clock(clock),
        .dBusWishbone_DAT_MOSI({VexRiscv_n_176,VexRiscv_n_177,VexRiscv_n_178,VexRiscv_n_179,VexRiscv_n_180,VexRiscv_n_181,VexRiscv_n_182,VexRiscv_n_183}),
        .dff2_en(dff2_en),
        .grant_reg(grant_reg),
        .mprj_adr_o_core(mprj_adr_o_core[8]),
        .mprj_sel_o_core(mprj_sel_o_core));
  design_1_caravel_0_0_RAM256 RAM256
       (.D(dbg_uart_data_uartwishbonebridge_next_value6),
        .Di0(mprj_dat_o_core[23:0]),
        .Do0({RAM128_n_0,RAM128_n_1,RAM128_n_2,RAM128_n_3,RAM128_n_4,RAM128_n_5,RAM128_n_6,RAM128_n_7,RAM128_n_8,RAM128_n_9,RAM128_n_10,RAM128_n_11,RAM128_n_12,RAM128_n_13,RAM128_n_14,RAM128_n_15,RAM128_n_16,RAM128_n_17,RAM128_n_18,RAM128_n_19,RAM128_n_20,RAM128_n_21,RAM128_n_22,RAM128_n_23,RAM128_n_24,RAM128_n_25,RAM128_n_26,RAM128_n_27,RAM128_n_28,RAM128_n_29,RAM128_n_30,RAM128_n_31}),
        .Q(dbg_uart_data),
        .RAM_reg_0(VexRiscv_n_9),
        .RAM_reg_1(D[5]),
        .RAM_reg_2(D[4]),
        .RAM_reg_3(D[3]),
        .RAM_reg_4(D[2]),
        .RAM_reg_5(D[1]),
        .RAM_reg_6(D[0]),
        .RAM_reg_7(VexRiscv_n_392),
        .WE0(dff_we_reg),
        .clock(clock),
        .dBusWishbone_DAT_MISO(shared_dat_r),
        .dBusWishbone_DAT_MOSI({VexRiscv_n_176,VexRiscv_n_177,VexRiscv_n_178,VexRiscv_n_179,VexRiscv_n_180,VexRiscv_n_181,VexRiscv_n_182,VexRiscv_n_183}),
        .\dbg_uart_data_reg[0] (\dbg_uart_data[31]_i_3_n_0 ),
        .\dbg_uart_data_reg[0]_0 (\dbg_uart_rx_data_reg_n_0_[0] ),
        .\dbg_uart_data_reg[0]_1 (\dbg_uart_data[7]_i_2_n_0 ),
        .\dbg_uart_data_reg[8] (\dbg_uart_data[31]_i_4_n_0 ),
        .dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1),
        .dff_en(dff_en),
        .grant_reg(grant_reg),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[0] (slave_sel_r[2:1]),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 (VexRiscv_n_486),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_1 (VexRiscv_n_519),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[10] (VexRiscv_n_530),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[10]_0 (VexRiscv_n_497),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[11] (VexRiscv_n_531),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[11]_0 (VexRiscv_n_498),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[12] (VexRiscv_n_532),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[12]_0 (VexRiscv_n_499),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[13] (VexRiscv_n_533),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[13]_0 (VexRiscv_n_500),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[14] (VexRiscv_n_534),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[14]_0 (VexRiscv_n_501),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[15] (VexRiscv_n_535),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[15]_0 (VexRiscv_n_502),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[16] (VexRiscv_n_536),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[16]_0 (VexRiscv_n_503),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[17] (VexRiscv_n_537),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[17]_0 (VexRiscv_n_504),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[18] (VexRiscv_n_538),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[18]_0 (VexRiscv_n_505),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[19] (VexRiscv_n_539),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[19]_0 (VexRiscv_n_506),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[1] (VexRiscv_n_521),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0 (VexRiscv_n_488),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[20] (VexRiscv_n_540),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[20]_0 (VexRiscv_n_507),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[21] (VexRiscv_n_541),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[21]_0 (VexRiscv_n_508),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[22] (VexRiscv_n_542),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[22]_0 (VexRiscv_n_509),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[23] (VexRiscv_n_543),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[23]_0 (VexRiscv_n_510),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[24] (VexRiscv_n_544),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[24]_0 (VexRiscv_n_511),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[25] (VexRiscv_n_545),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[25]_0 (VexRiscv_n_512),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[26] (VexRiscv_n_546),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[26]_0 (VexRiscv_n_513),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[27] (VexRiscv_n_547),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[27]_0 (VexRiscv_n_514),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[28] (VexRiscv_n_548),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[28]_0 (VexRiscv_n_515),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[29] (VexRiscv_n_549),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[29]_0 (VexRiscv_n_516),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[2] (VexRiscv_n_522),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[2]_0 (VexRiscv_n_489),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[30] (VexRiscv_n_550),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[30]_0 (VexRiscv_n_517),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[31] (VexRiscv_n_520),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 (VexRiscv_n_518),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[3] (VexRiscv_n_523),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0 (VexRiscv_n_490),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[4] (VexRiscv_n_524),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0 (VexRiscv_n_491),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[5] (VexRiscv_n_525),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0 (VexRiscv_n_492),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[6] (VexRiscv_n_526),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0 (VexRiscv_n_493),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[7] (VexRiscv_n_527),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 (VexRiscv_n_494),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[8] (VexRiscv_n_528),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[8]_0 (VexRiscv_n_495),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[9] (VexRiscv_n_529),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[9]_0 (VexRiscv_n_496),
        .mprj_adr_o_core(mprj_adr_o_core),
        .mprj_sel_o_core(mprj_sel_o_core));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_i_52
       (.I0(grant_reg[1]),
        .I1(grant_reg[0]),
        .O(RAM_reg_i_52_n_0));
  design_1_caravel_0_0_VexRiscv VexRiscv
       (.CO(mgmtsoc_litespimmap_cs2),
        .D({VexRiscv_n_18,VexRiscv_n_19,VexRiscv_n_20,VexRiscv_n_21,VexRiscv_n_22,VexRiscv_n_23,VexRiscv_n_24,VexRiscv_n_25,VexRiscv_n_26,VexRiscv_n_27,VexRiscv_n_28,VexRiscv_n_29,VexRiscv_n_30,VexRiscv_n_31,VexRiscv_n_32,VexRiscv_n_33,VexRiscv_n_34}),
        .\DebugPlugin_busReadDataReg_reg[31]_0 (mgmtsoc_vexriscv_o_rsp_data),
        .DebugPlugin_haltedByBreak_reg_0(int_rst),
        .E(csrbank0_scratch0_re),
        .\FSM_onehot_grant_reg[1] (\FSM_onehot_grant[2]_i_2_n_0 ),
        .\FSM_onehot_grant_reg[2] (\FSM_onehot_grant_reg[2]_0 ),
        .\FSM_onehot_grant_reg[2]_0 (D[0]),
        .\FSM_onehot_grant_reg[2]_1 (D[2]),
        .\FSM_onehot_grant_reg[2]_10 (\FSM_onehot_grant_reg[2]_6 ),
        .\FSM_onehot_grant_reg[2]_11 (\FSM_onehot_grant_reg[2]_7 ),
        .\FSM_onehot_grant_reg[2]_12 (\FSM_onehot_grant_reg[2]_8 ),
        .\FSM_onehot_grant_reg[2]_13 (mprj_adr_o_core),
        .\FSM_onehot_grant_reg[2]_14 (D[4]),
        .\FSM_onehot_grant_reg[2]_15 (D[5]),
        .\FSM_onehot_grant_reg[2]_16 (\FSM_onehot_grant_reg[2]_9 ),
        .\FSM_onehot_grant_reg[2]_17 (VexRiscv_n_203),
        .\FSM_onehot_grant_reg[2]_18 (VexRiscv_n_204),
        .\FSM_onehot_grant_reg[2]_19 (VexRiscv_n_205),
        .\FSM_onehot_grant_reg[2]_2 (\FSM_onehot_grant_reg[2]_1 ),
        .\FSM_onehot_grant_reg[2]_20 (\FSM_onehot_grant_reg[2]_10 ),
        .\FSM_onehot_grant_reg[2]_21 (\FSM_onehot_grant_reg[2]_11 ),
        .\FSM_onehot_grant_reg[2]_22 (\FSM_onehot_grant_reg[2]_12 ),
        .\FSM_onehot_grant_reg[2]_23 (\FSM_onehot_grant_reg[2]_13 ),
        .\FSM_onehot_grant_reg[2]_24 (csrbank5_sel),
        .\FSM_onehot_grant_reg[2]_25 (D[1]),
        .\FSM_onehot_grant_reg[2]_26 (\FSM_onehot_grant_reg[2]_14 ),
        .\FSM_onehot_grant_reg[2]_27 (VexRiscv_n_387),
        .\FSM_onehot_grant_reg[2]_28 (VexRiscv_n_392),
        .\FSM_onehot_grant_reg[2]_3 (D[3]),
        .\FSM_onehot_grant_reg[2]_4 (\FSM_onehot_grant_reg[2]_2 ),
        .\FSM_onehot_grant_reg[2]_5 (VexRiscv_n_9),
        .\FSM_onehot_grant_reg[2]_6 (VexRiscv_n_17),
        .\FSM_onehot_grant_reg[2]_7 (\FSM_onehot_grant_reg[2]_3 ),
        .\FSM_onehot_grant_reg[2]_8 (\FSM_onehot_grant_reg[2]_4 ),
        .\FSM_onehot_grant_reg[2]_9 (\FSM_onehot_grant_reg[2]_5 ),
        .\FSM_onehot_wbbd_state_reg[0] (\FSM_onehot_wbbd_state_reg[0] ),
        .\FSM_onehot_wbbd_state_reg[0]_0 (\FSM_onehot_wbbd_state_reg[0]_0 ),
        .\FSM_onehot_wbbd_state_reg[1] (\FSM_onehot_wbbd_state_reg[1] ),
        .\FSM_onehot_wbbd_state_reg[1]_0 (\FSM_onehot_wbbd_state_reg[1]_0 ),
        .\FSM_onehot_wbbd_state_reg[1]_1 (\FSM_onehot_wbbd_state_reg[1]_1 ),
        .\FSM_onehot_wbbd_state_reg[3] (\FSM_onehot_wbbd_state_reg[3] ),
        .\FSM_onehot_wbbd_state_reg[3]_0 (\FSM_onehot_wbbd_state_reg[3]_0 ),
        .\FSM_onehot_wbbd_state_reg[3]_1 (\FSM_onehot_wbbd_state_reg[3]_1 ),
        .\FSM_onehot_wbbd_state_reg[3]_2 (\FSM_onehot_wbbd_state_reg[3]_2 ),
        .\FSM_onehot_wbbd_state_reg[3]_3 (\FSM_onehot_wbbd_state_reg[3]_3 ),
        .\FSM_onehot_wbbd_state_reg[3]_4 (\FSM_onehot_wbbd_state_reg[3]_4 ),
        .\FSM_onehot_wbbd_state_reg[5] (\FSM_onehot_wbbd_state_reg[5] ),
        .\FSM_sequential_litespiphy_state_reg[0] (VexRiscv_n_206),
        .\FSM_sequential_litespiphy_state_reg[1] (VexRiscv_n_208),
        .\FSM_sequential_litespiphy_state_reg[1]_0 (\FSM_sequential_litespiphy_state[1]_i_3_n_0 ),
        .\FSM_sequential_litespiphy_state_reg[1]_1 (\FSM_sequential_litespiphy_state[1]_i_4_n_0 ),
        .\FSM_sequential_litespiphy_state_reg[1]_2 (\FSM_sequential_litespiphy_state[1]_i_5_n_0 ),
        .\FSM_sequential_switch_Fetcher_l362_reg[0]_0 (mgmtsoc_vexriscv_i_cmd_payload_address),
        .\FSM_sequential_switch_Fetcher_l362_reg[1]_0 (\FSM_sequential_switch_Fetcher_l362_reg[1] ),
        .O(O),
        .Q({\dbg_uart_address_reg_n_0_[29] ,\dbg_uart_address_reg_n_0_[28] ,\dbg_uart_address_reg_n_0_[27] ,\dbg_uart_address_reg_n_0_[26] ,\dbg_uart_address_reg_n_0_[25] ,\dbg_uart_address_reg_n_0_[24] ,\dbg_uart_address_reg_n_0_[23] ,\dbg_uart_address_reg_n_0_[22] ,\dbg_uart_address_reg_n_0_[21] ,\dbg_uart_address_reg_n_0_[20] ,\dbg_uart_address_reg_n_0_[19] ,\dbg_uart_address_reg_n_0_[18] ,\dbg_uart_address_reg_n_0_[17] ,\dbg_uart_address_reg_n_0_[16] ,\dbg_uart_address_reg_n_0_[15] ,\dbg_uart_address_reg_n_0_[14] ,\dbg_uart_address_reg_n_0_[13] ,\dbg_uart_address_reg_n_0_[12] ,\dbg_uart_address_reg_n_0_[11] ,\dbg_uart_address_reg_n_0_[10] ,\dbg_uart_address_reg_n_0_[9] ,\dbg_uart_address_reg_n_0_[8] ,\dbg_uart_address_reg_n_0_[7] ,\dbg_uart_address_reg_n_0_[6] ,\dbg_uart_address_reg_n_0_[5] ,\dbg_uart_address_reg_n_0_[4] ,\dbg_uart_address_reg_n_0_[3] ,\dbg_uart_address_reg_n_0_[2] ,\dbg_uart_address_reg_n_0_[1] ,\dbg_uart_address_reg_n_0_[0] }),
        .RAM_reg(RAM_reg_i_52_n_0),
        .SR(\dbg_uart_address_reg[10]_0 ),
        .WE0(dff2_we_reg),
        .\_zz_iBusWishbone_ADR_reg[2]_0 (\FSM_onehot_grant_reg_n_0_[0] ),
        .caravel_rstn_buf(caravel_rstn_buf),
        .clock(clock),
        .\count[0]_i_2__0 (\count[0]_i_2__0 ),
        .count_reg(count_reg),
        .\count_reg[12] (\count_reg[12]_0 ),
        .\count_reg[16] (\count_reg[16]_0 ),
        .\count_reg[20] (\count_reg[20] ),
        .\count_reg[24] (\count_reg[24] ),
        .\count_reg[28] (\count_reg[28] ),
        .\count_reg[31] (\count_reg[31] ),
        .\count_reg[7]_0 (\count[31]_i_5_n_0 ),
        .\count_reg[8] (\count_reg[8]_0 ),
        .count_reg_7_sp_1(\count[31]_i_4_n_0 ),
        .csrbank0_reset0_re(csrbank0_reset0_re),
        .csrbank10_ev_pending_re(csrbank10_ev_pending_re),
        .csrbank10_ev_status_w(csrbank10_ev_status_w),
        .csrbank10_update_value0_re(csrbank10_update_value0_re),
        .csrbank11_ev_pending_re(csrbank11_ev_pending_re),
        .csrbank13_ev_pending_re(csrbank13_ev_pending_re),
        .csrbank14_ev_pending_re(csrbank14_ev_pending_re),
        .csrbank15_ev_pending_re(csrbank15_ev_pending_re),
        .csrbank16_ev_pending_re(csrbank16_ev_pending_re),
        .csrbank17_ev_pending_re(csrbank17_ev_pending_re),
        .csrbank18_ev_pending_re(csrbank18_ev_pending_re),
        .dBusWishbone_DAT_MISO(shared_dat_r),
        .\dBus_cmd_rData_data_reg[31]_0 ({VexRiscv_n_176,VexRiscv_n_177,VexRiscv_n_178,VexRiscv_n_179,VexRiscv_n_180,VexRiscv_n_181,VexRiscv_n_182,VexRiscv_n_183}),
        .dBus_cmd_rData_wr_reg_0(mprj_sel_o_core),
        .dBus_cmd_rData_wr_reg_1(dff_we_reg),
        .dBus_cmd_rValid_inv_i_2_0(mgmtsoc_vexriscv_debug_bus_ack_reg_0),
        .data11(data11),
        .\dbg_uart_address_reg[10] (VexRiscv_n_213),
        .\dbg_uart_address_reg[10]_0 (csrbank18_sel),
        .\dbg_uart_address_reg[10]_1 (csrbank17_sel),
        .\dbg_uart_address_reg[10]_2 (csrbank16_sel),
        .\dbg_uart_address_reg[19] (\dbg_uart_address_reg[19]_0 ),
        .\dbg_uart_address_reg[2] (\dbg_uart_address_reg[2]_0 ),
        .\dbg_uart_address_reg[2]_0 (\dbg_uart_address_reg[2]_1 ),
        .\dbg_uart_data_reg[0] (\dbg_uart_data_reg[0]_0 ),
        .\dbg_uart_data_reg[31] (mprj_dat_o_core),
        .debug_mode_storage_reg(VexRiscv_n_374),
        .debug_oeb_storage_reg(VexRiscv_n_371),
        .debug_resetOut(mgmtsoc_vexriscv_o_resetOut),
        .dff2_bus_ack(dff2_bus_ack),
        .dff2_bus_ack0(dff2_bus_ack0),
        .dff2_en(dff2_en),
        .dff_bus_ack(dff_bus_ack),
        .dff_bus_ack0(dff_bus_ack0),
        .dff_en(dff_en),
        .error(error),
        .gpio_ien_storage(gpio_ien_storage),
        .gpio_oe_storage(gpio_oe_storage),
        .gpio_out_storage_reg(VexRiscv_n_360),
        .gpioin0_enable_storage(gpioin0_enable_storage),
        .gpioin0_gpioin0_edge_storage(gpioin0_gpioin0_edge_storage),
        .gpioin0_gpioin0_edge_storage_reg(VexRiscv_n_365),
        .gpioin0_gpioin0_mode_storage(gpioin0_gpioin0_mode_storage),
        .gpioin0_gpioin0_pending(gpioin0_gpioin0_pending),
        .gpioin0_gpioin0_trigger(gpioin0_gpioin0_trigger),
        .gpioin1_enable_storage(gpioin1_enable_storage),
        .gpioin1_gpioin1_edge_storage(gpioin1_gpioin1_edge_storage),
        .gpioin1_gpioin1_edge_storage_reg(VexRiscv_n_364),
        .gpioin1_gpioin1_mode_storage(gpioin1_gpioin1_mode_storage),
        .gpioin1_gpioin1_pending(gpioin1_gpioin1_pending),
        .gpioin1_gpioin1_trigger(gpioin1_gpioin1_trigger),
        .gpioin2_enable_storage(gpioin2_enable_storage),
        .gpioin2_gpioin2_edge_storage(gpioin2_gpioin2_edge_storage),
        .gpioin2_gpioin2_edge_storage_reg(VexRiscv_n_363),
        .gpioin2_gpioin2_mode_storage(gpioin2_gpioin2_mode_storage),
        .gpioin2_gpioin2_pending(gpioin2_gpioin2_pending),
        .gpioin2_gpioin2_trigger(gpioin2_gpioin2_trigger),
        .gpioin3_enable_storage(gpioin3_enable_storage),
        .gpioin3_enable_storage_reg(VexRiscv_n_359),
        .gpioin3_gpioin3_edge_storage(gpioin3_gpioin3_edge_storage),
        .gpioin3_gpioin3_mode_storage(gpioin3_gpioin3_mode_storage),
        .gpioin3_gpioin3_pending(gpioin3_gpioin3_pending),
        .gpioin3_gpioin3_trigger(gpioin3_gpioin3_trigger),
        .gpioin4_enable_storage(gpioin4_enable_storage),
        .gpioin4_enable_storage_reg(VexRiscv_n_358),
        .gpioin4_gpioin4_edge_storage(gpioin4_gpioin4_edge_storage),
        .gpioin4_gpioin4_mode_storage(gpioin4_gpioin4_mode_storage),
        .gpioin4_gpioin4_pending(gpioin4_gpioin4_pending),
        .gpioin4_gpioin4_trigger(gpioin4_gpioin4_trigger),
        .gpioin5_enable_storage(gpioin5_enable_storage),
        .gpioin5_enable_storage_reg(VexRiscv_n_357),
        .gpioin5_gpioin5_edge_storage(gpioin5_gpioin5_edge_storage),
        .gpioin5_gpioin5_mode_storage(gpioin5_gpioin5_mode_storage),
        .gpioin5_gpioin5_pending(gpioin5_gpioin5_pending),
        .gpioin5_gpioin5_trigger(gpioin5_gpioin5_trigger),
        .grant_reg(grant_reg),
        .hk_ack_i(hk_ack_i),
        .hk_dat_i(hk_dat_i),
        .int_rst_reg(VexRiscv_n_217),
        .int_rst_reg_0(VexRiscv_n_218),
        .int_rst_reg_1(VexRiscv_n_237),
        .int_rst_reg_2(VexRiscv_n_238),
        .int_rst_reg_3(VexRiscv_n_380),
        .\interface0_bank_bus_dat_r_reg[31] (mgmtsoc_scratch_storage),
        .\interface10_bank_bus_dat_r_reg[31] (mgmtsoc_reload_storage),
        .\interface10_bank_bus_dat_r_reg[31]_0 (mgmtsoc_load_storage),
        .\interface10_bank_bus_dat_r_reg[31]_1 (mgmtsoc_value_status),
        .\interface11_bank_bus_dat_r_reg[0] (uart_tx_fifo_readable),
        .\interface11_bank_bus_dat_r_reg[0]_0 (storage_1_reg_0_15_0_5_i_9_n_0),
        .\interface11_bank_bus_dat_r_reg[1] (\uart_enable_storage_reg_n_0_[1] ),
        .\interface11_bank_bus_dat_r_reg[1]_0 (uart_rx_fifo_readable),
        .interface12_bank_bus_dat_r(interface12_bank_bus_dat_r),
        .\interface1_bank_bus_dat_r_reg[0] (debug_mode_storage_reg_0),
        .interface2_bank_bus_dat_r(interface2_bank_bus_dat_r),
        .\interface2_bank_bus_dat_r_reg[0] (debug_oeb_storage_reg_0),
        .\interface3_bank_bus_dat_r[31]_i_1 (csrbank3_mmap_dummy_bits0_re),
        .\interface3_bank_bus_dat_r[31]_i_1_0 (csrbank3_master_phyconfig0_re),
        .\interface3_bank_bus_dat_r[31]_i_6 (VexRiscv_n_375),
        .\interface3_bank_bus_dat_r_reg[0] (E),
        .\interface3_bank_bus_dat_r_reg[23] ({mgmtsoc_master_tx_fifo_sink_payload_mask,\mgmtsoc_master_phyconfig_storage_reg_n_0_[15] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[14] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[13] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[12] ,mgmtsoc_master_tx_fifo_sink_payload_width,\mgmtsoc_master_phyconfig_storage_reg_n_0_[7] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[6] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[5] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[4] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[3] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[2] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[1] ,\mgmtsoc_master_phyconfig_storage_reg_n_0_[0] }),
        .\interface3_bank_bus_dat_r_reg[31] (mgmtsoc_master_rx_fifo_source_payload_data__0),
        .\interface3_bank_bus_dat_r_reg[7] ({\mgmtsoc_litespimmap_storage_reg_n_0_[7] ,\mgmtsoc_litespimmap_storage_reg_n_0_[6] ,\mgmtsoc_litespimmap_storage_reg_n_0_[5] ,\mgmtsoc_litespimmap_storage_reg_n_0_[4] ,\mgmtsoc_litespimmap_storage_reg_n_0_[3] ,\mgmtsoc_litespimmap_storage_reg_n_0_[2] ,\mgmtsoc_litespimmap_storage_reg_n_0_[1] ,\mgmtsoc_litespimmap_storage_reg_n_0_[0] }),
        .\interface5_bank_bus_dat_r_reg[0] (gpio_mode0_storage_reg_0),
        .\interface5_bank_bus_dat_r_reg[0]_0 (gpio_out_storage_reg_0),
        .\interface5_bank_bus_dat_r_reg[0]_1 (gpio_mode1_storage_reg_0),
        .\interface6_bank_bus_dat_r[31]_i_6 ({csrbank6_oe3_w,csrbank6_oe2_w[31:2],\la_oe_storage_reg[65]_0 ,csrbank6_oe2_w[0],csrbank6_oe1_w,\la_oe_storage_reg_n_0_[31] ,\la_oe_storage_reg_n_0_[30] ,\la_oe_storage_reg_n_0_[29] ,\la_oe_storage_reg_n_0_[28] ,\la_oe_storage_reg_n_0_[27] ,\la_oe_storage_reg_n_0_[26] ,\la_oe_storage_reg_n_0_[25] ,\la_oe_storage_reg_n_0_[24] ,\la_oe_storage_reg_n_0_[23] ,\la_oe_storage_reg_n_0_[22] ,\la_oe_storage_reg_n_0_[21] ,\la_oe_storage_reg_n_0_[20] ,\la_oe_storage_reg_n_0_[19] ,\la_oe_storage_reg_n_0_[18] ,\la_oe_storage_reg_n_0_[17] ,\la_oe_storage_reg_n_0_[16] ,\la_oe_storage_reg_n_0_[15] ,\la_oe_storage_reg_n_0_[14] ,\la_oe_storage_reg_n_0_[13] ,\la_oe_storage_reg_n_0_[12] ,\la_oe_storage_reg_n_0_[11] ,\la_oe_storage_reg_n_0_[10] ,\la_oe_storage_reg_n_0_[9] ,\la_oe_storage_reg_n_0_[8] ,\la_oe_storage_reg_n_0_[7] ,\la_oe_storage_reg_n_0_[6] ,\la_oe_storage_reg_n_0_[5] ,\la_oe_storage_reg_n_0_[4] ,\la_oe_storage_reg_n_0_[3] ,\la_oe_storage_reg_n_0_[2] ,\la_oe_storage_reg_n_0_[1] ,\la_oe_storage_reg_n_0_[0] }),
        .\interface6_bank_bus_dat_r_reg[31] ({\la_out_storage_reg_n_0_[127] ,\la_out_storage_reg_n_0_[126] ,\la_out_storage_reg_n_0_[125] ,\la_out_storage_reg_n_0_[124] ,\la_out_storage_reg_n_0_[123] ,\la_out_storage_reg_n_0_[122] ,\la_out_storage_reg_n_0_[121] ,\la_out_storage_reg_n_0_[120] ,\la_out_storage_reg_n_0_[119] ,\la_out_storage_reg_n_0_[118] ,\la_out_storage_reg_n_0_[117] ,\la_out_storage_reg_n_0_[116] ,\la_out_storage_reg_n_0_[115] ,\la_out_storage_reg_n_0_[114] ,\la_out_storage_reg_n_0_[113] ,\la_out_storage_reg_n_0_[112] ,\la_out_storage_reg_n_0_[111] ,\la_out_storage_reg_n_0_[110] ,\la_out_storage_reg_n_0_[109] ,\la_out_storage_reg_n_0_[108] ,\la_out_storage_reg_n_0_[107] ,\la_out_storage_reg_n_0_[106] ,\la_out_storage_reg_n_0_[105] ,\la_out_storage_reg_n_0_[104] ,\la_out_storage_reg_n_0_[103] ,\la_out_storage_reg_n_0_[102] ,\la_out_storage_reg_n_0_[101] ,\la_out_storage_reg_n_0_[100] ,\la_out_storage_reg_n_0_[99] ,\la_out_storage_reg_n_0_[98] ,\la_out_storage_reg_n_0_[97] ,\la_out_storage_reg_n_0_[96] ,\la_out_storage_reg_n_0_[95] ,\la_out_storage_reg_n_0_[94] ,\la_out_storage_reg_n_0_[93] ,\la_out_storage_reg_n_0_[92] ,\la_out_storage_reg_n_0_[91] ,\la_out_storage_reg_n_0_[90] ,\la_out_storage_reg_n_0_[89] ,\la_out_storage_reg_n_0_[88] ,\la_out_storage_reg_n_0_[87] ,\la_out_storage_reg_n_0_[86] ,\la_out_storage_reg_n_0_[85] ,\la_out_storage_reg_n_0_[84] ,\la_out_storage_reg_n_0_[83] ,\la_out_storage_reg_n_0_[82] ,\la_out_storage_reg_n_0_[81] ,\la_out_storage_reg_n_0_[80] ,\la_out_storage_reg_n_0_[79] ,\la_out_storage_reg_n_0_[78] ,\la_out_storage_reg_n_0_[77] ,\la_out_storage_reg_n_0_[76] ,\la_out_storage_reg_n_0_[75] ,\la_out_storage_reg_n_0_[74] ,\la_out_storage_reg_n_0_[73] ,\la_out_storage_reg_n_0_[72] ,\la_out_storage_reg_n_0_[71] ,\la_out_storage_reg_n_0_[70] ,\la_out_storage_reg_n_0_[69] ,\la_out_storage_reg_n_0_[68] ,\la_out_storage_reg_n_0_[67] ,\la_out_storage_reg_n_0_[66] ,\la_out_storage_reg[65]_0 ,la_data_in_user,\la_out_storage_reg_n_0_[31] ,\la_out_storage_reg_n_0_[30] ,\la_out_storage_reg_n_0_[29] ,\la_out_storage_reg_n_0_[28] ,\la_out_storage_reg_n_0_[27] ,\la_out_storage_reg_n_0_[26] ,\la_out_storage_reg_n_0_[25] ,\la_out_storage_reg_n_0_[24] ,\la_out_storage_reg_n_0_[23] ,\la_out_storage_reg_n_0_[22] ,\la_out_storage_reg_n_0_[21] ,\la_out_storage_reg_n_0_[20] ,\la_out_storage_reg_n_0_[19] ,\la_out_storage_reg_n_0_[18] ,\la_out_storage_reg_n_0_[17] ,\la_out_storage_reg_n_0_[16] ,\la_out_storage_reg_n_0_[15] ,\la_out_storage_reg_n_0_[14] ,\la_out_storage_reg_n_0_[13] ,\la_out_storage_reg_n_0_[12] ,\la_out_storage_reg_n_0_[11] ,\la_out_storage_reg_n_0_[10] ,\la_out_storage_reg_n_0_[9] ,\la_out_storage_reg_n_0_[8] ,\la_out_storage_reg_n_0_[7] ,\la_out_storage_reg_n_0_[6] ,\la_out_storage_reg_n_0_[5] ,\la_out_storage_reg_n_0_[4] ,\la_out_storage_reg_n_0_[3] ,\la_out_storage_reg_n_0_[2] ,\la_out_storage_reg_n_0_[1] ,\la_out_storage_reg_n_0_[0] }),
        .\interface6_bank_bus_dat_r_reg[31]_0 ({csrbank6_ien3_w,csrbank6_ien2_w,csrbank6_ien1_w,\la_ien_storage_reg_n_0_[31] ,\la_ien_storage_reg_n_0_[30] ,\la_ien_storage_reg_n_0_[29] ,\la_ien_storage_reg_n_0_[28] ,\la_ien_storage_reg_n_0_[27] ,\la_ien_storage_reg_n_0_[26] ,\la_ien_storage_reg_n_0_[25] ,\la_ien_storage_reg_n_0_[24] ,\la_ien_storage_reg_n_0_[23] ,\la_ien_storage_reg_n_0_[22] ,\la_ien_storage_reg_n_0_[21] ,\la_ien_storage_reg_n_0_[20] ,\la_ien_storage_reg_n_0_[19] ,\la_ien_storage_reg_n_0_[18] ,\la_ien_storage_reg_n_0_[17] ,\la_ien_storage_reg_n_0_[16] ,\la_ien_storage_reg_n_0_[15] ,\la_ien_storage_reg_n_0_[14] ,\la_ien_storage_reg_n_0_[13] ,\la_ien_storage_reg_n_0_[12] ,\la_ien_storage_reg_n_0_[11] ,\la_ien_storage_reg_n_0_[10] ,\la_ien_storage_reg_n_0_[9] ,\la_ien_storage_reg_n_0_[8] ,\la_ien_storage_reg_n_0_[7] ,\la_ien_storage_reg_n_0_[6] ,\la_ien_storage_reg_n_0_[5] ,\la_ien_storage_reg_n_0_[4] ,\la_ien_storage_reg_n_0_[3] ,\la_ien_storage_reg_n_0_[2] ,\la_ien_storage_reg_n_0_[1] ,\la_ien_storage_reg_n_0_[0] }),
        .interface7_bank_bus_dat_r(interface7_bank_bus_dat_r),
        .\interface7_bank_bus_dat_r_reg[0] (mprj_wb_iena_storage_reg_0),
        .interface8_bank_bus_dat_r(interface8_bank_bus_dat_r),
        .\interface8_bank_bus_dat_r_reg[0] (spi_enabled_storage_reg_0),
        .\interface9_bank_bus_dat_r_reg[0] (\interface9_bank_bus_dat_r[0]_i_6_n_0 ),
        .\interface9_bank_bus_dat_r_reg[0]_0 (\interface9_bank_bus_dat_r[0]_i_7_n_0 ),
        .\interface9_bank_bus_dat_r_reg[15] ({spi_master_length1,\spi_master_control_storage_reg_n_0_[7] ,\spi_master_control_storage_reg_n_0_[6] ,\spi_master_control_storage_reg_n_0_[5] ,\spi_master_control_storage_reg_n_0_[4] ,\spi_master_control_storage_reg_n_0_[3] ,\spi_master_control_storage_reg_n_0_[2] ,\spi_master_control_storage_reg_n_0_[1] ,\spi_master_control_storage_reg_n_0_[0] }),
        .\interface9_bank_bus_dat_r_reg[15]_0 (spimaster_storage),
        .\interface9_bank_bus_dat_r_reg[16] ({\spi_master_cs_storage_reg_n_0_[16] ,\spi_master_cs_storage_reg_n_0_[15] ,\spi_master_cs_storage_reg_n_0_[14] ,\spi_master_cs_storage_reg_n_0_[13] ,\spi_master_cs_storage_reg_n_0_[12] ,\spi_master_cs_storage_reg_n_0_[11] ,\spi_master_cs_storage_reg_n_0_[10] ,\spi_master_cs_storage_reg_n_0_[9] ,\spi_master_cs_storage_reg_n_0_[8] ,\spi_master_cs_storage_reg_n_0_[7] ,\spi_master_cs_storage_reg_n_0_[6] ,\spi_master_cs_storage_reg_n_0_[5] ,\spi_master_cs_storage_reg_n_0_[4] ,\spi_master_cs_storage_reg_n_0_[3] ,\spi_master_cs_storage_reg_n_0_[2] ,\spi_master_cs_storage_reg_n_0_[1] ,\spi_master_cs_storage_reg_n_0_[0] }),
        .\interface9_bank_bus_dat_r_reg[7] (spi_master_miso),
        .\interface9_bank_bus_dat_r_reg[7]_0 (spi_master_mosi_storage),
        .\io_cpu_fetch_data_regNextWhen_reg[31] (mgmtsoc_vexriscv_i_cmd_payload_data),
        .\la_ien_storage[127]_i_3 (csrbank10_load0_re),
        .\la_ien_storage[127]_i_3_0 (csrbank9_control0_re),
        .\la_ien_storage[127]_i_3_1 (csrbank4_clk_divisor0_re),
        .\la_ien_storage[127]_i_4 ({VexRiscv_n_233,VexRiscv_n_234,VexRiscv_n_235,VexRiscv_n_236}),
        .\la_ien_storage[127]_i_4_0 ({VexRiscv_n_243,VexRiscv_n_244,VexRiscv_n_245,VexRiscv_n_246}),
        .\la_ien_storage[127]_i_4_1 (VexRiscv_n_377),
        .\la_ien_storage[63]_i_2 (csrbank9_mosi0_re),
        .\la_ien_storage[95]_i_2 (csrbank10_reload0_re),
        .la_input(la_input[0]),
        .\la_oe_storage[127]_i_2 (csrbank9_cs0_re),
        .\la_oe_storage[63]_i_3 (csrbank9_clk_divider0_re),
        .\la_out_storage[127]_i_3 ({VexRiscv_n_239,VexRiscv_n_240,VexRiscv_n_241,VexRiscv_n_242}),
        .\la_out_storage_reg[31] ({VexRiscv_n_293,VexRiscv_n_294,VexRiscv_n_295,VexRiscv_n_296,VexRiscv_n_297,VexRiscv_n_298,VexRiscv_n_299,VexRiscv_n_300,VexRiscv_n_301,VexRiscv_n_302,VexRiscv_n_303,VexRiscv_n_304,VexRiscv_n_305,VexRiscv_n_306,VexRiscv_n_307,VexRiscv_n_308,VexRiscv_n_309,VexRiscv_n_310,VexRiscv_n_311,VexRiscv_n_312,VexRiscv_n_313,VexRiscv_n_314,VexRiscv_n_315,VexRiscv_n_316,VexRiscv_n_317,VexRiscv_n_318,VexRiscv_n_319,VexRiscv_n_320,VexRiscv_n_321,VexRiscv_n_322,VexRiscv_n_323,VexRiscv_n_324}),
        .litespi_grant_reg(VexRiscv_n_379),
        .litespi_rx_demux_endpoint1_source_ready(litespi_rx_demux_endpoint1_source_ready),
        .\litespi_state_reg[0] (VexRiscv_n_423),
        .\litespi_state_reg[0]_0 (\mgmtsoc_litespisdrphycore_sr_in[31]_i_5_n_0 ),
        .\litespi_state_reg[0]_1 (\litespi_state[3]_i_5_n_0 ),
        .\litespi_state_reg[0]_2 (\litespi_state[3]_i_6_n_0 ),
        .\litespi_state_reg[2]_i_2 (mgmtsoc_litespimmap_burst_adr),
        .litespiphy_next_state__0(litespiphy_next_state__0),
        .litespiphy_state(litespiphy_state),
        .memdat_3(memdat_3),
        .\memdat_3_reg[7] ({VexRiscv_n_35,VexRiscv_n_36,VexRiscv_n_37,VexRiscv_n_38,VexRiscv_n_39,VexRiscv_n_40,VexRiscv_n_41,VexRiscv_n_42}),
        .\memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0 (\interface17_bank_bus_dat_r_reg_n_0_[0] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_1 (\interface18_bank_bus_dat_r_reg_n_0_[0] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_2 (\interface19_bank_bus_dat_r_reg_n_0_[0] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_0 (\interface1_bank_bus_dat_r_reg_n_0_[0] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_1 (\interface14_bank_bus_dat_r_reg_n_0_[0] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_2 (\interface13_bank_bus_dat_r_reg_n_0_[0] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_3 (\interface16_bank_bus_dat_r_reg_n_0_[0] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4_4 (\interface15_bank_bus_dat_r_reg_n_0_[0] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_0 (\interface5_bank_bus_dat_r_reg_n_0_[0] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0 (interface9_bank_bus_dat_r),
        .\memory_to_writeBack_MEMORY_READ_DATA[1]_i_4_0 (\interface19_bank_bus_dat_r_reg_n_0_[1] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_0 (\interface19_bank_bus_dat_r_reg_n_0_[2] ),
        .\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0 (interface6_bank_bus_dat_r),
        .\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1 (interface3_bank_bus_dat_r),
        .\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2 (interface0_bank_bus_dat_r),
        .\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_3 (interface10_bank_bus_dat_r),
        .\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_0 (interface11_bank_bus_dat_r),
        .\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4_0 ({\interface4_bank_bus_dat_r_reg_n_0_[7] ,\interface4_bank_bus_dat_r_reg_n_0_[6] ,\interface4_bank_bus_dat_r_reg_n_0_[5] ,\interface4_bank_bus_dat_r_reg_n_0_[4] ,\interface4_bank_bus_dat_r_reg_n_0_[3] ,\interface4_bank_bus_dat_r_reg_n_0_[2] ,\interface4_bank_bus_dat_r_reg_n_0_[1] ,\interface4_bank_bus_dat_r_reg_n_0_[0] }),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[0]_0 ({slave_sel_r[6:3],slave_sel_r[0]}),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_0 (mgmtsoc_vexriscv_debug_bus_dat_r),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[31]_1 (\memory_to_writeBack_MEMORY_READ_DATA_reg[31] ),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0 ({\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[31] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1] ,\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0] }),
        .mgmtsoc_adr1(mgmtsoc_adr1),
        .mgmtsoc_bus_errors_reg(mgmtsoc_bus_errors_reg),
        .\mgmtsoc_bus_errors_reg[31] ({VexRiscv_n_43,VexRiscv_n_44,VexRiscv_n_45,VexRiscv_n_46,VexRiscv_n_47,VexRiscv_n_48,VexRiscv_n_49,VexRiscv_n_50,VexRiscv_n_51,VexRiscv_n_52,VexRiscv_n_53,VexRiscv_n_54,VexRiscv_n_55,VexRiscv_n_56,VexRiscv_n_57,VexRiscv_n_58,VexRiscv_n_59,VexRiscv_n_60,VexRiscv_n_61,VexRiscv_n_62,VexRiscv_n_63,VexRiscv_n_64,VexRiscv_n_65,VexRiscv_n_66,VexRiscv_n_67,VexRiscv_n_68,VexRiscv_n_69,VexRiscv_n_70,VexRiscv_n_71,VexRiscv_n_72,VexRiscv_n_73,VexRiscv_n_74}),
        .mgmtsoc_crossbar_source_payload_len(mgmtsoc_crossbar_source_payload_len[0]),
        .mgmtsoc_dat_w(mgmtsoc_dat_w),
        .mgmtsoc_en_storage(mgmtsoc_en_storage),
        .mgmtsoc_en_storage_reg(VexRiscv_n_114),
        .mgmtsoc_enable_storage(mgmtsoc_enable_storage),
        .mgmtsoc_enable_storage_reg(VexRiscv_n_119),
        .mgmtsoc_litespimmap_burst_adr_litespi_next_value10(mgmtsoc_litespimmap_burst_adr_litespi_next_value10),
        .\mgmtsoc_litespimmap_burst_adr_reg[28] (\mgmtsoc_litespimmap_burst_adr[29]_i_5_n_0 ),
        .\mgmtsoc_litespimmap_burst_adr_reg[29] (mgmtsoc_litespimmap_burst_adr_litespi_next_value1),
        .mgmtsoc_litespimmap_cs(mgmtsoc_litespimmap_cs),
        .\mgmtsoc_litespisdrphycore_count_reg[2] (mgmtsoc_litespimmap_burst_cs),
        .\mgmtsoc_litespisdrphycore_count_reg[2]_0 (Q),
        .mgmtsoc_litespisdrphycore_sr_out1(mgmtsoc_litespisdrphycore_sr_out1),
        .\mgmtsoc_litespisdrphycore_sr_out[16]_i_2 (\mgmtsoc_litespisdrphycore_sr_out[16]_i_12_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[16]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[17]_i_10_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[17]_i_4 (\mgmtsoc_litespisdrphycore_sr_out[17]_i_9_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[17]_i_4_0 (\mgmtsoc_litespisdrphycore_sr_out[23]_i_6_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[18]_i_2 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_53_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_47_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[18]_i_2_1 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_54_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[19]_i_4 (\mgmtsoc_litespisdrphycore_sr_out[19]_i_10_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[22]_i_2 (\mgmtsoc_litespisdrphycore_sr_out[28]_i_9_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[22]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[22]_i_10_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[29]_i_2 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_27_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_23_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[29]_i_2_1 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_28_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_0 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_38_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_1 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_42_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_2 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_48_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[30]_i_2_3 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_52_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[31]_i_45 ({mgmtsoc_master_tx_fifo_source_payload_data[31:29],mgmtsoc_master_tx_fifo_source_payload_data[23:2]}),
        .\mgmtsoc_litespisdrphycore_sr_out[31]_i_5 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_31_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[31]_i_5_0 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_35_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[31]_i_6 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_37_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[10] (\mgmtsoc_litespisdrphycore_sr_out[10]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[10]_0 (\mgmtsoc_litespisdrphycore_sr_out[10]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[10]_1 (\mgmtsoc_litespisdrphycore_sr_out[10]_i_5_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[11] ({\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10] ,\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9] ,\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8] ,\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7] ,\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6] ,\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3] ,\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2] ,\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1] }),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[11]_0 (\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[11]_1 (\mgmtsoc_litespisdrphycore_sr_out[11]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[11]_2 (\mgmtsoc_litespisdrphycore_sr_out[16]_i_7_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[12] (\mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[12]_0 (\mgmtsoc_litespisdrphycore_sr_out[12]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[12]_1 (\mgmtsoc_litespisdrphycore_sr_out[12]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[13] (\mgmtsoc_litespisdrphycore_sr_out[13]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[13]_0 (\mgmtsoc_litespisdrphycore_sr_out[13]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[14] (\mgmtsoc_litespisdrphycore_sr_out[14]_i_2_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[14]_0 (\mgmtsoc_litespisdrphycore_sr_out[14]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[14]_1 (\mgmtsoc_litespisdrphycore_sr_out[14]_i_6_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[15] (\mgmtsoc_litespisdrphycore_sr_out[15]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[15]_0 (\mgmtsoc_litespisdrphycore_sr_out[15]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[15]_1 (\mgmtsoc_litespisdrphycore_sr_out[15]_i_7_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[16] (\mgmtsoc_litespisdrphycore_sr_out[22]_i_7_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[16]_0 (\mgmtsoc_litespisdrphycore_sr_out[16]_i_11_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[16]_1 (\mgmtsoc_litespisdrphycore_sr_out[16]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[16]_2 (\mgmtsoc_litespisdrphycore_sr_out[16]_i_5_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[17] (\mgmtsoc_litespisdrphycore_sr_out[17]_i_2_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[17]_0 (\mgmtsoc_litespisdrphycore_sr_out[17]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[17]_1 (\mgmtsoc_litespisdrphycore_sr_out[17]_i_5_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[18] (\mgmtsoc_litespisdrphycore_sr_out[22]_i_8_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[18]_0 (\mgmtsoc_litespisdrphycore_sr_out[18]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[18]_1 (\mgmtsoc_litespisdrphycore_sr_out[18]_i_5_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[19] (\mgmtsoc_litespisdrphycore_sr_out[19]_i_2_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[19]_0 (\mgmtsoc_litespisdrphycore_sr_out[19]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[19]_1 (\mgmtsoc_litespisdrphycore_sr_out[19]_i_5_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[20] (\mgmtsoc_litespisdrphycore_sr_out[20]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[20]_0 (\mgmtsoc_litespisdrphycore_sr_out[20]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[21] (\mgmtsoc_litespisdrphycore_sr_out[21]_i_8_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[21]_0 (\mgmtsoc_litespisdrphycore_sr_out[21]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[21]_1 (\mgmtsoc_litespisdrphycore_sr_out[21]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[22] (\mgmtsoc_litespisdrphycore_sr_out[22]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[22]_0 (\mgmtsoc_litespisdrphycore_sr_out[22]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[23] (\mgmtsoc_litespisdrphycore_sr_out[23]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[23]_0 (\mgmtsoc_litespisdrphycore_sr_out[23]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[24] (\mgmtsoc_litespisdrphycore_sr_out[24]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[24]_0 (\mgmtsoc_litespisdrphycore_sr_out[24]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[25] (\mgmtsoc_litespisdrphycore_sr_out[25]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[25]_0 (\mgmtsoc_litespisdrphycore_sr_out[25]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[26] (\mgmtsoc_litespisdrphycore_sr_out[26]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[26]_0 (\mgmtsoc_litespisdrphycore_sr_out[26]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[27] (\mgmtsoc_litespisdrphycore_sr_out[27]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[27]_0 (\mgmtsoc_litespisdrphycore_sr_out[27]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[28] (\mgmtsoc_litespisdrphycore_sr_out[28]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[28]_0 (\mgmtsoc_litespisdrphycore_sr_out[28]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[29] ({VexRiscv_n_424,VexRiscv_n_425,VexRiscv_n_426,VexRiscv_n_427,VexRiscv_n_428,VexRiscv_n_429,VexRiscv_n_430,VexRiscv_n_431,VexRiscv_n_432,VexRiscv_n_433,VexRiscv_n_434,VexRiscv_n_435,VexRiscv_n_436,VexRiscv_n_437,VexRiscv_n_438,VexRiscv_n_439,VexRiscv_n_440,VexRiscv_n_441,VexRiscv_n_442,VexRiscv_n_443,VexRiscv_n_444,VexRiscv_n_445,VexRiscv_n_446,VexRiscv_n_447,VexRiscv_n_448,VexRiscv_n_449,VexRiscv_n_450,VexRiscv_n_451,VexRiscv_n_452,VexRiscv_n_453}),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[29]_0 (\mgmtsoc_litespisdrphycore_sr_out[29]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[29]_1 (\mgmtsoc_litespisdrphycore_sr_out[29]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[2] (\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[2]_0 (\mgmtsoc_litespisdrphycore_sr_out[2]_i_2_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[30] (\mgmtsoc_litespisdrphycore_sr_out[30]_i_5_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[30]_0 (\mgmtsoc_litespisdrphycore_sr_out[30]_i_6_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[31] (\mgmtsoc_litespisdrphycore_sr_out[31]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[31]_0 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[31]_1 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_7_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[31]_2 (\mgmtsoc_litespisdrphycore_sr_out[31]_i_21_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[4] (\mgmtsoc_litespisdrphycore_sr_out[4]_i_2_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[5] (\mgmtsoc_litespisdrphycore_sr_out[5]_i_2_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6] (mgmtsoc_crossbar_source_payload_data),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_0 (\mgmtsoc_litespisdrphycore_sr_out[30]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_1 (\mgmtsoc_litespisdrphycore_sr_out[30]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_2 (\mgmtsoc_litespisdrphycore_sr_out[8]_i_7_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_3 (\mgmtsoc_litespisdrphycore_sr_out[7]_i_7_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[6]_4 (\mgmtsoc_litespisdrphycore_sr_out[6]_i_2_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[7] (\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[7]_0 (\mgmtsoc_litespisdrphycore_sr_out[7]_i_5_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[8] (\mgmtsoc_litespisdrphycore_sr_out[8]_i_3_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[8]_0 (\mgmtsoc_litespisdrphycore_sr_out[8]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_sr_out_reg[9] (\mgmtsoc_litespisdrphycore_sr_out[9]_i_4_n_0 ),
        .\mgmtsoc_litespisdrphycore_storage[7]_i_3 (VexRiscv_n_366),
        .\mgmtsoc_load_storage[31]_i_2 (VexRiscv_n_372),
        .\mgmtsoc_load_storage[31]_i_3 (VexRiscv_n_373),
        .\mgmtsoc_load_storage_reg[31] ({VexRiscv_n_261,VexRiscv_n_262,VexRiscv_n_263,VexRiscv_n_264,VexRiscv_n_265,VexRiscv_n_266,VexRiscv_n_267,VexRiscv_n_268,VexRiscv_n_269,VexRiscv_n_270,VexRiscv_n_271,VexRiscv_n_272,VexRiscv_n_273,VexRiscv_n_274,VexRiscv_n_275,VexRiscv_n_276,VexRiscv_n_277,VexRiscv_n_278,VexRiscv_n_279,VexRiscv_n_280,VexRiscv_n_281,VexRiscv_n_282,VexRiscv_n_283,VexRiscv_n_284,VexRiscv_n_285,VexRiscv_n_286,VexRiscv_n_287,VexRiscv_n_288,VexRiscv_n_289,VexRiscv_n_290,VexRiscv_n_291,VexRiscv_n_292}),
        .\mgmtsoc_master_rx_fifo_source_payload_data_reg[31] ({VexRiscv_n_325,VexRiscv_n_326,VexRiscv_n_327,VexRiscv_n_328,VexRiscv_n_329,VexRiscv_n_330,VexRiscv_n_331,VexRiscv_n_332,VexRiscv_n_333,VexRiscv_n_334,VexRiscv_n_335,VexRiscv_n_336,VexRiscv_n_337,VexRiscv_n_338,VexRiscv_n_339,VexRiscv_n_340,VexRiscv_n_341,VexRiscv_n_342,VexRiscv_n_343,VexRiscv_n_344,VexRiscv_n_345,VexRiscv_n_346,VexRiscv_n_347,VexRiscv_n_348,VexRiscv_n_349,VexRiscv_n_350,VexRiscv_n_351,VexRiscv_n_352,VexRiscv_n_353,VexRiscv_n_354,VexRiscv_n_355,VexRiscv_n_356}),
        .mgmtsoc_master_rx_fifo_source_valid_reg(litespi_grant),
        .mgmtsoc_master_status_status(mgmtsoc_master_status_status),
        .\mgmtsoc_master_tx_fifo_source_payload_data_reg[31] (dbg_uart_data),
        .\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]_0 (state),
        .mgmtsoc_pending_r(mgmtsoc_pending_r),
        .mgmtsoc_pending_r_reg(VexRiscv_n_118),
        .mgmtsoc_reset_re(mgmtsoc_reset_re),
        .\mgmtsoc_reset_storage_reg[0] (VexRiscv_n_112),
        .\mgmtsoc_reset_storage_reg[0]_0 (\mgmtsoc_reset_storage_reg_n_0_[0] ),
        .\mgmtsoc_reset_storage_reg[1] (VexRiscv_n_80),
        .\mgmtsoc_reset_storage_reg[1]_0 (\mgmtsoc_reset_storage_reg_n_0_[1] ),
        .mgmtsoc_update_value_storage(mgmtsoc_update_value_storage),
        .mgmtsoc_update_value_storage_reg(VexRiscv_n_122),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[0] (VexRiscv_n_486),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[10] (VexRiscv_n_497),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[11] (VexRiscv_n_498),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[12] (VexRiscv_n_499),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[13] (VexRiscv_n_500),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[14] (VexRiscv_n_501),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[15] (VexRiscv_n_502),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[16] (VexRiscv_n_503),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[17] (VexRiscv_n_504),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[18] (VexRiscv_n_505),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[19] (VexRiscv_n_506),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[1] (VexRiscv_n_488),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[20] (VexRiscv_n_507),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[21] (VexRiscv_n_508),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[22] (VexRiscv_n_509),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[23] (VexRiscv_n_510),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[24] (VexRiscv_n_511),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[25] (VexRiscv_n_512),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[26] (VexRiscv_n_513),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[27] (VexRiscv_n_514),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[28] (VexRiscv_n_515),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[29] (VexRiscv_n_516),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[2] (VexRiscv_n_489),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[30] (VexRiscv_n_517),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[3] (VexRiscv_n_490),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[4] (VexRiscv_n_491),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[5] (VexRiscv_n_492),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[6] (VexRiscv_n_493),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[7] (VexRiscv_n_494),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[8] (VexRiscv_n_495),
        .\mgmtsoc_vexriscv_debug_bus_dat_r_reg[9] (VexRiscv_n_496),
        .mgmtsoc_vexriscv_debug_reset(mgmtsoc_vexriscv_debug_reset),
        .\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] (mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0),
        .\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_0 (uartwishbonebridge_state[1]),
        .\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]_1 (uartwishbonebridge_state[2]),
        .mgmtsoc_vexriscv_i_cmd_payload_wr_reg(mgmtsoc_vexriscv_i_cmd_payload_wr_reg_n_0),
        .mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0(uartwishbonebridge_state[0]),
        .mgmtsoc_vexriscv_i_cmd_valid(mgmtsoc_vexriscv_i_cmd_valid),
        .mgmtsoc_vexriscv_transfer_complete_reg(VexRiscv_n_211),
        .mgmtsoc_vexriscv_transfer_complete_reg_0(mgmtsoc_vexriscv_transfer_complete),
        .mgmtsoc_vexriscv_transfer_in_progress_reg(VexRiscv_n_209),
        .mgmtsoc_vexriscv_transfer_in_progress_reg_0(mgmtsoc_vexriscv_transfer_in_progress),
        .mgmtsoc_vexriscv_transfer_wait_for_ack_reg(mgmtsoc_vexriscv_transfer_wait_for_ack_reg_1),
        .mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .mgmtsoc_zero_pending(mgmtsoc_zero_pending),
        .mprj_ack_i_core(mprj_ack_i_core),
        .mprj_wb_iena_storage_reg(VexRiscv_n_367),
        .multiregimpl134_regs1(multiregimpl134_regs1),
        .multiregimpl135_regs1(multiregimpl135_regs1),
        .multiregimpl136_regs1(multiregimpl136_regs1),
        .multiregimpl2_regs1(multiregimpl2_regs1),
        .out(out),
        .p_0_in33_in(p_0_in33_in),
        .p_1_in(p_1_in),
        .ready_reg(ready_reg),
        .ready_reg_0(ready_reg_0),
        .shared_ack(shared_ack),
        .\slave_sel_r_reg[0] (VexRiscv_n_518),
        .\slave_sel_r_reg[5] (VexRiscv_n_520),
        .slave_sel_reg(slave_sel_reg),
        .spi_enabled_storage_reg(VexRiscv_n_370),
        .spi_master_loopback_storage(spi_master_loopback_storage),
        .spi_master_loopback_storage_reg(VexRiscv_n_127),
        .state_reg(state_reg_0),
        .state_reg_0(state_reg_1),
        .state_reg_1(VexRiscv_n_134),
        .state_reg_2(state_reg_2),
        .\uart_enable_storage_reg[0] (VexRiscv_n_215),
        .\uart_enable_storage_reg[0]_0 (\uart_enable_storage_reg_n_0_[0] ),
        .\uart_enable_storage_reg[1] (VexRiscv_n_216),
        .uart_enabled_storage(uart_enabled_storage),
        .uart_enabled_storage_reg(VexRiscv_n_376),
        .\uart_pending_r_reg[0] (VexRiscv_n_212),
        .\uart_pending_r_reg[0]_0 (\uart_pending_r_reg[0]_0 ),
        .\uart_pending_r_reg[1] (VexRiscv_n_214),
        .\uart_pending_r_reg[1]_0 (\uart_pending_r_reg[1]_0 ),
        .uart_pending_status_reg(uart_pending_status_reg),
        .\uart_tx_fifo_level0_reg[2] (VexRiscv_n_227),
        .\uart_tx_fifo_level0_reg[3] ({VexRiscv_n_229,VexRiscv_n_230,VexRiscv_n_231,VexRiscv_n_232}),
        .\uart_tx_fifo_level0_reg[4] (uart_tx_fifo_level0_reg),
        .\uart_tx_fifo_produce_reg[0] (uart_tx_fifo_syncfifo_writable),
        .uart_tx_fifo_rdport_re(uart_tx_fifo_syncfifo_re),
        .uart_tx_fifo_syncfifo_readable(uart_tx_fifo_syncfifo_readable),
        .uart_tx_fifo_wrport_we__0(uart_tx_fifo_wrport_we__0),
        .\uartwishbonebridge_state_reg[0] (\uartwishbonebridge_state_reg[0]_0 ),
        .\user_irq_ena_storage_reg[0] (VexRiscv_n_133),
        .\user_irq_ena_storage_reg[0]_0 (VexRiscv_n_137),
        .\user_irq_ena_storage_reg[0]_1 (\user_irq_ena_storage_reg_n_0_[0] ),
        .\user_irq_ena_storage_reg[1] (VexRiscv_n_135),
        .\user_irq_ena_storage_reg[1]_0 (VexRiscv_n_138),
        .\user_irq_ena_storage_reg[1]_1 (\user_irq_ena_storage_reg_n_0_[1] ),
        .\user_irq_ena_storage_reg[2] (VexRiscv_n_136),
        .\user_irq_ena_storage_reg[2]_0 (VexRiscv_n_139),
        .\user_irq_ena_storage_reg[2]_1 (\user_irq_ena_storage_reg_n_0_[2] ),
        .\wb_dat_o_reg[0] (VexRiscv_n_519),
        .\wb_dat_o_reg[10] (VexRiscv_n_530),
        .\wb_dat_o_reg[11] (VexRiscv_n_531),
        .\wb_dat_o_reg[12] (VexRiscv_n_532),
        .\wb_dat_o_reg[13] (VexRiscv_n_533),
        .\wb_dat_o_reg[14] (VexRiscv_n_534),
        .\wb_dat_o_reg[15] (VexRiscv_n_535),
        .\wb_dat_o_reg[16] (VexRiscv_n_536),
        .\wb_dat_o_reg[17] (VexRiscv_n_537),
        .\wb_dat_o_reg[18] (VexRiscv_n_538),
        .\wb_dat_o_reg[19] (VexRiscv_n_539),
        .\wb_dat_o_reg[1] (VexRiscv_n_521),
        .\wb_dat_o_reg[20] (VexRiscv_n_540),
        .\wb_dat_o_reg[21] (VexRiscv_n_541),
        .\wb_dat_o_reg[22] (VexRiscv_n_542),
        .\wb_dat_o_reg[23] (VexRiscv_n_543),
        .\wb_dat_o_reg[24] (VexRiscv_n_544),
        .\wb_dat_o_reg[25] (VexRiscv_n_545),
        .\wb_dat_o_reg[26] (VexRiscv_n_546),
        .\wb_dat_o_reg[27] (VexRiscv_n_547),
        .\wb_dat_o_reg[28] (VexRiscv_n_548),
        .\wb_dat_o_reg[29] (VexRiscv_n_549),
        .\wb_dat_o_reg[2] (VexRiscv_n_522),
        .\wb_dat_o_reg[30] (VexRiscv_n_550),
        .\wb_dat_o_reg[3] (VexRiscv_n_523),
        .\wb_dat_o_reg[4] (VexRiscv_n_524),
        .\wb_dat_o_reg[5] (VexRiscv_n_525),
        .\wb_dat_o_reg[6] (VexRiscv_n_526),
        .\wb_dat_o_reg[7] (VexRiscv_n_527),
        .\wb_dat_o_reg[8] (VexRiscv_n_528),
        .\wb_dat_o_reg[9] (VexRiscv_n_529),
        .\wbbd_addr[1]_i_3 (\wbbd_addr[1]_i_3 ),
        .\wbbd_addr[1]_i_3_0 (\wbbd_addr[1]_i_3_0 ),
        .\wbbd_addr[2]_i_5 (\wbbd_addr[2]_i_5 ),
        .\wbbd_addr[4]_i_3 (\wbbd_addr[4]_i_3 ),
        .\wbbd_addr_reg[0] (\wbbd_addr_reg[0] ),
        .\wbbd_addr_reg[0]_0 (\wbbd_addr_reg[0]_0 ),
        .\wbbd_addr_reg[2] (\wbbd_addr_reg[2] ),
        .\wbbd_addr_reg[2]_0 (\wbbd_addr_reg[2]_0 ),
        .\wbbd_addr_reg[3] (\wbbd_addr_reg[3] ),
        .\wbbd_addr_reg[4] (\wbbd_addr_reg[4] ),
        .\wbbd_addr_reg[4]_0 (\wbbd_addr_reg[4]_0 ),
        .\wbbd_addr_reg[4]_1 (\wbbd_addr_reg[4]_1 ),
        .wbbd_write_reg(wbbd_write_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_2 
       (.I0(error),
        .O(\count[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5 
       (.I0(count_reg[3]),
        .O(\count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_6 
       (.I0(count_reg[2]),
        .O(\count[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_7 
       (.I0(count_reg[1]),
        .O(\count[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_8 
       (.I0(count_reg[0]),
        .O(\count[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[12]_i_2 
       (.I0(count_reg[15]),
        .O(\count[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[12]_i_3 
       (.I0(count_reg[14]),
        .O(\count[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[12]_i_4 
       (.I0(count_reg[13]),
        .O(\count[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[12]_i_5 
       (.I0(count_reg[12]),
        .O(\count[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[16]_i_2 
       (.I0(count_reg[19]),
        .O(\count[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[16]_i_3 
       (.I0(count_reg[18]),
        .O(\count[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[16]_i_4 
       (.I0(count_reg[17]),
        .O(\count[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[16]_i_5 
       (.I0(count_reg[16]),
        .O(\count[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \count[31]_i_10 
       (.I0(csrbank6_oe1_w[0]),
        .I1(csrbank6_oe1_w[1]),
        .I2(csrbank6_oe1_w[2]),
        .I3(csrbank6_oe1_w[3]),
        .I4(\count[31]_i_12_n_0 ),
        .O(\count[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count[31]_i_11 
       (.I0(csrbank6_oe1_w[23]),
        .I1(csrbank6_oe1_w[22]),
        .I2(csrbank6_oe1_w[21]),
        .I3(csrbank6_oe1_w[20]),
        .O(\count[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count[31]_i_12 
       (.I0(csrbank6_oe1_w[7]),
        .I1(csrbank6_oe1_w[6]),
        .I2(csrbank6_oe1_w[5]),
        .I3(csrbank6_oe1_w[4]),
        .O(\count[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \count[31]_i_4 
       (.I0(\count[31]_i_7_n_0 ),
        .I1(csrbank6_oe1_w[27]),
        .I2(csrbank6_oe1_w[26]),
        .I3(csrbank6_oe1_w[25]),
        .I4(csrbank6_oe1_w[24]),
        .I5(\count[31]_i_8_n_0 ),
        .O(\count[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \count[31]_i_5 
       (.I0(\count[31]_i_9_n_0 ),
        .I1(csrbank6_oe1_w[11]),
        .I2(csrbank6_oe1_w[10]),
        .I3(csrbank6_oe1_w[9]),
        .I4(csrbank6_oe1_w[8]),
        .I5(\count[31]_i_10_n_0 ),
        .O(\count[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count[31]_i_7 
       (.I0(csrbank6_oe1_w[31]),
        .I1(csrbank6_oe1_w[30]),
        .I2(csrbank6_oe1_w[29]),
        .I3(csrbank6_oe1_w[28]),
        .O(\count[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \count[31]_i_8 
       (.I0(csrbank6_oe1_w[16]),
        .I1(csrbank6_oe1_w[17]),
        .I2(csrbank6_oe1_w[18]),
        .I3(csrbank6_oe1_w[19]),
        .I4(\count[31]_i_11_n_0 ),
        .O(\count[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count[31]_i_9 
       (.I0(csrbank6_oe1_w[15]),
        .I1(csrbank6_oe1_w[14]),
        .I2(csrbank6_oe1_w[13]),
        .I3(csrbank6_oe1_w[12]),
        .O(\count[31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[4]_i_2 
       (.I0(count_reg[7]),
        .O(\count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[4]_i_3 
       (.I0(count_reg[6]),
        .O(\count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[4]_i_4 
       (.I0(count_reg[5]),
        .O(\count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[4]_i_5 
       (.I0(count_reg[4]),
        .O(\count[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[8]_i_2 
       (.I0(count_reg[11]),
        .O(\count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[8]_i_3 
       (.I0(count_reg[10]),
        .O(\count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[8]_i_4 
       (.I0(count_reg[9]),
        .O(\count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[8]_i_5 
       (.I0(count_reg[8]),
        .O(\count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[0]_i_3_n_7 ),
        .Q(count_reg[0]),
        .R(VexRiscv_n_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_3_n_0 ,\count_reg[0]_i_3_n_1 ,\count_reg[0]_i_3_n_2 ,\count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\count_reg[0]_i_3_n_4 ,\count_reg[0]_i_3_n_5 ,\count_reg[0]_i_3_n_6 ,\count_reg[0]_i_3_n_7 }),
        .S({\count[0]_i_5_n_0 ,\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 ,\count[0]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]),
        .R(VexRiscv_n_218));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]),
        .R(VexRiscv_n_218));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]),
        .R(VexRiscv_n_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]),
        .R(VexRiscv_n_218));
  FDSE #(
    .INIT(1'b1)) 
    \count_reg[14] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]),
        .S(VexRiscv_n_218));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]),
        .R(VexRiscv_n_218));
  FDSE #(
    .INIT(1'b1)) 
    \count_reg[16] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[16]_i_1_n_7 ),
        .Q(count_reg[16]),
        .S(VexRiscv_n_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO({\NLW_count_reg[16]_i_1_CO_UNCONNECTED [3],\count_reg[16]_i_1_n_1 ,\count_reg[16]_i_1_n_2 ,\count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\count_reg[16]_i_1_n_4 ,\count_reg[16]_i_1_n_5 ,\count_reg[16]_i_1_n_6 ,\count_reg[16]_i_1_n_7 }),
        .S({\count[16]_i_2_n_0 ,\count[16]_i_3_n_0 ,\count[16]_i_4_n_0 ,\count[16]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \count_reg[17] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[16]_i_1_n_6 ),
        .Q(count_reg[17]),
        .S(VexRiscv_n_218));
  FDSE #(
    .INIT(1'b1)) 
    \count_reg[18] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[16]_i_1_n_5 ),
        .Q(count_reg[18]),
        .S(VexRiscv_n_218));
  FDSE #(
    .INIT(1'b1)) 
    \count_reg[19] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[16]_i_1_n_4 ),
        .Q(count_reg[19]),
        .S(VexRiscv_n_218));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[0]_i_3_n_6 ),
        .Q(count_reg[1]),
        .R(VexRiscv_n_218));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[0]_i_3_n_5 ),
        .Q(count_reg[2]),
        .R(VexRiscv_n_218));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[0]_i_3_n_4 ),
        .Q(count_reg[3]),
        .R(VexRiscv_n_218));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]),
        .R(VexRiscv_n_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_3_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]),
        .R(VexRiscv_n_218));
  FDSE #(
    .INIT(1'b1)) 
    \count_reg[6] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]),
        .S(VexRiscv_n_218));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]),
        .R(VexRiscv_n_218));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]),
        .R(VexRiscv_n_218));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \count_reg[9] 
       (.C(clock),
        .CE(\count[0]_i_2_n_0 ),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]),
        .S(VexRiscv_n_218));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[0]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[0]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_rx_data_reg_n_0_[0] ),
        .I3(\dbg_uart_address[7]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[10]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[10]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[2] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[11]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[11]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[3] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[12]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[12]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[4] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[13]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[13]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[5] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[14]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[14]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[6] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[15]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[15]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[7] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[16]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[16]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[8] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[17]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[17]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[9] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[18]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[18]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[10] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[19]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[19]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[11] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[1]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[1]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[0]),
        .I3(\dbg_uart_address[7]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[20]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[20]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[12] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[21]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[21]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[13] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[22]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[22]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[14] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[23]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[23]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[15] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[24]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[24]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[16] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[25]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[25]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[17] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[26]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[26]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[18] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[27]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[27]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[19] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[28]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[28]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[20] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[28]));
  LUT2 #(
    .INIT(4'hE)) 
    \dbg_uart_address[29]_i_1 
       (.I0(\dbg_uart_address[29]_i_3_n_0 ),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value_ce4));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[29]_i_2 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[29]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[21] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \dbg_uart_address[29]_i_3 
       (.I0(uartwishbonebridge_state[1]),
        .I1(multiregimpl1_regs1),
        .I2(\dbg_uart_rx_count_reg[3]_0 ),
        .I3(uartwishbonebridge_state[2]),
        .I4(uartwishbonebridge_state[0]),
        .O(\dbg_uart_address[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[2]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[2]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[1]),
        .I3(\dbg_uart_address[7]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[3]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[3]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[2]),
        .I3(\dbg_uart_address[7]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dbg_uart_address[3]_i_3 
       (.I0(\dbg_uart_address_reg_n_0_[0] ),
        .I1(dbg_uart_incr),
        .O(\dbg_uart_address[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[4]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[4]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[3]),
        .I3(\dbg_uart_address[7]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[5]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[5]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[4]),
        .I3(\dbg_uart_address[7]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[6]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[6]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[5]),
        .I3(\dbg_uart_address[7]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[7]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[7]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[6]),
        .I3(\dbg_uart_address[7]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[7]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \dbg_uart_address[7]_i_3 
       (.I0(dbg_uart_rx_count_reg[0]),
        .I1(dbg_uart_rx_count_reg[1]),
        .I2(dbg_uart_rx_data),
        .I3(dbg_uart_rx_count_reg[2]),
        .I4(dbg_uart_rx_count_reg[3]),
        .I5(\dbg_uart_address[29]_i_3_n_0 ),
        .O(\dbg_uart_address[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[8]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[8]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[0] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \dbg_uart_address[9]_i_1 
       (.I0(dbg_uart_address_uartwishbonebridge_next_value40[9]),
        .I1(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I2(\dbg_uart_address_reg_n_0_[1] ),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .O(dbg_uart_address_uartwishbonebridge_next_value4[9]));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[0] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[0]),
        .Q(\dbg_uart_address_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[10] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[10]),
        .Q(\dbg_uart_address_reg_n_0_[10] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[11] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[11]),
        .Q(\dbg_uart_address_reg_n_0_[11] ),
        .R(int_rst));
  CARRY4 \dbg_uart_address_reg[11]_i_2 
       (.CI(\dbg_uart_address_reg[7]_i_2_n_0 ),
        .CO({\dbg_uart_address_reg[11]_i_2_n_0 ,\dbg_uart_address_reg[11]_i_2_n_1 ,\dbg_uart_address_reg[11]_i_2_n_2 ,\dbg_uart_address_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dbg_uart_address_uartwishbonebridge_next_value40[11:8]),
        .S({\dbg_uart_address_reg_n_0_[11] ,\dbg_uart_address_reg_n_0_[10] ,\dbg_uart_address_reg_n_0_[9] ,\dbg_uart_address_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[12] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[12]),
        .Q(\dbg_uart_address_reg_n_0_[12] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[13] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[13]),
        .Q(\dbg_uart_address_reg_n_0_[13] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[14] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[14]),
        .Q(\dbg_uart_address_reg_n_0_[14] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[15] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[15]),
        .Q(\dbg_uart_address_reg_n_0_[15] ),
        .R(int_rst));
  CARRY4 \dbg_uart_address_reg[15]_i_2 
       (.CI(\dbg_uart_address_reg[11]_i_2_n_0 ),
        .CO({\dbg_uart_address_reg[15]_i_2_n_0 ,\dbg_uart_address_reg[15]_i_2_n_1 ,\dbg_uart_address_reg[15]_i_2_n_2 ,\dbg_uart_address_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dbg_uart_address_uartwishbonebridge_next_value40[15:12]),
        .S({\dbg_uart_address_reg_n_0_[15] ,\dbg_uart_address_reg_n_0_[14] ,\dbg_uart_address_reg_n_0_[13] ,\dbg_uart_address_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[16] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[16]),
        .Q(\dbg_uart_address_reg_n_0_[16] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[17] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[17]),
        .Q(\dbg_uart_address_reg_n_0_[17] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[18] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[18]),
        .Q(\dbg_uart_address_reg_n_0_[18] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[19] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[19]),
        .Q(\dbg_uart_address_reg_n_0_[19] ),
        .R(int_rst));
  CARRY4 \dbg_uart_address_reg[19]_i_2 
       (.CI(\dbg_uart_address_reg[15]_i_2_n_0 ),
        .CO({\dbg_uart_address_reg[19]_i_2_n_0 ,\dbg_uart_address_reg[19]_i_2_n_1 ,\dbg_uart_address_reg[19]_i_2_n_2 ,\dbg_uart_address_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dbg_uart_address_uartwishbonebridge_next_value40[19:16]),
        .S({\dbg_uart_address_reg_n_0_[19] ,\dbg_uart_address_reg_n_0_[18] ,\dbg_uart_address_reg_n_0_[17] ,\dbg_uart_address_reg_n_0_[16] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[1] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[1]),
        .Q(\dbg_uart_address_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[20] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[20]),
        .Q(\dbg_uart_address_reg_n_0_[20] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[21] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[21]),
        .Q(\dbg_uart_address_reg_n_0_[21] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[22] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[22]),
        .Q(\dbg_uart_address_reg_n_0_[22] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[23] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[23]),
        .Q(\dbg_uart_address_reg_n_0_[23] ),
        .R(int_rst));
  CARRY4 \dbg_uart_address_reg[23]_i_2 
       (.CI(\dbg_uart_address_reg[19]_i_2_n_0 ),
        .CO({\dbg_uart_address_reg[23]_i_2_n_0 ,\dbg_uart_address_reg[23]_i_2_n_1 ,\dbg_uart_address_reg[23]_i_2_n_2 ,\dbg_uart_address_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dbg_uart_address_uartwishbonebridge_next_value40[23:20]),
        .S({\dbg_uart_address_reg_n_0_[23] ,\dbg_uart_address_reg_n_0_[22] ,\dbg_uart_address_reg_n_0_[21] ,\dbg_uart_address_reg_n_0_[20] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[24] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[24]),
        .Q(\dbg_uart_address_reg_n_0_[24] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[25] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[25]),
        .Q(\dbg_uart_address_reg_n_0_[25] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[26] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[26]),
        .Q(\dbg_uart_address_reg_n_0_[26] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[27] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[27]),
        .Q(\dbg_uart_address_reg_n_0_[27] ),
        .R(int_rst));
  CARRY4 \dbg_uart_address_reg[27]_i_2 
       (.CI(\dbg_uart_address_reg[23]_i_2_n_0 ),
        .CO({\dbg_uart_address_reg[27]_i_2_n_0 ,\dbg_uart_address_reg[27]_i_2_n_1 ,\dbg_uart_address_reg[27]_i_2_n_2 ,\dbg_uart_address_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dbg_uart_address_uartwishbonebridge_next_value40[27:24]),
        .S({\dbg_uart_address_reg_n_0_[27] ,\dbg_uart_address_reg_n_0_[26] ,\dbg_uart_address_reg_n_0_[25] ,\dbg_uart_address_reg_n_0_[24] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[28] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[28]),
        .Q(\dbg_uart_address_reg_n_0_[28] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[29] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[29]),
        .Q(\dbg_uart_address_reg_n_0_[29] ),
        .R(int_rst));
  CARRY4 \dbg_uart_address_reg[29]_i_4 
       (.CI(\dbg_uart_address_reg[27]_i_2_n_0 ),
        .CO({\NLW_dbg_uart_address_reg[29]_i_4_CO_UNCONNECTED [3:1],\dbg_uart_address_reg[29]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dbg_uart_address_reg[29]_i_4_O_UNCONNECTED [3:2],dbg_uart_address_uartwishbonebridge_next_value40[29:28]}),
        .S({1'b0,1'b0,\dbg_uart_address_reg_n_0_[29] ,\dbg_uart_address_reg_n_0_[28] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[2] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[2]),
        .Q(\dbg_uart_address_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[3] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[3]),
        .Q(\dbg_uart_address_reg_n_0_[3] ),
        .R(int_rst));
  CARRY4 \dbg_uart_address_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\dbg_uart_address_reg[3]_i_2_n_0 ,\dbg_uart_address_reg[3]_i_2_n_1 ,\dbg_uart_address_reg[3]_i_2_n_2 ,\dbg_uart_address_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dbg_uart_address_reg_n_0_[0] }),
        .O(dbg_uart_address_uartwishbonebridge_next_value40[3:0]),
        .S({\dbg_uart_address_reg_n_0_[3] ,\dbg_uart_address_reg_n_0_[2] ,\dbg_uart_address_reg_n_0_[1] ,\dbg_uart_address[3]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[4] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[4]),
        .Q(\dbg_uart_address_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[5] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[5]),
        .Q(\dbg_uart_address_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[6] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[6]),
        .Q(\dbg_uart_address_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[7] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[7]),
        .Q(\dbg_uart_address_reg_n_0_[7] ),
        .R(int_rst));
  CARRY4 \dbg_uart_address_reg[7]_i_2 
       (.CI(\dbg_uart_address_reg[3]_i_2_n_0 ),
        .CO({\dbg_uart_address_reg[7]_i_2_n_0 ,\dbg_uart_address_reg[7]_i_2_n_1 ,\dbg_uart_address_reg[7]_i_2_n_2 ,\dbg_uart_address_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dbg_uart_address_uartwishbonebridge_next_value40[7:4]),
        .S({\dbg_uart_address_reg_n_0_[7] ,\dbg_uart_address_reg_n_0_[6] ,\dbg_uart_address_reg_n_0_[5] ,\dbg_uart_address_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[8] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[8]),
        .Q(\dbg_uart_address_reg_n_0_[8] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_address_reg[9] 
       (.C(clock),
        .CE(dbg_uart_address_uartwishbonebridge_next_value_ce4),
        .D(dbg_uart_address_uartwishbonebridge_next_value4[9]),
        .Q(\dbg_uart_address_reg_n_0_[9] ),
        .R(int_rst));
  LUT6 #(
    .INIT(64'h00EE37EEFF004000)) 
    \dbg_uart_bytes_count[0]_i_1 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_state[2]),
        .I2(dbg_uart_tx_sink_ready10_out),
        .I3(uartwishbonebridge_state[1]),
        .I4(\dbg_uart_bytes_count[0]_i_3_n_0 ),
        .I5(dbg_uart_bytes_count[0]),
        .O(\dbg_uart_bytes_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \dbg_uart_bytes_count[0]_i_2 
       (.I0(dbg_uart_tx_count_reg[3]),
        .I1(dbg_uart_tx_count_reg[2]),
        .I2(dbg_uart_tx_count_reg[0]),
        .I3(dbg_uart_tx_count_reg[1]),
        .I4(uartwishbonebridge_rs232phytx_state),
        .I5(dbg_uart_tx_tick_reg_0),
        .O(dbg_uart_tx_sink_ready10_out));
  LUT3 #(
    .INIT(8'h08)) 
    \dbg_uart_bytes_count[0]_i_3 
       (.I0(multiregimpl1_regs1),
        .I1(\dbg_uart_rx_count_reg[3]_0 ),
        .I2(uartwishbonebridge_state[2]),
        .O(\dbg_uart_bytes_count[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \dbg_uart_bytes_count[1]_i_1 
       (.I0(\dbg_uart_bytes_count[1]_i_2_n_0 ),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0),
        .I3(dbg_uart_bytes_count[1]),
        .O(\dbg_uart_bytes_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h40404040F0000000)) 
    \dbg_uart_bytes_count[1]_i_2 
       (.I0(uartwishbonebridge_state[0]),
        .I1(dbg_uart_tx_sink_ready10_out),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(uartwishbonebridge_state[2]),
        .O(\dbg_uart_bytes_count[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0F5050505)) 
    \dbg_uart_bytes_count[1]_i_3 
       (.I0(uartwishbonebridge_state[0]),
        .I1(dbg_uart_tx_sink_ready10_out),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(uartwishbonebridge_state[2]),
        .O(dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_bytes_count_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_bytes_count[0]_i_1_n_0 ),
        .Q(dbg_uart_bytes_count[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_bytes_count_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_bytes_count[1]_i_1_n_0 ),
        .Q(dbg_uart_bytes_count[1]),
        .R(int_rst));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \dbg_uart_cmd[0]_i_1 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_state[2]),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(\dbg_uart_rx_data_reg_n_0_[0] ),
        .O(dbg_uart_cmd_uartwishbonebridge_next_value2[0]));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \dbg_uart_cmd[1]_i_1 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_state[2]),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[0]),
        .O(dbg_uart_cmd_uartwishbonebridge_next_value2[1]));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \dbg_uart_cmd[2]_i_1 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_state[2]),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[1]),
        .O(dbg_uart_cmd_uartwishbonebridge_next_value2[2]));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \dbg_uart_cmd[3]_i_1 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_state[2]),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[2]),
        .O(dbg_uart_cmd_uartwishbonebridge_next_value2[3]));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \dbg_uart_cmd[4]_i_1 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_state[2]),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[3]),
        .O(dbg_uart_cmd_uartwishbonebridge_next_value2[4]));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \dbg_uart_cmd[5]_i_1 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_state[2]),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[4]),
        .O(dbg_uart_cmd_uartwishbonebridge_next_value2[5]));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \dbg_uart_cmd[6]_i_1 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_state[2]),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[5]),
        .O(dbg_uart_cmd_uartwishbonebridge_next_value2[6]));
  LUT5 #(
    .INIT(32'h80000008)) 
    \dbg_uart_cmd[7]_i_1 
       (.I0(multiregimpl1_regs1),
        .I1(\dbg_uart_rx_count_reg[3]_0 ),
        .I2(uartwishbonebridge_state[2]),
        .I3(uartwishbonebridge_state[0]),
        .I4(uartwishbonebridge_state[1]),
        .O(dbg_uart_cmd_uartwishbonebridge_next_value_ce2));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \dbg_uart_cmd[7]_i_2 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_state[2]),
        .I2(uartwishbonebridge_state[1]),
        .I3(multiregimpl1_regs1),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[6]),
        .O(dbg_uart_cmd_uartwishbonebridge_next_value2[7]));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_cmd_reg[0] 
       (.C(clock),
        .CE(dbg_uart_cmd_uartwishbonebridge_next_value_ce2),
        .D(dbg_uart_cmd_uartwishbonebridge_next_value2[0]),
        .Q(dbg_uart_cmd[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_cmd_reg[1] 
       (.C(clock),
        .CE(dbg_uart_cmd_uartwishbonebridge_next_value_ce2),
        .D(dbg_uart_cmd_uartwishbonebridge_next_value2[1]),
        .Q(dbg_uart_cmd[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_cmd_reg[2] 
       (.C(clock),
        .CE(dbg_uart_cmd_uartwishbonebridge_next_value_ce2),
        .D(dbg_uart_cmd_uartwishbonebridge_next_value2[2]),
        .Q(dbg_uart_cmd[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_cmd_reg[3] 
       (.C(clock),
        .CE(dbg_uart_cmd_uartwishbonebridge_next_value_ce2),
        .D(dbg_uart_cmd_uartwishbonebridge_next_value2[3]),
        .Q(dbg_uart_cmd[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_cmd_reg[4] 
       (.C(clock),
        .CE(dbg_uart_cmd_uartwishbonebridge_next_value_ce2),
        .D(dbg_uart_cmd_uartwishbonebridge_next_value2[4]),
        .Q(dbg_uart_cmd[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_cmd_reg[5] 
       (.C(clock),
        .CE(dbg_uart_cmd_uartwishbonebridge_next_value_ce2),
        .D(dbg_uart_cmd_uartwishbonebridge_next_value2[5]),
        .Q(dbg_uart_cmd[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_cmd_reg[6] 
       (.C(clock),
        .CE(dbg_uart_cmd_uartwishbonebridge_next_value_ce2),
        .D(dbg_uart_cmd_uartwishbonebridge_next_value2[6]),
        .Q(dbg_uart_cmd[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_cmd_reg[7] 
       (.C(clock),
        .CE(dbg_uart_cmd_uartwishbonebridge_next_value_ce2),
        .D(dbg_uart_cmd_uartwishbonebridge_next_value2[7]),
        .Q(dbg_uart_cmd[7]),
        .R(int_rst));
  LUT4 #(
    .INIT(16'hFF81)) 
    \dbg_uart_count[0]_i_1 
       (.I0(uartwishbonebridge_state[2]),
        .I1(uartwishbonebridge_state[1]),
        .I2(uartwishbonebridge_state[0]),
        .I3(int_rst),
        .O(\dbg_uart_count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[0]_i_2 
       (.I0(dbg_uart_done),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[0]_i_4 
       (.I0(dbg_uart_count_reg[3]),
        .O(\dbg_uart_count[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[0]_i_5 
       (.I0(dbg_uart_count_reg[2]),
        .O(\dbg_uart_count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[0]_i_6 
       (.I0(dbg_uart_count_reg[1]),
        .O(\dbg_uart_count[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[0]_i_7 
       (.I0(dbg_uart_count_reg[0]),
        .O(\dbg_uart_count[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[12]_i_2 
       (.I0(dbg_uart_count_reg[15]),
        .O(\dbg_uart_count[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[12]_i_3 
       (.I0(dbg_uart_count_reg[14]),
        .O(\dbg_uart_count[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[12]_i_4 
       (.I0(dbg_uart_count_reg[13]),
        .O(\dbg_uart_count[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[12]_i_5 
       (.I0(dbg_uart_count_reg[12]),
        .O(\dbg_uart_count[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[16]_i_2 
       (.I0(dbg_uart_count_reg[19]),
        .O(\dbg_uart_count[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[16]_i_3 
       (.I0(dbg_uart_count_reg[18]),
        .O(\dbg_uart_count[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[16]_i_4 
       (.I0(dbg_uart_count_reg[17]),
        .O(\dbg_uart_count[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[16]_i_5 
       (.I0(dbg_uart_count_reg[16]),
        .O(\dbg_uart_count[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[4]_i_2 
       (.I0(dbg_uart_count_reg[7]),
        .O(\dbg_uart_count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[4]_i_3 
       (.I0(dbg_uart_count_reg[6]),
        .O(\dbg_uart_count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[4]_i_4 
       (.I0(dbg_uart_count_reg[5]),
        .O(\dbg_uart_count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[4]_i_5 
       (.I0(dbg_uart_count_reg[4]),
        .O(\dbg_uart_count[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[8]_i_2 
       (.I0(dbg_uart_count_reg[11]),
        .O(\dbg_uart_count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[8]_i_3 
       (.I0(dbg_uart_count_reg[10]),
        .O(\dbg_uart_count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[8]_i_4 
       (.I0(dbg_uart_count_reg[9]),
        .O(\dbg_uart_count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_count[8]_i_5 
       (.I0(dbg_uart_count_reg[8]),
        .O(\dbg_uart_count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[0] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[0]_i_3_n_7 ),
        .Q(dbg_uart_count_reg[0]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dbg_uart_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\dbg_uart_count_reg[0]_i_3_n_0 ,\dbg_uart_count_reg[0]_i_3_n_1 ,\dbg_uart_count_reg[0]_i_3_n_2 ,\dbg_uart_count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\dbg_uart_count_reg[0]_i_3_n_4 ,\dbg_uart_count_reg[0]_i_3_n_5 ,\dbg_uart_count_reg[0]_i_3_n_6 ,\dbg_uart_count_reg[0]_i_3_n_7 }),
        .S({\dbg_uart_count[0]_i_4_n_0 ,\dbg_uart_count[0]_i_5_n_0 ,\dbg_uart_count[0]_i_6_n_0 ,\dbg_uart_count[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[10] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[8]_i_1_n_5 ),
        .Q(dbg_uart_count_reg[10]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[11] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[8]_i_1_n_4 ),
        .Q(dbg_uart_count_reg[11]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[12] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[12]_i_1_n_7 ),
        .Q(dbg_uart_count_reg[12]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dbg_uart_count_reg[12]_i_1 
       (.CI(\dbg_uart_count_reg[8]_i_1_n_0 ),
        .CO({\dbg_uart_count_reg[12]_i_1_n_0 ,\dbg_uart_count_reg[12]_i_1_n_1 ,\dbg_uart_count_reg[12]_i_1_n_2 ,\dbg_uart_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\dbg_uart_count_reg[12]_i_1_n_4 ,\dbg_uart_count_reg[12]_i_1_n_5 ,\dbg_uart_count_reg[12]_i_1_n_6 ,\dbg_uart_count_reg[12]_i_1_n_7 }),
        .S({\dbg_uart_count[12]_i_2_n_0 ,\dbg_uart_count[12]_i_3_n_0 ,\dbg_uart_count[12]_i_4_n_0 ,\dbg_uart_count[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[13] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[12]_i_1_n_6 ),
        .Q(dbg_uart_count_reg[13]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \dbg_uart_count_reg[14] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[12]_i_1_n_5 ),
        .Q(dbg_uart_count_reg[14]),
        .S(\dbg_uart_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[15] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[12]_i_1_n_4 ),
        .Q(dbg_uart_count_reg[15]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \dbg_uart_count_reg[16] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[16]_i_1_n_7 ),
        .Q(dbg_uart_count_reg[16]),
        .S(\dbg_uart_count[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dbg_uart_count_reg[16]_i_1 
       (.CI(\dbg_uart_count_reg[12]_i_1_n_0 ),
        .CO({\NLW_dbg_uart_count_reg[16]_i_1_CO_UNCONNECTED [3],\dbg_uart_count_reg[16]_i_1_n_1 ,\dbg_uart_count_reg[16]_i_1_n_2 ,\dbg_uart_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\dbg_uart_count_reg[16]_i_1_n_4 ,\dbg_uart_count_reg[16]_i_1_n_5 ,\dbg_uart_count_reg[16]_i_1_n_6 ,\dbg_uart_count_reg[16]_i_1_n_7 }),
        .S({\dbg_uart_count[16]_i_2_n_0 ,\dbg_uart_count[16]_i_3_n_0 ,\dbg_uart_count[16]_i_4_n_0 ,\dbg_uart_count[16]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \dbg_uart_count_reg[17] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[16]_i_1_n_6 ),
        .Q(dbg_uart_count_reg[17]),
        .S(\dbg_uart_count[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \dbg_uart_count_reg[18] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[16]_i_1_n_5 ),
        .Q(dbg_uart_count_reg[18]),
        .S(\dbg_uart_count[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \dbg_uart_count_reg[19] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[16]_i_1_n_4 ),
        .Q(dbg_uart_count_reg[19]),
        .S(\dbg_uart_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[1] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[0]_i_3_n_6 ),
        .Q(dbg_uart_count_reg[1]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[2] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[0]_i_3_n_5 ),
        .Q(dbg_uart_count_reg[2]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[3] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[0]_i_3_n_4 ),
        .Q(dbg_uart_count_reg[3]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[4] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[4]_i_1_n_7 ),
        .Q(dbg_uart_count_reg[4]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dbg_uart_count_reg[4]_i_1 
       (.CI(\dbg_uart_count_reg[0]_i_3_n_0 ),
        .CO({\dbg_uart_count_reg[4]_i_1_n_0 ,\dbg_uart_count_reg[4]_i_1_n_1 ,\dbg_uart_count_reg[4]_i_1_n_2 ,\dbg_uart_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\dbg_uart_count_reg[4]_i_1_n_4 ,\dbg_uart_count_reg[4]_i_1_n_5 ,\dbg_uart_count_reg[4]_i_1_n_6 ,\dbg_uart_count_reg[4]_i_1_n_7 }),
        .S({\dbg_uart_count[4]_i_2_n_0 ,\dbg_uart_count[4]_i_3_n_0 ,\dbg_uart_count[4]_i_4_n_0 ,\dbg_uart_count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[5] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[4]_i_1_n_6 ),
        .Q(dbg_uart_count_reg[5]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \dbg_uart_count_reg[6] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[4]_i_1_n_5 ),
        .Q(dbg_uart_count_reg[6]),
        .S(\dbg_uart_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[7] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[4]_i_1_n_4 ),
        .Q(dbg_uart_count_reg[7]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_count_reg[8] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[8]_i_1_n_7 ),
        .Q(dbg_uart_count_reg[8]),
        .R(\dbg_uart_count[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dbg_uart_count_reg[8]_i_1 
       (.CI(\dbg_uart_count_reg[4]_i_1_n_0 ),
        .CO({\dbg_uart_count_reg[8]_i_1_n_0 ,\dbg_uart_count_reg[8]_i_1_n_1 ,\dbg_uart_count_reg[8]_i_1_n_2 ,\dbg_uart_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\dbg_uart_count_reg[8]_i_1_n_4 ,\dbg_uart_count_reg[8]_i_1_n_5 ,\dbg_uart_count_reg[8]_i_1_n_6 ,\dbg_uart_count_reg[8]_i_1_n_7 }),
        .S({\dbg_uart_count[8]_i_2_n_0 ,\dbg_uart_count[8]_i_3_n_0 ,\dbg_uart_count[8]_i_4_n_0 ,\dbg_uart_count[8]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \dbg_uart_count_reg[9] 
       (.C(clock),
        .CE(sel),
        .D(\dbg_uart_count_reg[8]_i_1_n_6 ),
        .Q(dbg_uart_count_reg[9]),
        .S(\dbg_uart_count[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dbg_uart_data[31]_i_1 
       (.I0(\dbg_uart_data[31]_i_3_n_0 ),
        .I1(\dbg_uart_data[31]_i_4_n_0 ),
        .O(dbg_uart_data_uartwishbonebridge_next_value_ce6));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dbg_uart_data[31]_i_3 
       (.I0(uartwishbonebridge_state[1]),
        .I1(uartwishbonebridge_state[2]),
        .I2(dbg_uart_wishbone_ack),
        .I3(uartwishbonebridge_state[0]),
        .O(\dbg_uart_data[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \dbg_uart_data[31]_i_4 
       (.I0(uartwishbonebridge_state[1]),
        .I1(multiregimpl1_regs1),
        .I2(\dbg_uart_rx_count_reg[3]_0 ),
        .I3(uartwishbonebridge_state[2]),
        .I4(uartwishbonebridge_state[0]),
        .O(\dbg_uart_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_uart_data[7]_i_2 
       (.I0(\dbg_uart_data[31]_i_4_n_0 ),
        .I1(dbg_uart_rx_count_reg[0]),
        .I2(dbg_uart_rx_count_reg[1]),
        .I3(dbg_uart_rx_data),
        .I4(dbg_uart_rx_count_reg[2]),
        .I5(dbg_uart_rx_count_reg[3]),
        .O(\dbg_uart_data[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[0] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[0]),
        .Q(dbg_uart_data[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[10] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[10]),
        .Q(dbg_uart_data[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[11] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[11]),
        .Q(dbg_uart_data[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[12] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[12]),
        .Q(dbg_uart_data[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[13] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[13]),
        .Q(dbg_uart_data[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[14] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[14]),
        .Q(dbg_uart_data[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[15] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[15]),
        .Q(dbg_uart_data[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[16] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[16]),
        .Q(dbg_uart_data[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[17] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[17]),
        .Q(dbg_uart_data[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[18] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[18]),
        .Q(dbg_uart_data[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[19] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[19]),
        .Q(dbg_uart_data[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[1] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[1]),
        .Q(dbg_uart_data[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[20] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[20]),
        .Q(dbg_uart_data[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[21] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[21]),
        .Q(dbg_uart_data[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[22] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[22]),
        .Q(dbg_uart_data[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[23] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[23]),
        .Q(dbg_uart_data[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[24] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[24]),
        .Q(dbg_uart_data[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[25] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[25]),
        .Q(dbg_uart_data[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[26] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[26]),
        .Q(dbg_uart_data[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[27] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[27]),
        .Q(dbg_uart_data[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[28] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[28]),
        .Q(dbg_uart_data[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[29] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[29]),
        .Q(dbg_uart_data[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[2] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[2]),
        .Q(dbg_uart_data[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[30] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[30]),
        .Q(dbg_uart_data[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[31] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[31]),
        .Q(dbg_uart_data[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[3] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[3]),
        .Q(dbg_uart_data[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[4] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[4]),
        .Q(dbg_uart_data[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[5] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[5]),
        .Q(dbg_uart_data[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[6] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[6]),
        .Q(dbg_uart_data[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[7] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[7]),
        .Q(dbg_uart_data[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[8] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[8]),
        .Q(dbg_uart_data[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_data_reg[9] 
       (.C(clock),
        .CE(dbg_uart_data_uartwishbonebridge_next_value_ce6),
        .D(dbg_uart_data_uartwishbonebridge_next_value6[9]),
        .Q(dbg_uart_data[9]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    dbg_uart_dbg_uart_tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(dbg_uart_dbg_uart_tx_reg_0),
        .Q(dbg_uart_dbg_uart_tx),
        .S(int_rst));
  LUT6 #(
    .INIT(64'h0000000045554000)) 
    dbg_uart_incr_i_1
       (.I0(int_rst),
        .I1(dbg_uart_incr_i_2_n_0),
        .I2(dbg_uart_incr_i_3_n_0),
        .I3(\dbg_uart_address[29]_i_3_n_0 ),
        .I4(dbg_uart_incr),
        .I5(dbg_uart_done),
        .O(dbg_uart_incr_i_1_n_0));
  LUT5 #(
    .INIT(32'h20082000)) 
    dbg_uart_incr_i_2
       (.I0(dbg_uart_incr_i_4_n_0),
        .I1(dbg_uart_cmd[1]),
        .I2(dbg_uart_cmd[0]),
        .I3(uartwishbonebridge_next_state12_out),
        .I4(uartwishbonebridge_next_state1),
        .O(dbg_uart_incr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    dbg_uart_incr_i_3
       (.I0(uartwishbonebridge_next_state1),
        .I1(uartwishbonebridge_next_state12_out),
        .I2(dbg_uart_bytes_count[1]),
        .I3(dbg_uart_bytes_count[0]),
        .O(dbg_uart_incr_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    dbg_uart_incr_i_4
       (.I0(dbg_uart_cmd[6]),
        .I1(dbg_uart_cmd[7]),
        .I2(\dbg_uart_words_count[7]_i_3_n_0 ),
        .I3(\uartwishbonebridge_state[2]_i_14_n_0 ),
        .I4(dbg_uart_cmd[2]),
        .I5(dbg_uart_cmd[3]),
        .O(dbg_uart_incr_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dbg_uart_incr_reg
       (.C(clock),
        .CE(1'b1),
        .D(dbg_uart_incr_i_1_n_0),
        .Q(dbg_uart_incr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \dbg_uart_length[7]_i_1 
       (.I0(uartwishbonebridge_state[1]),
        .I1(uartwishbonebridge_state[0]),
        .I2(uartwishbonebridge_state[2]),
        .I3(\dbg_uart_rx_count_reg[3]_0 ),
        .I4(multiregimpl1_regs1),
        .O(dbg_uart_length_uartwishbonebridge_next_value_ce3));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \dbg_uart_length[7]_i_2 
       (.I0(dbg_uart_rx_count_reg[3]),
        .I1(dbg_uart_rx_count_reg[2]),
        .I2(dbg_uart_rx_tick),
        .I3(uartwishbonebridge_rs232phyrx_state),
        .I4(dbg_uart_rx_count_reg[1]),
        .I5(dbg_uart_rx_count_reg[0]),
        .O(\dbg_uart_rx_count_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_length_reg[0] 
       (.C(clock),
        .CE(dbg_uart_length_uartwishbonebridge_next_value_ce3),
        .D(\dbg_uart_rx_data_reg_n_0_[0] ),
        .Q(dbg_uart_length[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_length_reg[1] 
       (.C(clock),
        .CE(dbg_uart_length_uartwishbonebridge_next_value_ce3),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[0]),
        .Q(dbg_uart_length[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_length_reg[2] 
       (.C(clock),
        .CE(dbg_uart_length_uartwishbonebridge_next_value_ce3),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[1]),
        .Q(dbg_uart_length[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_length_reg[3] 
       (.C(clock),
        .CE(dbg_uart_length_uartwishbonebridge_next_value_ce3),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[2]),
        .Q(dbg_uart_length[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_length_reg[4] 
       (.C(clock),
        .CE(dbg_uart_length_uartwishbonebridge_next_value_ce3),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[3]),
        .Q(dbg_uart_length[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_length_reg[5] 
       (.C(clock),
        .CE(dbg_uart_length_uartwishbonebridge_next_value_ce3),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[4]),
        .Q(dbg_uart_length[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_length_reg[6] 
       (.C(clock),
        .CE(dbg_uart_length_uartwishbonebridge_next_value_ce3),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[5]),
        .Q(dbg_uart_length[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_length_reg[7] 
       (.C(clock),
        .CE(dbg_uart_length_uartwishbonebridge_next_value_ce3),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[6]),
        .Q(dbg_uart_length[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_count[0]_i_1 
       (.I0(dbg_uart_rx_count_reg[0]),
        .O(dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dbg_uart_rx_count[1]_i_1 
       (.I0(dbg_uart_rx_count_reg[1]),
        .I1(dbg_uart_rx_count_reg[0]),
        .O(dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dbg_uart_rx_count[2]_i_1 
       (.I0(dbg_uart_rx_count_reg[0]),
        .I1(dbg_uart_rx_count_reg[1]),
        .I2(dbg_uart_rx_count_reg[2]),
        .O(dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_count[3]_i_1 
       (.I0(uartwishbonebridge_rs232phyrx_state),
        .O(p_42_in));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \dbg_uart_rx_count[3]_i_2 
       (.I0(dbg_uart_rx_count_reg[2]),
        .I1(dbg_uart_rx_count_reg[3]),
        .I2(dbg_uart_rx_count_reg[1]),
        .I3(dbg_uart_rx_count_reg[0]),
        .O(dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_count_reg[0] 
       (.C(clock),
        .CE(dbg_uart_rx_tick),
        .D(dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0[0]),
        .Q(dbg_uart_rx_count_reg[0]),
        .R(p_42_in));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_count_reg[1] 
       (.C(clock),
        .CE(dbg_uart_rx_tick),
        .D(dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0[1]),
        .Q(dbg_uart_rx_count_reg[1]),
        .R(p_42_in));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_count_reg[2] 
       (.C(clock),
        .CE(dbg_uart_rx_tick),
        .D(dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0[2]),
        .Q(dbg_uart_rx_count_reg[2]),
        .R(p_42_in));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_count_reg[3] 
       (.C(clock),
        .CE(dbg_uart_rx_tick),
        .D(dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0[3]),
        .Q(dbg_uart_rx_count_reg[3]),
        .R(p_42_in));
  LUT2 #(
    .INIT(4'h8)) 
    \dbg_uart_rx_data[7]_i_1 
       (.I0(dbg_uart_rx_tick),
        .I1(uartwishbonebridge_rs232phyrx_state),
        .O(dbg_uart_rx_data));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_data_reg[0] 
       (.C(clock),
        .CE(dbg_uart_rx_data),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[0]),
        .Q(\dbg_uart_rx_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_data_reg[1] 
       (.C(clock),
        .CE(dbg_uart_rx_data),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[1]),
        .Q(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_data_reg[2] 
       (.C(clock),
        .CE(dbg_uart_rx_data),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[2]),
        .Q(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_data_reg[3] 
       (.C(clock),
        .CE(dbg_uart_rx_data),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[3]),
        .Q(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_data_reg[4] 
       (.C(clock),
        .CE(dbg_uart_rx_data),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[4]),
        .Q(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_data_reg[5] 
       (.C(clock),
        .CE(dbg_uart_rx_data),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[5]),
        .Q(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_data_reg[6] 
       (.C(clock),
        .CE(dbg_uart_rx_data),
        .D(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[6]),
        .Q(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_data_reg[7] 
       (.C(clock),
        .CE(dbg_uart_rx_data),
        .D(multiregimpl1_regs1),
        .Q(dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[0]_i_1 
       (.I0(dbg_uart_rx_phase[0]),
        .O(\dbg_uart_rx_phase[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[12]_i_2 
       (.I0(dbg_uart_rx_phase[12]),
        .O(\dbg_uart_rx_phase[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[12]_i_3 
       (.I0(dbg_uart_rx_phase[11]),
        .O(\dbg_uart_rx_phase[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[16]_i_2 
       (.I0(dbg_uart_rx_phase[15]),
        .O(\dbg_uart_rx_phase[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[16]_i_3 
       (.I0(dbg_uart_rx_phase[14]),
        .O(\dbg_uart_rx_phase[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[16]_i_4 
       (.I0(dbg_uart_rx_phase[13]),
        .O(\dbg_uart_rx_phase[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[20]_i_2 
       (.I0(dbg_uart_rx_phase[20]),
        .O(\dbg_uart_rx_phase[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[20]_i_3 
       (.I0(dbg_uart_rx_phase[17]),
        .O(\dbg_uart_rx_phase[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[24]_i_2 
       (.I0(dbg_uart_rx_phase[23]),
        .O(\dbg_uart_rx_phase[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[24]_i_3 
       (.I0(dbg_uart_rx_phase[22]),
        .O(\dbg_uart_rx_phase[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[24]_i_4 
       (.I0(dbg_uart_rx_phase[21]),
        .O(\dbg_uart_rx_phase[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[28]_i_2 
       (.I0(dbg_uart_rx_phase[25]),
        .O(\dbg_uart_rx_phase[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_rx_phase[30]_i_1 
       (.I0(int_rst),
        .I1(uartwishbonebridge_rs232phyrx_state),
        .O(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_rx_phase[31]_i_1 
       (.I0(\dbg_uart_rx_phase_reg[30]_i_2_n_5 ),
        .I1(uartwishbonebridge_rs232phyrx_state),
        .O(\dbg_uart_rx_phase[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[4]_i_2 
       (.I0(dbg_uart_rx_phase[2]),
        .O(\dbg_uart_rx_phase[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[4]_i_3 
       (.I0(dbg_uart_rx_phase[1]),
        .O(\dbg_uart_rx_phase[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[8]_i_2 
       (.I0(dbg_uart_rx_phase[8]),
        .O(\dbg_uart_rx_phase[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_rx_phase[8]_i_3 
       (.I0(dbg_uart_rx_phase[7]),
        .O(\dbg_uart_rx_phase[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase[0]_i_1_n_0 ),
        .Q(dbg_uart_rx_phase[0]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[12]_i_1_n_6 ),
        .Q(dbg_uart_rx_phase[10]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[12]_i_1_n_5 ),
        .Q(dbg_uart_rx_phase[11]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[12]_i_1_n_4 ),
        .Q(dbg_uart_rx_phase[12]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  CARRY4 \dbg_uart_rx_phase_reg[12]_i_1 
       (.CI(\dbg_uart_rx_phase_reg[8]_i_1_n_0 ),
        .CO({\dbg_uart_rx_phase_reg[12]_i_1_n_0 ,\dbg_uart_rx_phase_reg[12]_i_1_n_1 ,\dbg_uart_rx_phase_reg[12]_i_1_n_2 ,\dbg_uart_rx_phase_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dbg_uart_rx_phase[12:11],1'b0,1'b0}),
        .O({\dbg_uart_rx_phase_reg[12]_i_1_n_4 ,\dbg_uart_rx_phase_reg[12]_i_1_n_5 ,\dbg_uart_rx_phase_reg[12]_i_1_n_6 ,\dbg_uart_rx_phase_reg[12]_i_1_n_7 }),
        .S({\dbg_uart_rx_phase[12]_i_2_n_0 ,\dbg_uart_rx_phase[12]_i_3_n_0 ,dbg_uart_rx_phase[10:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[16]_i_1_n_7 ),
        .Q(dbg_uart_rx_phase[13]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[16]_i_1_n_6 ),
        .Q(dbg_uart_rx_phase[14]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[16]_i_1_n_5 ),
        .Q(dbg_uart_rx_phase[15]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[16]_i_1_n_4 ),
        .Q(dbg_uart_rx_phase[16]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  CARRY4 \dbg_uart_rx_phase_reg[16]_i_1 
       (.CI(\dbg_uart_rx_phase_reg[12]_i_1_n_0 ),
        .CO({\dbg_uart_rx_phase_reg[16]_i_1_n_0 ,\dbg_uart_rx_phase_reg[16]_i_1_n_1 ,\dbg_uart_rx_phase_reg[16]_i_1_n_2 ,\dbg_uart_rx_phase_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dbg_uart_rx_phase[15:13]}),
        .O({\dbg_uart_rx_phase_reg[16]_i_1_n_4 ,\dbg_uart_rx_phase_reg[16]_i_1_n_5 ,\dbg_uart_rx_phase_reg[16]_i_1_n_6 ,\dbg_uart_rx_phase_reg[16]_i_1_n_7 }),
        .S({dbg_uart_rx_phase[16],\dbg_uart_rx_phase[16]_i_2_n_0 ,\dbg_uart_rx_phase[16]_i_3_n_0 ,\dbg_uart_rx_phase[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[20]_i_1_n_7 ),
        .Q(dbg_uart_rx_phase[17]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[20]_i_1_n_6 ),
        .Q(dbg_uart_rx_phase[18]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[20]_i_1_n_5 ),
        .Q(dbg_uart_rx_phase[19]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[4]_i_1_n_7 ),
        .Q(dbg_uart_rx_phase[1]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[20]_i_1_n_4 ),
        .Q(dbg_uart_rx_phase[20]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  CARRY4 \dbg_uart_rx_phase_reg[20]_i_1 
       (.CI(\dbg_uart_rx_phase_reg[16]_i_1_n_0 ),
        .CO({\dbg_uart_rx_phase_reg[20]_i_1_n_0 ,\dbg_uart_rx_phase_reg[20]_i_1_n_1 ,\dbg_uart_rx_phase_reg[20]_i_1_n_2 ,\dbg_uart_rx_phase_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dbg_uart_rx_phase[20],1'b0,1'b0,dbg_uart_rx_phase[17]}),
        .O({\dbg_uart_rx_phase_reg[20]_i_1_n_4 ,\dbg_uart_rx_phase_reg[20]_i_1_n_5 ,\dbg_uart_rx_phase_reg[20]_i_1_n_6 ,\dbg_uart_rx_phase_reg[20]_i_1_n_7 }),
        .S({\dbg_uart_rx_phase[20]_i_2_n_0 ,dbg_uart_rx_phase[19:18],\dbg_uart_rx_phase[20]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[24]_i_1_n_7 ),
        .Q(dbg_uart_rx_phase[21]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[24]_i_1_n_6 ),
        .Q(dbg_uart_rx_phase[22]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[24]_i_1_n_5 ),
        .Q(dbg_uart_rx_phase[23]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[24]_i_1_n_4 ),
        .Q(dbg_uart_rx_phase[24]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  CARRY4 \dbg_uart_rx_phase_reg[24]_i_1 
       (.CI(\dbg_uart_rx_phase_reg[20]_i_1_n_0 ),
        .CO({\dbg_uart_rx_phase_reg[24]_i_1_n_0 ,\dbg_uart_rx_phase_reg[24]_i_1_n_1 ,\dbg_uart_rx_phase_reg[24]_i_1_n_2 ,\dbg_uart_rx_phase_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dbg_uart_rx_phase[23:21]}),
        .O({\dbg_uart_rx_phase_reg[24]_i_1_n_4 ,\dbg_uart_rx_phase_reg[24]_i_1_n_5 ,\dbg_uart_rx_phase_reg[24]_i_1_n_6 ,\dbg_uart_rx_phase_reg[24]_i_1_n_7 }),
        .S({dbg_uart_rx_phase[24],\dbg_uart_rx_phase[24]_i_2_n_0 ,\dbg_uart_rx_phase[24]_i_3_n_0 ,\dbg_uart_rx_phase[24]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[28]_i_1_n_7 ),
        .Q(dbg_uart_rx_phase[25]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[28]_i_1_n_6 ),
        .Q(dbg_uart_rx_phase[26]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[28]_i_1_n_5 ),
        .Q(dbg_uart_rx_phase[27]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[28]_i_1_n_4 ),
        .Q(dbg_uart_rx_phase[28]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  CARRY4 \dbg_uart_rx_phase_reg[28]_i_1 
       (.CI(\dbg_uart_rx_phase_reg[24]_i_1_n_0 ),
        .CO({\dbg_uart_rx_phase_reg[28]_i_1_n_0 ,\dbg_uart_rx_phase_reg[28]_i_1_n_1 ,\dbg_uart_rx_phase_reg[28]_i_1_n_2 ,\dbg_uart_rx_phase_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dbg_uart_rx_phase[25]}),
        .O({\dbg_uart_rx_phase_reg[28]_i_1_n_4 ,\dbg_uart_rx_phase_reg[28]_i_1_n_5 ,\dbg_uart_rx_phase_reg[28]_i_1_n_6 ,\dbg_uart_rx_phase_reg[28]_i_1_n_7 }),
        .S({dbg_uart_rx_phase[28:26],\dbg_uart_rx_phase[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[30]_i_2_n_7 ),
        .Q(dbg_uart_rx_phase[29]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[4]_i_1_n_6 ),
        .Q(dbg_uart_rx_phase[2]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[30]_i_2_n_6 ),
        .Q(dbg_uart_rx_phase[30]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  CARRY4 \dbg_uart_rx_phase_reg[30]_i_2 
       (.CI(\dbg_uart_rx_phase_reg[28]_i_1_n_0 ),
        .CO({p_1_in__0,\NLW_dbg_uart_rx_phase_reg[30]_i_2_CO_UNCONNECTED [2],\dbg_uart_rx_phase_reg[30]_i_2_n_2 ,\dbg_uart_rx_phase_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dbg_uart_rx_phase_reg[30]_i_2_O_UNCONNECTED [3],\dbg_uart_rx_phase_reg[30]_i_2_n_5 ,\dbg_uart_rx_phase_reg[30]_i_2_n_6 ,\dbg_uart_rx_phase_reg[30]_i_2_n_7 }),
        .S({1'b1,dbg_uart_rx_phase[31:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase[31]_i_1_n_0 ),
        .Q(dbg_uart_rx_phase[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[4]_i_1_n_5 ),
        .Q(dbg_uart_rx_phase[3]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[4]_i_1_n_4 ),
        .Q(dbg_uart_rx_phase[4]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  CARRY4 \dbg_uart_rx_phase_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\dbg_uart_rx_phase_reg[4]_i_1_n_0 ,\dbg_uart_rx_phase_reg[4]_i_1_n_1 ,\dbg_uart_rx_phase_reg[4]_i_1_n_2 ,\dbg_uart_rx_phase_reg[4]_i_1_n_3 }),
        .CYINIT(dbg_uart_rx_phase[0]),
        .DI({1'b0,1'b0,dbg_uart_rx_phase[2:1]}),
        .O({\dbg_uart_rx_phase_reg[4]_i_1_n_4 ,\dbg_uart_rx_phase_reg[4]_i_1_n_5 ,\dbg_uart_rx_phase_reg[4]_i_1_n_6 ,\dbg_uart_rx_phase_reg[4]_i_1_n_7 }),
        .S({dbg_uart_rx_phase[4:3],\dbg_uart_rx_phase[4]_i_2_n_0 ,\dbg_uart_rx_phase[4]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[8]_i_1_n_7 ),
        .Q(dbg_uart_rx_phase[5]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[8]_i_1_n_6 ),
        .Q(dbg_uart_rx_phase[6]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[8]_i_1_n_5 ),
        .Q(dbg_uart_rx_phase[7]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[8]_i_1_n_4 ),
        .Q(dbg_uart_rx_phase[8]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  CARRY4 \dbg_uart_rx_phase_reg[8]_i_1 
       (.CI(\dbg_uart_rx_phase_reg[4]_i_1_n_0 ),
        .CO({\dbg_uart_rx_phase_reg[8]_i_1_n_0 ,\dbg_uart_rx_phase_reg[8]_i_1_n_1 ,\dbg_uart_rx_phase_reg[8]_i_1_n_2 ,\dbg_uart_rx_phase_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dbg_uart_rx_phase[8:7],1'b0,1'b0}),
        .O({\dbg_uart_rx_phase_reg[8]_i_1_n_4 ,\dbg_uart_rx_phase_reg[8]_i_1_n_5 ,\dbg_uart_rx_phase_reg[8]_i_1_n_6 ,\dbg_uart_rx_phase_reg[8]_i_1_n_7 }),
        .S({\dbg_uart_rx_phase[8]_i_2_n_0 ,\dbg_uart_rx_phase[8]_i_3_n_0 ,dbg_uart_rx_phase[6:5]}));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_rx_phase_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_rx_phase_reg[12]_i_1_n_7 ),
        .Q(dbg_uart_rx_phase[9]),
        .R(\dbg_uart_rx_phase[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dbg_uart_rx_rx_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl1_regs1),
        .Q(dbg_uart_rx_rx_d),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dbg_uart_rx_tick_i_1
       (.I0(int_rst),
        .I1(uartwishbonebridge_rs232phyrx_state),
        .I2(p_1_in__0),
        .O(dbg_uart_rx_tick_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dbg_uart_rx_tick_reg
       (.C(clock),
        .CE(1'b1),
        .D(dbg_uart_rx_tick_i_1_n_0),
        .Q(dbg_uart_rx_tick),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_count[0]_i_1 
       (.I0(dbg_uart_tx_count_reg[0]),
        .O(dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dbg_uart_tx_count[1]_i_1 
       (.I0(dbg_uart_tx_count_reg[0]),
        .I1(dbg_uart_tx_count_reg[1]),
        .O(dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dbg_uart_tx_count[2]_i_1 
       (.I0(dbg_uart_tx_count_reg[1]),
        .I1(dbg_uart_tx_count_reg[0]),
        .I2(dbg_uart_tx_count_reg[2]),
        .O(dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0[2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \dbg_uart_tx_count[3]_i_1 
       (.I0(dbg_uart_tx_count_reg[2]),
        .I1(dbg_uart_tx_count_reg[0]),
        .I2(dbg_uart_tx_count_reg[1]),
        .I3(dbg_uart_tx_count_reg[3]),
        .O(dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_count_reg[0] 
       (.C(clock),
        .CE(dbg_uart_tx_tick_reg_0),
        .D(dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0[0]),
        .Q(dbg_uart_tx_count_reg[0]),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_count_reg[1] 
       (.C(clock),
        .CE(dbg_uart_tx_tick_reg_0),
        .D(dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0[1]),
        .Q(dbg_uart_tx_count_reg[1]),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_count_reg[2] 
       (.C(clock),
        .CE(dbg_uart_tx_tick_reg_0),
        .D(dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0[2]),
        .Q(dbg_uart_tx_count_reg[2]),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_count_reg[3] 
       (.C(clock),
        .CE(dbg_uart_tx_tick_reg_0),
        .D(dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0[3]),
        .Q(dbg_uart_tx_count_reg[3]),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    \dbg_uart_tx_data[0]_i_1 
       (.I0(\dbg_uart_tx_data[0]_i_2_n_0 ),
        .I1(dbg_uart_bytes_count[1]),
        .I2(dbg_uart_bytes_count[0]),
        .I3(uartwishbonebridge_rs232phytx_state),
        .I4(dbg_uart_data[8]),
        .I5(dbg_uart_data[0]),
        .O(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[0]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \dbg_uart_tx_data[0]_i_2 
       (.I0(dbg_uart_bytes_count[1]),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_data[24]),
        .I3(dbg_uart_data[16]),
        .I4(uartwishbonebridge_rs232phytx_state),
        .I5(\dbg_uart_tx_data_reg_n_0_[1] ),
        .O(\dbg_uart_tx_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    \dbg_uart_tx_data[1]_i_1 
       (.I0(\dbg_uart_tx_data[1]_i_2_n_0 ),
        .I1(dbg_uart_bytes_count[1]),
        .I2(dbg_uart_bytes_count[0]),
        .I3(uartwishbonebridge_rs232phytx_state),
        .I4(dbg_uart_data[9]),
        .I5(dbg_uart_data[1]),
        .O(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[1]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \dbg_uart_tx_data[1]_i_2 
       (.I0(dbg_uart_bytes_count[1]),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_data[25]),
        .I3(dbg_uart_data[17]),
        .I4(uartwishbonebridge_rs232phytx_state),
        .I5(\dbg_uart_tx_data_reg_n_0_[2] ),
        .O(\dbg_uart_tx_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    \dbg_uart_tx_data[2]_i_1 
       (.I0(\dbg_uart_tx_data[2]_i_2_n_0 ),
        .I1(dbg_uart_bytes_count[1]),
        .I2(dbg_uart_bytes_count[0]),
        .I3(uartwishbonebridge_rs232phytx_state),
        .I4(dbg_uart_data[10]),
        .I5(dbg_uart_data[2]),
        .O(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[2]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \dbg_uart_tx_data[2]_i_2 
       (.I0(dbg_uart_bytes_count[1]),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_data[26]),
        .I3(dbg_uart_data[18]),
        .I4(uartwishbonebridge_rs232phytx_state),
        .I5(\dbg_uart_tx_data_reg_n_0_[3] ),
        .O(\dbg_uart_tx_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    \dbg_uart_tx_data[3]_i_1 
       (.I0(\dbg_uart_tx_data[3]_i_2_n_0 ),
        .I1(dbg_uart_bytes_count[1]),
        .I2(dbg_uart_bytes_count[0]),
        .I3(uartwishbonebridge_rs232phytx_state),
        .I4(dbg_uart_data[11]),
        .I5(dbg_uart_data[3]),
        .O(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[3]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \dbg_uart_tx_data[3]_i_2 
       (.I0(dbg_uart_bytes_count[1]),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_data[27]),
        .I3(dbg_uart_data[19]),
        .I4(uartwishbonebridge_rs232phytx_state),
        .I5(\dbg_uart_tx_data_reg_n_0_[4] ),
        .O(\dbg_uart_tx_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    \dbg_uart_tx_data[4]_i_1 
       (.I0(\dbg_uart_tx_data[4]_i_2_n_0 ),
        .I1(dbg_uart_bytes_count[1]),
        .I2(dbg_uart_bytes_count[0]),
        .I3(uartwishbonebridge_rs232phytx_state),
        .I4(dbg_uart_data[12]),
        .I5(dbg_uart_data[4]),
        .O(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[4]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \dbg_uart_tx_data[4]_i_2 
       (.I0(dbg_uart_bytes_count[1]),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_data[28]),
        .I3(dbg_uart_data[20]),
        .I4(uartwishbonebridge_rs232phytx_state),
        .I5(\dbg_uart_tx_data_reg_n_0_[5] ),
        .O(\dbg_uart_tx_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    \dbg_uart_tx_data[5]_i_1 
       (.I0(\dbg_uart_tx_data[5]_i_2_n_0 ),
        .I1(dbg_uart_bytes_count[1]),
        .I2(dbg_uart_bytes_count[0]),
        .I3(uartwishbonebridge_rs232phytx_state),
        .I4(dbg_uart_data[13]),
        .I5(dbg_uart_data[5]),
        .O(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[5]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \dbg_uart_tx_data[5]_i_2 
       (.I0(dbg_uart_bytes_count[1]),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_data[29]),
        .I3(dbg_uart_data[21]),
        .I4(uartwishbonebridge_rs232phytx_state),
        .I5(\dbg_uart_tx_data_reg_n_0_[6] ),
        .O(\dbg_uart_tx_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAEAAAAEAAAA)) 
    \dbg_uart_tx_data[6]_i_1 
       (.I0(\dbg_uart_tx_data[6]_i_2_n_0 ),
        .I1(dbg_uart_bytes_count[1]),
        .I2(dbg_uart_bytes_count[0]),
        .I3(uartwishbonebridge_rs232phytx_state),
        .I4(dbg_uart_data[14]),
        .I5(dbg_uart_data[6]),
        .O(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[6]));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \dbg_uart_tx_data[6]_i_2 
       (.I0(dbg_uart_bytes_count[1]),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_data[30]),
        .I3(dbg_uart_data[22]),
        .I4(uartwishbonebridge_rs232phytx_state),
        .I5(\dbg_uart_tx_data_reg_n_0_[7] ),
        .O(\dbg_uart_tx_data[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF200020)) 
    \dbg_uart_tx_data[7]_i_1 
       (.I0(uartwishbonebridge_state[2]),
        .I1(uartwishbonebridge_state[0]),
        .I2(uartwishbonebridge_state[1]),
        .I3(uartwishbonebridge_rs232phytx_state),
        .I4(dbg_uart_tx_tick_reg_0),
        .O(dbg_uart_tx_data0));
  LUT6 #(
    .INIT(64'hAAFFAAEAAAEAAAEA)) 
    \dbg_uart_tx_data[7]_i_2 
       (.I0(\dbg_uart_tx_data[7]_i_3_n_0 ),
        .I1(dbg_uart_data[23]),
        .I2(\dbg_uart_tx_data[7]_i_4_n_0 ),
        .I3(\uartwishbonebridge_state_reg[2]_0 ),
        .I4(dbg_uart_data[15]),
        .I5(\dbg_uart_tx_data[7]_i_6_n_0 ),
        .O(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[7]));
  LUT6 #(
    .INIT(64'hAAFFAAEAAAEAAAEA)) 
    \dbg_uart_tx_data[7]_i_3 
       (.I0(\dbg_uart_tx_data[7]_i_7_n_0 ),
        .I1(dbg_uart_data[31]),
        .I2(\dbg_uart_tx_data[7]_i_8_n_0 ),
        .I3(\uartwishbonebridge_state_reg[2]_0 ),
        .I4(\dbg_uart_tx_data[7]_i_9_n_0 ),
        .I5(dbg_uart_data[7]),
        .O(\dbg_uart_tx_data[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dbg_uart_tx_data[7]_i_4 
       (.I0(uartwishbonebridge_rs232phytx_state),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_bytes_count[1]),
        .O(\dbg_uart_tx_data[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \dbg_uart_tx_data[7]_i_5 
       (.I0(uartwishbonebridge_state[2]),
        .I1(uartwishbonebridge_state[0]),
        .I2(uartwishbonebridge_state[1]),
        .O(\uartwishbonebridge_state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \dbg_uart_tx_data[7]_i_6 
       (.I0(uartwishbonebridge_rs232phytx_state),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_bytes_count[1]),
        .O(\dbg_uart_tx_data[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dbg_uart_tx_data[7]_i_7 
       (.I0(dbg_uart_tx_tick_reg_0),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_data[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dbg_uart_tx_data[7]_i_8 
       (.I0(uartwishbonebridge_rs232phytx_state),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_bytes_count[1]),
        .O(\dbg_uart_tx_data[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dbg_uart_tx_data[7]_i_9 
       (.I0(uartwishbonebridge_rs232phytx_state),
        .I1(dbg_uart_bytes_count[0]),
        .I2(dbg_uart_bytes_count[1]),
        .O(\dbg_uart_tx_data[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_data_reg[0] 
       (.C(clock),
        .CE(dbg_uart_tx_data0),
        .D(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[0]),
        .Q(\dbg_uart_tx_data_reg[0]_0 ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_data_reg[1] 
       (.C(clock),
        .CE(dbg_uart_tx_data0),
        .D(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[1]),
        .Q(\dbg_uart_tx_data_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_data_reg[2] 
       (.C(clock),
        .CE(dbg_uart_tx_data0),
        .D(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[2]),
        .Q(\dbg_uart_tx_data_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_data_reg[3] 
       (.C(clock),
        .CE(dbg_uart_tx_data0),
        .D(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[3]),
        .Q(\dbg_uart_tx_data_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_data_reg[4] 
       (.C(clock),
        .CE(dbg_uart_tx_data0),
        .D(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[4]),
        .Q(\dbg_uart_tx_data_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_data_reg[5] 
       (.C(clock),
        .CE(dbg_uart_tx_data0),
        .D(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[5]),
        .Q(\dbg_uart_tx_data_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_data_reg[6] 
       (.C(clock),
        .CE(dbg_uart_tx_data0),
        .D(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[6]),
        .Q(\dbg_uart_tx_data_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_data_reg[7] 
       (.C(clock),
        .CE(dbg_uart_tx_data0),
        .D(dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2[7]),
        .Q(\dbg_uart_tx_data_reg_n_0_[7] ),
        .R(int_rst));
  LUT2 #(
    .INIT(4'h7)) 
    \dbg_uart_tx_phase[0]_i_1 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[0] ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[10]_i_2 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[12] ),
        .O(\dbg_uart_tx_phase[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[10]_i_3 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[11] ),
        .O(\dbg_uart_tx_phase[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[11]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[10]_i_1_n_5 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[12]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[10]_i_1_n_4 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[13]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[16]_i_1_n_7 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[14]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[16]_i_1_n_6 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[15]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[16]_i_1_n_5 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[16]_i_2 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[15] ),
        .O(\dbg_uart_tx_phase[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[16]_i_3 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[14] ),
        .O(\dbg_uart_tx_phase[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[16]_i_4 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[13] ),
        .O(\dbg_uart_tx_phase[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[17]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[19]_i_1_n_7 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[17]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[19]_i_2 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[20] ),
        .O(\dbg_uart_tx_phase[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[19]_i_3 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[17] ),
        .O(\dbg_uart_tx_phase[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[1]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[4]_i_1_n_7 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[20]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[19]_i_1_n_4 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[21]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[24]_i_1_n_7 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[22]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[24]_i_1_n_6 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[23]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[24]_i_1_n_5 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[24]_i_2 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[23] ),
        .O(\dbg_uart_tx_phase[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[24]_i_3 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[22] ),
        .O(\dbg_uart_tx_phase[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[24]_i_4 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[21] ),
        .O(\dbg_uart_tx_phase[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[25]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[28]_i_1_n_7 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[25]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[28]_i_2 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[25] ),
        .O(\dbg_uart_tx_phase[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[2]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[4]_i_1_n_6 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[31]_i_1 
       (.I0(int_rst),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[4]_i_2 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[2] ),
        .O(\dbg_uart_tx_phase[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[4]_i_3 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[1] ),
        .O(\dbg_uart_tx_phase[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[6]_i_2 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[8] ),
        .O(\dbg_uart_tx_phase[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_uart_tx_phase[6]_i_3 
       (.I0(\dbg_uart_tx_phase_reg_n_0_[7] ),
        .O(\dbg_uart_tx_phase[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[7]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[6]_i_1_n_5 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dbg_uart_tx_phase[8]_i_1 
       (.I0(\dbg_uart_tx_phase_reg[6]_i_1_n_4 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .O(\dbg_uart_tx_phase[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[0]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[10]_i_1_n_6 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[10] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  CARRY4 \dbg_uart_tx_phase_reg[10]_i_1 
       (.CI(\dbg_uart_tx_phase_reg[6]_i_1_n_0 ),
        .CO({\dbg_uart_tx_phase_reg[10]_i_1_n_0 ,\dbg_uart_tx_phase_reg[10]_i_1_n_1 ,\dbg_uart_tx_phase_reg[10]_i_1_n_2 ,\dbg_uart_tx_phase_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbg_uart_tx_phase_reg_n_0_[12] ,\dbg_uart_tx_phase_reg_n_0_[11] ,1'b0,1'b0}),
        .O({\dbg_uart_tx_phase_reg[10]_i_1_n_4 ,\dbg_uart_tx_phase_reg[10]_i_1_n_5 ,\dbg_uart_tx_phase_reg[10]_i_1_n_6 ,\dbg_uart_tx_phase_reg[10]_i_1_n_7 }),
        .S({\dbg_uart_tx_phase[10]_i_2_n_0 ,\dbg_uart_tx_phase[10]_i_3_n_0 ,\dbg_uart_tx_phase_reg_n_0_[10] ,\dbg_uart_tx_phase_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[11]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[11] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[12]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[12] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[13]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[13] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[14]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[14] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[15]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[15] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[16]_i_1_n_4 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[16] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  CARRY4 \dbg_uart_tx_phase_reg[16]_i_1 
       (.CI(\dbg_uart_tx_phase_reg[10]_i_1_n_0 ),
        .CO({\dbg_uart_tx_phase_reg[16]_i_1_n_0 ,\dbg_uart_tx_phase_reg[16]_i_1_n_1 ,\dbg_uart_tx_phase_reg[16]_i_1_n_2 ,\dbg_uart_tx_phase_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dbg_uart_tx_phase_reg_n_0_[15] ,\dbg_uart_tx_phase_reg_n_0_[14] ,\dbg_uart_tx_phase_reg_n_0_[13] }),
        .O({\dbg_uart_tx_phase_reg[16]_i_1_n_4 ,\dbg_uart_tx_phase_reg[16]_i_1_n_5 ,\dbg_uart_tx_phase_reg[16]_i_1_n_6 ,\dbg_uart_tx_phase_reg[16]_i_1_n_7 }),
        .S({\dbg_uart_tx_phase_reg_n_0_[16] ,\dbg_uart_tx_phase[16]_i_2_n_0 ,\dbg_uart_tx_phase[16]_i_3_n_0 ,\dbg_uart_tx_phase[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[17]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[17] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[19]_i_1_n_6 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[18] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[19]_i_1_n_5 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[19] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  CARRY4 \dbg_uart_tx_phase_reg[19]_i_1 
       (.CI(\dbg_uart_tx_phase_reg[16]_i_1_n_0 ),
        .CO({\dbg_uart_tx_phase_reg[19]_i_1_n_0 ,\dbg_uart_tx_phase_reg[19]_i_1_n_1 ,\dbg_uart_tx_phase_reg[19]_i_1_n_2 ,\dbg_uart_tx_phase_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbg_uart_tx_phase_reg_n_0_[20] ,1'b0,1'b0,\dbg_uart_tx_phase_reg_n_0_[17] }),
        .O({\dbg_uart_tx_phase_reg[19]_i_1_n_4 ,\dbg_uart_tx_phase_reg[19]_i_1_n_5 ,\dbg_uart_tx_phase_reg[19]_i_1_n_6 ,\dbg_uart_tx_phase_reg[19]_i_1_n_7 }),
        .S({\dbg_uart_tx_phase[19]_i_2_n_0 ,\dbg_uart_tx_phase_reg_n_0_[19] ,\dbg_uart_tx_phase_reg_n_0_[18] ,\dbg_uart_tx_phase[19]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[1]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[20]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[20] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[21]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[21] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[22]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[22] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[23]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[23] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[24]_i_1_n_4 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[24] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  CARRY4 \dbg_uart_tx_phase_reg[24]_i_1 
       (.CI(\dbg_uart_tx_phase_reg[19]_i_1_n_0 ),
        .CO({\dbg_uart_tx_phase_reg[24]_i_1_n_0 ,\dbg_uart_tx_phase_reg[24]_i_1_n_1 ,\dbg_uart_tx_phase_reg[24]_i_1_n_2 ,\dbg_uart_tx_phase_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dbg_uart_tx_phase_reg_n_0_[23] ,\dbg_uart_tx_phase_reg_n_0_[22] ,\dbg_uart_tx_phase_reg_n_0_[21] }),
        .O({\dbg_uart_tx_phase_reg[24]_i_1_n_4 ,\dbg_uart_tx_phase_reg[24]_i_1_n_5 ,\dbg_uart_tx_phase_reg[24]_i_1_n_6 ,\dbg_uart_tx_phase_reg[24]_i_1_n_7 }),
        .S({\dbg_uart_tx_phase_reg_n_0_[24] ,\dbg_uart_tx_phase[24]_i_2_n_0 ,\dbg_uart_tx_phase[24]_i_3_n_0 ,\dbg_uart_tx_phase[24]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[25]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[25] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[28]_i_1_n_6 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[26] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[28]_i_1_n_5 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[27] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[28]_i_1_n_4 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[28] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  CARRY4 \dbg_uart_tx_phase_reg[28]_i_1 
       (.CI(\dbg_uart_tx_phase_reg[24]_i_1_n_0 ),
        .CO({\dbg_uart_tx_phase_reg[28]_i_1_n_0 ,\dbg_uart_tx_phase_reg[28]_i_1_n_1 ,\dbg_uart_tx_phase_reg[28]_i_1_n_2 ,\dbg_uart_tx_phase_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dbg_uart_tx_phase_reg_n_0_[25] }),
        .O({\dbg_uart_tx_phase_reg[28]_i_1_n_4 ,\dbg_uart_tx_phase_reg[28]_i_1_n_5 ,\dbg_uart_tx_phase_reg[28]_i_1_n_6 ,\dbg_uart_tx_phase_reg[28]_i_1_n_7 }),
        .S({\dbg_uart_tx_phase_reg_n_0_[28] ,\dbg_uart_tx_phase_reg_n_0_[27] ,\dbg_uart_tx_phase_reg_n_0_[26] ,\dbg_uart_tx_phase[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[31]_i_2_n_7 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[29] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[2]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[31]_i_2_n_6 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[30] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[31]_i_2_n_5 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[31] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  CARRY4 \dbg_uart_tx_phase_reg[31]_i_2 
       (.CI(\dbg_uart_tx_phase_reg[28]_i_1_n_0 ),
        .CO({\dbg_uart_tx_phase_reg[31]_i_2_n_0 ,\NLW_dbg_uart_tx_phase_reg[31]_i_2_CO_UNCONNECTED [2],\dbg_uart_tx_phase_reg[31]_i_2_n_2 ,\dbg_uart_tx_phase_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dbg_uart_tx_phase_reg[31]_i_2_O_UNCONNECTED [3],\dbg_uart_tx_phase_reg[31]_i_2_n_5 ,\dbg_uart_tx_phase_reg[31]_i_2_n_6 ,\dbg_uart_tx_phase_reg[31]_i_2_n_7 }),
        .S({1'b1,\dbg_uart_tx_phase_reg_n_0_[31] ,\dbg_uart_tx_phase_reg_n_0_[30] ,\dbg_uart_tx_phase_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[4]_i_1_n_5 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[3] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[4]_i_1_n_4 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[4] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  CARRY4 \dbg_uart_tx_phase_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\dbg_uart_tx_phase_reg[4]_i_1_n_0 ,\dbg_uart_tx_phase_reg[4]_i_1_n_1 ,\dbg_uart_tx_phase_reg[4]_i_1_n_2 ,\dbg_uart_tx_phase_reg[4]_i_1_n_3 }),
        .CYINIT(\dbg_uart_tx_phase_reg_n_0_[0] ),
        .DI({1'b0,1'b0,\dbg_uart_tx_phase_reg_n_0_[2] ,\dbg_uart_tx_phase_reg_n_0_[1] }),
        .O({\dbg_uart_tx_phase_reg[4]_i_1_n_4 ,\dbg_uart_tx_phase_reg[4]_i_1_n_5 ,\dbg_uart_tx_phase_reg[4]_i_1_n_6 ,\dbg_uart_tx_phase_reg[4]_i_1_n_7 }),
        .S({\dbg_uart_tx_phase_reg_n_0_[4] ,\dbg_uart_tx_phase_reg_n_0_[3] ,\dbg_uart_tx_phase[4]_i_2_n_0 ,\dbg_uart_tx_phase[4]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[6]_i_1_n_7 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[5] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[6]_i_1_n_6 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[6] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  CARRY4 \dbg_uart_tx_phase_reg[6]_i_1 
       (.CI(\dbg_uart_tx_phase_reg[4]_i_1_n_0 ),
        .CO({\dbg_uart_tx_phase_reg[6]_i_1_n_0 ,\dbg_uart_tx_phase_reg[6]_i_1_n_1 ,\dbg_uart_tx_phase_reg[6]_i_1_n_2 ,\dbg_uart_tx_phase_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbg_uart_tx_phase_reg_n_0_[8] ,\dbg_uart_tx_phase_reg_n_0_[7] ,1'b0,1'b0}),
        .O({\dbg_uart_tx_phase_reg[6]_i_1_n_4 ,\dbg_uart_tx_phase_reg[6]_i_1_n_5 ,\dbg_uart_tx_phase_reg[6]_i_1_n_6 ,\dbg_uart_tx_phase_reg[6]_i_1_n_7 }),
        .S({\dbg_uart_tx_phase[6]_i_2_n_0 ,\dbg_uart_tx_phase[6]_i_3_n_0 ,\dbg_uart_tx_phase_reg_n_0_[6] ,\dbg_uart_tx_phase_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[7]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[7] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase[8]_i_1_n_0 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[8] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_tx_phase_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(\dbg_uart_tx_phase_reg[10]_i_1_n_7 ),
        .Q(\dbg_uart_tx_phase_reg_n_0_[9] ),
        .R(\dbg_uart_tx_phase[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h08)) 
    dbg_uart_tx_tick_i_1
       (.I0(\dbg_uart_tx_phase_reg[31]_i_2_n_0 ),
        .I1(uartwishbonebridge_rs232phytx_state),
        .I2(int_rst),
        .O(dbg_uart_tx_tick_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dbg_uart_tx_tick_reg
       (.C(clock),
        .CE(1'b1),
        .D(dbg_uart_tx_tick_i_1_n_0),
        .Q(dbg_uart_tx_tick_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dbg_uart_words_count[0]_i_1 
       (.I0(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I1(dbg_uart_words_count[0]),
        .O(dbg_uart_words_count_uartwishbonebridge_next_value1[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \dbg_uart_words_count[1]_i_1 
       (.I0(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I1(dbg_uart_words_count[0]),
        .I2(dbg_uart_words_count[1]),
        .O(dbg_uart_words_count_uartwishbonebridge_next_value1[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \dbg_uart_words_count[2]_i_1 
       (.I0(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I1(dbg_uart_words_count[0]),
        .I2(dbg_uart_words_count[1]),
        .I3(dbg_uart_words_count[2]),
        .O(dbg_uart_words_count_uartwishbonebridge_next_value1[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \dbg_uart_words_count[3]_i_1 
       (.I0(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I1(dbg_uart_words_count[1]),
        .I2(dbg_uart_words_count[0]),
        .I3(dbg_uart_words_count[2]),
        .I4(dbg_uart_words_count[3]),
        .O(dbg_uart_words_count_uartwishbonebridge_next_value1[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \dbg_uart_words_count[4]_i_1 
       (.I0(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I1(dbg_uart_words_count[3]),
        .I2(dbg_uart_words_count[2]),
        .I3(dbg_uart_words_count[0]),
        .I4(dbg_uart_words_count[1]),
        .I5(dbg_uart_words_count[4]),
        .O(dbg_uart_words_count_uartwishbonebridge_next_value1[4]));
  LUT3 #(
    .INIT(8'h28)) 
    \dbg_uart_words_count[5]_i_1 
       (.I0(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I1(\dbg_uart_words_count[5]_i_2_n_0 ),
        .I2(dbg_uart_words_count[5]),
        .O(dbg_uart_words_count_uartwishbonebridge_next_value1[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dbg_uart_words_count[5]_i_2 
       (.I0(dbg_uart_words_count[4]),
        .I1(dbg_uart_words_count[3]),
        .I2(dbg_uart_words_count[2]),
        .I3(dbg_uart_words_count[0]),
        .I4(dbg_uart_words_count[1]),
        .O(\dbg_uart_words_count[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \dbg_uart_words_count[6]_i_1 
       (.I0(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I1(\dbg_uart_words_count[7]_i_6_n_0 ),
        .I2(dbg_uart_words_count[6]),
        .O(dbg_uart_words_count_uartwishbonebridge_next_value1[6]));
  LUT6 #(
    .INIT(64'hAAAA80800000FF55)) 
    \dbg_uart_words_count[7]_i_1 
       (.I0(uartwishbonebridge_state[2]),
        .I1(\dbg_uart_words_count[7]_i_3_n_0 ),
        .I2(dbg_uart_tx_sink_ready10_out),
        .I3(dbg_uart_wishbone_ack),
        .I4(uartwishbonebridge_state[0]),
        .I5(uartwishbonebridge_state[1]),
        .O(dbg_uart_words_count_uartwishbonebridge_next_value_ce1));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h8288)) 
    \dbg_uart_words_count[7]_i_2 
       (.I0(\dbg_uart_words_count[7]_i_5_n_0 ),
        .I1(dbg_uart_words_count[7]),
        .I2(\dbg_uart_words_count[7]_i_6_n_0 ),
        .I3(dbg_uart_words_count[6]),
        .O(dbg_uart_words_count_uartwishbonebridge_next_value1[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dbg_uart_words_count[7]_i_3 
       (.I0(dbg_uart_bytes_count[0]),
        .I1(dbg_uart_bytes_count[1]),
        .O(\dbg_uart_words_count[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dbg_uart_words_count[7]_i_4 
       (.I0(shared_ack),
        .I1(grant_reg[1]),
        .O(dbg_uart_wishbone_ack));
  LUT6 #(
    .INIT(64'h00000000E2220000)) 
    \dbg_uart_words_count[7]_i_5 
       (.I0(dbg_uart_wishbone_ack),
        .I1(uartwishbonebridge_state[1]),
        .I2(\dbg_uart_words_count[7]_i_3_n_0 ),
        .I3(dbg_uart_tx_sink_ready10_out),
        .I4(uartwishbonebridge_state[2]),
        .I5(uartwishbonebridge_state[0]),
        .O(\dbg_uart_words_count[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \dbg_uart_words_count[7]_i_6 
       (.I0(dbg_uart_words_count[1]),
        .I1(dbg_uart_words_count[0]),
        .I2(dbg_uart_words_count[2]),
        .I3(dbg_uart_words_count[3]),
        .I4(dbg_uart_words_count[4]),
        .I5(dbg_uart_words_count[5]),
        .O(\dbg_uart_words_count[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_words_count_reg[0] 
       (.C(clock),
        .CE(dbg_uart_words_count_uartwishbonebridge_next_value_ce1),
        .D(dbg_uart_words_count_uartwishbonebridge_next_value1[0]),
        .Q(dbg_uart_words_count[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_words_count_reg[1] 
       (.C(clock),
        .CE(dbg_uart_words_count_uartwishbonebridge_next_value_ce1),
        .D(dbg_uart_words_count_uartwishbonebridge_next_value1[1]),
        .Q(dbg_uart_words_count[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_words_count_reg[2] 
       (.C(clock),
        .CE(dbg_uart_words_count_uartwishbonebridge_next_value_ce1),
        .D(dbg_uart_words_count_uartwishbonebridge_next_value1[2]),
        .Q(dbg_uart_words_count[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_words_count_reg[3] 
       (.C(clock),
        .CE(dbg_uart_words_count_uartwishbonebridge_next_value_ce1),
        .D(dbg_uart_words_count_uartwishbonebridge_next_value1[3]),
        .Q(dbg_uart_words_count[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_words_count_reg[4] 
       (.C(clock),
        .CE(dbg_uart_words_count_uartwishbonebridge_next_value_ce1),
        .D(dbg_uart_words_count_uartwishbonebridge_next_value1[4]),
        .Q(dbg_uart_words_count[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_words_count_reg[5] 
       (.C(clock),
        .CE(dbg_uart_words_count_uartwishbonebridge_next_value_ce1),
        .D(dbg_uart_words_count_uartwishbonebridge_next_value1[5]),
        .Q(dbg_uart_words_count[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_words_count_reg[6] 
       (.C(clock),
        .CE(dbg_uart_words_count_uartwishbonebridge_next_value_ce1),
        .D(dbg_uart_words_count_uartwishbonebridge_next_value1[6]),
        .Q(dbg_uart_words_count[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_uart_words_count_reg[7] 
       (.C(clock),
        .CE(dbg_uart_words_count_uartwishbonebridge_next_value_ce1),
        .D(dbg_uart_words_count_uartwishbonebridge_next_value1[7]),
        .Q(dbg_uart_words_count[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    debug_mode_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(debug_mode_storage_reg_1),
        .Q(debug_mode_storage_reg_0),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    debug_oeb_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(debug_oeb_storage_reg_1),
        .Q(debug_oeb_storage_reg_0),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    dff2_bus_ack_reg
       (.C(clock),
        .CE(1'b1),
        .D(dff2_bus_ack0),
        .Q(dff2_bus_ack),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    dff_bus_ack_reg
       (.C(clock),
        .CE(1'b1),
        .D(dff_bus_ack0),
        .Q(dff_bus_ack),
        .R(int_rst));
  FDRE flash_clk_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_clk),
        .Q(flash_clk),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    flash_csb_INST_0
       (.I0(mprj_i[1]),
        .I1(pass_thru_mgmt_delay),
        .I2(mgmtsoc_litespisdrphycore_count_reg[2]),
        .I3(mgmtsoc_litespisdrphycore_count_reg[0]),
        .I4(mgmtsoc_litespisdrphycore_count_reg[1]),
        .I5(mgmtsoc_litespisdrphycore_count_reg[3]),
        .O(flash_csb));
  LUT6 #(
    .INIT(64'hFAFAEAAAEAAAEAAA)) 
    flash_io0_do_i_1
       (.I0(flash_io0_do_i_2_n_0),
        .I1(data0),
        .I2(flash_io0_do_i_3_n_0),
        .I3(litespi_tx_mux_source_payload_width[0]),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[30] ),
        .I5(litespi_tx_mux_source_payload_width[1]),
        .O(mgmtsoc_litespisdrphycore_dq_o));
  LUT6 #(
    .INIT(64'hF080000080800000)) 
    flash_io0_do_i_2
       (.I0(mgmtsoc_master_tx_fifo_source_payload_width[3]),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24] ),
        .I2(litespi_grant),
        .I3(mgmtsoc_master_tx_fifo_source_payload_width[2]),
        .I4(flash_io0_do_i_3_n_0),
        .I5(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28] ),
        .O(flash_io0_do_i_2_n_0));
  LUT4 #(
    .INIT(16'h0116)) 
    flash_io0_do_i_3
       (.I0(litespi_tx_mux_source_payload_width[0]),
        .I1(litespi_tx_mux_source_payload_width[1]),
        .I2(litespi_tx_mux_source_payload_width[2]),
        .I3(litespi_tx_mux_source_payload_width[3]),
        .O(flash_io0_do_i_3_n_0));
  FDRE flash_io0_do_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_dq_o),
        .Q(flash_io0_do),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777774777477747)) 
    flash_io0_oeb_i_1
       (.I0(mgmtsoc_master_tx_fifo_source_payload_mask),
        .I1(litespi_grant),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(flash_io0_oeb_i_1_n_0));
  FDRE flash_io0_oeb_reg
       (.C(clock),
        .CE(1'b1),
        .D(flash_io0_oeb_i_1_n_0),
        .Q(flash_io0_oeb),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gpio_ien_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpio_ien_storage_reg_0),
        .Q(gpio_ien_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_mode0_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpio_mode0_storage_reg_1),
        .Q(gpio_mode0_storage_reg_0),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_mode1_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpio_mode1_storage_reg_1),
        .Q(gpio_mode1_storage_reg_0),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_oe_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpio_oe_storage_reg_0),
        .Q(gpio_oe_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_out_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpio_out_storage_reg_1),
        .Q(gpio_out_storage_reg_0),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin0_enable_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin0_enable_storage_reg_0),
        .Q(gpioin0_enable_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin0_gpioin0_edge_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin0_gpioin0_edge_storage_reg_0),
        .Q(gpioin0_gpioin0_edge_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin0_gpioin0_mode_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin0_gpioin0_mode_storage_reg_0),
        .Q(gpioin0_gpioin0_mode_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin0_gpioin0_pending_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin0_gpioin0_pending_reg_0),
        .Q(gpioin0_gpioin0_pending),
        .R(int_rst));
  LUT2 #(
    .INIT(4'h2)) 
    gpioin0_gpioin0_trigger_d_i_1
       (.I0(gpioin0_gpioin0_edge_storage),
        .I1(gpioin0_gpioin0_mode_storage),
        .O(gpioin0_gpioin0_trigger));
  FDRE #(
    .INIT(1'b0)) 
    gpioin0_gpioin0_trigger_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin0_gpioin0_trigger),
        .Q(gpioin0_gpioin0_trigger_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin0_pending_r_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin0_pending_r_reg_0),
        .Q(gpioin0_pending_r),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin0_pending_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank13_ev_pending_re),
        .Q(gpioin0_pending_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin1_enable_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin1_enable_storage_reg_0),
        .Q(gpioin1_enable_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin1_gpioin1_edge_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin1_gpioin1_edge_storage_reg_0),
        .Q(gpioin1_gpioin1_edge_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin1_gpioin1_mode_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin1_gpioin1_mode_storage_reg_0),
        .Q(gpioin1_gpioin1_mode_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin1_gpioin1_pending_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin1_gpioin1_pending_reg_0),
        .Q(gpioin1_gpioin1_pending),
        .R(int_rst));
  LUT2 #(
    .INIT(4'h2)) 
    gpioin1_gpioin1_trigger_d_i_1
       (.I0(gpioin1_gpioin1_edge_storage),
        .I1(gpioin1_gpioin1_mode_storage),
        .O(gpioin1_gpioin1_trigger));
  FDRE #(
    .INIT(1'b0)) 
    gpioin1_gpioin1_trigger_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin1_gpioin1_trigger),
        .Q(gpioin1_gpioin1_trigger_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin1_pending_r_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin1_pending_r_reg_0),
        .Q(gpioin1_pending_r),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin1_pending_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank14_ev_pending_re),
        .Q(gpioin1_pending_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin2_enable_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin2_enable_storage_reg_0),
        .Q(gpioin2_enable_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin2_gpioin2_edge_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin2_gpioin2_edge_storage_reg_0),
        .Q(gpioin2_gpioin2_edge_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin2_gpioin2_mode_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin2_gpioin2_mode_storage_reg_0),
        .Q(gpioin2_gpioin2_mode_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin2_gpioin2_pending_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin2_gpioin2_pending_reg_0),
        .Q(gpioin2_gpioin2_pending),
        .R(int_rst));
  LUT2 #(
    .INIT(4'h2)) 
    gpioin2_gpioin2_trigger_d_i_1
       (.I0(gpioin2_gpioin2_edge_storage),
        .I1(gpioin2_gpioin2_mode_storage),
        .O(gpioin2_gpioin2_trigger));
  FDRE #(
    .INIT(1'b0)) 
    gpioin2_gpioin2_trigger_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin2_gpioin2_trigger),
        .Q(gpioin2_gpioin2_trigger_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin2_pending_r_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin2_pending_r_reg_0),
        .Q(gpioin2_pending_r),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin2_pending_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank15_ev_pending_re),
        .Q(gpioin2_pending_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin3_enable_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin3_enable_storage_reg_0),
        .Q(gpioin3_enable_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin3_gpioin3_edge_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin3_gpioin3_edge_storage_reg_0),
        .Q(gpioin3_gpioin3_edge_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin3_gpioin3_in_pads_n_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl134_regs1),
        .Q(gpioin3_gpioin3_in_pads_n_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin3_gpioin3_mode_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin3_gpioin3_mode_storage_reg_0),
        .Q(gpioin3_gpioin3_mode_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin3_gpioin3_pending_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin3_gpioin3_pending_reg_0),
        .Q(gpioin3_gpioin3_pending),
        .R(int_rst));
  LUT4 #(
    .INIT(16'h1DE2)) 
    gpioin3_gpioin3_trigger_d_i_1
       (.I0(gpioin3_gpioin3_edge_storage),
        .I1(gpioin3_gpioin3_mode_storage),
        .I2(gpioin3_gpioin3_in_pads_n_d),
        .I3(multiregimpl134_regs1),
        .O(gpioin3_gpioin3_trigger));
  FDRE #(
    .INIT(1'b0)) 
    gpioin3_gpioin3_trigger_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin3_gpioin3_trigger),
        .Q(gpioin3_gpioin3_trigger_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin3_pending_r_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin3_pending_r_reg_0),
        .Q(gpioin3_pending_r),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin3_pending_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank16_ev_pending_re),
        .Q(gpioin3_pending_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin4_enable_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin4_enable_storage_reg_0),
        .Q(gpioin4_enable_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin4_gpioin4_edge_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin4_gpioin4_edge_storage_reg_0),
        .Q(gpioin4_gpioin4_edge_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin4_gpioin4_in_pads_n_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl135_regs1),
        .Q(gpioin4_gpioin4_in_pads_n_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin4_gpioin4_mode_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin4_gpioin4_mode_storage_reg_0),
        .Q(gpioin4_gpioin4_mode_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin4_gpioin4_pending_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin4_gpioin4_pending_reg_0),
        .Q(gpioin4_gpioin4_pending),
        .R(int_rst));
  LUT4 #(
    .INIT(16'h1DE2)) 
    gpioin4_gpioin4_trigger_d_i_1
       (.I0(gpioin4_gpioin4_edge_storage),
        .I1(gpioin4_gpioin4_mode_storage),
        .I2(gpioin4_gpioin4_in_pads_n_d),
        .I3(multiregimpl135_regs1),
        .O(gpioin4_gpioin4_trigger));
  FDRE #(
    .INIT(1'b0)) 
    gpioin4_gpioin4_trigger_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin4_gpioin4_trigger),
        .Q(gpioin4_gpioin4_trigger_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin4_pending_r_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin4_pending_r_reg_0),
        .Q(gpioin4_pending_r),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin4_pending_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank17_ev_pending_re),
        .Q(gpioin4_pending_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin5_enable_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin5_enable_storage_reg_0),
        .Q(gpioin5_enable_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin5_gpioin5_edge_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin5_gpioin5_edge_storage_reg_0),
        .Q(gpioin5_gpioin5_edge_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin5_gpioin5_in_pads_n_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl136_regs1),
        .Q(gpioin5_gpioin5_in_pads_n_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin5_gpioin5_mode_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin5_gpioin5_mode_storage_reg_0),
        .Q(gpioin5_gpioin5_mode_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin5_gpioin5_pending_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin5_gpioin5_pending_reg_0),
        .Q(gpioin5_gpioin5_pending),
        .R(int_rst));
  LUT4 #(
    .INIT(16'h1DE2)) 
    gpioin5_gpioin5_trigger_d_i_1
       (.I0(gpioin5_gpioin5_edge_storage),
        .I1(gpioin5_gpioin5_mode_storage),
        .I2(gpioin5_gpioin5_in_pads_n_d),
        .I3(multiregimpl136_regs1),
        .O(gpioin5_gpioin5_trigger));
  FDRE #(
    .INIT(1'b0)) 
    gpioin5_gpioin5_trigger_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin5_gpioin5_trigger),
        .Q(gpioin5_gpioin5_trigger_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin5_pending_r_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpioin5_pending_r_reg_0),
        .Q(gpioin5_pending_r),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    gpioin5_pending_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank18_ev_pending_re),
        .Q(gpioin5_pending_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b1)) 
    int_rst_reg
       (.C(clock),
        .CE(1'b1),
        .D(wb_rst_i),
        .Q(int_rst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_74),
        .Q(interface0_bank_bus_dat_r[0]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_64),
        .Q(interface0_bank_bus_dat_r[10]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_63),
        .Q(interface0_bank_bus_dat_r[11]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_62),
        .Q(interface0_bank_bus_dat_r[12]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_61),
        .Q(interface0_bank_bus_dat_r[13]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_60),
        .Q(interface0_bank_bus_dat_r[14]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_59),
        .Q(interface0_bank_bus_dat_r[15]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_58),
        .Q(interface0_bank_bus_dat_r[16]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_57),
        .Q(interface0_bank_bus_dat_r[17]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_56),
        .Q(interface0_bank_bus_dat_r[18]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_55),
        .Q(interface0_bank_bus_dat_r[19]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_73),
        .Q(interface0_bank_bus_dat_r[1]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_54),
        .Q(interface0_bank_bus_dat_r[20]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_53),
        .Q(interface0_bank_bus_dat_r[21]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_52),
        .Q(interface0_bank_bus_dat_r[22]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_51),
        .Q(interface0_bank_bus_dat_r[23]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_50),
        .Q(interface0_bank_bus_dat_r[24]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_49),
        .Q(interface0_bank_bus_dat_r[25]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_48),
        .Q(interface0_bank_bus_dat_r[26]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_47),
        .Q(interface0_bank_bus_dat_r[27]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_46),
        .Q(interface0_bank_bus_dat_r[28]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_45),
        .Q(interface0_bank_bus_dat_r[29]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_72),
        .Q(interface0_bank_bus_dat_r[2]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_44),
        .Q(interface0_bank_bus_dat_r[30]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_43),
        .Q(interface0_bank_bus_dat_r[31]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_71),
        .Q(interface0_bank_bus_dat_r[3]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_70),
        .Q(interface0_bank_bus_dat_r[4]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_69),
        .Q(interface0_bank_bus_dat_r[5]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_68),
        .Q(interface0_bank_bus_dat_r[6]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_67),
        .Q(interface0_bank_bus_dat_r[7]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_66),
        .Q(interface0_bank_bus_dat_r[8]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface0_bank_bus_dat_r_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_65),
        .Q(interface0_bank_bus_dat_r[9]),
        .R(VexRiscv_n_372));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_292),
        .Q(interface10_bank_bus_dat_r[0]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_282),
        .Q(interface10_bank_bus_dat_r[10]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_281),
        .Q(interface10_bank_bus_dat_r[11]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_280),
        .Q(interface10_bank_bus_dat_r[12]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_279),
        .Q(interface10_bank_bus_dat_r[13]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_278),
        .Q(interface10_bank_bus_dat_r[14]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_277),
        .Q(interface10_bank_bus_dat_r[15]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_276),
        .Q(interface10_bank_bus_dat_r[16]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_275),
        .Q(interface10_bank_bus_dat_r[17]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_274),
        .Q(interface10_bank_bus_dat_r[18]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_273),
        .Q(interface10_bank_bus_dat_r[19]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_291),
        .Q(interface10_bank_bus_dat_r[1]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_272),
        .Q(interface10_bank_bus_dat_r[20]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_271),
        .Q(interface10_bank_bus_dat_r[21]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_270),
        .Q(interface10_bank_bus_dat_r[22]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_269),
        .Q(interface10_bank_bus_dat_r[23]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_268),
        .Q(interface10_bank_bus_dat_r[24]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_267),
        .Q(interface10_bank_bus_dat_r[25]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_266),
        .Q(interface10_bank_bus_dat_r[26]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_265),
        .Q(interface10_bank_bus_dat_r[27]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_264),
        .Q(interface10_bank_bus_dat_r[28]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_263),
        .Q(interface10_bank_bus_dat_r[29]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_290),
        .Q(interface10_bank_bus_dat_r[2]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_262),
        .Q(interface10_bank_bus_dat_r[30]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_261),
        .Q(interface10_bank_bus_dat_r[31]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_289),
        .Q(interface10_bank_bus_dat_r[3]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_288),
        .Q(interface10_bank_bus_dat_r[4]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_287),
        .Q(interface10_bank_bus_dat_r[5]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_286),
        .Q(interface10_bank_bus_dat_r[6]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_285),
        .Q(interface10_bank_bus_dat_r[7]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_284),
        .Q(interface10_bank_bus_dat_r[8]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface10_bank_bus_dat_r_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_283),
        .Q(interface10_bank_bus_dat_r[9]),
        .R(VexRiscv_n_373));
  FDRE #(
    .INIT(1'b0)) 
    \interface11_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_42),
        .Q(interface11_bank_bus_dat_r[0]),
        .R(VexRiscv_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \interface11_bank_bus_dat_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_41),
        .Q(interface11_bank_bus_dat_r[1]),
        .R(VexRiscv_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \interface11_bank_bus_dat_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_40),
        .Q(interface11_bank_bus_dat_r[2]),
        .R(VexRiscv_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \interface11_bank_bus_dat_r_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_39),
        .Q(interface11_bank_bus_dat_r[3]),
        .R(VexRiscv_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \interface11_bank_bus_dat_r_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_38),
        .Q(interface11_bank_bus_dat_r[4]),
        .R(VexRiscv_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \interface11_bank_bus_dat_r_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_37),
        .Q(interface11_bank_bus_dat_r[5]),
        .R(VexRiscv_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \interface11_bank_bus_dat_r_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_36),
        .Q(interface11_bank_bus_dat_r[6]),
        .R(VexRiscv_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \interface11_bank_bus_dat_r_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_35),
        .Q(interface11_bank_bus_dat_r[7]),
        .R(VexRiscv_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \interface12_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_376),
        .Q(interface12_bank_bus_dat_r),
        .R(VexRiscv_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \interface13_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_365),
        .Q(\interface13_bank_bus_dat_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface14_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_364),
        .Q(\interface14_bank_bus_dat_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface15_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_363),
        .Q(\interface15_bank_bus_dat_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface16_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_359),
        .Q(\interface16_bank_bus_dat_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface17_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_358),
        .Q(\interface17_bank_bus_dat_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface18_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_357),
        .Q(\interface18_bank_bus_dat_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface19_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_133),
        .Q(\interface19_bank_bus_dat_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface19_bank_bus_dat_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_135),
        .Q(\interface19_bank_bus_dat_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface19_bank_bus_dat_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_136),
        .Q(\interface19_bank_bus_dat_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface1_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_374),
        .Q(\interface1_bank_bus_dat_r_reg_n_0_[0] ),
        .R(VexRiscv_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \interface2_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_371),
        .Q(interface2_bank_bus_dat_r),
        .R(VexRiscv_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_356),
        .Q(interface3_bank_bus_dat_r[0]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_346),
        .Q(interface3_bank_bus_dat_r[10]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_345),
        .Q(interface3_bank_bus_dat_r[11]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_344),
        .Q(interface3_bank_bus_dat_r[12]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_343),
        .Q(interface3_bank_bus_dat_r[13]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_342),
        .Q(interface3_bank_bus_dat_r[14]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_341),
        .Q(interface3_bank_bus_dat_r[15]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_340),
        .Q(interface3_bank_bus_dat_r[16]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_339),
        .Q(interface3_bank_bus_dat_r[17]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_338),
        .Q(interface3_bank_bus_dat_r[18]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_337),
        .Q(interface3_bank_bus_dat_r[19]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_355),
        .Q(interface3_bank_bus_dat_r[1]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_336),
        .Q(interface3_bank_bus_dat_r[20]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_335),
        .Q(interface3_bank_bus_dat_r[21]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_334),
        .Q(interface3_bank_bus_dat_r[22]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_333),
        .Q(interface3_bank_bus_dat_r[23]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_332),
        .Q(interface3_bank_bus_dat_r[24]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_331),
        .Q(interface3_bank_bus_dat_r[25]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_330),
        .Q(interface3_bank_bus_dat_r[26]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_329),
        .Q(interface3_bank_bus_dat_r[27]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_328),
        .Q(interface3_bank_bus_dat_r[28]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_327),
        .Q(interface3_bank_bus_dat_r[29]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_354),
        .Q(interface3_bank_bus_dat_r[2]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_326),
        .Q(interface3_bank_bus_dat_r[30]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_325),
        .Q(interface3_bank_bus_dat_r[31]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_353),
        .Q(interface3_bank_bus_dat_r[3]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_352),
        .Q(interface3_bank_bus_dat_r[4]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_351),
        .Q(interface3_bank_bus_dat_r[5]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_350),
        .Q(interface3_bank_bus_dat_r[6]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_349),
        .Q(interface3_bank_bus_dat_r[7]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_348),
        .Q(interface3_bank_bus_dat_r[8]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface3_bank_bus_dat_r_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_347),
        .Q(interface3_bank_bus_dat_r[9]),
        .R(\dbg_uart_address_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface4_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_storage[0]),
        .Q(\interface4_bank_bus_dat_r_reg_n_0_[0] ),
        .R(VexRiscv_n_366));
  FDRE #(
    .INIT(1'b0)) 
    \interface4_bank_bus_dat_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_storage[1]),
        .Q(\interface4_bank_bus_dat_r_reg_n_0_[1] ),
        .R(VexRiscv_n_366));
  FDRE #(
    .INIT(1'b0)) 
    \interface4_bank_bus_dat_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_storage[2]),
        .Q(\interface4_bank_bus_dat_r_reg_n_0_[2] ),
        .R(VexRiscv_n_366));
  FDRE #(
    .INIT(1'b0)) 
    \interface4_bank_bus_dat_r_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_storage[3]),
        .Q(\interface4_bank_bus_dat_r_reg_n_0_[3] ),
        .R(VexRiscv_n_366));
  FDRE #(
    .INIT(1'b0)) 
    \interface4_bank_bus_dat_r_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_storage[4]),
        .Q(\interface4_bank_bus_dat_r_reg_n_0_[4] ),
        .R(VexRiscv_n_366));
  FDRE #(
    .INIT(1'b0)) 
    \interface4_bank_bus_dat_r_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_storage[5]),
        .Q(\interface4_bank_bus_dat_r_reg_n_0_[5] ),
        .R(VexRiscv_n_366));
  FDRE #(
    .INIT(1'b0)) 
    \interface4_bank_bus_dat_r_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_storage[6]),
        .Q(\interface4_bank_bus_dat_r_reg_n_0_[6] ),
        .R(VexRiscv_n_366));
  FDRE #(
    .INIT(1'b0)) 
    \interface4_bank_bus_dat_r_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_storage[7]),
        .Q(\interface4_bank_bus_dat_r_reg_n_0_[7] ),
        .R(VexRiscv_n_366));
  FDRE #(
    .INIT(1'b0)) 
    \interface5_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_360),
        .Q(\interface5_bank_bus_dat_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_324),
        .Q(interface6_bank_bus_dat_r[0]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_314),
        .Q(interface6_bank_bus_dat_r[10]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_313),
        .Q(interface6_bank_bus_dat_r[11]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_312),
        .Q(interface6_bank_bus_dat_r[12]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_311),
        .Q(interface6_bank_bus_dat_r[13]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_310),
        .Q(interface6_bank_bus_dat_r[14]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_309),
        .Q(interface6_bank_bus_dat_r[15]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_308),
        .Q(interface6_bank_bus_dat_r[16]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_307),
        .Q(interface6_bank_bus_dat_r[17]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_306),
        .Q(interface6_bank_bus_dat_r[18]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_305),
        .Q(interface6_bank_bus_dat_r[19]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_323),
        .Q(interface6_bank_bus_dat_r[1]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_304),
        .Q(interface6_bank_bus_dat_r[20]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_303),
        .Q(interface6_bank_bus_dat_r[21]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_302),
        .Q(interface6_bank_bus_dat_r[22]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_301),
        .Q(interface6_bank_bus_dat_r[23]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_300),
        .Q(interface6_bank_bus_dat_r[24]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_299),
        .Q(interface6_bank_bus_dat_r[25]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_298),
        .Q(interface6_bank_bus_dat_r[26]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_297),
        .Q(interface6_bank_bus_dat_r[27]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_296),
        .Q(interface6_bank_bus_dat_r[28]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_295),
        .Q(interface6_bank_bus_dat_r[29]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_322),
        .Q(interface6_bank_bus_dat_r[2]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_294),
        .Q(interface6_bank_bus_dat_r[30]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_293),
        .Q(interface6_bank_bus_dat_r[31]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_321),
        .Q(interface6_bank_bus_dat_r[3]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_320),
        .Q(interface6_bank_bus_dat_r[4]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_319),
        .Q(interface6_bank_bus_dat_r[5]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_318),
        .Q(interface6_bank_bus_dat_r[6]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_317),
        .Q(interface6_bank_bus_dat_r[7]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_316),
        .Q(interface6_bank_bus_dat_r[8]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface6_bank_bus_dat_r_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_315),
        .Q(interface6_bank_bus_dat_r[9]),
        .R(VexRiscv_n_377));
  FDRE #(
    .INIT(1'b0)) 
    \interface7_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_367),
        .Q(interface7_bank_bus_dat_r),
        .R(VexRiscv_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \interface8_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_370),
        .Q(interface8_bank_bus_dat_r),
        .R(VexRiscv_n_134));
  LUT2 #(
    .INIT(4'h7)) 
    \interface9_bank_bus_dat_r[0]_i_6 
       (.I0(\spi_master_control_storage_reg_n_0_[0] ),
        .I1(spi_master_control_re),
        .O(\interface9_bank_bus_dat_r[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \interface9_bank_bus_dat_r[0]_i_7 
       (.I0(spimaster_state[0]),
        .I1(spimaster_state[1]),
        .O(\interface9_bank_bus_dat_r[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_34),
        .Q(interface9_bank_bus_dat_r[0]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_24),
        .Q(interface9_bank_bus_dat_r[10]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_23),
        .Q(interface9_bank_bus_dat_r[11]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_22),
        .Q(interface9_bank_bus_dat_r[12]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_21),
        .Q(interface9_bank_bus_dat_r[13]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_20),
        .Q(interface9_bank_bus_dat_r[14]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_19),
        .Q(interface9_bank_bus_dat_r[15]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_18),
        .Q(interface9_bank_bus_dat_r[16]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_33),
        .Q(interface9_bank_bus_dat_r[1]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_32),
        .Q(interface9_bank_bus_dat_r[2]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_31),
        .Q(interface9_bank_bus_dat_r[3]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_30),
        .Q(interface9_bank_bus_dat_r[4]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_29),
        .Q(interface9_bank_bus_dat_r[5]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_28),
        .Q(interface9_bank_bus_dat_r[6]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_27),
        .Q(interface9_bank_bus_dat_r[7]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_26),
        .Q(interface9_bank_bus_dat_r[8]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \interface9_bank_bus_dat_r_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_25),
        .Q(interface9_bank_bus_dat_r[9]),
        .R(VexRiscv_n_375));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[0] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(\la_ien_storage_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[100] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[4]),
        .Q(csrbank6_ien3_w[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[101] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[5]),
        .Q(csrbank6_ien3_w[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[102] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[6]),
        .Q(csrbank6_ien3_w[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[103] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[7]),
        .Q(csrbank6_ien3_w[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[104] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[8]),
        .Q(csrbank6_ien3_w[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[105] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[9]),
        .Q(csrbank6_ien3_w[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[106] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[10]),
        .Q(csrbank6_ien3_w[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[107] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[11]),
        .Q(csrbank6_ien3_w[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[108] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[12]),
        .Q(csrbank6_ien3_w[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[109] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[13]),
        .Q(csrbank6_ien3_w[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[10] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[10]),
        .Q(\la_ien_storage_reg_n_0_[10] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[110] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[14]),
        .Q(csrbank6_ien3_w[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[111] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[15]),
        .Q(csrbank6_ien3_w[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[112] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[16]),
        .Q(csrbank6_ien3_w[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[113] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[17]),
        .Q(csrbank6_ien3_w[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[114] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[18]),
        .Q(csrbank6_ien3_w[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[115] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[19]),
        .Q(csrbank6_ien3_w[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[116] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[20]),
        .Q(csrbank6_ien3_w[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[117] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[21]),
        .Q(csrbank6_ien3_w[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[118] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[22]),
        .Q(csrbank6_ien3_w[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[119] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[23]),
        .Q(csrbank6_ien3_w[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[11] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[11]),
        .Q(\la_ien_storage_reg_n_0_[11] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[120] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[24]),
        .Q(csrbank6_ien3_w[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[121] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[25]),
        .Q(csrbank6_ien3_w[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[122] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[26]),
        .Q(csrbank6_ien3_w[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[123] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[27]),
        .Q(csrbank6_ien3_w[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[124] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[28]),
        .Q(csrbank6_ien3_w[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[125] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[29]),
        .Q(csrbank6_ien3_w[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[126] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[30]),
        .Q(csrbank6_ien3_w[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[127] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[31]),
        .Q(csrbank6_ien3_w[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[12] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[12]),
        .Q(\la_ien_storage_reg_n_0_[12] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[13] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[13]),
        .Q(\la_ien_storage_reg_n_0_[13] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[14] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[14]),
        .Q(\la_ien_storage_reg_n_0_[14] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[15] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[15]),
        .Q(\la_ien_storage_reg_n_0_[15] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[16] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[16]),
        .Q(\la_ien_storage_reg_n_0_[16] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[17] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[17]),
        .Q(\la_ien_storage_reg_n_0_[17] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[18] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[18]),
        .Q(\la_ien_storage_reg_n_0_[18] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[19] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[19]),
        .Q(\la_ien_storage_reg_n_0_[19] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[1] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[1]),
        .Q(\la_ien_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[20] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[20]),
        .Q(\la_ien_storage_reg_n_0_[20] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[21] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[21]),
        .Q(\la_ien_storage_reg_n_0_[21] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[22] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[22]),
        .Q(\la_ien_storage_reg_n_0_[22] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[23] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[23]),
        .Q(\la_ien_storage_reg_n_0_[23] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[24] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[24]),
        .Q(\la_ien_storage_reg_n_0_[24] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[25] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[25]),
        .Q(\la_ien_storage_reg_n_0_[25] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[26] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[26]),
        .Q(\la_ien_storage_reg_n_0_[26] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[27] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[27]),
        .Q(\la_ien_storage_reg_n_0_[27] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[28] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[28]),
        .Q(\la_ien_storage_reg_n_0_[28] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[29] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[29]),
        .Q(\la_ien_storage_reg_n_0_[29] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[2] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[2]),
        .Q(\la_ien_storage_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[30] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[30]),
        .Q(\la_ien_storage_reg_n_0_[30] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[31] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[31]),
        .Q(\la_ien_storage_reg_n_0_[31] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[32] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(csrbank6_ien1_w[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[33] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[1]),
        .Q(csrbank6_ien1_w[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[34] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[2]),
        .Q(csrbank6_ien1_w[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[35] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[3]),
        .Q(csrbank6_ien1_w[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[36] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[4]),
        .Q(csrbank6_ien1_w[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[37] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[5]),
        .Q(csrbank6_ien1_w[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[38] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[6]),
        .Q(csrbank6_ien1_w[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[39] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[7]),
        .Q(csrbank6_ien1_w[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[3] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[3]),
        .Q(\la_ien_storage_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[40] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[8]),
        .Q(csrbank6_ien1_w[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[41] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[9]),
        .Q(csrbank6_ien1_w[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[42] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[10]),
        .Q(csrbank6_ien1_w[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[43] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[11]),
        .Q(csrbank6_ien1_w[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[44] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[12]),
        .Q(csrbank6_ien1_w[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[45] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[13]),
        .Q(csrbank6_ien1_w[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[46] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[14]),
        .Q(csrbank6_ien1_w[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[47] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[15]),
        .Q(csrbank6_ien1_w[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[48] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[16]),
        .Q(csrbank6_ien1_w[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[49] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[17]),
        .Q(csrbank6_ien1_w[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[4] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[4]),
        .Q(\la_ien_storage_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[50] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[18]),
        .Q(csrbank6_ien1_w[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[51] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[19]),
        .Q(csrbank6_ien1_w[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[52] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[20]),
        .Q(csrbank6_ien1_w[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[53] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[21]),
        .Q(csrbank6_ien1_w[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[54] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[22]),
        .Q(csrbank6_ien1_w[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[55] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[23]),
        .Q(csrbank6_ien1_w[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[56] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[24]),
        .Q(csrbank6_ien1_w[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[57] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[25]),
        .Q(csrbank6_ien1_w[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[58] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[26]),
        .Q(csrbank6_ien1_w[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[59] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[27]),
        .Q(csrbank6_ien1_w[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[5] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[5]),
        .Q(\la_ien_storage_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[60] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[28]),
        .Q(csrbank6_ien1_w[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[61] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[29]),
        .Q(csrbank6_ien1_w[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[62] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[30]),
        .Q(csrbank6_ien1_w[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[63] 
       (.C(clock),
        .CE(VexRiscv_n_235),
        .D(mgmtsoc_dat_w[31]),
        .Q(csrbank6_ien1_w[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[64] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(csrbank6_ien2_w[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[65] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[1]),
        .Q(csrbank6_ien2_w[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[66] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[2]),
        .Q(csrbank6_ien2_w[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[67] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[3]),
        .Q(csrbank6_ien2_w[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[68] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[4]),
        .Q(csrbank6_ien2_w[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[69] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[5]),
        .Q(csrbank6_ien2_w[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[6] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[6]),
        .Q(\la_ien_storage_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[70] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[6]),
        .Q(csrbank6_ien2_w[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[71] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[7]),
        .Q(csrbank6_ien2_w[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[72] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[8]),
        .Q(csrbank6_ien2_w[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[73] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[9]),
        .Q(csrbank6_ien2_w[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[74] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[10]),
        .Q(csrbank6_ien2_w[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[75] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[11]),
        .Q(csrbank6_ien2_w[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[76] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[12]),
        .Q(csrbank6_ien2_w[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[77] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[13]),
        .Q(csrbank6_ien2_w[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[78] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[14]),
        .Q(csrbank6_ien2_w[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[79] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[15]),
        .Q(csrbank6_ien2_w[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[7] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[7]),
        .Q(\la_ien_storage_reg_n_0_[7] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[80] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[16]),
        .Q(csrbank6_ien2_w[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[81] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[17]),
        .Q(csrbank6_ien2_w[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[82] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[18]),
        .Q(csrbank6_ien2_w[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[83] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[19]),
        .Q(csrbank6_ien2_w[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[84] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[20]),
        .Q(csrbank6_ien2_w[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[85] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[21]),
        .Q(csrbank6_ien2_w[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[86] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[22]),
        .Q(csrbank6_ien2_w[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[87] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[23]),
        .Q(csrbank6_ien2_w[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[88] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[24]),
        .Q(csrbank6_ien2_w[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[89] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[25]),
        .Q(csrbank6_ien2_w[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[8] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[8]),
        .Q(\la_ien_storage_reg_n_0_[8] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[90] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[26]),
        .Q(csrbank6_ien2_w[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[91] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[27]),
        .Q(csrbank6_ien2_w[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[92] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[28]),
        .Q(csrbank6_ien2_w[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[93] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[29]),
        .Q(csrbank6_ien2_w[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[94] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[30]),
        .Q(csrbank6_ien2_w[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[95] 
       (.C(clock),
        .CE(VexRiscv_n_234),
        .D(mgmtsoc_dat_w[31]),
        .Q(csrbank6_ien2_w[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[96] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(csrbank6_ien3_w[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[97] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[1]),
        .Q(csrbank6_ien3_w[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[98] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[2]),
        .Q(csrbank6_ien3_w[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[99] 
       (.C(clock),
        .CE(VexRiscv_n_233),
        .D(mgmtsoc_dat_w[3]),
        .Q(csrbank6_ien3_w[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_ien_storage_reg[9] 
       (.C(clock),
        .CE(VexRiscv_n_236),
        .D(mgmtsoc_dat_w[9]),
        .Q(\la_ien_storage_reg_n_0_[9] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[0] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(\la_oe_storage_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[100] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[4]),
        .Q(csrbank6_oe3_w[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[101] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[5]),
        .Q(csrbank6_oe3_w[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[102] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[6]),
        .Q(csrbank6_oe3_w[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[103] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[7]),
        .Q(csrbank6_oe3_w[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[104] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[8]),
        .Q(csrbank6_oe3_w[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[105] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[9]),
        .Q(csrbank6_oe3_w[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[106] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[10]),
        .Q(csrbank6_oe3_w[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[107] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[11]),
        .Q(csrbank6_oe3_w[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[108] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[12]),
        .Q(csrbank6_oe3_w[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[109] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[13]),
        .Q(csrbank6_oe3_w[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[10] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[10]),
        .Q(\la_oe_storage_reg_n_0_[10] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[110] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[14]),
        .Q(csrbank6_oe3_w[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[111] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[15]),
        .Q(csrbank6_oe3_w[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[112] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[16]),
        .Q(csrbank6_oe3_w[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[113] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[17]),
        .Q(csrbank6_oe3_w[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[114] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[18]),
        .Q(csrbank6_oe3_w[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[115] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[19]),
        .Q(csrbank6_oe3_w[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[116] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[20]),
        .Q(csrbank6_oe3_w[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[117] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[21]),
        .Q(csrbank6_oe3_w[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[118] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[22]),
        .Q(csrbank6_oe3_w[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[119] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[23]),
        .Q(csrbank6_oe3_w[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[11] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[11]),
        .Q(\la_oe_storage_reg_n_0_[11] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[120] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[24]),
        .Q(csrbank6_oe3_w[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[121] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[25]),
        .Q(csrbank6_oe3_w[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[122] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[26]),
        .Q(csrbank6_oe3_w[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[123] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[27]),
        .Q(csrbank6_oe3_w[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[124] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[28]),
        .Q(csrbank6_oe3_w[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[125] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[29]),
        .Q(csrbank6_oe3_w[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[126] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[30]),
        .Q(csrbank6_oe3_w[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[127] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[31]),
        .Q(csrbank6_oe3_w[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[12] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[12]),
        .Q(\la_oe_storage_reg_n_0_[12] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[13] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[13]),
        .Q(\la_oe_storage_reg_n_0_[13] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[14] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[14]),
        .Q(\la_oe_storage_reg_n_0_[14] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[15] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[15]),
        .Q(\la_oe_storage_reg_n_0_[15] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[16] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[16]),
        .Q(\la_oe_storage_reg_n_0_[16] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[17] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[17]),
        .Q(\la_oe_storage_reg_n_0_[17] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[18] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[18]),
        .Q(\la_oe_storage_reg_n_0_[18] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[19] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[19]),
        .Q(\la_oe_storage_reg_n_0_[19] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[1] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[1]),
        .Q(\la_oe_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[20] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[20]),
        .Q(\la_oe_storage_reg_n_0_[20] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[21] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[21]),
        .Q(\la_oe_storage_reg_n_0_[21] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[22] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[22]),
        .Q(\la_oe_storage_reg_n_0_[22] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[23] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[23]),
        .Q(\la_oe_storage_reg_n_0_[23] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[24] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[24]),
        .Q(\la_oe_storage_reg_n_0_[24] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[25] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[25]),
        .Q(\la_oe_storage_reg_n_0_[25] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[26] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[26]),
        .Q(\la_oe_storage_reg_n_0_[26] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[27] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[27]),
        .Q(\la_oe_storage_reg_n_0_[27] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[28] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[28]),
        .Q(\la_oe_storage_reg_n_0_[28] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[29] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[29]),
        .Q(\la_oe_storage_reg_n_0_[29] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[2] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[2]),
        .Q(\la_oe_storage_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[30] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[30]),
        .Q(\la_oe_storage_reg_n_0_[30] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[31] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[31]),
        .Q(\la_oe_storage_reg_n_0_[31] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[32] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(csrbank6_oe1_w[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[33] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[1]),
        .Q(csrbank6_oe1_w[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[34] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[2]),
        .Q(csrbank6_oe1_w[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[35] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[3]),
        .Q(csrbank6_oe1_w[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[36] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[4]),
        .Q(csrbank6_oe1_w[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[37] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[5]),
        .Q(csrbank6_oe1_w[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[38] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[6]),
        .Q(csrbank6_oe1_w[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[39] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[7]),
        .Q(csrbank6_oe1_w[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[3] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[3]),
        .Q(\la_oe_storage_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[40] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[8]),
        .Q(csrbank6_oe1_w[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[41] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[9]),
        .Q(csrbank6_oe1_w[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[42] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[10]),
        .Q(csrbank6_oe1_w[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[43] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[11]),
        .Q(csrbank6_oe1_w[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[44] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[12]),
        .Q(csrbank6_oe1_w[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[45] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[13]),
        .Q(csrbank6_oe1_w[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[46] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[14]),
        .Q(csrbank6_oe1_w[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[47] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[15]),
        .Q(csrbank6_oe1_w[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[48] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[16]),
        .Q(csrbank6_oe1_w[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[49] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[17]),
        .Q(csrbank6_oe1_w[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[4] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[4]),
        .Q(\la_oe_storage_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[50] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[18]),
        .Q(csrbank6_oe1_w[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[51] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[19]),
        .Q(csrbank6_oe1_w[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[52] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[20]),
        .Q(csrbank6_oe1_w[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[53] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[21]),
        .Q(csrbank6_oe1_w[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[54] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[22]),
        .Q(csrbank6_oe1_w[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[55] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[23]),
        .Q(csrbank6_oe1_w[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[56] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[24]),
        .Q(csrbank6_oe1_w[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[57] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[25]),
        .Q(csrbank6_oe1_w[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[58] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[26]),
        .Q(csrbank6_oe1_w[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[59] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[27]),
        .Q(csrbank6_oe1_w[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[5] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[5]),
        .Q(\la_oe_storage_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[60] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[28]),
        .Q(csrbank6_oe1_w[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[61] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[29]),
        .Q(csrbank6_oe1_w[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[62] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[30]),
        .Q(csrbank6_oe1_w[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[63] 
       (.C(clock),
        .CE(VexRiscv_n_245),
        .D(mgmtsoc_dat_w[31]),
        .Q(csrbank6_oe1_w[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[64] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(csrbank6_oe2_w[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[65] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[1]),
        .Q(\la_oe_storage_reg[65]_0 ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[66] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[2]),
        .Q(csrbank6_oe2_w[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[67] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[3]),
        .Q(csrbank6_oe2_w[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[68] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[4]),
        .Q(csrbank6_oe2_w[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[69] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[5]),
        .Q(csrbank6_oe2_w[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[6] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[6]),
        .Q(\la_oe_storage_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[70] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[6]),
        .Q(csrbank6_oe2_w[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[71] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[7]),
        .Q(csrbank6_oe2_w[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[72] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[8]),
        .Q(csrbank6_oe2_w[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[73] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[9]),
        .Q(csrbank6_oe2_w[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[74] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[10]),
        .Q(csrbank6_oe2_w[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[75] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[11]),
        .Q(csrbank6_oe2_w[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[76] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[12]),
        .Q(csrbank6_oe2_w[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[77] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[13]),
        .Q(csrbank6_oe2_w[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[78] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[14]),
        .Q(csrbank6_oe2_w[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[79] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[15]),
        .Q(csrbank6_oe2_w[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[7] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[7]),
        .Q(\la_oe_storage_reg_n_0_[7] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[80] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[16]),
        .Q(csrbank6_oe2_w[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[81] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[17]),
        .Q(csrbank6_oe2_w[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[82] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[18]),
        .Q(csrbank6_oe2_w[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[83] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[19]),
        .Q(csrbank6_oe2_w[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[84] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[20]),
        .Q(csrbank6_oe2_w[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[85] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[21]),
        .Q(csrbank6_oe2_w[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[86] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[22]),
        .Q(csrbank6_oe2_w[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[87] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[23]),
        .Q(csrbank6_oe2_w[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[88] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[24]),
        .Q(csrbank6_oe2_w[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[89] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[25]),
        .Q(csrbank6_oe2_w[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[8] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[8]),
        .Q(\la_oe_storage_reg_n_0_[8] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[90] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[26]),
        .Q(csrbank6_oe2_w[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[91] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[27]),
        .Q(csrbank6_oe2_w[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[92] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[28]),
        .Q(csrbank6_oe2_w[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[93] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[29]),
        .Q(csrbank6_oe2_w[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[94] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[30]),
        .Q(csrbank6_oe2_w[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[95] 
       (.C(clock),
        .CE(VexRiscv_n_244),
        .D(mgmtsoc_dat_w[31]),
        .Q(csrbank6_oe2_w[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[96] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(csrbank6_oe3_w[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[97] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[1]),
        .Q(csrbank6_oe3_w[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[98] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[2]),
        .Q(csrbank6_oe3_w[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[99] 
       (.C(clock),
        .CE(VexRiscv_n_243),
        .D(mgmtsoc_dat_w[3]),
        .Q(csrbank6_oe3_w[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_oe_storage_reg[9] 
       (.C(clock),
        .CE(VexRiscv_n_246),
        .D(mgmtsoc_dat_w[9]),
        .Q(\la_oe_storage_reg_n_0_[9] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[0] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(\la_out_storage_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[100] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[4]),
        .Q(\la_out_storage_reg_n_0_[100] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[101] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[5]),
        .Q(\la_out_storage_reg_n_0_[101] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[102] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[6]),
        .Q(\la_out_storage_reg_n_0_[102] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[103] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[7]),
        .Q(\la_out_storage_reg_n_0_[103] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[104] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[8]),
        .Q(\la_out_storage_reg_n_0_[104] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[105] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[9]),
        .Q(\la_out_storage_reg_n_0_[105] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[106] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[10]),
        .Q(\la_out_storage_reg_n_0_[106] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[107] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[11]),
        .Q(\la_out_storage_reg_n_0_[107] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[108] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[12]),
        .Q(\la_out_storage_reg_n_0_[108] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[109] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[13]),
        .Q(\la_out_storage_reg_n_0_[109] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[10] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[10]),
        .Q(\la_out_storage_reg_n_0_[10] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[110] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[14]),
        .Q(\la_out_storage_reg_n_0_[110] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[111] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[15]),
        .Q(\la_out_storage_reg_n_0_[111] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[112] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[16]),
        .Q(\la_out_storage_reg_n_0_[112] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[113] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[17]),
        .Q(\la_out_storage_reg_n_0_[113] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[114] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[18]),
        .Q(\la_out_storage_reg_n_0_[114] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[115] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[19]),
        .Q(\la_out_storage_reg_n_0_[115] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[116] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[20]),
        .Q(\la_out_storage_reg_n_0_[116] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[117] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[21]),
        .Q(\la_out_storage_reg_n_0_[117] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[118] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[22]),
        .Q(\la_out_storage_reg_n_0_[118] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[119] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[23]),
        .Q(\la_out_storage_reg_n_0_[119] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[11] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[11]),
        .Q(\la_out_storage_reg_n_0_[11] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[120] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[24]),
        .Q(\la_out_storage_reg_n_0_[120] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[121] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[25]),
        .Q(\la_out_storage_reg_n_0_[121] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[122] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[26]),
        .Q(\la_out_storage_reg_n_0_[122] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[123] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[27]),
        .Q(\la_out_storage_reg_n_0_[123] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[124] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[28]),
        .Q(\la_out_storage_reg_n_0_[124] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[125] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[29]),
        .Q(\la_out_storage_reg_n_0_[125] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[126] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[30]),
        .Q(\la_out_storage_reg_n_0_[126] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[127] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[31]),
        .Q(\la_out_storage_reg_n_0_[127] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[12] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[12]),
        .Q(\la_out_storage_reg_n_0_[12] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[13] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[13]),
        .Q(\la_out_storage_reg_n_0_[13] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[14] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[14]),
        .Q(\la_out_storage_reg_n_0_[14] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[15] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[15]),
        .Q(\la_out_storage_reg_n_0_[15] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[16] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[16]),
        .Q(\la_out_storage_reg_n_0_[16] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[17] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[17]),
        .Q(\la_out_storage_reg_n_0_[17] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[18] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[18]),
        .Q(\la_out_storage_reg_n_0_[18] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[19] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[19]),
        .Q(\la_out_storage_reg_n_0_[19] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[1] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[1]),
        .Q(\la_out_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[20] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[20]),
        .Q(\la_out_storage_reg_n_0_[20] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[21] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[21]),
        .Q(\la_out_storage_reg_n_0_[21] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[22] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[22]),
        .Q(\la_out_storage_reg_n_0_[22] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[23] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[23]),
        .Q(\la_out_storage_reg_n_0_[23] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[24] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[24]),
        .Q(\la_out_storage_reg_n_0_[24] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[25] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[25]),
        .Q(\la_out_storage_reg_n_0_[25] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[26] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[26]),
        .Q(\la_out_storage_reg_n_0_[26] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[27] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[27]),
        .Q(\la_out_storage_reg_n_0_[27] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[28] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[28]),
        .Q(\la_out_storage_reg_n_0_[28] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[29] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[29]),
        .Q(\la_out_storage_reg_n_0_[29] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[2] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[2]),
        .Q(\la_out_storage_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[30] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[30]),
        .Q(\la_out_storage_reg_n_0_[30] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[31] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[31]),
        .Q(\la_out_storage_reg_n_0_[31] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[32] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(la_data_in_user[32]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[33] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[1]),
        .Q(la_data_in_user[33]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[34] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[2]),
        .Q(la_data_in_user[34]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[35] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[3]),
        .Q(la_data_in_user[35]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[36] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[4]),
        .Q(la_data_in_user[36]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[37] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[5]),
        .Q(la_data_in_user[37]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[38] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[6]),
        .Q(la_data_in_user[38]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[39] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[7]),
        .Q(la_data_in_user[39]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[3] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[3]),
        .Q(\la_out_storage_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[40] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[8]),
        .Q(la_data_in_user[40]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[41] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[9]),
        .Q(la_data_in_user[41]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[42] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[10]),
        .Q(la_data_in_user[42]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[43] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[11]),
        .Q(la_data_in_user[43]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[44] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[12]),
        .Q(la_data_in_user[44]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[45] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[13]),
        .Q(la_data_in_user[45]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[46] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[14]),
        .Q(la_data_in_user[46]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[47] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[15]),
        .Q(la_data_in_user[47]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[48] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[16]),
        .Q(la_data_in_user[48]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[49] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[17]),
        .Q(la_data_in_user[49]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[4] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[4]),
        .Q(\la_out_storage_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[50] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[18]),
        .Q(la_data_in_user[50]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[51] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[19]),
        .Q(la_data_in_user[51]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[52] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[20]),
        .Q(la_data_in_user[52]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[53] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[21]),
        .Q(la_data_in_user[53]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[54] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[22]),
        .Q(la_data_in_user[54]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[55] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[23]),
        .Q(la_data_in_user[55]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[56] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[24]),
        .Q(la_data_in_user[56]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[57] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[25]),
        .Q(la_data_in_user[57]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[58] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[26]),
        .Q(la_data_in_user[58]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[59] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[27]),
        .Q(la_data_in_user[59]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[5] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[5]),
        .Q(\la_out_storage_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[60] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[28]),
        .Q(la_data_in_user[60]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[61] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[29]),
        .Q(la_data_in_user[61]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[62] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[30]),
        .Q(la_data_in_user[62]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[63] 
       (.C(clock),
        .CE(VexRiscv_n_241),
        .D(mgmtsoc_dat_w[31]),
        .Q(la_data_in_user[63]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[64] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(la_data_in_user[64]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[65] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[1]),
        .Q(\la_out_storage_reg[65]_0 ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[66] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[2]),
        .Q(\la_out_storage_reg_n_0_[66] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[67] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[3]),
        .Q(\la_out_storage_reg_n_0_[67] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[68] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[4]),
        .Q(\la_out_storage_reg_n_0_[68] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[69] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[5]),
        .Q(\la_out_storage_reg_n_0_[69] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[6] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[6]),
        .Q(\la_out_storage_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[70] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[6]),
        .Q(\la_out_storage_reg_n_0_[70] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[71] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[7]),
        .Q(\la_out_storage_reg_n_0_[71] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[72] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[8]),
        .Q(\la_out_storage_reg_n_0_[72] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[73] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[9]),
        .Q(\la_out_storage_reg_n_0_[73] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[74] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[10]),
        .Q(\la_out_storage_reg_n_0_[74] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[75] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[11]),
        .Q(\la_out_storage_reg_n_0_[75] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[76] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[12]),
        .Q(\la_out_storage_reg_n_0_[76] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[77] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[13]),
        .Q(\la_out_storage_reg_n_0_[77] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[78] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[14]),
        .Q(\la_out_storage_reg_n_0_[78] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[79] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[15]),
        .Q(\la_out_storage_reg_n_0_[79] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[7] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[7]),
        .Q(\la_out_storage_reg_n_0_[7] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[80] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[16]),
        .Q(\la_out_storage_reg_n_0_[80] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[81] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[17]),
        .Q(\la_out_storage_reg_n_0_[81] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[82] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[18]),
        .Q(\la_out_storage_reg_n_0_[82] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[83] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[19]),
        .Q(\la_out_storage_reg_n_0_[83] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[84] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[20]),
        .Q(\la_out_storage_reg_n_0_[84] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[85] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[21]),
        .Q(\la_out_storage_reg_n_0_[85] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[86] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[22]),
        .Q(\la_out_storage_reg_n_0_[86] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[87] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[23]),
        .Q(\la_out_storage_reg_n_0_[87] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[88] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[24]),
        .Q(\la_out_storage_reg_n_0_[88] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[89] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[25]),
        .Q(\la_out_storage_reg_n_0_[89] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[8] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[8]),
        .Q(\la_out_storage_reg_n_0_[8] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[90] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[26]),
        .Q(\la_out_storage_reg_n_0_[90] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[91] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[27]),
        .Q(\la_out_storage_reg_n_0_[91] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[92] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[28]),
        .Q(\la_out_storage_reg_n_0_[92] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[93] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[29]),
        .Q(\la_out_storage_reg_n_0_[93] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[94] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[30]),
        .Q(\la_out_storage_reg_n_0_[94] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[95] 
       (.C(clock),
        .CE(VexRiscv_n_240),
        .D(mgmtsoc_dat_w[31]),
        .Q(\la_out_storage_reg_n_0_[95] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[96] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(\la_out_storage_reg_n_0_[96] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[97] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[1]),
        .Q(\la_out_storage_reg_n_0_[97] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[98] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[2]),
        .Q(\la_out_storage_reg_n_0_[98] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[99] 
       (.C(clock),
        .CE(VexRiscv_n_239),
        .D(mgmtsoc_dat_w[3]),
        .Q(\la_out_storage_reg_n_0_[99] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \la_out_storage_reg[9] 
       (.C(clock),
        .CE(VexRiscv_n_242),
        .D(mgmtsoc_dat_w[9]),
        .Q(\la_out_storage_reg_n_0_[9] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    litespi_grant_reg
       (.C(clock),
        .CE(1'b1),
        .D(litespi_grant_reg_0),
        .Q(litespi_grant),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFE0F)) 
    \litespi_state[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\litespi_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFAABBFFEBBBAA)) 
    \litespi_state[1]_i_1 
       (.I0(\litespi_state[1]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\litespi_state[1]_i_3_n_0 ),
        .I5(Q[0]),
        .O(\litespi_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \litespi_state[1]_i_2 
       (.I0(\litespi_state[1]_i_4_n_0 ),
        .I1(\litespi_state[1]_i_5_n_0 ),
        .I2(Q[3]),
        .I3(\mgmtsoc_litespimmap_storage_reg_n_0_[0] ),
        .I4(\mgmtsoc_litespimmap_storage_reg_n_0_[1] ),
        .O(\litespi_state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \litespi_state[1]_i_3 
       (.I0(mgmtsoc_litespimmap_burst_cs),
        .I1(mgmtsoc_litespimmap_cs2),
        .O(\litespi_state[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \litespi_state[1]_i_4 
       (.I0(\mgmtsoc_litespimmap_storage_reg_n_0_[5] ),
        .I1(\mgmtsoc_litespimmap_storage_reg_n_0_[4] ),
        .I2(\mgmtsoc_litespimmap_storage_reg_n_0_[3] ),
        .I3(\mgmtsoc_litespimmap_storage_reg_n_0_[2] ),
        .O(\litespi_state[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \litespi_state[1]_i_5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\mgmtsoc_litespimmap_storage_reg_n_0_[7] ),
        .I3(\mgmtsoc_litespimmap_storage_reg_n_0_[6] ),
        .O(\litespi_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0C055FFC080AA40)) 
    \litespi_state[2]_i_1 
       (.I0(Q[1]),
        .I1(mgmtsoc_litespimmap_burst_cs),
        .I2(mgmtsoc_litespimmap_cs2),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\litespi_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \litespi_state[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\litespi_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFFA9)) 
    \litespi_state[3]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\litespi_state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \litespi_state[3]_i_6 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(\litespi_state[3]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \litespi_state_reg[0] 
       (.C(clock),
        .CE(VexRiscv_n_379),
        .D(\litespi_state[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \litespi_state_reg[1] 
       (.C(clock),
        .CE(VexRiscv_n_379),
        .D(\litespi_state[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \litespi_state_reg[2] 
       (.C(clock),
        .CE(VexRiscv_n_379),
        .D(\litespi_state[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \litespi_state_reg[3] 
       (.C(clock),
        .CE(VexRiscv_n_379),
        .D(\litespi_state[3]_i_2_n_0 ),
        .Q(Q[3]),
        .R(int_rst));
  LUT3 #(
    .INIT(8'hB0)) 
    \memdat_1[7]_i_1 
       (.I0(rs232phy_rs232phytx_state_reg_0),
        .I1(uart_tx_fifo_readable),
        .I2(uart_tx_fifo_syncfifo_readable),
        .O(uart_tx_fifo_syncfifo_re));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \memdat_1[7]_i_2 
       (.I0(rs232phy_rs232phytx_state),
        .I1(uart_phy_tx_tick_reg_0),
        .I2(uart_phy_tx_count_reg[0]),
        .I3(uart_phy_tx_count_reg[1]),
        .I4(uart_phy_tx_count_reg[2]),
        .I5(uart_phy_tx_count_reg[3]),
        .O(rs232phy_rs232phytx_state_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \memdat_1[7]_i_3 
       (.I0(uart_tx_fifo_level0_reg[2]),
        .I1(uart_tx_fifo_level0_reg[3]),
        .I2(uart_tx_fifo_level0_reg[4]),
        .I3(uart_tx_fifo_level0_reg[1]),
        .I4(uart_tx_fifo_level0_reg[0]),
        .O(uart_tx_fifo_syncfifo_readable));
  FDRE \memdat_1_reg[0] 
       (.C(clock),
        .CE(uart_tx_fifo_syncfifo_re),
        .D(memdat_10[0]),
        .Q(memdat_1[0]),
        .R(1'b0));
  FDRE \memdat_1_reg[1] 
       (.C(clock),
        .CE(uart_tx_fifo_syncfifo_re),
        .D(memdat_10[1]),
        .Q(memdat_1[1]),
        .R(1'b0));
  FDRE \memdat_1_reg[2] 
       (.C(clock),
        .CE(uart_tx_fifo_syncfifo_re),
        .D(memdat_10[2]),
        .Q(memdat_1[2]),
        .R(1'b0));
  FDRE \memdat_1_reg[3] 
       (.C(clock),
        .CE(uart_tx_fifo_syncfifo_re),
        .D(memdat_10[3]),
        .Q(memdat_1[3]),
        .R(1'b0));
  FDRE \memdat_1_reg[4] 
       (.C(clock),
        .CE(uart_tx_fifo_syncfifo_re),
        .D(memdat_10[4]),
        .Q(memdat_1[4]),
        .R(1'b0));
  FDRE \memdat_1_reg[5] 
       (.C(clock),
        .CE(uart_tx_fifo_syncfifo_re),
        .D(memdat_10[5]),
        .Q(memdat_1[5]),
        .R(1'b0));
  FDRE \memdat_1_reg[6] 
       (.C(clock),
        .CE(uart_tx_fifo_syncfifo_re),
        .D(memdat_10[6]),
        .Q(memdat_1[6]),
        .R(1'b0));
  FDRE \memdat_1_reg[7] 
       (.C(clock),
        .CE(uart_tx_fifo_syncfifo_re),
        .D(memdat_10[7]),
        .Q(memdat_1[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hD500)) 
    \memdat_3[7]_i_1 
       (.I0(uart_rx_fifo_readable),
        .I1(uart_pending_re),
        .I2(\uart_pending_r_reg[1]_0 ),
        .I3(uart_rx_fifo_syncfifo_readable),
        .O(uart_rx_fifo_rdport_re));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \memdat_3[7]_i_2 
       (.I0(uart_rx_fifo_level0_reg[1]),
        .I1(uart_rx_fifo_level0_reg[0]),
        .I2(uart_rx_fifo_level0_reg[2]),
        .I3(uart_rx_fifo_level0_reg[3]),
        .I4(uart_rx_fifo_level0_reg[4]),
        .O(uart_rx_fifo_syncfifo_readable));
  FDRE \memdat_3_reg[0] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(memdat_30[0]),
        .Q(memdat_3[0]),
        .R(1'b0));
  FDRE \memdat_3_reg[1] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(memdat_30[1]),
        .Q(memdat_3[1]),
        .R(1'b0));
  FDRE \memdat_3_reg[2] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(memdat_30[2]),
        .Q(memdat_3[2]),
        .R(1'b0));
  FDRE \memdat_3_reg[3] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(memdat_30[3]),
        .Q(memdat_3[3]),
        .R(1'b0));
  FDRE \memdat_3_reg[4] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(memdat_30[4]),
        .Q(memdat_3[4]),
        .R(1'b0));
  FDRE \memdat_3_reg[5] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(memdat_30[5]),
        .Q(memdat_3[5]),
        .R(1'b0));
  FDRE \memdat_3_reg[6] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(memdat_30[6]),
        .Q(memdat_3[6]),
        .R(1'b0));
  FDRE \memdat_3_reg[7] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(memdat_30[7]),
        .Q(memdat_3[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \mgmtsoc_bus_errors[0]_i_1 
       (.I0(\mgmtsoc_bus_errors[0]_i_3_n_0 ),
        .I1(\mgmtsoc_bus_errors[0]_i_4_n_0 ),
        .I2(\mgmtsoc_bus_errors[0]_i_5_n_0 ),
        .O(mgmtsoc_bus_errors));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \mgmtsoc_bus_errors[0]_i_10 
       (.I0(mgmtsoc_bus_errors_reg[27]),
        .I1(mgmtsoc_bus_errors_reg[26]),
        .I2(mgmtsoc_bus_errors_reg[25]),
        .I3(mgmtsoc_bus_errors_reg[24]),
        .I4(\mgmtsoc_bus_errors[0]_i_11_n_0 ),
        .O(\mgmtsoc_bus_errors[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mgmtsoc_bus_errors[0]_i_11 
       (.I0(mgmtsoc_bus_errors_reg[28]),
        .I1(mgmtsoc_bus_errors_reg[29]),
        .I2(mgmtsoc_bus_errors_reg[31]),
        .I3(mgmtsoc_bus_errors_reg[30]),
        .O(\mgmtsoc_bus_errors[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h70F0F0F0)) 
    \mgmtsoc_bus_errors[0]_i_3 
       (.I0(mgmtsoc_bus_errors_reg[2]),
        .I1(mgmtsoc_bus_errors_reg[3]),
        .I2(error),
        .I3(mgmtsoc_bus_errors_reg[4]),
        .I4(mgmtsoc_bus_errors_reg[5]),
        .O(\mgmtsoc_bus_errors[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF00FF00FF00FF00)) 
    \mgmtsoc_bus_errors[0]_i_4 
       (.I0(\mgmtsoc_bus_errors[0]_i_7_n_0 ),
        .I1(mgmtsoc_bus_errors_reg[15]),
        .I2(mgmtsoc_bus_errors_reg[14]),
        .I3(error),
        .I4(mgmtsoc_bus_errors_reg[0]),
        .I5(mgmtsoc_bus_errors_reg[1]),
        .O(\mgmtsoc_bus_errors[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF70F0F0F0)) 
    \mgmtsoc_bus_errors[0]_i_5 
       (.I0(mgmtsoc_bus_errors_reg[9]),
        .I1(mgmtsoc_bus_errors_reg[8]),
        .I2(error),
        .I3(mgmtsoc_bus_errors_reg[7]),
        .I4(mgmtsoc_bus_errors_reg[6]),
        .I5(\mgmtsoc_bus_errors[0]_i_8_n_0 ),
        .O(\mgmtsoc_bus_errors[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_bus_errors[0]_i_6 
       (.I0(mgmtsoc_bus_errors_reg[0]),
        .O(\mgmtsoc_bus_errors[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \mgmtsoc_bus_errors[0]_i_7 
       (.I0(\mgmtsoc_bus_errors[0]_i_9_n_0 ),
        .I1(mgmtsoc_bus_errors_reg[16]),
        .I2(mgmtsoc_bus_errors_reg[17]),
        .I3(mgmtsoc_bus_errors_reg[18]),
        .I4(mgmtsoc_bus_errors_reg[19]),
        .I5(\mgmtsoc_bus_errors[0]_i_10_n_0 ),
        .O(\mgmtsoc_bus_errors[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h70F0F0F0)) 
    \mgmtsoc_bus_errors[0]_i_8 
       (.I0(mgmtsoc_bus_errors_reg[10]),
        .I1(mgmtsoc_bus_errors_reg[11]),
        .I2(error),
        .I3(mgmtsoc_bus_errors_reg[12]),
        .I4(mgmtsoc_bus_errors_reg[13]),
        .O(\mgmtsoc_bus_errors[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mgmtsoc_bus_errors[0]_i_9 
       (.I0(mgmtsoc_bus_errors_reg[20]),
        .I1(mgmtsoc_bus_errors_reg[21]),
        .I2(mgmtsoc_bus_errors_reg[22]),
        .I3(mgmtsoc_bus_errors_reg[23]),
        .O(\mgmtsoc_bus_errors[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[0] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[0]_i_2_n_7 ),
        .Q(mgmtsoc_bus_errors_reg[0]),
        .R(int_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mgmtsoc_bus_errors_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\mgmtsoc_bus_errors_reg[0]_i_2_n_0 ,\mgmtsoc_bus_errors_reg[0]_i_2_n_1 ,\mgmtsoc_bus_errors_reg[0]_i_2_n_2 ,\mgmtsoc_bus_errors_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\mgmtsoc_bus_errors_reg[0]_i_2_n_4 ,\mgmtsoc_bus_errors_reg[0]_i_2_n_5 ,\mgmtsoc_bus_errors_reg[0]_i_2_n_6 ,\mgmtsoc_bus_errors_reg[0]_i_2_n_7 }),
        .S({mgmtsoc_bus_errors_reg[3:1],\mgmtsoc_bus_errors[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[10] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[8]_i_1_n_5 ),
        .Q(mgmtsoc_bus_errors_reg[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[11] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[8]_i_1_n_4 ),
        .Q(mgmtsoc_bus_errors_reg[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[12] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[12]_i_1_n_7 ),
        .Q(mgmtsoc_bus_errors_reg[12]),
        .R(int_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mgmtsoc_bus_errors_reg[12]_i_1 
       (.CI(\mgmtsoc_bus_errors_reg[8]_i_1_n_0 ),
        .CO({\mgmtsoc_bus_errors_reg[12]_i_1_n_0 ,\mgmtsoc_bus_errors_reg[12]_i_1_n_1 ,\mgmtsoc_bus_errors_reg[12]_i_1_n_2 ,\mgmtsoc_bus_errors_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mgmtsoc_bus_errors_reg[12]_i_1_n_4 ,\mgmtsoc_bus_errors_reg[12]_i_1_n_5 ,\mgmtsoc_bus_errors_reg[12]_i_1_n_6 ,\mgmtsoc_bus_errors_reg[12]_i_1_n_7 }),
        .S(mgmtsoc_bus_errors_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[13] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[12]_i_1_n_6 ),
        .Q(mgmtsoc_bus_errors_reg[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[14] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[12]_i_1_n_5 ),
        .Q(mgmtsoc_bus_errors_reg[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[15] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[12]_i_1_n_4 ),
        .Q(mgmtsoc_bus_errors_reg[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[16] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[16]_i_1_n_7 ),
        .Q(mgmtsoc_bus_errors_reg[16]),
        .R(int_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mgmtsoc_bus_errors_reg[16]_i_1 
       (.CI(\mgmtsoc_bus_errors_reg[12]_i_1_n_0 ),
        .CO({\mgmtsoc_bus_errors_reg[16]_i_1_n_0 ,\mgmtsoc_bus_errors_reg[16]_i_1_n_1 ,\mgmtsoc_bus_errors_reg[16]_i_1_n_2 ,\mgmtsoc_bus_errors_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mgmtsoc_bus_errors_reg[16]_i_1_n_4 ,\mgmtsoc_bus_errors_reg[16]_i_1_n_5 ,\mgmtsoc_bus_errors_reg[16]_i_1_n_6 ,\mgmtsoc_bus_errors_reg[16]_i_1_n_7 }),
        .S(mgmtsoc_bus_errors_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[17] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[16]_i_1_n_6 ),
        .Q(mgmtsoc_bus_errors_reg[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[18] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[16]_i_1_n_5 ),
        .Q(mgmtsoc_bus_errors_reg[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[19] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[16]_i_1_n_4 ),
        .Q(mgmtsoc_bus_errors_reg[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[1] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[0]_i_2_n_6 ),
        .Q(mgmtsoc_bus_errors_reg[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[20] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[20]_i_1_n_7 ),
        .Q(mgmtsoc_bus_errors_reg[20]),
        .R(int_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mgmtsoc_bus_errors_reg[20]_i_1 
       (.CI(\mgmtsoc_bus_errors_reg[16]_i_1_n_0 ),
        .CO({\mgmtsoc_bus_errors_reg[20]_i_1_n_0 ,\mgmtsoc_bus_errors_reg[20]_i_1_n_1 ,\mgmtsoc_bus_errors_reg[20]_i_1_n_2 ,\mgmtsoc_bus_errors_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mgmtsoc_bus_errors_reg[20]_i_1_n_4 ,\mgmtsoc_bus_errors_reg[20]_i_1_n_5 ,\mgmtsoc_bus_errors_reg[20]_i_1_n_6 ,\mgmtsoc_bus_errors_reg[20]_i_1_n_7 }),
        .S(mgmtsoc_bus_errors_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[21] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[20]_i_1_n_6 ),
        .Q(mgmtsoc_bus_errors_reg[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[22] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[20]_i_1_n_5 ),
        .Q(mgmtsoc_bus_errors_reg[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[23] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[20]_i_1_n_4 ),
        .Q(mgmtsoc_bus_errors_reg[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[24] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[24]_i_1_n_7 ),
        .Q(mgmtsoc_bus_errors_reg[24]),
        .R(int_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mgmtsoc_bus_errors_reg[24]_i_1 
       (.CI(\mgmtsoc_bus_errors_reg[20]_i_1_n_0 ),
        .CO({\mgmtsoc_bus_errors_reg[24]_i_1_n_0 ,\mgmtsoc_bus_errors_reg[24]_i_1_n_1 ,\mgmtsoc_bus_errors_reg[24]_i_1_n_2 ,\mgmtsoc_bus_errors_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mgmtsoc_bus_errors_reg[24]_i_1_n_4 ,\mgmtsoc_bus_errors_reg[24]_i_1_n_5 ,\mgmtsoc_bus_errors_reg[24]_i_1_n_6 ,\mgmtsoc_bus_errors_reg[24]_i_1_n_7 }),
        .S(mgmtsoc_bus_errors_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[25] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[24]_i_1_n_6 ),
        .Q(mgmtsoc_bus_errors_reg[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[26] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[24]_i_1_n_5 ),
        .Q(mgmtsoc_bus_errors_reg[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[27] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[24]_i_1_n_4 ),
        .Q(mgmtsoc_bus_errors_reg[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[28] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[28]_i_1_n_7 ),
        .Q(mgmtsoc_bus_errors_reg[28]),
        .R(int_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mgmtsoc_bus_errors_reg[28]_i_1 
       (.CI(\mgmtsoc_bus_errors_reg[24]_i_1_n_0 ),
        .CO({\NLW_mgmtsoc_bus_errors_reg[28]_i_1_CO_UNCONNECTED [3],\mgmtsoc_bus_errors_reg[28]_i_1_n_1 ,\mgmtsoc_bus_errors_reg[28]_i_1_n_2 ,\mgmtsoc_bus_errors_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mgmtsoc_bus_errors_reg[28]_i_1_n_4 ,\mgmtsoc_bus_errors_reg[28]_i_1_n_5 ,\mgmtsoc_bus_errors_reg[28]_i_1_n_6 ,\mgmtsoc_bus_errors_reg[28]_i_1_n_7 }),
        .S(mgmtsoc_bus_errors_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[29] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[28]_i_1_n_6 ),
        .Q(mgmtsoc_bus_errors_reg[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[2] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[0]_i_2_n_5 ),
        .Q(mgmtsoc_bus_errors_reg[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[30] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[28]_i_1_n_5 ),
        .Q(mgmtsoc_bus_errors_reg[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[31] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[28]_i_1_n_4 ),
        .Q(mgmtsoc_bus_errors_reg[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[3] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[0]_i_2_n_4 ),
        .Q(mgmtsoc_bus_errors_reg[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[4] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[4]_i_1_n_7 ),
        .Q(mgmtsoc_bus_errors_reg[4]),
        .R(int_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mgmtsoc_bus_errors_reg[4]_i_1 
       (.CI(\mgmtsoc_bus_errors_reg[0]_i_2_n_0 ),
        .CO({\mgmtsoc_bus_errors_reg[4]_i_1_n_0 ,\mgmtsoc_bus_errors_reg[4]_i_1_n_1 ,\mgmtsoc_bus_errors_reg[4]_i_1_n_2 ,\mgmtsoc_bus_errors_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mgmtsoc_bus_errors_reg[4]_i_1_n_4 ,\mgmtsoc_bus_errors_reg[4]_i_1_n_5 ,\mgmtsoc_bus_errors_reg[4]_i_1_n_6 ,\mgmtsoc_bus_errors_reg[4]_i_1_n_7 }),
        .S(mgmtsoc_bus_errors_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[5] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[4]_i_1_n_6 ),
        .Q(mgmtsoc_bus_errors_reg[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[6] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[4]_i_1_n_5 ),
        .Q(mgmtsoc_bus_errors_reg[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[7] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[4]_i_1_n_4 ),
        .Q(mgmtsoc_bus_errors_reg[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[8] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[8]_i_1_n_7 ),
        .Q(mgmtsoc_bus_errors_reg[8]),
        .R(int_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mgmtsoc_bus_errors_reg[8]_i_1 
       (.CI(\mgmtsoc_bus_errors_reg[4]_i_1_n_0 ),
        .CO({\mgmtsoc_bus_errors_reg[8]_i_1_n_0 ,\mgmtsoc_bus_errors_reg[8]_i_1_n_1 ,\mgmtsoc_bus_errors_reg[8]_i_1_n_2 ,\mgmtsoc_bus_errors_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mgmtsoc_bus_errors_reg[8]_i_1_n_4 ,\mgmtsoc_bus_errors_reg[8]_i_1_n_5 ,\mgmtsoc_bus_errors_reg[8]_i_1_n_6 ,\mgmtsoc_bus_errors_reg[8]_i_1_n_7 }),
        .S(mgmtsoc_bus_errors_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_bus_errors_reg[9] 
       (.C(clock),
        .CE(mgmtsoc_bus_errors),
        .D(\mgmtsoc_bus_errors_reg[8]_i_1_n_6 ),
        .Q(mgmtsoc_bus_errors_reg[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_en_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_114),
        .Q(mgmtsoc_en_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_enable_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_119),
        .Q(mgmtsoc_enable_storage),
        .R(int_rst));
  LUT5 #(
    .INIT(32'hAABFAAAA)) 
    \mgmtsoc_litespimmap_burst_adr[29]_i_1 
       (.I0(VexRiscv_n_423),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    \mgmtsoc_litespimmap_burst_adr[29]_i_5 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\mgmtsoc_litespimmap_burst_adr[29]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[0] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[0]),
        .Q(mgmtsoc_litespimmap_burst_adr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[10] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[10]),
        .Q(mgmtsoc_litespimmap_burst_adr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[11] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[11]),
        .Q(mgmtsoc_litespimmap_burst_adr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[12] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[12]),
        .Q(mgmtsoc_litespimmap_burst_adr[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2 
       (.CI(\mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_0 ),
        .CO({\mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_0 ,\mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_1 ,\mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_2 ,\mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[12:9]),
        .S(mgmtsoc_litespimmap_burst_adr[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[13] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[13]),
        .Q(mgmtsoc_litespimmap_burst_adr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[14] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[14]),
        .Q(mgmtsoc_litespimmap_burst_adr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[15] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[15]),
        .Q(mgmtsoc_litespimmap_burst_adr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[16] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[16]),
        .Q(mgmtsoc_litespimmap_burst_adr[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespimmap_burst_adr_reg[16]_i_2 
       (.CI(\mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_0 ),
        .CO({\mgmtsoc_litespimmap_burst_adr_reg[16]_i_2_n_0 ,\mgmtsoc_litespimmap_burst_adr_reg[16]_i_2_n_1 ,\mgmtsoc_litespimmap_burst_adr_reg[16]_i_2_n_2 ,\mgmtsoc_litespimmap_burst_adr_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[16:13]),
        .S(mgmtsoc_litespimmap_burst_adr[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[17] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[17]),
        .Q(mgmtsoc_litespimmap_burst_adr[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[18] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[18]),
        .Q(mgmtsoc_litespimmap_burst_adr[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[19] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[19]),
        .Q(mgmtsoc_litespimmap_burst_adr[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[1] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[1]),
        .Q(mgmtsoc_litespimmap_burst_adr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[20] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[20]),
        .Q(mgmtsoc_litespimmap_burst_adr[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespimmap_burst_adr_reg[20]_i_2 
       (.CI(\mgmtsoc_litespimmap_burst_adr_reg[16]_i_2_n_0 ),
        .CO({\mgmtsoc_litespimmap_burst_adr_reg[20]_i_2_n_0 ,\mgmtsoc_litespimmap_burst_adr_reg[20]_i_2_n_1 ,\mgmtsoc_litespimmap_burst_adr_reg[20]_i_2_n_2 ,\mgmtsoc_litespimmap_burst_adr_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[20:17]),
        .S(mgmtsoc_litespimmap_burst_adr[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[21] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[21]),
        .Q(mgmtsoc_litespimmap_burst_adr[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[22] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[22]),
        .Q(mgmtsoc_litespimmap_burst_adr[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[23] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[23]),
        .Q(mgmtsoc_litespimmap_burst_adr[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[24] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[24]),
        .Q(mgmtsoc_litespimmap_burst_adr[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2 
       (.CI(\mgmtsoc_litespimmap_burst_adr_reg[20]_i_2_n_0 ),
        .CO({\mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_0 ,\mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_1 ,\mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_2 ,\mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[24:21]),
        .S(mgmtsoc_litespimmap_burst_adr[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[25] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[25]),
        .Q(mgmtsoc_litespimmap_burst_adr[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[26] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[26]),
        .Q(mgmtsoc_litespimmap_burst_adr[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[27] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[27]),
        .Q(mgmtsoc_litespimmap_burst_adr[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[28] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[28]),
        .Q(mgmtsoc_litespimmap_burst_adr[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2 
       (.CI(\mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_0 ),
        .CO({\mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_0 ,\mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_1 ,\mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_2 ,\mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[28:25]),
        .S(mgmtsoc_litespimmap_burst_adr[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[29] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[29]),
        .Q(mgmtsoc_litespimmap_burst_adr[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespimmap_burst_adr_reg[29]_i_4 
       (.CI(\mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_0 ),
        .CO(\NLW_mgmtsoc_litespimmap_burst_adr_reg[29]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mgmtsoc_litespimmap_burst_adr_reg[29]_i_4_O_UNCONNECTED [3:1],mgmtsoc_litespimmap_burst_adr_litespi_next_value10[29]}),
        .S({1'b0,1'b0,1'b0,mgmtsoc_litespimmap_burst_adr[29]}));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[2] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[2]),
        .Q(mgmtsoc_litespimmap_burst_adr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[3] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[3]),
        .Q(mgmtsoc_litespimmap_burst_adr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[4] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[4]),
        .Q(mgmtsoc_litespimmap_burst_adr[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_0 ,\mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_1 ,\mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_2 ,\mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_3 }),
        .CYINIT(mgmtsoc_litespimmap_burst_adr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[4:1]),
        .S(mgmtsoc_litespimmap_burst_adr[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[5] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[5]),
        .Q(mgmtsoc_litespimmap_burst_adr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[6] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[6]),
        .Q(mgmtsoc_litespimmap_burst_adr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[7] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[7]),
        .Q(mgmtsoc_litespimmap_burst_adr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[8] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[8]),
        .Q(mgmtsoc_litespimmap_burst_adr[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2 
       (.CI(\mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_0 ),
        .CO({\mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_0 ,\mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_1 ,\mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_2 ,\mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mgmtsoc_litespimmap_burst_adr_litespi_next_value10[8:5]),
        .S(mgmtsoc_litespimmap_burst_adr[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_burst_adr_reg[9] 
       (.C(clock),
        .CE(mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1),
        .D(mgmtsoc_litespimmap_burst_adr_litespi_next_value1[9]),
        .Q(mgmtsoc_litespimmap_burst_adr[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_litespimmap_burst_cs_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespimmap_burst_cs_reg_0),
        .Q(mgmtsoc_litespimmap_burst_cs),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_litespimmap_count[0]_i_1 
       (.I0(mgmtsoc_litespimmap_count_reg[0]),
        .O(mgmtsoc_litespimmap_count0[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mgmtsoc_litespimmap_count[1]_i_1 
       (.I0(mgmtsoc_litespimmap_count_reg[0]),
        .I1(mgmtsoc_litespimmap_count_reg[1]),
        .O(mgmtsoc_litespimmap_count0[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \mgmtsoc_litespimmap_count[2]_i_1 
       (.I0(mgmtsoc_litespimmap_count_reg[2]),
        .I1(mgmtsoc_litespimmap_count_reg[1]),
        .I2(mgmtsoc_litespimmap_count_reg[0]),
        .O(mgmtsoc_litespimmap_count0[2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \mgmtsoc_litespimmap_count[3]_i_1 
       (.I0(mgmtsoc_litespimmap_count_reg[3]),
        .I1(mgmtsoc_litespimmap_count_reg[0]),
        .I2(mgmtsoc_litespimmap_count_reg[1]),
        .I3(mgmtsoc_litespimmap_count_reg[2]),
        .O(mgmtsoc_litespimmap_count0[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \mgmtsoc_litespimmap_count[4]_i_1 
       (.I0(mgmtsoc_litespimmap_count_reg[4]),
        .I1(mgmtsoc_litespimmap_count_reg[2]),
        .I2(mgmtsoc_litespimmap_count_reg[1]),
        .I3(mgmtsoc_litespimmap_count_reg[0]),
        .I4(mgmtsoc_litespimmap_count_reg[3]),
        .O(mgmtsoc_litespimmap_count0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \mgmtsoc_litespimmap_count[5]_i_1 
       (.I0(mgmtsoc_litespimmap_count_reg[5]),
        .I1(mgmtsoc_litespimmap_count_reg[3]),
        .I2(mgmtsoc_litespimmap_count_reg[0]),
        .I3(mgmtsoc_litespimmap_count_reg[1]),
        .I4(mgmtsoc_litespimmap_count_reg[2]),
        .I5(mgmtsoc_litespimmap_count_reg[4]),
        .O(mgmtsoc_litespimmap_count0[5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \mgmtsoc_litespimmap_count[6]_i_1 
       (.I0(mgmtsoc_litespimmap_count_reg[6]),
        .I1(\mgmtsoc_litespimmap_count[8]_i_4_n_0 ),
        .I2(mgmtsoc_litespimmap_count_reg[5]),
        .O(mgmtsoc_litespimmap_count0[6]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \mgmtsoc_litespimmap_count[7]_i_1 
       (.I0(mgmtsoc_litespimmap_count_reg[7]),
        .I1(mgmtsoc_litespimmap_count_reg[5]),
        .I2(\mgmtsoc_litespimmap_count[8]_i_4_n_0 ),
        .I3(mgmtsoc_litespimmap_count_reg[6]),
        .O(mgmtsoc_litespimmap_count0[7]));
  LUT5 #(
    .INIT(32'hF0F1FFFE)) 
    \mgmtsoc_litespimmap_count[8]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(int_rst),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mgmtsoc_litespimmap_count[8]_i_2 
       (.I0(mgmtsoc_litespimmap_count_reg[7]),
        .I1(mgmtsoc_litespimmap_count_reg[8]),
        .I2(mgmtsoc_litespimmap_count_reg[6]),
        .I3(\mgmtsoc_litespimmap_count[8]_i_4_n_0 ),
        .I4(mgmtsoc_litespimmap_count_reg[5]),
        .O(\mgmtsoc_litespimmap_count_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \mgmtsoc_litespimmap_count[8]_i_3 
       (.I0(mgmtsoc_litespimmap_count_reg[7]),
        .I1(mgmtsoc_litespimmap_count_reg[5]),
        .I2(\mgmtsoc_litespimmap_count[8]_i_4_n_0 ),
        .I3(mgmtsoc_litespimmap_count_reg[6]),
        .I4(mgmtsoc_litespimmap_count_reg[8]),
        .O(mgmtsoc_litespimmap_count0[8]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mgmtsoc_litespimmap_count[8]_i_4 
       (.I0(mgmtsoc_litespimmap_count_reg[3]),
        .I1(mgmtsoc_litespimmap_count_reg[0]),
        .I2(mgmtsoc_litespimmap_count_reg[1]),
        .I3(mgmtsoc_litespimmap_count_reg[2]),
        .I4(mgmtsoc_litespimmap_count_reg[4]),
        .O(\mgmtsoc_litespimmap_count[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_count_reg[0] 
       (.C(clock),
        .CE(\mgmtsoc_litespimmap_count_reg[7]_0 ),
        .D(mgmtsoc_litespimmap_count0[0]),
        .Q(mgmtsoc_litespimmap_count_reg[0]),
        .R(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_count_reg[1] 
       (.C(clock),
        .CE(\mgmtsoc_litespimmap_count_reg[7]_0 ),
        .D(mgmtsoc_litespimmap_count0[1]),
        .Q(mgmtsoc_litespimmap_count_reg[1]),
        .R(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_count_reg[2] 
       (.C(clock),
        .CE(\mgmtsoc_litespimmap_count_reg[7]_0 ),
        .D(mgmtsoc_litespimmap_count0[2]),
        .Q(mgmtsoc_litespimmap_count_reg[2]),
        .R(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_count_reg[3] 
       (.C(clock),
        .CE(\mgmtsoc_litespimmap_count_reg[7]_0 ),
        .D(mgmtsoc_litespimmap_count0[3]),
        .Q(mgmtsoc_litespimmap_count_reg[3]),
        .R(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_count_reg[4] 
       (.C(clock),
        .CE(\mgmtsoc_litespimmap_count_reg[7]_0 ),
        .D(mgmtsoc_litespimmap_count0[4]),
        .Q(mgmtsoc_litespimmap_count_reg[4]),
        .R(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_count_reg[5] 
       (.C(clock),
        .CE(\mgmtsoc_litespimmap_count_reg[7]_0 ),
        .D(mgmtsoc_litespimmap_count0[5]),
        .Q(mgmtsoc_litespimmap_count_reg[5]),
        .R(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_count_reg[6] 
       (.C(clock),
        .CE(\mgmtsoc_litespimmap_count_reg[7]_0 ),
        .D(mgmtsoc_litespimmap_count0[6]),
        .Q(mgmtsoc_litespimmap_count_reg[6]),
        .R(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_count_reg[7] 
       (.C(clock),
        .CE(\mgmtsoc_litespimmap_count_reg[7]_0 ),
        .D(mgmtsoc_litespimmap_count0[7]),
        .Q(mgmtsoc_litespimmap_count_reg[7]),
        .R(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_litespimmap_count_reg[8] 
       (.C(clock),
        .CE(\mgmtsoc_litespimmap_count_reg[7]_0 ),
        .D(mgmtsoc_litespimmap_count0[8]),
        .Q(mgmtsoc_litespimmap_count_reg[8]),
        .S(\mgmtsoc_litespimmap_count[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_storage_reg[0] 
       (.C(clock),
        .CE(csrbank3_mmap_dummy_bits0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(\mgmtsoc_litespimmap_storage_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_storage_reg[1] 
       (.C(clock),
        .CE(csrbank3_mmap_dummy_bits0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(\mgmtsoc_litespimmap_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_storage_reg[2] 
       (.C(clock),
        .CE(csrbank3_mmap_dummy_bits0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(\mgmtsoc_litespimmap_storage_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_storage_reg[3] 
       (.C(clock),
        .CE(csrbank3_mmap_dummy_bits0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(\mgmtsoc_litespimmap_storage_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_storage_reg[4] 
       (.C(clock),
        .CE(csrbank3_mmap_dummy_bits0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(\mgmtsoc_litespimmap_storage_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_storage_reg[5] 
       (.C(clock),
        .CE(csrbank3_mmap_dummy_bits0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(\mgmtsoc_litespimmap_storage_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_storage_reg[6] 
       (.C(clock),
        .CE(csrbank3_mmap_dummy_bits0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(\mgmtsoc_litespimmap_storage_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespimmap_storage_reg[7] 
       (.C(clock),
        .CE(csrbank3_mmap_dummy_bits0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(\mgmtsoc_litespimmap_storage_reg_n_0_[7] ),
        .R(int_rst));
  LUT5 #(
    .INIT(32'h00004100)) 
    mgmtsoc_litespisdrphycore_clk_i_1
       (.I0(int_rst),
        .I1(mgmtsoc_litespisdrphycore_cnt1),
        .I2(mgmtsoc_litespisdrphycore_clk),
        .I3(litespiphy_state[0]),
        .I4(litespiphy_state[1]),
        .O(mgmtsoc_litespisdrphycore_clk_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_litespisdrphycore_clk_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_clk_i_1_n_0),
        .Q(mgmtsoc_litespisdrphycore_clk),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_litespisdrphycore_cnt[0]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .O(\mgmtsoc_litespisdrphycore_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mgmtsoc_litespisdrphycore_cnt[1]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mgmtsoc_litespisdrphycore_cnt[2]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .I2(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \mgmtsoc_litespisdrphycore_cnt[3]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .I2(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \mgmtsoc_litespisdrphycore_cnt[4]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[3]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .I2(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .I4(mgmtsoc_litespisdrphycore_cnt_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mgmtsoc_litespisdrphycore_cnt[5]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[4]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .I2(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .I4(mgmtsoc_litespisdrphycore_cnt_reg[3]),
        .I5(mgmtsoc_litespisdrphycore_cnt_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \mgmtsoc_litespisdrphycore_cnt[6]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[5]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[3]),
        .I2(\mgmtsoc_litespisdrphycore_cnt[6]_i_2_n_0 ),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .I4(mgmtsoc_litespisdrphycore_cnt_reg[4]),
        .I5(mgmtsoc_litespisdrphycore_cnt_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mgmtsoc_litespisdrphycore_cnt[6]_i_2 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .O(\mgmtsoc_litespisdrphycore_cnt[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_cnt1),
        .I1(litespiphy_state[1]),
        .I2(litespiphy_state[0]),
        .I3(int_rst),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_10 
       (.I0(mgmtsoc_litespisdrphycore_storage[5]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[5]),
        .I2(mgmtsoc_litespisdrphycore_storage[4]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[4]),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_11 
       (.I0(mgmtsoc_litespisdrphycore_storage[3]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[3]),
        .I2(mgmtsoc_litespisdrphycore_storage[2]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_12 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .I2(mgmtsoc_litespisdrphycore_storage[0]),
        .I3(mgmtsoc_litespisdrphycore_storage[1]),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_2 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[6]),
        .I1(\mgmtsoc_litespisdrphycore_cnt[7]_i_4_n_0 ),
        .I2(mgmtsoc_litespisdrphycore_cnt_reg[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_4 
       (.I0(mgmtsoc_litespisdrphycore_cnt_reg[4]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .I2(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .I4(mgmtsoc_litespisdrphycore_cnt_reg[3]),
        .I5(mgmtsoc_litespisdrphycore_cnt_reg[5]),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_5 
       (.I0(mgmtsoc_litespisdrphycore_storage[7]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[7]),
        .I2(mgmtsoc_litespisdrphycore_storage[6]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[6]),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_6 
       (.I0(mgmtsoc_litespisdrphycore_storage[5]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[5]),
        .I2(mgmtsoc_litespisdrphycore_storage[4]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[4]),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_7 
       (.I0(mgmtsoc_litespisdrphycore_storage[3]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[3]),
        .I2(mgmtsoc_litespisdrphycore_storage[2]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_8 
       (.I0(mgmtsoc_litespisdrphycore_storage[1]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .I2(mgmtsoc_litespisdrphycore_storage[0]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \mgmtsoc_litespisdrphycore_cnt[7]_i_9 
       (.I0(mgmtsoc_litespisdrphycore_storage[7]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[7]),
        .I2(mgmtsoc_litespisdrphycore_storage[6]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[6]),
        .O(\mgmtsoc_litespisdrphycore_cnt[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_cnt_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_litespisdrphycore_cnt[0]_i_1_n_0 ),
        .Q(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .R(\mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_cnt_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .R(\mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_cnt_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .R(\mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_cnt_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(mgmtsoc_litespisdrphycore_cnt_reg[3]),
        .R(\mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_cnt_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(mgmtsoc_litespisdrphycore_cnt_reg[4]),
        .R(\mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_cnt_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(mgmtsoc_litespisdrphycore_cnt_reg[5]),
        .R(\mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_cnt_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(mgmtsoc_litespisdrphycore_cnt_reg[6]),
        .R(\mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_cnt_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(mgmtsoc_litespisdrphycore_cnt_reg[7]),
        .R(\mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3 
       (.CI(1'b0),
        .CO({mgmtsoc_litespisdrphycore_cnt1,\mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_1 ,\mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_2 ,\mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\mgmtsoc_litespisdrphycore_cnt[7]_i_5_n_0 ,\mgmtsoc_litespisdrphycore_cnt[7]_i_6_n_0 ,\mgmtsoc_litespisdrphycore_cnt[7]_i_7_n_0 ,\mgmtsoc_litespisdrphycore_cnt[7]_i_8_n_0 }),
        .O(\NLW_mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\mgmtsoc_litespisdrphycore_cnt[7]_i_9_n_0 ,\mgmtsoc_litespisdrphycore_cnt[7]_i_10_n_0 ,\mgmtsoc_litespisdrphycore_cnt[7]_i_11_n_0 ,\mgmtsoc_litespisdrphycore_cnt[7]_i_12_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_litespisdrphycore_count[0]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_count_reg[0]),
        .O(mgmtsoc_litespisdrphycore_count0[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mgmtsoc_litespisdrphycore_count[1]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_count_reg[1]),
        .I1(mgmtsoc_litespisdrphycore_count_reg[0]),
        .O(mgmtsoc_litespisdrphycore_count0[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \mgmtsoc_litespisdrphycore_count[2]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_count_reg[2]),
        .I1(mgmtsoc_litespisdrphycore_count_reg[0]),
        .I2(mgmtsoc_litespisdrphycore_count_reg[1]),
        .O(mgmtsoc_litespisdrphycore_count0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mgmtsoc_litespisdrphycore_count[3]_i_2 
       (.I0(mgmtsoc_litespisdrphycore_count_reg[2]),
        .I1(mgmtsoc_litespisdrphycore_count_reg[0]),
        .I2(mgmtsoc_litespisdrphycore_count_reg[1]),
        .I3(mgmtsoc_litespisdrphycore_count_reg[3]),
        .O(flash_csb_core));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \mgmtsoc_litespisdrphycore_count[3]_i_3 
       (.I0(mgmtsoc_litespisdrphycore_count_reg[3]),
        .I1(mgmtsoc_litespisdrphycore_count_reg[1]),
        .I2(mgmtsoc_litespisdrphycore_count_reg[0]),
        .I3(mgmtsoc_litespisdrphycore_count_reg[2]),
        .O(mgmtsoc_litespisdrphycore_count0[3]));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_litespisdrphycore_count_reg[0] 
       (.C(clock),
        .CE(flash_csb_core),
        .D(mgmtsoc_litespisdrphycore_count0[0]),
        .Q(mgmtsoc_litespisdrphycore_count_reg[0]),
        .S(VexRiscv_n_380));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_litespisdrphycore_count_reg[1] 
       (.C(clock),
        .CE(flash_csb_core),
        .D(mgmtsoc_litespisdrphycore_count0[1]),
        .Q(mgmtsoc_litespisdrphycore_count_reg[1]),
        .S(VexRiscv_n_380));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_count_reg[2] 
       (.C(clock),
        .CE(flash_csb_core),
        .D(mgmtsoc_litespisdrphycore_count0[2]),
        .Q(mgmtsoc_litespisdrphycore_count_reg[2]),
        .R(VexRiscv_n_380));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_litespisdrphycore_count_reg[3] 
       (.C(clock),
        .CE(flash_csb_core),
        .D(mgmtsoc_litespisdrphycore_count0[3]),
        .Q(mgmtsoc_litespisdrphycore_count_reg[3]),
        .S(VexRiscv_n_380));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_dq_i_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(flash_io1_di),
        .Q(mgmtsoc_litespisdrphycore_dq_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_litespisdrphycore_posedge_reg2_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_posedge_reg),
        .Q(mgmtsoc_litespisdrphycore_posedge_reg2),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    mgmtsoc_litespisdrphycore_posedge_reg_i_1
       (.I0(mgmtsoc_litespisdrphycore_posedge_reg_i_2_n_0),
        .I1(litespiphy_state[0]),
        .I2(litespiphy_state[1]),
        .I3(mgmtsoc_litespisdrphycore_clk),
        .I4(mgmtsoc_litespisdrphycore_posedge_reg_i_3_n_0),
        .O(mgmtsoc_litespisdrphycore_posedge));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    mgmtsoc_litespisdrphycore_posedge_reg_i_2
       (.I0(mgmtsoc_litespisdrphycore_storage[7]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[7]),
        .I2(mgmtsoc_litespisdrphycore_storage[6]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[6]),
        .O(mgmtsoc_litespisdrphycore_posedge_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    mgmtsoc_litespisdrphycore_posedge_reg_i_3
       (.I0(mgmtsoc_litespisdrphycore_posedge_reg_i_4_n_0),
        .I1(mgmtsoc_litespisdrphycore_storage[2]),
        .I2(mgmtsoc_litespisdrphycore_cnt_reg[2]),
        .I3(mgmtsoc_litespisdrphycore_storage[1]),
        .I4(mgmtsoc_litespisdrphycore_cnt_reg[1]),
        .I5(mgmtsoc_litespisdrphycore_posedge_reg_i_5_n_0),
        .O(mgmtsoc_litespisdrphycore_posedge_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    mgmtsoc_litespisdrphycore_posedge_reg_i_4
       (.I0(mgmtsoc_litespisdrphycore_storage[4]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[4]),
        .I2(mgmtsoc_litespisdrphycore_storage[3]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[3]),
        .O(mgmtsoc_litespisdrphycore_posedge_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    mgmtsoc_litespisdrphycore_posedge_reg_i_5
       (.I0(mgmtsoc_litespisdrphycore_storage[0]),
        .I1(mgmtsoc_litespisdrphycore_cnt_reg[0]),
        .I2(mgmtsoc_litespisdrphycore_storage[5]),
        .I3(mgmtsoc_litespisdrphycore_cnt_reg[5]),
        .O(mgmtsoc_litespisdrphycore_posedge_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_litespisdrphycore_posedge_reg_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_litespisdrphycore_posedge),
        .Q(mgmtsoc_litespisdrphycore_posedge_reg),
        .R(int_rst));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_1 
       (.I0(litespi_tx_mux_source_payload_width[0]),
        .I1(mgmtsoc_crossbar_source_payload_len[0]),
        .I2(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .I3(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[0]),
        .I4(mgmtsoc_litespisdrphycore_sr_out_shift),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_2 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I1(litespi_grant),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(litespi_tx_mux_source_payload_width[0]));
  LUT6 #(
    .INIT(64'hAA00AA00AA30AA00)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_len[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(litespi_grant),
        .I4(\mgmtsoc_litespimmap_storage_reg_n_0_[0] ),
        .I5(\litespi_state[3]_i_6_n_0 ),
        .O(mgmtsoc_crossbar_source_payload_len[0]));
  LUT6 #(
    .INIT(64'hFFFF690069006900)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_1 
       (.I0(mgmtsoc_crossbar_source_payload_len[1]),
        .I1(litespi_tx_mux_source_payload_width[1]),
        .I2(\mgmtsoc_litespisdrphycore_sr_cnt[1]_i_4_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .I4(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[1]),
        .I5(mgmtsoc_litespisdrphycore_sr_out_shift),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[1]));
  LUT6 #(
    .INIT(64'hAA00AA00AA30AA00)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_2 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_len[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(litespi_grant),
        .I4(\mgmtsoc_litespimmap_storage_reg_n_0_[1] ),
        .I5(\litespi_state[3]_i_6_n_0 ),
        .O(mgmtsoc_crossbar_source_payload_len[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_3 
       (.I0(litespi_grant),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[1]),
        .O(litespi_tx_mux_source_payload_width[1]));
  LUT5 #(
    .INIT(32'hAAFBFFFB)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_4 
       (.I0(mgmtsoc_crossbar_source_payload_len[0]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(litespi_grant),
        .I4(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF488448844884)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_1 
       (.I0(mgmtsoc_crossbar_source_payload_len[2]),
        .I1(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .I2(litespi_tx_mux_source_payload_width[2]),
        .I3(\mgmtsoc_litespisdrphycore_sr_cnt[2]_i_4_n_0 ),
        .I4(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[2]),
        .I5(mgmtsoc_litespisdrphycore_sr_out_shift),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[2]));
  LUT6 #(
    .INIT(64'hAA00AA00AA30AA00)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_len[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(litespi_grant),
        .I4(\mgmtsoc_litespimmap_storage_reg_n_0_[2] ),
        .I5(\litespi_state[3]_i_6_n_0 ),
        .O(mgmtsoc_crossbar_source_payload_len[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_3 
       (.I0(litespi_grant),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[2]),
        .O(litespi_tx_mux_source_payload_width[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hDFFF0DDD)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_4 
       (.I0(litespi_tx_mux_source_payload_width[0]),
        .I1(mgmtsoc_crossbar_source_payload_len[0]),
        .I2(litespi_grant),
        .I3(mgmtsoc_master_tx_fifo_source_payload_width[1]),
        .I4(mgmtsoc_crossbar_source_payload_len[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF488448844884)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_1 
       (.I0(mgmtsoc_crossbar_source_payload_len[3]),
        .I1(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .I2(litespi_tx_mux_source_payload_width[3]),
        .I3(\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4_n_0 ),
        .I4(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[3]),
        .I5(mgmtsoc_litespisdrphycore_sr_out_shift),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[3]));
  LUT6 #(
    .INIT(64'hFFFF151100001511)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_2 
       (.I0(\litespi_state[3]_i_6_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\mgmtsoc_litespimmap_storage_reg_n_0_[3] ),
        .I4(litespi_grant),
        .I5(mgmtsoc_master_tx_fifo_source_payload_len[3]),
        .O(mgmtsoc_crossbar_source_payload_len[3]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_3 
       (.I0(litespi_grant),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[3]),
        .O(litespi_tx_mux_source_payload_width[3]));
  LUT6 #(
    .INIT(64'hDFFF5FDF4F5F0C4C)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_width[2]),
        .I1(\mgmtsoc_litespisdrphycore_sr_cnt[1]_i_4_n_0 ),
        .I2(litespi_grant),
        .I3(mgmtsoc_master_tx_fifo_source_payload_width[1]),
        .I4(mgmtsoc_crossbar_source_payload_len[1]),
        .I5(mgmtsoc_crossbar_source_payload_len[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_6 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[3]),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[3]),
        .I2(litespi_grant),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_7 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[2]),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[2]),
        .I2(litespi_grant),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_8 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[1]),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[1]),
        .I2(litespi_grant),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAA595559)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_9 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[0]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(litespi_grant),
        .I4(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_sr_out_shift),
        .I1(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[4]),
        .I2(\mgmtsoc_litespisdrphycore_sr_cnt[4]_i_2_n_0 ),
        .I3(mgmtsoc_crossbar_source_payload_len[4]),
        .I4(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hF770)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_2 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_width[3]),
        .I1(litespi_grant),
        .I2(\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4_n_0 ),
        .I3(mgmtsoc_crossbar_source_payload_len[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0AFACA0)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_3 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_len[4]),
        .I1(\mgmtsoc_litespimmap_storage_reg_n_0_[4] ),
        .I2(litespi_grant),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\litespi_state[3]_i_6_n_0 ),
        .O(mgmtsoc_crossbar_source_payload_len[4]));
  LUT5 #(
    .INIT(32'hFF848484)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[5]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_cnt[5]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .I2(mgmtsoc_crossbar_source_payload_len[5]),
        .I3(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[5]),
        .I4(mgmtsoc_litespisdrphycore_sr_out_shift),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFFFF8EEE)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[5]_i_2 
       (.I0(mgmtsoc_crossbar_source_payload_len[3]),
        .I1(\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4_n_0 ),
        .I2(litespi_grant),
        .I3(mgmtsoc_master_tx_fifo_source_payload_width[3]),
        .I4(mgmtsoc_crossbar_source_payload_len[4]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[6]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0 ),
        .I1(mgmtsoc_crossbar_source_payload_len[5]),
        .I2(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[6]),
        .I3(mgmtsoc_litespisdrphycore_sr_out_shift),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_sr_out_shift),
        .I1(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_10 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[5]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_11 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[4]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0 ),
        .I1(mgmtsoc_crossbar_source_payload_len[5]),
        .I2(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[7]),
        .I3(mgmtsoc_litespisdrphycore_sr_out_shift),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[7]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3 
       (.I0(mgmtsoc_litespisdrphycore_posedge_reg_i_3_n_0),
        .I1(mgmtsoc_litespisdrphycore_clk),
        .I2(mgmtsoc_litespisdrphycore_posedge_reg_i_2_n_0),
        .I3(litespiphy_state[0]),
        .I4(litespiphy_state[1]),
        .O(mgmtsoc_litespisdrphycore_sr_out_shift));
  LUT6 #(
    .INIT(64'h0000101100000001)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4 
       (.I0(litespiphy_state[1]),
        .I1(litespiphy_state[0]),
        .I2(litespi_grant),
        .I3(\litespi_state[3]_i_6_n_0 ),
        .I4(flash_csb_core),
        .I5(mgmtsoc_master_tx_fifo_source_valid_reg_0),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000200020002222)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .I1(mgmtsoc_crossbar_source_payload_len[4]),
        .I2(mgmtsoc_master_tx_fifo_source_payload_width[3]),
        .I3(litespi_grant),
        .I4(\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4_n_0 ),
        .I5(mgmtsoc_crossbar_source_payload_len[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0A0800000A08)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_6 
       (.I0(Q[2]),
        .I1(\mgmtsoc_litespimmap_storage_reg_n_0_[5] ),
        .I2(\litespi_state[3]_i_6_n_0 ),
        .I3(Q[1]),
        .I4(litespi_grant),
        .I5(mgmtsoc_master_tx_fifo_source_payload_len[5]),
        .O(mgmtsoc_crossbar_source_payload_len[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[7]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9 
       (.I0(mgmtsoc_litespisdrphycore_sr_cnt[6]),
        .O(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_cnt_reg[0] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce),
        .D(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[0]),
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_cnt_reg[1] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce),
        .D(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[1]),
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_cnt_reg[2] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce),
        .D(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[2]),
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_cnt_reg[3] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce),
        .D(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[3]),
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5_n_0 ,\mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5_n_1 ,\mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5_n_2 ,\mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI(mgmtsoc_litespisdrphycore_sr_cnt[3:0]),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[3:0]),
        .S({\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_6_n_0 ,\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_7_n_0 ,\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_8_n_0 ,\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_cnt_reg[4] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce),
        .D(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[4]),
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_cnt_reg[5] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce),
        .D(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[5]),
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_cnt_reg[6] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce),
        .D(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[6]),
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_cnt_reg[7] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce),
        .D(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value[7]),
        .Q(mgmtsoc_litespisdrphycore_sr_cnt[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7 
       (.CI(\mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_5_n_0 ),
        .CO({\NLW_mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_CO_UNCONNECTED [3],\mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_1 ,\mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_2 ,\mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mgmtsoc_litespisdrphycore_sr_cnt[6:4]}),
        .O(mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0[7:4]),
        .S({\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0 ,\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9_n_0 ,\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_10_n_0 ,\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_11_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hF2020000)) 
    \mgmtsoc_litespisdrphycore_sr_in[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(litespi_grant),
        .I3(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I4(mgmtsoc_litespisdrphycore_dq_i),
        .O(\mgmtsoc_litespisdrphycore_sr_in[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[10]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[11]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[12]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[13]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[14]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[15]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[16]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[17]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[18]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[19]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[1]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(mgmtsoc_litespisdrphycore_dq_i),
        .O(\mgmtsoc_litespisdrphycore_sr_in[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[20]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[21]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[22]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[23]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[24]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[25]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[26]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[27]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[28]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[29]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[2]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[30]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA008000800080)) 
    \mgmtsoc_litespisdrphycore_sr_in[31]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in[31]_i_3_n_0 ),
        .I1(mgmtsoc_litespisdrphycore_posedge_reg2),
        .I2(litespiphy_state[0]),
        .I3(litespiphy_state[1]),
        .I4(\mgmtsoc_litespisdrphycore_sr_in[31]_i_4_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_in[31]_i_5_n_0 ),
        .O(mgmtsoc_litespisdrphycore_sr_in));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[31]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h0A1A1A6A)) 
    \mgmtsoc_litespisdrphycore_sr_in[31]_i_3 
       (.I0(litespi_tx_mux_source_payload_width[0]),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[1]),
        .I2(litespi_grant),
        .I3(mgmtsoc_master_tx_fifo_source_payload_width[2]),
        .I4(mgmtsoc_master_tx_fifo_source_payload_width[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_in[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \mgmtsoc_litespisdrphycore_sr_in[31]_i_4 
       (.I0(mgmtsoc_litespisdrphycore_storage[4]),
        .I1(mgmtsoc_litespisdrphycore_storage[5]),
        .I2(mgmtsoc_litespisdrphycore_storage[6]),
        .I3(mgmtsoc_litespisdrphycore_storage[7]),
        .I4(\mgmtsoc_litespisdrphycore_sr_in[31]_i_6_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_in[31]_i_5 
       (.I0(\FSM_sequential_litespiphy_state[0]_i_3_n_0 ),
        .I1(litespiphy_state[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_in[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mgmtsoc_litespisdrphycore_sr_in[31]_i_6 
       (.I0(mgmtsoc_litespisdrphycore_storage[1]),
        .I1(mgmtsoc_litespisdrphycore_storage[0]),
        .I2(mgmtsoc_litespisdrphycore_storage[3]),
        .I3(mgmtsoc_litespisdrphycore_storage[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_in[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[3]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[4]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[5]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[6]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[7]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[8]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBABFBF808A8080)) 
    \mgmtsoc_litespisdrphycore_sr_in[9]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8] ),
        .I1(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I2(litespi_grant),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7] ),
        .O(\mgmtsoc_litespisdrphycore_sr_in[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[0] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[0]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[10] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[10]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[11] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[11]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[12] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[12]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[13] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[13]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[14] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[14]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[15] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[15]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[16] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[16]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[17] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[17]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[18] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[18]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[19] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[19]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[1] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[1]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[20] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[20]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[21] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[21]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[22] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[22]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[23] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[23]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[24] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[24]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[25] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[25]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[26] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[26]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[27] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[27]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[28] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[28]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[29] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[29]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[2] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[2]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[30] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[30]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[31] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[31]_i_2_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[3] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[3]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[4] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[4]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[5] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[5]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[6] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[6]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[7] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[7]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[8] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[8]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_in_reg[9] 
       (.C(clock),
        .CE(mgmtsoc_litespisdrphycore_sr_in),
        .D(\mgmtsoc_litespisdrphycore_sr_in[9]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA03000000000000)) 
    \mgmtsoc_litespisdrphycore_sr_out[0]_i_1 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_data[0]),
        .I1(Q[1]),
        .I2(\litespi_state[3]_i_6_n_0 ),
        .I3(litespi_grant),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[30]_i_4_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mgmtsoc_litespisdrphycore_sr_out[0]_i_2 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mgmtsoc_litespisdrphycore_sr_out[0]_i_3 
       (.I0(mgmtsoc_crossbar_source_payload_len[3]),
        .I1(mgmtsoc_crossbar_source_payload_len[0]),
        .I2(mgmtsoc_crossbar_source_payload_len[1]),
        .I3(mgmtsoc_crossbar_source_payload_len[2]),
        .I4(mgmtsoc_crossbar_source_payload_len[4]),
        .O(mgmtsoc_litespisdrphycore_sr_out1[4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mgmtsoc_litespisdrphycore_sr_out[0]_i_4 
       (.I0(mgmtsoc_crossbar_source_payload_len[2]),
        .I1(mgmtsoc_crossbar_source_payload_len[1]),
        .I2(mgmtsoc_crossbar_source_payload_len[0]),
        .I3(mgmtsoc_crossbar_source_payload_len[3]),
        .O(mgmtsoc_litespisdrphycore_sr_out1[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[10]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[10]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \mgmtsoc_litespisdrphycore_sr_out[10]_i_5 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I4(mgmtsoc_crossbar_source_payload_data[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[11]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mgmtsoc_litespisdrphycore_sr_out[11]_i_5 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_width[1]),
        .I1(litespi_grant),
        .I2(mgmtsoc_litespisdrphycore_sr_out_shift),
        .I3(flash_io0_do_i_3_n_0),
        .O(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[12]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[12]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[13]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[13]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[14]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[14]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[14]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[15]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[15]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[15]_i_7 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_11 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[16]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_12 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[16]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mgmtsoc_litespisdrphycore_sr_out[16]_i_7 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_10 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[17]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mgmtsoc_litespisdrphycore_sr_out[17]_i_9 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[18]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_10 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[18]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[1]_i_1 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[1]_i_2_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[30]_i_4_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[30]_i_3_n_0 ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[1]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A00000002)) 
    \mgmtsoc_litespisdrphycore_sr_out[1]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0 ),
        .I1(litespi_grant),
        .I2(\litespi_state[3]_i_6_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(mgmtsoc_master_tx_fifo_source_payload_data[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888A8800000200)) 
    \mgmtsoc_litespisdrphycore_sr_out[1]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0 ),
        .I1(litespi_grant),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(mgmtsoc_master_tx_fifo_source_payload_data[0]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[20]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[20]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[21]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[21]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mgmtsoc_litespisdrphycore_sr_out[21]_i_8 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[21]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_10 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[17]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[22]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_7 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mgmtsoc_litespisdrphycore_sr_out[22]_i_8 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[22]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_6 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[8]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[24]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[24]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[26]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[26]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[27]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[27]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mgmtsoc_litespisdrphycore_sr_out[28]_i_9 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[13]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[28]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_6 
       (.I0(mgmtsoc_crossbar_source_payload_len[0]),
        .I1(mgmtsoc_crossbar_source_payload_len[1]),
        .I2(mgmtsoc_crossbar_source_payload_len[2]),
        .O(mgmtsoc_litespisdrphycore_sr_out1[2]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \mgmtsoc_litespisdrphycore_sr_out[2]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[30]_i_3_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0 ),
        .I2(mgmtsoc_crossbar_source_payload_data[1]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF202000000000000)) 
    \mgmtsoc_litespisdrphycore_sr_out[2]_i_3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(litespi_grant),
        .I3(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .I4(mgmtsoc_litespisdrphycore_sr_out_shift),
        .I5(flash_io0_do_i_3_n_0),
        .O(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_4_n_0 ),
        .I1(mgmtsoc_crossbar_source_payload_len[0]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_4_n_0 ),
        .I1(mgmtsoc_crossbar_source_payload_len[0]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[29] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[30]_i_6 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020228)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_1 
       (.I0(mgmtsoc_litespisdrphycore_sr_out_shift),
        .I1(litespi_tx_mux_source_payload_width[0]),
        .I2(litespi_tx_mux_source_payload_width[1]),
        .I3(litespi_tx_mux_source_payload_width[2]),
        .I4(litespi_tx_mux_source_payload_width[3]),
        .I5(\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_12 
       (.I0(mgmtsoc_crossbar_source_payload_len[1]),
        .I1(mgmtsoc_crossbar_source_payload_len[0]),
        .O(mgmtsoc_litespisdrphycore_sr_out1[1]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_21 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I1(mgmtsoc_crossbar_source_payload_len[0]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_23 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_master_tx_fifo_source_payload_data[28]),
        .I2(litespi_grant),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I4(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_25 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_data[16]),
        .I1(mgmtsoc_master_tx_fifo_source_payload_data[24]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I4(litespi_grant),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_27 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0 ),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_28 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(litespi_grant),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[29] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_31 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[18]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_35 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[26]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_36 
       (.I0(litespi_grant),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_37 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I2(mgmtsoc_crossbar_source_payload_len[0]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_38 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[19]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h07070770)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_4 
       (.I0(mgmtsoc_litespisdrphycore_sr_out_shift),
        .I1(flash_io0_do_i_3_n_0),
        .I2(mgmtsoc_crossbar_source_payload_len[5]),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[31]_i_9_n_0 ),
        .I4(mgmtsoc_crossbar_source_payload_len[4]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_42 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[27]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_47 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(litespi_grant),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_48 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[17]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_52 
       (.I0(litespi_grant),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_master_tx_fifo_source_payload_data[25]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_53 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_54 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0 ),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_7 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[30] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_8 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_width[3]),
        .I1(litespi_grant),
        .I2(mgmtsoc_litespisdrphycore_sr_out_shift),
        .I3(flash_io0_do_i_3_n_0),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_9 
       (.I0(mgmtsoc_crossbar_source_payload_len[2]),
        .I1(mgmtsoc_crossbar_source_payload_len[1]),
        .I2(mgmtsoc_crossbar_source_payload_len[0]),
        .I3(mgmtsoc_crossbar_source_payload_len[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[4]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[5]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mgmtsoc_litespisdrphycore_sr_out[6]_i_2 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5] ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4] ),
        .I4(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2] ),
        .I5(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000300)) 
    \mgmtsoc_litespisdrphycore_sr_out[6]_i_4 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_data[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(litespi_grant),
        .O(mgmtsoc_crossbar_source_payload_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_2 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_width[2]),
        .I1(litespi_grant),
        .I2(mgmtsoc_litespisdrphycore_sr_out_shift),
        .I3(flash_io0_do_i_3_n_0),
        .O(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_5 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5] ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_7 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[2]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[1]),
        .I2(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .I3(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_8 
       (.I0(mgmtsoc_master_tx_fifo_source_payload_data[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(litespi_grant),
        .O(mgmtsoc_crossbar_source_payload_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[8]_i_3 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[8]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mgmtsoc_litespisdrphycore_sr_out[8]_i_7 
       (.I0(mgmtsoc_litespisdrphycore_sr_out1[3]),
        .I1(mgmtsoc_litespisdrphycore_sr_out1[4]),
        .O(\mgmtsoc_litespisdrphycore_sr_out[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mgmtsoc_litespisdrphycore_sr_out[9]_i_4 
       (.I0(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1] ),
        .I1(\mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0 ),
        .I2(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5] ),
        .I3(\mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0 ),
        .O(\mgmtsoc_litespisdrphycore_sr_out[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[0] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(\mgmtsoc_litespisdrphycore_sr_out[0]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[10] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_445),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[11] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_444),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[12] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_443),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[13] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_442),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[14] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_441),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[15] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_440),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[16] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_439),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[17] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_438),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[18] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_437),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[19] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_436),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[1] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(\mgmtsoc_litespisdrphycore_sr_out[1]_i_1_n_0 ),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[20] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_435),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[21] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_434),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[22] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_433),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[23] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_432),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[24] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_431),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[25] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_430),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[26] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_429),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[27] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_428),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[28] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_427),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[29] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_426),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[2] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_453),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[30] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_425),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[31] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_424),
        .Q(data0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[3] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_452),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[4] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_451),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[5] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_450),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[6] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_449),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[7] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_448),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[8] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_447),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_sr_out_reg[9] 
       (.C(clock),
        .CE(\mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0 ),
        .D(VexRiscv_n_446),
        .Q(\mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9] ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_litespisdrphycore_storage_reg[0] 
       (.C(clock),
        .CE(csrbank4_clk_divisor0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(mgmtsoc_litespisdrphycore_storage[0]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_storage_reg[1] 
       (.C(clock),
        .CE(csrbank4_clk_divisor0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(mgmtsoc_litespisdrphycore_storage[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_storage_reg[2] 
       (.C(clock),
        .CE(csrbank4_clk_divisor0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(mgmtsoc_litespisdrphycore_storage[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_storage_reg[3] 
       (.C(clock),
        .CE(csrbank4_clk_divisor0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(mgmtsoc_litespisdrphycore_storage[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_storage_reg[4] 
       (.C(clock),
        .CE(csrbank4_clk_divisor0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(mgmtsoc_litespisdrphycore_storage[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_storage_reg[5] 
       (.C(clock),
        .CE(csrbank4_clk_divisor0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(mgmtsoc_litespisdrphycore_storage[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_storage_reg[6] 
       (.C(clock),
        .CE(csrbank4_clk_divisor0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(mgmtsoc_litespisdrphycore_storage[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_litespisdrphycore_storage_reg[7] 
       (.C(clock),
        .CE(csrbank4_clk_divisor0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(mgmtsoc_litespisdrphycore_storage[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[0] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(mgmtsoc_load_storage[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[10] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[10]),
        .Q(mgmtsoc_load_storage[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[11] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[11]),
        .Q(mgmtsoc_load_storage[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[12] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[12]),
        .Q(mgmtsoc_load_storage[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[13] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[13]),
        .Q(mgmtsoc_load_storage[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[14] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[14]),
        .Q(mgmtsoc_load_storage[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[15] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[15]),
        .Q(mgmtsoc_load_storage[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[16] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[16]),
        .Q(mgmtsoc_load_storage[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[17] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[17]),
        .Q(mgmtsoc_load_storage[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[18] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[18]),
        .Q(mgmtsoc_load_storage[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[19] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[19]),
        .Q(mgmtsoc_load_storage[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[1] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(mgmtsoc_load_storage[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[20] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[20]),
        .Q(mgmtsoc_load_storage[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[21] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[21]),
        .Q(mgmtsoc_load_storage[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[22] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[22]),
        .Q(mgmtsoc_load_storage[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[23] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[23]),
        .Q(mgmtsoc_load_storage[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[24] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[24]),
        .Q(mgmtsoc_load_storage[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[25] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[25]),
        .Q(mgmtsoc_load_storage[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[26] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[26]),
        .Q(mgmtsoc_load_storage[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[27] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[27]),
        .Q(mgmtsoc_load_storage[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[28] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[28]),
        .Q(mgmtsoc_load_storage[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[29] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[29]),
        .Q(mgmtsoc_load_storage[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[2] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(mgmtsoc_load_storage[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[30] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[30]),
        .Q(mgmtsoc_load_storage[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[31] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[31]),
        .Q(mgmtsoc_load_storage[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[3] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(mgmtsoc_load_storage[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[4] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(mgmtsoc_load_storage[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[5] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(mgmtsoc_load_storage[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[6] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(mgmtsoc_load_storage[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[7] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(mgmtsoc_load_storage[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[8] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[8]),
        .Q(mgmtsoc_load_storage[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_load_storage_reg[9] 
       (.C(clock),
        .CE(csrbank10_load0_re),
        .D(mgmtsoc_dat_w[9]),
        .Q(mgmtsoc_load_storage[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_master_cs_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_master_cs_storage_reg_0),
        .Q(p_0_in33_in),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[0] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[10] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[10]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_width[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[11] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[11]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_width[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[12] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[12]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[12] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[13] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[13]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[13] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[14] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[14]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[14] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[15] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[15]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[15] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[16] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[16]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_mask[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[17] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[17]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_mask[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[18] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[18]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_mask[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[19] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[19]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_mask[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[1] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[20] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[20]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_mask[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[21] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[21]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_mask[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[22] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[22]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_mask[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[23] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[23]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_mask[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[2] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[3] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[4] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[5] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[6] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[7] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(\mgmtsoc_master_phyconfig_storage_reg_n_0_[7] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[8] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[8]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_width[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_phyconfig_storage_reg[9] 
       (.C(clock),
        .CE(csrbank3_master_phyconfig0_re),
        .D(mgmtsoc_dat_w[9]),
        .Q(mgmtsoc_master_tx_fifo_sink_payload_width[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[0] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[0]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[10] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[10]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[11] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[11]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[12] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[12]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[13] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[13]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[14] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[14]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[15] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[15]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[16] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[16]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[17] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[17]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[18] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[18]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[19] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[19]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[1] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[1]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[20] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[20]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[21] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[21]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[22] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[22]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[23] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[23]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[24] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[24]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[25] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[25]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[26] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[26]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[27] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[27]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[28] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[28]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[29] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[29]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[2] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[2]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[30] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[30]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[31] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[31] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[31]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[3] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[3]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[4] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[4]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[5] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[5]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[6] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[6]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[7] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[7]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[8] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[8]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[9] 
       (.C(clock),
        .CE(litespi_rx_demux_endpoint1_source_ready),
        .D(\mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9] ),
        .Q(mgmtsoc_master_rx_fifo_source_payload_data__0[9]),
        .R(VexRiscv_n_238));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_master_rx_fifo_source_valid_reg
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_237),
        .Q(mgmtsoc_master_status_status),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[0] 
       (.C(clock),
        .CE(E),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[10] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[10]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[11] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[11]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[12] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[12]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[13] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[13]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[14] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[14]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[15] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[15]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[16] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[16]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[17] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[17]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[18] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[18]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[19] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[19]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[1] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[1]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[20] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[20]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[21] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[21]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[22] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[22]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[23] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[23]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[24] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[24]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[25] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[25]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[26] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[26]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[27] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[27]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[28] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[28]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[29] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[29]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[2] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[2]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[30] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[30]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[31] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[31]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[3] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[3]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[4] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[4]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[5] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[5]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[6] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[6]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[7] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[7]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[8] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[8]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[9] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_dat_w[9]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_data[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_len_reg[0] 
       (.C(clock),
        .CE(E),
        .D(\mgmtsoc_master_phyconfig_storage_reg_n_0_[0] ),
        .Q(mgmtsoc_master_tx_fifo_source_payload_len[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_len_reg[1] 
       (.C(clock),
        .CE(E),
        .D(\mgmtsoc_master_phyconfig_storage_reg_n_0_[1] ),
        .Q(mgmtsoc_master_tx_fifo_source_payload_len[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_len_reg[2] 
       (.C(clock),
        .CE(E),
        .D(\mgmtsoc_master_phyconfig_storage_reg_n_0_[2] ),
        .Q(mgmtsoc_master_tx_fifo_source_payload_len[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_len_reg[3] 
       (.C(clock),
        .CE(E),
        .D(\mgmtsoc_master_phyconfig_storage_reg_n_0_[3] ),
        .Q(mgmtsoc_master_tx_fifo_source_payload_len[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_len_reg[4] 
       (.C(clock),
        .CE(E),
        .D(\mgmtsoc_master_phyconfig_storage_reg_n_0_[4] ),
        .Q(mgmtsoc_master_tx_fifo_source_payload_len[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_len_reg[5] 
       (.C(clock),
        .CE(E),
        .D(\mgmtsoc_master_phyconfig_storage_reg_n_0_[5] ),
        .Q(mgmtsoc_master_tx_fifo_source_payload_len[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_mask_reg[0] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_master_tx_fifo_sink_payload_mask[0]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_mask),
        .R(int_rst));
  LUT5 #(
    .INIT(32'h0080FFFF)) 
    \mgmtsoc_master_tx_fifo_source_payload_width[3]_i_1 
       (.I0(p_0_in3_out),
        .I1(litespi_grant),
        .I2(litespiphy_state[1]),
        .I3(litespiphy_state[0]),
        .I4(mgmtsoc_master_tx_fifo_source_valid_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mgmtsoc_master_tx_fifo_source_payload_width[3]_i_2 
       (.I0(\mgmtsoc_master_tx_fifo_source_payload_width[3]_i_3_n_0 ),
        .I1(mgmtsoc_litespisdrphycore_storage[3]),
        .I2(mgmtsoc_litespisdrphycore_storage[4]),
        .I3(mgmtsoc_litespisdrphycore_storage[5]),
        .I4(mgmtsoc_litespisdrphycore_storage[6]),
        .O(p_0_in3_out));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mgmtsoc_master_tx_fifo_source_payload_width[3]_i_3 
       (.I0(mgmtsoc_litespisdrphycore_posedge_reg2),
        .I1(mgmtsoc_litespisdrphycore_storage[1]),
        .I2(mgmtsoc_litespisdrphycore_storage[2]),
        .I3(mgmtsoc_litespisdrphycore_storage[0]),
        .I4(mgmtsoc_litespisdrphycore_storage[7]),
        .O(\mgmtsoc_master_tx_fifo_source_payload_width[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_width_reg[0] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_master_tx_fifo_sink_payload_width[0]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_width[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_width_reg[1] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_master_tx_fifo_sink_payload_width[1]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_width[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_width_reg[2] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_master_tx_fifo_sink_payload_width[2]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_width[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_master_tx_fifo_source_payload_width_reg[3] 
       (.C(clock),
        .CE(E),
        .D(mgmtsoc_master_tx_fifo_sink_payload_width[3]),
        .Q(mgmtsoc_master_tx_fifo_source_payload_width[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_master_tx_fifo_source_valid_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_master_tx_fifo_source_valid_reg_1),
        .Q(mgmtsoc_master_tx_fifo_source_valid_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_pending_r_reg
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_118),
        .Q(mgmtsoc_pending_r),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_pending_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank10_ev_pending_re),
        .Q(mgmtsoc_pending_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[0] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(mgmtsoc_reload_storage[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[10] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[10]),
        .Q(mgmtsoc_reload_storage[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[11] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[11]),
        .Q(mgmtsoc_reload_storage[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[12] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[12]),
        .Q(mgmtsoc_reload_storage[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[13] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[13]),
        .Q(mgmtsoc_reload_storage[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[14] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[14]),
        .Q(mgmtsoc_reload_storage[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[15] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[15]),
        .Q(mgmtsoc_reload_storage[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[16] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[16]),
        .Q(mgmtsoc_reload_storage[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[17] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[17]),
        .Q(mgmtsoc_reload_storage[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[18] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[18]),
        .Q(mgmtsoc_reload_storage[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[19] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[19]),
        .Q(mgmtsoc_reload_storage[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[1] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(mgmtsoc_reload_storage[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[20] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[20]),
        .Q(mgmtsoc_reload_storage[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[21] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[21]),
        .Q(mgmtsoc_reload_storage[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[22] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[22]),
        .Q(mgmtsoc_reload_storage[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[23] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[23]),
        .Q(mgmtsoc_reload_storage[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[24] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[24]),
        .Q(mgmtsoc_reload_storage[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[25] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[25]),
        .Q(mgmtsoc_reload_storage[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[26] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[26]),
        .Q(mgmtsoc_reload_storage[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[27] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[27]),
        .Q(mgmtsoc_reload_storage[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[28] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[28]),
        .Q(mgmtsoc_reload_storage[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[29] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[29]),
        .Q(mgmtsoc_reload_storage[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[2] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(mgmtsoc_reload_storage[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[30] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[30]),
        .Q(mgmtsoc_reload_storage[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[31] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[31]),
        .Q(mgmtsoc_reload_storage[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[3] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(mgmtsoc_reload_storage[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[4] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(mgmtsoc_reload_storage[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[5] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(mgmtsoc_reload_storage[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[6] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(mgmtsoc_reload_storage[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[7] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(mgmtsoc_reload_storage[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[8] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[8]),
        .Q(mgmtsoc_reload_storage[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reload_storage_reg[9] 
       (.C(clock),
        .CE(csrbank10_reload0_re),
        .D(mgmtsoc_dat_w[9]),
        .Q(mgmtsoc_reload_storage[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_reset_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank0_reset0_re),
        .Q(mgmtsoc_reset_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reset_storage_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_112),
        .Q(\mgmtsoc_reset_storage_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_reset_storage_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_80),
        .Q(\mgmtsoc_reset_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[0] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(mgmtsoc_scratch_storage[0]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[10] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[10]),
        .Q(mgmtsoc_scratch_storage[10]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[11] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[11]),
        .Q(mgmtsoc_scratch_storage[11]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[12] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[12]),
        .Q(mgmtsoc_scratch_storage[12]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[13] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[13]),
        .Q(mgmtsoc_scratch_storage[13]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[14] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[14]),
        .Q(mgmtsoc_scratch_storage[14]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[15] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[15]),
        .Q(mgmtsoc_scratch_storage[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[16] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[16]),
        .Q(mgmtsoc_scratch_storage[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[17] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[17]),
        .Q(mgmtsoc_scratch_storage[17]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[18] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[18]),
        .Q(mgmtsoc_scratch_storage[18]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[19] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[19]),
        .Q(mgmtsoc_scratch_storage[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[1] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(mgmtsoc_scratch_storage[1]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[20] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[20]),
        .Q(mgmtsoc_scratch_storage[20]),
        .S(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[21] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[21]),
        .Q(mgmtsoc_scratch_storage[21]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[22] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[22]),
        .Q(mgmtsoc_scratch_storage[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[23] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[23]),
        .Q(mgmtsoc_scratch_storage[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[24] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[24]),
        .Q(mgmtsoc_scratch_storage[24]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[25] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[25]),
        .Q(mgmtsoc_scratch_storage[25]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[26] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[26]),
        .Q(mgmtsoc_scratch_storage[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[27] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[27]),
        .Q(mgmtsoc_scratch_storage[27]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[28] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[28]),
        .Q(mgmtsoc_scratch_storage[28]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[29] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[29]),
        .Q(mgmtsoc_scratch_storage[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[2] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(mgmtsoc_scratch_storage[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[30] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[30]),
        .Q(mgmtsoc_scratch_storage[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[31] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[31]),
        .Q(mgmtsoc_scratch_storage[31]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[3] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(mgmtsoc_scratch_storage[3]),
        .S(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[4] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(mgmtsoc_scratch_storage[4]),
        .S(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[5] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(mgmtsoc_scratch_storage[5]),
        .S(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[6] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(mgmtsoc_scratch_storage[6]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[7] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(mgmtsoc_scratch_storage[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_scratch_storage_reg[8] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[8]),
        .Q(mgmtsoc_scratch_storage[8]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mgmtsoc_scratch_storage_reg[9] 
       (.C(clock),
        .CE(csrbank0_scratch0_re),
        .D(mgmtsoc_dat_w[9]),
        .Q(mgmtsoc_scratch_storage[9]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_update_value_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank10_update_value0_re),
        .Q(mgmtsoc_update_value_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_update_value_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_122),
        .Q(mgmtsoc_update_value_storage),
        .R(int_rst));
  LUT5 #(
    .INIT(32'hD8FA5072)) 
    \mgmtsoc_value[0]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[0]),
        .I3(\mgmtsoc_value_reg_n_0_[0] ),
        .I4(mgmtsoc_reload_storage[0]),
        .O(\mgmtsoc_value[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[10]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[10]),
        .I3(\mgmtsoc_value_reg[12]_i_2_n_6 ),
        .I4(mgmtsoc_reload_storage[10]),
        .O(\mgmtsoc_value[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[11]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[11]),
        .I3(\mgmtsoc_value_reg[12]_i_2_n_5 ),
        .I4(mgmtsoc_reload_storage[11]),
        .O(\mgmtsoc_value[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[12]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[12]),
        .I3(\mgmtsoc_value_reg[12]_i_2_n_4 ),
        .I4(mgmtsoc_reload_storage[12]),
        .O(\mgmtsoc_value[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[12]_i_3 
       (.I0(\mgmtsoc_value_reg_n_0_[12] ),
        .O(\mgmtsoc_value[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[12]_i_4 
       (.I0(\mgmtsoc_value_reg_n_0_[11] ),
        .O(\mgmtsoc_value[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[12]_i_5 
       (.I0(\mgmtsoc_value_reg_n_0_[10] ),
        .O(\mgmtsoc_value[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[12]_i_6 
       (.I0(\mgmtsoc_value_reg_n_0_[9] ),
        .O(\mgmtsoc_value[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[13]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[13]),
        .I3(\mgmtsoc_value_reg[16]_i_2_n_7 ),
        .I4(mgmtsoc_reload_storage[13]),
        .O(\mgmtsoc_value[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[14]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[14]),
        .I3(\mgmtsoc_value_reg[16]_i_2_n_6 ),
        .I4(mgmtsoc_reload_storage[14]),
        .O(\mgmtsoc_value[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[15]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[15]),
        .I3(\mgmtsoc_value_reg[16]_i_2_n_5 ),
        .I4(mgmtsoc_reload_storage[15]),
        .O(\mgmtsoc_value[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[16]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[16]),
        .I3(\mgmtsoc_value_reg[16]_i_2_n_4 ),
        .I4(mgmtsoc_reload_storage[16]),
        .O(\mgmtsoc_value[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[16]_i_3 
       (.I0(\mgmtsoc_value_reg_n_0_[16] ),
        .O(\mgmtsoc_value[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[16]_i_4 
       (.I0(\mgmtsoc_value_reg_n_0_[15] ),
        .O(\mgmtsoc_value[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[16]_i_5 
       (.I0(\mgmtsoc_value_reg_n_0_[14] ),
        .O(\mgmtsoc_value[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[16]_i_6 
       (.I0(\mgmtsoc_value_reg_n_0_[13] ),
        .O(\mgmtsoc_value[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[17]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[17]),
        .I3(\mgmtsoc_value_reg[20]_i_2_n_7 ),
        .I4(mgmtsoc_reload_storage[17]),
        .O(\mgmtsoc_value[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[18]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[18]),
        .I3(\mgmtsoc_value_reg[20]_i_2_n_6 ),
        .I4(mgmtsoc_reload_storage[18]),
        .O(\mgmtsoc_value[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[19]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[19]),
        .I3(\mgmtsoc_value_reg[20]_i_2_n_5 ),
        .I4(mgmtsoc_reload_storage[19]),
        .O(\mgmtsoc_value[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[1]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[1]),
        .I3(\mgmtsoc_value_reg[4]_i_2_n_7 ),
        .I4(mgmtsoc_reload_storage[1]),
        .O(\mgmtsoc_value[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[20]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[20]),
        .I3(\mgmtsoc_value_reg[20]_i_2_n_4 ),
        .I4(mgmtsoc_reload_storage[20]),
        .O(\mgmtsoc_value[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[20]_i_3 
       (.I0(\mgmtsoc_value_reg_n_0_[20] ),
        .O(\mgmtsoc_value[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[20]_i_4 
       (.I0(\mgmtsoc_value_reg_n_0_[19] ),
        .O(\mgmtsoc_value[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[20]_i_5 
       (.I0(\mgmtsoc_value_reg_n_0_[18] ),
        .O(\mgmtsoc_value[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[20]_i_6 
       (.I0(\mgmtsoc_value_reg_n_0_[17] ),
        .O(\mgmtsoc_value[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[21]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[21]),
        .I3(\mgmtsoc_value_reg[24]_i_2_n_7 ),
        .I4(mgmtsoc_reload_storage[21]),
        .O(\mgmtsoc_value[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[22]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[22]),
        .I3(\mgmtsoc_value_reg[24]_i_2_n_6 ),
        .I4(mgmtsoc_reload_storage[22]),
        .O(\mgmtsoc_value[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[23]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[23]),
        .I3(\mgmtsoc_value_reg[24]_i_2_n_5 ),
        .I4(mgmtsoc_reload_storage[23]),
        .O(\mgmtsoc_value[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[24]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[24]),
        .I3(\mgmtsoc_value_reg[24]_i_2_n_4 ),
        .I4(mgmtsoc_reload_storage[24]),
        .O(\mgmtsoc_value[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[24]_i_3 
       (.I0(\mgmtsoc_value_reg_n_0_[24] ),
        .O(\mgmtsoc_value[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[24]_i_4 
       (.I0(\mgmtsoc_value_reg_n_0_[23] ),
        .O(\mgmtsoc_value[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[24]_i_5 
       (.I0(\mgmtsoc_value_reg_n_0_[22] ),
        .O(\mgmtsoc_value[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[24]_i_6 
       (.I0(\mgmtsoc_value_reg_n_0_[21] ),
        .O(\mgmtsoc_value[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[25]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[25]),
        .I3(\mgmtsoc_value_reg[28]_i_2_n_7 ),
        .I4(mgmtsoc_reload_storage[25]),
        .O(\mgmtsoc_value[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[26]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[26]),
        .I3(\mgmtsoc_value_reg[28]_i_2_n_6 ),
        .I4(mgmtsoc_reload_storage[26]),
        .O(\mgmtsoc_value[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[27]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[27]),
        .I3(\mgmtsoc_value_reg[28]_i_2_n_5 ),
        .I4(mgmtsoc_reload_storage[27]),
        .O(\mgmtsoc_value[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[28]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[28]),
        .I3(\mgmtsoc_value_reg[28]_i_2_n_4 ),
        .I4(mgmtsoc_reload_storage[28]),
        .O(\mgmtsoc_value[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[28]_i_3 
       (.I0(\mgmtsoc_value_reg_n_0_[28] ),
        .O(\mgmtsoc_value[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[28]_i_4 
       (.I0(\mgmtsoc_value_reg_n_0_[27] ),
        .O(\mgmtsoc_value[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[28]_i_5 
       (.I0(\mgmtsoc_value_reg_n_0_[26] ),
        .O(\mgmtsoc_value[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[28]_i_6 
       (.I0(\mgmtsoc_value_reg_n_0_[25] ),
        .O(\mgmtsoc_value[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[29]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[29]),
        .I3(\mgmtsoc_value_reg[31]_i_3_n_7 ),
        .I4(mgmtsoc_reload_storage[29]),
        .O(\mgmtsoc_value[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[2]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[2]),
        .I3(\mgmtsoc_value_reg[4]_i_2_n_6 ),
        .I4(mgmtsoc_reload_storage[2]),
        .O(\mgmtsoc_value[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[30]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[30]),
        .I3(\mgmtsoc_value_reg[31]_i_3_n_6 ),
        .I4(mgmtsoc_reload_storage[30]),
        .O(\mgmtsoc_value[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[31]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[31]),
        .I3(\mgmtsoc_value_reg[31]_i_3_n_5 ),
        .I4(mgmtsoc_reload_storage[31]),
        .O(\mgmtsoc_value[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mgmtsoc_value[31]_i_2 
       (.I0(mgmtsoc_zero_trigger_d_i_6_n_0),
        .I1(mgmtsoc_zero_trigger_d_i_5_n_0),
        .I2(mgmtsoc_zero_trigger_d_i_4_n_0),
        .I3(mgmtsoc_zero_trigger_d_i_2_n_0),
        .I4(mgmtsoc_zero_trigger_d_i_3_n_0),
        .O(\mgmtsoc_value[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[31]_i_4 
       (.I0(\mgmtsoc_value_reg_n_0_[31] ),
        .O(\mgmtsoc_value[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[31]_i_5 
       (.I0(\mgmtsoc_value_reg_n_0_[30] ),
        .O(\mgmtsoc_value[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[31]_i_6 
       (.I0(\mgmtsoc_value_reg_n_0_[29] ),
        .O(\mgmtsoc_value[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[3]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[3]),
        .I3(\mgmtsoc_value_reg[4]_i_2_n_5 ),
        .I4(mgmtsoc_reload_storage[3]),
        .O(\mgmtsoc_value[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[4]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[4]),
        .I3(\mgmtsoc_value_reg[4]_i_2_n_4 ),
        .I4(mgmtsoc_reload_storage[4]),
        .O(\mgmtsoc_value[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[4]_i_3 
       (.I0(\mgmtsoc_value_reg_n_0_[4] ),
        .O(\mgmtsoc_value[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[4]_i_4 
       (.I0(\mgmtsoc_value_reg_n_0_[3] ),
        .O(\mgmtsoc_value[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[4]_i_5 
       (.I0(\mgmtsoc_value_reg_n_0_[2] ),
        .O(\mgmtsoc_value[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[4]_i_6 
       (.I0(\mgmtsoc_value_reg_n_0_[1] ),
        .O(\mgmtsoc_value[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[5]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[5]),
        .I3(\mgmtsoc_value_reg[8]_i_2_n_7 ),
        .I4(mgmtsoc_reload_storage[5]),
        .O(\mgmtsoc_value[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[6]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[6]),
        .I3(\mgmtsoc_value_reg[8]_i_2_n_6 ),
        .I4(mgmtsoc_reload_storage[6]),
        .O(\mgmtsoc_value[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[7]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[7]),
        .I3(\mgmtsoc_value_reg[8]_i_2_n_5 ),
        .I4(mgmtsoc_reload_storage[7]),
        .O(\mgmtsoc_value[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[8]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[8]),
        .I3(\mgmtsoc_value_reg[8]_i_2_n_4 ),
        .I4(mgmtsoc_reload_storage[8]),
        .O(\mgmtsoc_value[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[8]_i_3 
       (.I0(\mgmtsoc_value_reg_n_0_[8] ),
        .O(\mgmtsoc_value[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[8]_i_4 
       (.I0(\mgmtsoc_value_reg_n_0_[7] ),
        .O(\mgmtsoc_value[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[8]_i_5 
       (.I0(\mgmtsoc_value_reg_n_0_[6] ),
        .O(\mgmtsoc_value[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mgmtsoc_value[8]_i_6 
       (.I0(\mgmtsoc_value_reg_n_0_[5] ),
        .O(\mgmtsoc_value[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \mgmtsoc_value[9]_i_1 
       (.I0(mgmtsoc_en_storage),
        .I1(\mgmtsoc_value[31]_i_2_n_0 ),
        .I2(mgmtsoc_load_storage[9]),
        .I3(\mgmtsoc_value_reg[12]_i_2_n_7 ),
        .I4(mgmtsoc_reload_storage[9]),
        .O(\mgmtsoc_value[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[0]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[10]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[10] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[11]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[11] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[12]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[12] ),
        .R(int_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_value_reg[12]_i_2 
       (.CI(\mgmtsoc_value_reg[8]_i_2_n_0 ),
        .CO({\mgmtsoc_value_reg[12]_i_2_n_0 ,\mgmtsoc_value_reg[12]_i_2_n_1 ,\mgmtsoc_value_reg[12]_i_2_n_2 ,\mgmtsoc_value_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\mgmtsoc_value_reg_n_0_[12] ,\mgmtsoc_value_reg_n_0_[11] ,\mgmtsoc_value_reg_n_0_[10] ,\mgmtsoc_value_reg_n_0_[9] }),
        .O({\mgmtsoc_value_reg[12]_i_2_n_4 ,\mgmtsoc_value_reg[12]_i_2_n_5 ,\mgmtsoc_value_reg[12]_i_2_n_6 ,\mgmtsoc_value_reg[12]_i_2_n_7 }),
        .S({\mgmtsoc_value[12]_i_3_n_0 ,\mgmtsoc_value[12]_i_4_n_0 ,\mgmtsoc_value[12]_i_5_n_0 ,\mgmtsoc_value[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[13]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[13] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[14]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[14] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[15]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[15] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[16]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[16] ),
        .R(int_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_value_reg[16]_i_2 
       (.CI(\mgmtsoc_value_reg[12]_i_2_n_0 ),
        .CO({\mgmtsoc_value_reg[16]_i_2_n_0 ,\mgmtsoc_value_reg[16]_i_2_n_1 ,\mgmtsoc_value_reg[16]_i_2_n_2 ,\mgmtsoc_value_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\mgmtsoc_value_reg_n_0_[16] ,\mgmtsoc_value_reg_n_0_[15] ,\mgmtsoc_value_reg_n_0_[14] ,\mgmtsoc_value_reg_n_0_[13] }),
        .O({\mgmtsoc_value_reg[16]_i_2_n_4 ,\mgmtsoc_value_reg[16]_i_2_n_5 ,\mgmtsoc_value_reg[16]_i_2_n_6 ,\mgmtsoc_value_reg[16]_i_2_n_7 }),
        .S({\mgmtsoc_value[16]_i_3_n_0 ,\mgmtsoc_value[16]_i_4_n_0 ,\mgmtsoc_value[16]_i_5_n_0 ,\mgmtsoc_value[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[17]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[17] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[18]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[18] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[19]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[19] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[1]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[20]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[20] ),
        .R(int_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_value_reg[20]_i_2 
       (.CI(\mgmtsoc_value_reg[16]_i_2_n_0 ),
        .CO({\mgmtsoc_value_reg[20]_i_2_n_0 ,\mgmtsoc_value_reg[20]_i_2_n_1 ,\mgmtsoc_value_reg[20]_i_2_n_2 ,\mgmtsoc_value_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\mgmtsoc_value_reg_n_0_[20] ,\mgmtsoc_value_reg_n_0_[19] ,\mgmtsoc_value_reg_n_0_[18] ,\mgmtsoc_value_reg_n_0_[17] }),
        .O({\mgmtsoc_value_reg[20]_i_2_n_4 ,\mgmtsoc_value_reg[20]_i_2_n_5 ,\mgmtsoc_value_reg[20]_i_2_n_6 ,\mgmtsoc_value_reg[20]_i_2_n_7 }),
        .S({\mgmtsoc_value[20]_i_3_n_0 ,\mgmtsoc_value[20]_i_4_n_0 ,\mgmtsoc_value[20]_i_5_n_0 ,\mgmtsoc_value[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[21]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[21] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[22]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[22] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[23]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[23] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[24]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[24] ),
        .R(int_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_value_reg[24]_i_2 
       (.CI(\mgmtsoc_value_reg[20]_i_2_n_0 ),
        .CO({\mgmtsoc_value_reg[24]_i_2_n_0 ,\mgmtsoc_value_reg[24]_i_2_n_1 ,\mgmtsoc_value_reg[24]_i_2_n_2 ,\mgmtsoc_value_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\mgmtsoc_value_reg_n_0_[24] ,\mgmtsoc_value_reg_n_0_[23] ,\mgmtsoc_value_reg_n_0_[22] ,\mgmtsoc_value_reg_n_0_[21] }),
        .O({\mgmtsoc_value_reg[24]_i_2_n_4 ,\mgmtsoc_value_reg[24]_i_2_n_5 ,\mgmtsoc_value_reg[24]_i_2_n_6 ,\mgmtsoc_value_reg[24]_i_2_n_7 }),
        .S({\mgmtsoc_value[24]_i_3_n_0 ,\mgmtsoc_value[24]_i_4_n_0 ,\mgmtsoc_value[24]_i_5_n_0 ,\mgmtsoc_value[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[25]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[25] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[26]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[26] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[27]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[27] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[28]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[28] ),
        .R(int_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_value_reg[28]_i_2 
       (.CI(\mgmtsoc_value_reg[24]_i_2_n_0 ),
        .CO({\mgmtsoc_value_reg[28]_i_2_n_0 ,\mgmtsoc_value_reg[28]_i_2_n_1 ,\mgmtsoc_value_reg[28]_i_2_n_2 ,\mgmtsoc_value_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\mgmtsoc_value_reg_n_0_[28] ,\mgmtsoc_value_reg_n_0_[27] ,\mgmtsoc_value_reg_n_0_[26] ,\mgmtsoc_value_reg_n_0_[25] }),
        .O({\mgmtsoc_value_reg[28]_i_2_n_4 ,\mgmtsoc_value_reg[28]_i_2_n_5 ,\mgmtsoc_value_reg[28]_i_2_n_6 ,\mgmtsoc_value_reg[28]_i_2_n_7 }),
        .S({\mgmtsoc_value[28]_i_3_n_0 ,\mgmtsoc_value[28]_i_4_n_0 ,\mgmtsoc_value[28]_i_5_n_0 ,\mgmtsoc_value[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[29]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[29] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[2]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[30]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[30] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[31]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[31] ),
        .R(int_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_value_reg[31]_i_3 
       (.CI(\mgmtsoc_value_reg[28]_i_2_n_0 ),
        .CO({\NLW_mgmtsoc_value_reg[31]_i_3_CO_UNCONNECTED [3:2],\mgmtsoc_value_reg[31]_i_3_n_2 ,\mgmtsoc_value_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mgmtsoc_value_reg_n_0_[30] ,\mgmtsoc_value_reg_n_0_[29] }),
        .O({\NLW_mgmtsoc_value_reg[31]_i_3_O_UNCONNECTED [3],\mgmtsoc_value_reg[31]_i_3_n_5 ,\mgmtsoc_value_reg[31]_i_3_n_6 ,\mgmtsoc_value_reg[31]_i_3_n_7 }),
        .S({1'b0,\mgmtsoc_value[31]_i_4_n_0 ,\mgmtsoc_value[31]_i_5_n_0 ,\mgmtsoc_value[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[3]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[4]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[4] ),
        .R(int_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_value_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\mgmtsoc_value_reg[4]_i_2_n_0 ,\mgmtsoc_value_reg[4]_i_2_n_1 ,\mgmtsoc_value_reg[4]_i_2_n_2 ,\mgmtsoc_value_reg[4]_i_2_n_3 }),
        .CYINIT(\mgmtsoc_value_reg_n_0_[0] ),
        .DI({\mgmtsoc_value_reg_n_0_[4] ,\mgmtsoc_value_reg_n_0_[3] ,\mgmtsoc_value_reg_n_0_[2] ,\mgmtsoc_value_reg_n_0_[1] }),
        .O({\mgmtsoc_value_reg[4]_i_2_n_4 ,\mgmtsoc_value_reg[4]_i_2_n_5 ,\mgmtsoc_value_reg[4]_i_2_n_6 ,\mgmtsoc_value_reg[4]_i_2_n_7 }),
        .S({\mgmtsoc_value[4]_i_3_n_0 ,\mgmtsoc_value[4]_i_4_n_0 ,\mgmtsoc_value[4]_i_5_n_0 ,\mgmtsoc_value[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[5]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[6]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[7]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[7] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[8]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[8] ),
        .R(int_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mgmtsoc_value_reg[8]_i_2 
       (.CI(\mgmtsoc_value_reg[4]_i_2_n_0 ),
        .CO({\mgmtsoc_value_reg[8]_i_2_n_0 ,\mgmtsoc_value_reg[8]_i_2_n_1 ,\mgmtsoc_value_reg[8]_i_2_n_2 ,\mgmtsoc_value_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\mgmtsoc_value_reg_n_0_[8] ,\mgmtsoc_value_reg_n_0_[7] ,\mgmtsoc_value_reg_n_0_[6] ,\mgmtsoc_value_reg_n_0_[5] }),
        .O({\mgmtsoc_value_reg[8]_i_2_n_4 ,\mgmtsoc_value_reg[8]_i_2_n_5 ,\mgmtsoc_value_reg[8]_i_2_n_6 ,\mgmtsoc_value_reg[8]_i_2_n_7 }),
        .S({\mgmtsoc_value[8]_i_3_n_0 ,\mgmtsoc_value[8]_i_4_n_0 ,\mgmtsoc_value[8]_i_5_n_0 ,\mgmtsoc_value[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(\mgmtsoc_value[9]_i_1_n_0 ),
        .Q(\mgmtsoc_value_reg_n_0_[9] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[0] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[0] ),
        .Q(mgmtsoc_value_status[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[10] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[10] ),
        .Q(mgmtsoc_value_status[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[11] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[11] ),
        .Q(mgmtsoc_value_status[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[12] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[12] ),
        .Q(mgmtsoc_value_status[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[13] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[13] ),
        .Q(mgmtsoc_value_status[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[14] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[14] ),
        .Q(mgmtsoc_value_status[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[15] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[15] ),
        .Q(mgmtsoc_value_status[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[16] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[16] ),
        .Q(mgmtsoc_value_status[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[17] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[17] ),
        .Q(mgmtsoc_value_status[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[18] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[18] ),
        .Q(mgmtsoc_value_status[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[19] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[19] ),
        .Q(mgmtsoc_value_status[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[1] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[1] ),
        .Q(mgmtsoc_value_status[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[20] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[20] ),
        .Q(mgmtsoc_value_status[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[21] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[21] ),
        .Q(mgmtsoc_value_status[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[22] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[22] ),
        .Q(mgmtsoc_value_status[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[23] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[23] ),
        .Q(mgmtsoc_value_status[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[24] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[24] ),
        .Q(mgmtsoc_value_status[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[25] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[25] ),
        .Q(mgmtsoc_value_status[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[26] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[26] ),
        .Q(mgmtsoc_value_status[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[27] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[27] ),
        .Q(mgmtsoc_value_status[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[28] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[28] ),
        .Q(mgmtsoc_value_status[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[29] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[29] ),
        .Q(mgmtsoc_value_status[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[2] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[2] ),
        .Q(mgmtsoc_value_status[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[30] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[30] ),
        .Q(mgmtsoc_value_status[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[31] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[31] ),
        .Q(mgmtsoc_value_status[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[3] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[3] ),
        .Q(mgmtsoc_value_status[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[4] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[4] ),
        .Q(mgmtsoc_value_status[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[5] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[5] ),
        .Q(mgmtsoc_value_status[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[6] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[6] ),
        .Q(mgmtsoc_value_status[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[7] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[7] ),
        .Q(mgmtsoc_value_status[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[8] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[8] ),
        .Q(mgmtsoc_value_status[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_value_status_reg[9] 
       (.C(clock),
        .CE(mgmtsoc_update_value_re),
        .D(\mgmtsoc_value_reg_n_0_[9] ),
        .Q(mgmtsoc_value_status[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_vexriscv_debug_bus_ack_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_debug_bus_ack_reg_1),
        .Q(mgmtsoc_vexriscv_debug_bus_ack_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[0]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[10]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[11]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[12]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[13]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[14]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[15]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[16]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[17]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[18]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[19]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[1]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[20]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[21]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[22]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[23]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[24]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[25]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[26]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[27]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[28]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[29]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[2]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[30]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[31]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[3]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[4]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[5]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[6]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[7]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[8]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_debug_bus_dat_r_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_rsp_data[9]),
        .Q(mgmtsoc_vexriscv_debug_bus_dat_r[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_vexriscv_debug_reset_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_reset_debug_logic),
        .Q(mgmtsoc_vexriscv_debug_reset),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[2] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(D[0]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_address[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[3] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(D[1]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_address[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[4] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(D[2]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_address[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[5] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(D[3]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_address[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[6] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(D[4]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_address[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(D[5]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_address[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[0] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[0]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[10] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[10]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[11] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[11]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[12] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[12]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[13] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[13]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[14] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[14]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[15] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[15]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[16] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[16]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[16]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[17] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[17]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[17]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[18] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[18]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[18]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[19] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[19]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[19]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[1] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[1]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[20] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[20]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[20]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[21] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[21]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[21]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[22] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[22]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[22]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[23] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[23]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[23]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[24] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[24]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[24]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[25] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[25]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[25]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[26] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[26]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[26]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[27] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[27]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[27]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[28] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[28]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[28]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[29] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[29]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[29]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[2] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[2]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[30] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[30]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[30]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[31] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[31]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[31]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[3] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[3]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[4] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[4]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[5] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[5]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[6] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[6]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[7] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[7]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[8] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[8]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[9] 
       (.C(clock),
        .CE(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .D(mprj_dat_o_core[9]),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_data[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_217),
        .Q(mgmtsoc_vexriscv_i_cmd_payload_wr_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_vexriscv_i_cmd_valid_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_i_cmd_valid_reg_0),
        .Q(mgmtsoc_vexriscv_i_cmd_valid),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_vexriscv_reset_debug_logic_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_o_resetOut),
        .Q(mgmtsoc_vexriscv_reset_debug_logic),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_vexriscv_transfer_complete_reg
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_211),
        .Q(mgmtsoc_vexriscv_transfer_complete),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_vexriscv_transfer_in_progress_reg
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_209),
        .Q(mgmtsoc_vexriscv_transfer_in_progress),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_vexriscv_transfer_wait_for_ack_reg_2),
        .Q(mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0),
        .R(int_rst));
  LUT5 #(
    .INIT(32'h2FFF2222)) 
    mgmtsoc_zero_pending_i_1
       (.I0(csrbank10_ev_status_w),
        .I1(mgmtsoc_zero_trigger_d),
        .I2(mgmtsoc_pending_re),
        .I3(mgmtsoc_pending_r),
        .I4(mgmtsoc_zero_pending),
        .O(mgmtsoc_zero_pending_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_zero_pending_reg
       (.C(clock),
        .CE(1'b1),
        .D(mgmtsoc_zero_pending_i_1_n_0),
        .Q(mgmtsoc_zero_pending),
        .R(int_rst));
  LUT5 #(
    .INIT(32'h80000000)) 
    mgmtsoc_zero_trigger_d_i_1
       (.I0(mgmtsoc_zero_trigger_d_i_2_n_0),
        .I1(mgmtsoc_zero_trigger_d_i_3_n_0),
        .I2(mgmtsoc_zero_trigger_d_i_4_n_0),
        .I3(mgmtsoc_zero_trigger_d_i_5_n_0),
        .I4(mgmtsoc_zero_trigger_d_i_6_n_0),
        .O(csrbank10_ev_status_w));
  LUT4 #(
    .INIT(16'h0001)) 
    mgmtsoc_zero_trigger_d_i_2
       (.I0(\mgmtsoc_value_reg_n_0_[15] ),
        .I1(\mgmtsoc_value_reg_n_0_[14] ),
        .I2(\mgmtsoc_value_reg_n_0_[13] ),
        .I3(\mgmtsoc_value_reg_n_0_[12] ),
        .O(mgmtsoc_zero_trigger_d_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mgmtsoc_zero_trigger_d_i_3
       (.I0(\mgmtsoc_value_reg_n_0_[11] ),
        .I1(\mgmtsoc_value_reg_n_0_[10] ),
        .I2(\mgmtsoc_value_reg_n_0_[9] ),
        .I3(\mgmtsoc_value_reg_n_0_[8] ),
        .O(mgmtsoc_zero_trigger_d_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mgmtsoc_zero_trigger_d_i_4
       (.I0(\mgmtsoc_value_reg_n_0_[1] ),
        .I1(\mgmtsoc_value_reg_n_0_[0] ),
        .I2(\mgmtsoc_value_reg_n_0_[3] ),
        .I3(\mgmtsoc_value_reg_n_0_[2] ),
        .O(mgmtsoc_zero_trigger_d_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mgmtsoc_zero_trigger_d_i_5
       (.I0(\mgmtsoc_value_reg_n_0_[7] ),
        .I1(\mgmtsoc_value_reg_n_0_[6] ),
        .I2(\mgmtsoc_value_reg_n_0_[5] ),
        .I3(\mgmtsoc_value_reg_n_0_[4] ),
        .O(mgmtsoc_zero_trigger_d_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    mgmtsoc_zero_trigger_d_i_6
       (.I0(mgmtsoc_zero_trigger_d_i_7_n_0),
        .I1(\mgmtsoc_value_reg_n_0_[17] ),
        .I2(\mgmtsoc_value_reg_n_0_[16] ),
        .I3(\mgmtsoc_value_reg_n_0_[19] ),
        .I4(\mgmtsoc_value_reg_n_0_[18] ),
        .I5(mgmtsoc_zero_trigger_d_i_8_n_0),
        .O(mgmtsoc_zero_trigger_d_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mgmtsoc_zero_trigger_d_i_7
       (.I0(\mgmtsoc_value_reg_n_0_[23] ),
        .I1(\mgmtsoc_value_reg_n_0_[22] ),
        .I2(\mgmtsoc_value_reg_n_0_[21] ),
        .I3(\mgmtsoc_value_reg_n_0_[20] ),
        .O(mgmtsoc_zero_trigger_d_i_7_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    mgmtsoc_zero_trigger_d_i_8
       (.I0(\mgmtsoc_value_reg_n_0_[28] ),
        .I1(\mgmtsoc_value_reg_n_0_[29] ),
        .I2(\mgmtsoc_value_reg_n_0_[30] ),
        .I3(\mgmtsoc_value_reg_n_0_[31] ),
        .I4(mgmtsoc_zero_trigger_d_i_9_n_0),
        .O(mgmtsoc_zero_trigger_d_i_8_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mgmtsoc_zero_trigger_d_i_9
       (.I0(\mgmtsoc_value_reg_n_0_[27] ),
        .I1(\mgmtsoc_value_reg_n_0_[26] ),
        .I2(\mgmtsoc_value_reg_n_0_[25] ),
        .I3(\mgmtsoc_value_reg_n_0_[24] ),
        .O(mgmtsoc_zero_trigger_d_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mgmtsoc_zero_trigger_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank10_ev_status_w),
        .Q(mgmtsoc_zero_trigger_d),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \mprj_o[0]_INST_0_i_2 
       (.I0(debug_oeb_storage_reg_0),
        .I1(debug_mode_storage_reg_0),
        .I2(\mprj_o[0] ),
        .O(mgmt_io_oeb_hk[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mprj_o[35]_INST_0_i_1 
       (.I0(spi_sdo),
        .I1(spi_enabled_storage_reg_0),
        .I2(\mprj_o[35]_0 [1]),
        .O(mgmt_io_out_hk[1]));
  LUT3 #(
    .INIT(8'h47)) 
    \mprj_o[35]_INST_0_i_2 
       (.I0(spi_cs_n),
        .I1(spi_enabled_storage_reg_0),
        .I2(\mprj_o[35] ),
        .O(mgmt_io_oeb_hk[1]));
  LUT6 #(
    .INIT(64'hAACFCFCFAAC0C0C0)) 
    \mprj_o[6]_INST_0_i_2 
       (.I0(dbg_uart_dbg_uart_tx),
        .I1(sys_uart_tx),
        .I2(uart_enabled_storage),
        .I3(mprj_i[0]),
        .I4(debug_mode_storage_reg_0),
        .I5(\mprj_o[35]_0 [0]),
        .O(mgmt_io_out_hk[0]));
  FDRE #(
    .INIT(1'b0)) 
    mprj_wb_iena_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(mprj_wb_iena_storage_reg_1),
        .Q(mprj_wb_iena_storage_reg_0),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl0_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl0_regs0_reg_0),
        .Q(multiregimpl0_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl0_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl0_regs0),
        .Q(multiregimpl0_regs1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl10_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[7]),
        .Q(multiregimpl10_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl10_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl10_regs0),
        .Q(data11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl11_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[8]),
        .Q(multiregimpl11_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl11_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl11_regs0),
        .Q(data11[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl12_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[9]),
        .Q(multiregimpl12_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl12_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl12_regs0),
        .Q(data11[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl134_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(user_irq[0]),
        .Q(multiregimpl134_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl134_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl134_regs0),
        .Q(multiregimpl134_regs1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl135_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(user_irq[1]),
        .Q(multiregimpl135_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl135_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl135_regs0),
        .Q(multiregimpl135_regs1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl136_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(user_irq[2]),
        .Q(multiregimpl136_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl136_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl136_regs0),
        .Q(multiregimpl136_regs1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl13_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[10]),
        .Q(multiregimpl13_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl13_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl13_regs0),
        .Q(data11[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl14_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[11]),
        .Q(multiregimpl14_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl14_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl14_regs0),
        .Q(data11[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl15_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[12]),
        .Q(multiregimpl15_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl15_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl15_regs0),
        .Q(data11[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl16_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[13]),
        .Q(multiregimpl16_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl16_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl16_regs0),
        .Q(data11[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl17_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[14]),
        .Q(multiregimpl17_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl17_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl17_regs0),
        .Q(data11[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl18_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[15]),
        .Q(multiregimpl18_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl18_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl18_regs0),
        .Q(data11[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl19_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[16]),
        .Q(multiregimpl19_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl19_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl19_regs0),
        .Q(data11[16]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h80)) 
    multiregimpl1_regs0_i_1
       (.I0(mprj_i[2]),
        .I1(mprj_i[0]),
        .I2(debug_mode_storage_reg_0),
        .O(dbg_uart_dbg_uart_rx));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl1_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(dbg_uart_dbg_uart_rx),
        .Q(multiregimpl1_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl1_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl1_regs0),
        .Q(multiregimpl1_regs1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl20_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[17]),
        .Q(multiregimpl20_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl20_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl20_regs0),
        .Q(data11[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl21_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[18]),
        .Q(multiregimpl21_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl21_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl21_regs0),
        .Q(data11[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl22_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[19]),
        .Q(multiregimpl22_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl22_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl22_regs0),
        .Q(data11[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl23_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[20]),
        .Q(multiregimpl23_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl23_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl23_regs0),
        .Q(data11[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl24_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[21]),
        .Q(multiregimpl24_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl24_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl24_regs0),
        .Q(data11[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl25_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[22]),
        .Q(multiregimpl25_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl25_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl25_regs0),
        .Q(data11[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl26_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[23]),
        .Q(multiregimpl26_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl26_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl26_regs0),
        .Q(data11[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl27_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[24]),
        .Q(multiregimpl27_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl27_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl27_regs0),
        .Q(data11[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl28_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[25]),
        .Q(multiregimpl28_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl28_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl28_regs0),
        .Q(data11[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl29_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[26]),
        .Q(multiregimpl29_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl29_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl29_regs0),
        .Q(data11[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl2_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(gpio),
        .Q(multiregimpl2_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl2_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl2_regs0),
        .Q(multiregimpl2_regs1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl30_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[27]),
        .Q(multiregimpl30_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl30_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl30_regs0),
        .Q(data11[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl31_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[28]),
        .Q(multiregimpl31_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl31_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl31_regs0),
        .Q(data11[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl32_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[29]),
        .Q(multiregimpl32_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl32_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl32_regs0),
        .Q(data11[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl33_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[30]),
        .Q(multiregimpl33_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl33_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl33_regs0),
        .Q(data11[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl34_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[31]),
        .Q(multiregimpl34_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl34_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl34_regs0),
        .Q(data11[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl3_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[0]),
        .Q(multiregimpl3_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl3_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl3_regs0),
        .Q(data11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl4_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[1]),
        .Q(multiregimpl4_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl4_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl4_regs0),
        .Q(data11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl5_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[2]),
        .Q(multiregimpl5_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl5_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl5_regs0),
        .Q(data11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl6_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[3]),
        .Q(multiregimpl6_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl6_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl6_regs0),
        .Q(data11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl7_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[4]),
        .Q(multiregimpl7_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl7_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl7_regs0),
        .Q(data11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl8_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[5]),
        .Q(multiregimpl8_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl8_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl8_regs0),
        .Q(data11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl9_regs0_reg
       (.C(clock),
        .CE(1'b1),
        .D(la_input[6]),
        .Q(multiregimpl9_regs0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    multiregimpl9_regs1_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl9_regs0),
        .Q(data11[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ready_i_2
       (.I0(la_data_in_user[64]),
        .I1(csrbank6_oe2_w[0]),
        .I2(clock),
        .O(CLK));
  FDRE #(
    .INIT(1'b0)) 
    rs232phy_rs232phyrx_state_reg
       (.C(clock),
        .CE(1'b1),
        .D(rs232phy_rs232phyrx_state_reg_0),
        .Q(rs232phy_rs232phyrx_state),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    rs232phy_rs232phytx_state_reg
       (.C(clock),
        .CE(1'b1),
        .D(rs232phy_rs232phytx_state_reg_1),
        .Q(rs232phy_rs232phytx_state),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slave_sel_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(slave_sel_reg[0]),
        .Q(slave_sel_r[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slave_sel_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(slave_sel_reg[1]),
        .Q(slave_sel_r[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slave_sel_r_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(slave_sel_reg[2]),
        .Q(slave_sel_r[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slave_sel_r_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(slave_sel_reg[3]),
        .Q(slave_sel_r[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slave_sel_r_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(slave_sel_reg[4]),
        .Q(slave_sel_r[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slave_sel_r_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(slave_sel_reg[5]),
        .Q(slave_sel_r[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slave_sel_r_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(slave_sel_reg[6]),
        .Q(slave_sel_r[6]),
        .R(int_rst));
  LUT6 #(
    .INIT(64'h0404040400005500)) 
    spi_clk_i_1
       (.I0(int_rst),
        .I1(spimaster_state[1]),
        .I2(spimaster_state[0]),
        .I3(spi_sck),
        .I4(O664),
        .I5(spi_master_clk_rise),
        .O(spi_clk_i_1_n_0));
  FDRE spi_clk_reg
       (.C(clock),
        .CE(1'b1),
        .D(spi_clk_i_1_n_0),
        .Q(spi_sck),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h5555575F)) 
    spi_cs_n_i_1
       (.I0(\spi_master_cs_storage_reg_n_0_[0] ),
        .I1(O664),
        .I2(\spi_master_cs_storage_reg_n_0_[16] ),
        .I3(spimaster_state[0]),
        .I4(spimaster_state[1]),
        .O(spi_cs_n_i_1_n_0));
  FDRE spi_cs_n_reg
       (.C(clock),
        .CE(1'b1),
        .D(spi_cs_n_i_1_n_0),
        .Q(spi_cs_n),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    spi_enabled_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(spi_enabled_storage_reg_1),
        .Q(spi_enabled_storage_reg_0),
        .R(int_rst));
  LUT3 #(
    .INIT(8'hAE)) 
    \spi_master_clk_divider1[0]_i_1 
       (.I0(int_rst),
        .I1(O664),
        .I2(spi_master_clk_rise),
        .O(\spi_master_clk_divider1[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_clk_divider1[0]_i_3 
       (.I0(spi_master_clk_divider1_reg[0]),
        .O(\spi_master_clk_divider1[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[0]_i_2_n_7 ),
        .Q(spi_master_clk_divider1_reg[0]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \spi_master_clk_divider1_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\spi_master_clk_divider1_reg[0]_i_2_n_0 ,\spi_master_clk_divider1_reg[0]_i_2_n_1 ,\spi_master_clk_divider1_reg[0]_i_2_n_2 ,\spi_master_clk_divider1_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\spi_master_clk_divider1_reg[0]_i_2_n_4 ,\spi_master_clk_divider1_reg[0]_i_2_n_5 ,\spi_master_clk_divider1_reg[0]_i_2_n_6 ,\spi_master_clk_divider1_reg[0]_i_2_n_7 }),
        .S({spi_master_clk_divider1_reg[3:1],\spi_master_clk_divider1[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[8]_i_1_n_5 ),
        .Q(spi_master_clk_divider1_reg[10]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[8]_i_1_n_4 ),
        .Q(spi_master_clk_divider1_reg[11]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[12]_i_1_n_7 ),
        .Q(spi_master_clk_divider1_reg[12]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \spi_master_clk_divider1_reg[12]_i_1 
       (.CI(\spi_master_clk_divider1_reg[8]_i_1_n_0 ),
        .CO({\NLW_spi_master_clk_divider1_reg[12]_i_1_CO_UNCONNECTED [3],\spi_master_clk_divider1_reg[12]_i_1_n_1 ,\spi_master_clk_divider1_reg[12]_i_1_n_2 ,\spi_master_clk_divider1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spi_master_clk_divider1_reg[12]_i_1_n_4 ,\spi_master_clk_divider1_reg[12]_i_1_n_5 ,\spi_master_clk_divider1_reg[12]_i_1_n_6 ,\spi_master_clk_divider1_reg[12]_i_1_n_7 }),
        .S(spi_master_clk_divider1_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[12]_i_1_n_6 ),
        .Q(spi_master_clk_divider1_reg[13]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[12]_i_1_n_5 ),
        .Q(spi_master_clk_divider1_reg[14]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[12]_i_1_n_4 ),
        .Q(spi_master_clk_divider1_reg[15]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[0]_i_2_n_6 ),
        .Q(spi_master_clk_divider1_reg[1]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[0]_i_2_n_5 ),
        .Q(spi_master_clk_divider1_reg[2]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[0]_i_2_n_4 ),
        .Q(spi_master_clk_divider1_reg[3]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[4]_i_1_n_7 ),
        .Q(spi_master_clk_divider1_reg[4]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \spi_master_clk_divider1_reg[4]_i_1 
       (.CI(\spi_master_clk_divider1_reg[0]_i_2_n_0 ),
        .CO({\spi_master_clk_divider1_reg[4]_i_1_n_0 ,\spi_master_clk_divider1_reg[4]_i_1_n_1 ,\spi_master_clk_divider1_reg[4]_i_1_n_2 ,\spi_master_clk_divider1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spi_master_clk_divider1_reg[4]_i_1_n_4 ,\spi_master_clk_divider1_reg[4]_i_1_n_5 ,\spi_master_clk_divider1_reg[4]_i_1_n_6 ,\spi_master_clk_divider1_reg[4]_i_1_n_7 }),
        .S(spi_master_clk_divider1_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[4]_i_1_n_6 ),
        .Q(spi_master_clk_divider1_reg[5]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[4]_i_1_n_5 ),
        .Q(spi_master_clk_divider1_reg[6]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[4]_i_1_n_4 ),
        .Q(spi_master_clk_divider1_reg[7]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[8]_i_1_n_7 ),
        .Q(spi_master_clk_divider1_reg[8]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \spi_master_clk_divider1_reg[8]_i_1 
       (.CI(\spi_master_clk_divider1_reg[4]_i_1_n_0 ),
        .CO({\spi_master_clk_divider1_reg[8]_i_1_n_0 ,\spi_master_clk_divider1_reg[8]_i_1_n_1 ,\spi_master_clk_divider1_reg[8]_i_1_n_2 ,\spi_master_clk_divider1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spi_master_clk_divider1_reg[8]_i_1_n_4 ,\spi_master_clk_divider1_reg[8]_i_1_n_5 ,\spi_master_clk_divider1_reg[8]_i_1_n_6 ,\spi_master_clk_divider1_reg[8]_i_1_n_7 }),
        .S(spi_master_clk_divider1_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_clk_divider1_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_clk_divider1_reg[8]_i_1_n_6 ),
        .Q(spi_master_clk_divider1_reg[9]),
        .R(\spi_master_clk_divider1[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    spi_master_control_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank9_control0_re),
        .Q(spi_master_control_re),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[0] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(\spi_master_control_storage_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[10] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[10]),
        .Q(spi_master_length1[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[11] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[11]),
        .Q(spi_master_length1[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[12] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[12]),
        .Q(spi_master_length1[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[13] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[13]),
        .Q(spi_master_length1[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[14] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[14]),
        .Q(spi_master_length1[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[15] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[15]),
        .Q(spi_master_length1[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[1] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(\spi_master_control_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[2] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(\spi_master_control_storage_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[3] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(\spi_master_control_storage_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[4] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(\spi_master_control_storage_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[5] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(\spi_master_control_storage_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[6] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(\spi_master_control_storage_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[7] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(\spi_master_control_storage_reg_n_0_[7] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[8] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[8]),
        .Q(spi_master_length1[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_control_storage_reg[9] 
       (.C(clock),
        .CE(csrbank9_control0_re),
        .D(mgmtsoc_dat_w[9]),
        .Q(spi_master_length1[1]),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hC708)) 
    \spi_master_count[0]_i_1 
       (.I0(O664),
        .I1(spimaster_state[1]),
        .I2(spimaster_state[0]),
        .I3(spi_master_count[0]),
        .O(\spi_master_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hF07F0080)) 
    \spi_master_count[1]_i_1 
       (.I0(spi_master_count[0]),
        .I1(O664),
        .I2(spimaster_state[1]),
        .I3(spimaster_state[0]),
        .I4(spi_master_count[1]),
        .O(\spi_master_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF007FFF00008000)) 
    \spi_master_count[2]_i_1 
       (.I0(spi_master_count[0]),
        .I1(spi_master_count[1]),
        .I2(O664),
        .I3(spimaster_state[1]),
        .I4(spimaster_state[0]),
        .I5(spi_master_count[2]),
        .O(\spi_master_count[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_count_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_count[0]_i_1_n_0 ),
        .Q(spi_master_count[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_count_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_count[1]_i_1_n_0 ),
        .Q(spi_master_count[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_count_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_count[2]_i_1_n_0 ),
        .Q(spi_master_count[2]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \spi_master_cs_storage_reg[0] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(\spi_master_cs_storage_reg_n_0_[0] ),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[10] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[10]),
        .Q(\spi_master_cs_storage_reg_n_0_[10] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[11] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[11]),
        .Q(\spi_master_cs_storage_reg_n_0_[11] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[12] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[12]),
        .Q(\spi_master_cs_storage_reg_n_0_[12] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[13] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[13]),
        .Q(\spi_master_cs_storage_reg_n_0_[13] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[14] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[14]),
        .Q(\spi_master_cs_storage_reg_n_0_[14] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[15] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[15]),
        .Q(\spi_master_cs_storage_reg_n_0_[15] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[16] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[16]),
        .Q(\spi_master_cs_storage_reg_n_0_[16] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[1] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(\spi_master_cs_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[2] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(\spi_master_cs_storage_reg_n_0_[2] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[3] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(\spi_master_cs_storage_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[4] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(\spi_master_cs_storage_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[5] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(\spi_master_cs_storage_reg_n_0_[5] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[6] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(\spi_master_cs_storage_reg_n_0_[6] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[7] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(\spi_master_cs_storage_reg_n_0_[7] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[8] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[8]),
        .Q(\spi_master_cs_storage_reg_n_0_[8] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_cs_storage_reg[9] 
       (.C(clock),
        .CE(csrbank9_cs0_re),
        .D(mgmtsoc_dat_w[9]),
        .Q(\spi_master_cs_storage_reg_n_0_[9] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    spi_master_loopback_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_127),
        .Q(spi_master_loopback_storage),
        .R(int_rst));
  LUT3 #(
    .INIT(8'h80)) 
    \spi_master_miso[7]_i_1 
       (.I0(spi_master_clk_rise),
        .I1(spimaster_state[1]),
        .I2(spimaster_state[0]),
        .O(spi_master_miso_latch));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \spi_master_miso_data[0]_i_1 
       (.I0(spi_sdo),
        .I1(spi_master_loopback_storage),
        .I2(spi_enabled_storage_reg_0),
        .I3(mprj_i[3]),
        .O(\spi_master_miso_data[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_13 
       (.I0(spimaster_storage[15]),
        .O(\spi_master_miso_data[7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_14 
       (.I0(spimaster_storage[14]),
        .O(\spi_master_miso_data[7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_15 
       (.I0(spimaster_storage[13]),
        .O(\spi_master_miso_data[7]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_16 
       (.I0(spimaster_storage[12]),
        .O(\spi_master_miso_data[7]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_17 
       (.I0(spimaster_storage[11]),
        .O(\spi_master_miso_data[7]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_18 
       (.I0(spimaster_storage[10]),
        .O(\spi_master_miso_data[7]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_19 
       (.I0(spimaster_storage[9]),
        .O(\spi_master_miso_data[7]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_20 
       (.I0(spimaster_storage[8]),
        .O(\spi_master_miso_data[7]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_21 
       (.I0(spimaster_storage[7]),
        .O(\spi_master_miso_data[7]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_22 
       (.I0(spimaster_storage[6]),
        .O(\spi_master_miso_data[7]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_23 
       (.I0(spimaster_storage[5]),
        .O(\spi_master_miso_data[7]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_24 
       (.I0(spimaster_storage[4]),
        .O(\spi_master_miso_data[7]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_25 
       (.I0(spimaster_storage[3]),
        .O(\spi_master_miso_data[7]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spi_master_miso_data[7]_i_26 
       (.I0(spimaster_storage[2]),
        .O(\spi_master_miso_data[7]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \spi_master_miso_data[7]_i_3 
       (.I0(\spi_master_miso_data_reg[7]_i_9_n_1 ),
        .I1(spi_master_clk_divider1_reg[15]),
        .O(\spi_master_miso_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \spi_master_miso_data[7]_i_4 
       (.I0(spi_master_clk_divider1_reg[12]),
        .I1(spi_master_clk_rise0[12]),
        .I2(spi_master_clk_divider1_reg[13]),
        .I3(spi_master_clk_rise0[13]),
        .I4(spi_master_clk_rise0[14]),
        .I5(spi_master_clk_divider1_reg[14]),
        .O(\spi_master_miso_data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \spi_master_miso_data[7]_i_5 
       (.I0(spi_master_clk_divider1_reg[9]),
        .I1(spi_master_clk_rise0[9]),
        .I2(spi_master_clk_divider1_reg[10]),
        .I3(spi_master_clk_rise0[10]),
        .I4(spi_master_clk_rise0[11]),
        .I5(spi_master_clk_divider1_reg[11]),
        .O(\spi_master_miso_data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \spi_master_miso_data[7]_i_6 
       (.I0(spi_master_clk_divider1_reg[6]),
        .I1(spi_master_clk_rise0[6]),
        .I2(spi_master_clk_divider1_reg[7]),
        .I3(spi_master_clk_rise0[7]),
        .I4(spi_master_clk_rise0[8]),
        .I5(spi_master_clk_divider1_reg[8]),
        .O(\spi_master_miso_data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \spi_master_miso_data[7]_i_7 
       (.I0(spi_master_clk_divider1_reg[3]),
        .I1(spi_master_clk_rise0[3]),
        .I2(spi_master_clk_divider1_reg[4]),
        .I3(spi_master_clk_rise0[4]),
        .I4(spi_master_clk_rise0[5]),
        .I5(spi_master_clk_divider1_reg[5]),
        .O(\spi_master_miso_data[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \spi_master_miso_data[7]_i_8 
       (.I0(spimaster_storage[1]),
        .I1(spi_master_clk_divider1_reg[0]),
        .I2(spi_master_clk_divider1_reg[1]),
        .I3(spi_master_clk_rise0[1]),
        .I4(spi_master_clk_rise0[2]),
        .I5(spi_master_clk_divider1_reg[2]),
        .O(\spi_master_miso_data[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_data_reg[0] 
       (.C(clock),
        .CE(spi_master_clk_rise),
        .D(\spi_master_miso_data[0]_i_1_n_0 ),
        .Q(spi_master_miso_data[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_data_reg[1] 
       (.C(clock),
        .CE(spi_master_clk_rise),
        .D(spi_master_miso_data[0]),
        .Q(spi_master_miso_data[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_data_reg[2] 
       (.C(clock),
        .CE(spi_master_clk_rise),
        .D(spi_master_miso_data[1]),
        .Q(spi_master_miso_data[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_data_reg[3] 
       (.C(clock),
        .CE(spi_master_clk_rise),
        .D(spi_master_miso_data[2]),
        .Q(spi_master_miso_data[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_data_reg[4] 
       (.C(clock),
        .CE(spi_master_clk_rise),
        .D(spi_master_miso_data[3]),
        .Q(spi_master_miso_data[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_data_reg[5] 
       (.C(clock),
        .CE(spi_master_clk_rise),
        .D(spi_master_miso_data[4]),
        .Q(spi_master_miso_data[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_data_reg[6] 
       (.C(clock),
        .CE(spi_master_clk_rise),
        .D(spi_master_miso_data[5]),
        .Q(spi_master_miso_data[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_data_reg[7] 
       (.C(clock),
        .CE(spi_master_clk_rise),
        .D(spi_master_miso_data[6]),
        .Q(spi_master_miso_data[7]),
        .R(int_rst));
  CARRY4 \spi_master_miso_data_reg[7]_i_1 
       (.CI(\spi_master_miso_data_reg[7]_i_2_n_0 ),
        .CO({\NLW_spi_master_miso_data_reg[7]_i_1_CO_UNCONNECTED [3:2],spi_master_clk_rise,\spi_master_miso_data_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_spi_master_miso_data_reg[7]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\spi_master_miso_data[7]_i_3_n_0 ,\spi_master_miso_data[7]_i_4_n_0 }));
  CARRY4 \spi_master_miso_data_reg[7]_i_10 
       (.CI(\spi_master_miso_data_reg[7]_i_11_n_0 ),
        .CO({\spi_master_miso_data_reg[7]_i_10_n_0 ,\spi_master_miso_data_reg[7]_i_10_n_1 ,\spi_master_miso_data_reg[7]_i_10_n_2 ,\spi_master_miso_data_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(spimaster_storage[13:10]),
        .O(spi_master_clk_rise0[12:9]),
        .S({\spi_master_miso_data[7]_i_15_n_0 ,\spi_master_miso_data[7]_i_16_n_0 ,\spi_master_miso_data[7]_i_17_n_0 ,\spi_master_miso_data[7]_i_18_n_0 }));
  CARRY4 \spi_master_miso_data_reg[7]_i_11 
       (.CI(\spi_master_miso_data_reg[7]_i_12_n_0 ),
        .CO({\spi_master_miso_data_reg[7]_i_11_n_0 ,\spi_master_miso_data_reg[7]_i_11_n_1 ,\spi_master_miso_data_reg[7]_i_11_n_2 ,\spi_master_miso_data_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(spimaster_storage[9:6]),
        .O(spi_master_clk_rise0[8:5]),
        .S({\spi_master_miso_data[7]_i_19_n_0 ,\spi_master_miso_data[7]_i_20_n_0 ,\spi_master_miso_data[7]_i_21_n_0 ,\spi_master_miso_data[7]_i_22_n_0 }));
  CARRY4 \spi_master_miso_data_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\spi_master_miso_data_reg[7]_i_12_n_0 ,\spi_master_miso_data_reg[7]_i_12_n_1 ,\spi_master_miso_data_reg[7]_i_12_n_2 ,\spi_master_miso_data_reg[7]_i_12_n_3 }),
        .CYINIT(spimaster_storage[1]),
        .DI(spimaster_storage[5:2]),
        .O(spi_master_clk_rise0[4:1]),
        .S({\spi_master_miso_data[7]_i_23_n_0 ,\spi_master_miso_data[7]_i_24_n_0 ,\spi_master_miso_data[7]_i_25_n_0 ,\spi_master_miso_data[7]_i_26_n_0 }));
  CARRY4 \spi_master_miso_data_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\spi_master_miso_data_reg[7]_i_2_n_0 ,\spi_master_miso_data_reg[7]_i_2_n_1 ,\spi_master_miso_data_reg[7]_i_2_n_2 ,\spi_master_miso_data_reg[7]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_spi_master_miso_data_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\spi_master_miso_data[7]_i_5_n_0 ,\spi_master_miso_data[7]_i_6_n_0 ,\spi_master_miso_data[7]_i_7_n_0 ,\spi_master_miso_data[7]_i_8_n_0 }));
  CARRY4 \spi_master_miso_data_reg[7]_i_9 
       (.CI(\spi_master_miso_data_reg[7]_i_10_n_0 ),
        .CO({\NLW_spi_master_miso_data_reg[7]_i_9_CO_UNCONNECTED [3],\spi_master_miso_data_reg[7]_i_9_n_1 ,\NLW_spi_master_miso_data_reg[7]_i_9_CO_UNCONNECTED [1],\spi_master_miso_data_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,spimaster_storage[15:14]}),
        .O({\NLW_spi_master_miso_data_reg[7]_i_9_O_UNCONNECTED [3:2],spi_master_clk_rise0[14:13]}),
        .S({1'b0,1'b1,\spi_master_miso_data[7]_i_13_n_0 ,\spi_master_miso_data[7]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_reg[0] 
       (.C(clock),
        .CE(spi_master_miso_latch),
        .D(spi_master_miso_data[0]),
        .Q(spi_master_miso[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_reg[1] 
       (.C(clock),
        .CE(spi_master_miso_latch),
        .D(spi_master_miso_data[1]),
        .Q(spi_master_miso[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_reg[2] 
       (.C(clock),
        .CE(spi_master_miso_latch),
        .D(spi_master_miso_data[2]),
        .Q(spi_master_miso[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_reg[3] 
       (.C(clock),
        .CE(spi_master_miso_latch),
        .D(spi_master_miso_data[3]),
        .Q(spi_master_miso[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_reg[4] 
       (.C(clock),
        .CE(spi_master_miso_latch),
        .D(spi_master_miso_data[4]),
        .Q(spi_master_miso[4]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_reg[5] 
       (.C(clock),
        .CE(spi_master_miso_latch),
        .D(spi_master_miso_data[5]),
        .Q(spi_master_miso[5]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_reg[6] 
       (.C(clock),
        .CE(spi_master_miso_latch),
        .D(spi_master_miso_data[6]),
        .Q(spi_master_miso[6]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_miso_reg[7] 
       (.C(clock),
        .CE(spi_master_miso_latch),
        .D(spi_master_miso_data[7]),
        .Q(spi_master_miso[7]),
        .R(int_rst));
  LUT4 #(
    .INIT(16'h0008)) 
    \spi_master_mosi_data[7]_i_1 
       (.I0(spi_master_control_re),
        .I1(\spi_master_control_storage_reg_n_0_[0] ),
        .I2(spimaster_state[1]),
        .I3(spimaster_state[0]),
        .O(spi_master_mosi_latch));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_data_reg[0] 
       (.C(clock),
        .CE(spi_master_mosi_latch),
        .D(spi_master_mosi_storage[0]),
        .Q(\spi_master_mosi_data_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_data_reg[1] 
       (.C(clock),
        .CE(spi_master_mosi_latch),
        .D(spi_master_mosi_storage[1]),
        .Q(\spi_master_mosi_data_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_data_reg[2] 
       (.C(clock),
        .CE(spi_master_mosi_latch),
        .D(spi_master_mosi_storage[2]),
        .Q(data2),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_data_reg[3] 
       (.C(clock),
        .CE(spi_master_mosi_latch),
        .D(spi_master_mosi_storage[3]),
        .Q(\spi_master_mosi_data_reg_n_0_[3] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_data_reg[4] 
       (.C(clock),
        .CE(spi_master_mosi_latch),
        .D(spi_master_mosi_storage[4]),
        .Q(\spi_master_mosi_data_reg_n_0_[4] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_data_reg[5] 
       (.C(clock),
        .CE(spi_master_mosi_latch),
        .D(spi_master_mosi_storage[5]),
        .Q(data5),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_data_reg[6] 
       (.C(clock),
        .CE(spi_master_mosi_latch),
        .D(spi_master_mosi_storage[6]),
        .Q(data6),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_data_reg[7] 
       (.C(clock),
        .CE(spi_master_mosi_latch),
        .D(spi_master_mosi_storage[7]),
        .Q(data7),
        .R(int_rst));
  LUT6 #(
    .INIT(64'h57555555ABAAAAAA)) 
    \spi_master_mosi_sel[0]_i_1 
       (.I0(O664),
        .I1(spimaster_state[0]),
        .I2(spimaster_state[1]),
        .I3(\spi_master_control_storage_reg_n_0_[0] ),
        .I4(spi_master_control_re),
        .I5(spi_master_mosi_sel[0]),
        .O(\spi_master_mosi_sel[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFBF4)) 
    \spi_master_mosi_sel[1]_i_1 
       (.I0(spi_master_mosi_sel[0]),
        .I1(O664),
        .I2(spi_master_mosi_latch),
        .I3(spi_master_mosi_sel[1]),
        .O(\spi_master_mosi_sel[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFEFFF10)) 
    \spi_master_mosi_sel[2]_i_1 
       (.I0(spi_master_mosi_sel[0]),
        .I1(spi_master_mosi_sel[1]),
        .I2(O664),
        .I3(spi_master_mosi_latch),
        .I4(spi_master_mosi_sel[2]),
        .O(\spi_master_mosi_sel[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_sel_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_mosi_sel[0]_i_1_n_0 ),
        .Q(spi_master_mosi_sel[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_sel_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_mosi_sel[1]_i_1_n_0 ),
        .Q(spi_master_mosi_sel[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_sel_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\spi_master_mosi_sel[2]_i_1_n_0 ),
        .Q(spi_master_mosi_sel[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_storage_reg[0] 
       (.C(clock),
        .CE(csrbank9_mosi0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(spi_master_mosi_storage[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_storage_reg[1] 
       (.C(clock),
        .CE(csrbank9_mosi0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(spi_master_mosi_storage[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_storage_reg[2] 
       (.C(clock),
        .CE(csrbank9_mosi0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(spi_master_mosi_storage[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_storage_reg[3] 
       (.C(clock),
        .CE(csrbank9_mosi0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(spi_master_mosi_storage[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_storage_reg[4] 
       (.C(clock),
        .CE(csrbank9_mosi0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(spi_master_mosi_storage[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_storage_reg[5] 
       (.C(clock),
        .CE(csrbank9_mosi0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(spi_master_mosi_storage[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_storage_reg[6] 
       (.C(clock),
        .CE(csrbank9_mosi0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(spi_master_mosi_storage[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_master_mosi_storage_reg[7] 
       (.C(clock),
        .CE(csrbank9_mosi0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(spi_master_mosi_storage[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    spi_mosi_i_3
       (.I0(\spi_master_mosi_data_reg_n_0_[3] ),
        .I1(data2),
        .I2(spi_master_mosi_sel[1]),
        .I3(\spi_master_mosi_data_reg_n_0_[1] ),
        .I4(spi_master_mosi_sel[0]),
        .I5(\spi_master_mosi_data_reg_n_0_[0] ),
        .O(spi_mosi_i_3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    spi_mosi_i_4
       (.I0(data7),
        .I1(data6),
        .I2(spi_master_mosi_sel[1]),
        .I3(data5),
        .I4(spi_master_mosi_sel[0]),
        .I5(\spi_master_mosi_data_reg_n_0_[4] ),
        .O(spi_mosi_i_4_n_0));
  FDRE spi_mosi_reg
       (.C(clock),
        .CE(1'b1),
        .D(spi_mosi_reg_0),
        .Q(spi_sdo),
        .R(int_rst));
  MUXF7 spi_mosi_reg_i_2
       (.I0(spi_mosi_i_3_n_0),
        .I1(spi_mosi_i_4_n_0),
        .O(sync_array_muxed),
        .S(spi_master_mosi_sel[2]));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[0] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(\dbg_uart_data_reg[0]_0 ),
        .Q(spimaster_storage[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[10] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[10]),
        .Q(spimaster_storage[10]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[11] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[11]),
        .Q(spimaster_storage[11]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[12] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[12]),
        .Q(spimaster_storage[12]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[13] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[13]),
        .Q(spimaster_storage[13]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[14] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[14]),
        .Q(spimaster_storage[14]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[15] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[15]),
        .Q(spimaster_storage[15]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[1] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[1]),
        .Q(spimaster_storage[1]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \spimaster_storage_reg[2] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[2]),
        .Q(spimaster_storage[2]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[3] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[3]),
        .Q(spimaster_storage[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[4] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[4]),
        .Q(spimaster_storage[4]),
        .R(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \spimaster_storage_reg[5] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[5]),
        .Q(spimaster_storage[5]),
        .S(int_rst));
  FDSE #(
    .INIT(1'b1)) 
    \spimaster_storage_reg[6] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[6]),
        .Q(spimaster_storage[6]),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[7] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[7]),
        .Q(spimaster_storage[7]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[8] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[8]),
        .Q(spimaster_storage[8]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \spimaster_storage_reg[9] 
       (.C(clock),
        .CE(csrbank9_clk_divider0_re),
        .D(mgmtsoc_dat_w[9]),
        .Q(spimaster_storage[9]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clock),
        .CE(1'b1),
        .D(state_reg_3),
        .Q(state),
        .R(int_rst));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "storage_1_reg_0_15_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M storage_1_reg_0_15_0_5
       (.ADDRA({1'b0,uart_rx_fifo_consume}),
        .ADDRB({1'b0,uart_rx_fifo_consume}),
        .ADDRC({1'b0,uart_rx_fifo_consume}),
        .ADDRD({1'b0,uart_rx_fifo_produce_reg}),
        .DIA(uart_rx_fifo_syncfifo_din[1:0]),
        .DIB(uart_rx_fifo_syncfifo_din[3:2]),
        .DIC(uart_rx_fifo_syncfifo_din[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(memdat_30[1:0]),
        .DOB(memdat_30[3:2]),
        .DOC(memdat_30[5:4]),
        .DOD(NLW_storage_1_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clock),
        .WE(uart_rx_fifo_wrport_we__0));
  LUT3 #(
    .INIT(8'h80)) 
    storage_1_reg_0_15_0_5_i_1
       (.I0(multiregimpl0_regs1),
        .I1(\uart_phy_rx_count_reg[3]_0 ),
        .I2(storage_1_reg_0_15_0_5_i_9_n_0),
        .O(uart_rx_fifo_wrport_we__0));
  LUT2 #(
    .INIT(4'h8)) 
    storage_1_reg_0_15_0_5_i_2
       (.I0(\uart_phy_rx_count_reg[3]_0 ),
        .I1(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[0]),
        .O(uart_rx_fifo_syncfifo_din[1]));
  LUT2 #(
    .INIT(4'h8)) 
    storage_1_reg_0_15_0_5_i_3
       (.I0(\uart_phy_rx_count_reg[3]_0 ),
        .I1(\uart_phy_rx_data_reg_n_0_[0] ),
        .O(uart_rx_fifo_syncfifo_din[0]));
  LUT2 #(
    .INIT(4'h8)) 
    storage_1_reg_0_15_0_5_i_4
       (.I0(\uart_phy_rx_count_reg[3]_0 ),
        .I1(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[2]),
        .O(uart_rx_fifo_syncfifo_din[3]));
  LUT2 #(
    .INIT(4'h8)) 
    storage_1_reg_0_15_0_5_i_5
       (.I0(\uart_phy_rx_count_reg[3]_0 ),
        .I1(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[1]),
        .O(uart_rx_fifo_syncfifo_din[2]));
  LUT2 #(
    .INIT(4'h8)) 
    storage_1_reg_0_15_0_5_i_6
       (.I0(\uart_phy_rx_count_reg[3]_0 ),
        .I1(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[4]),
        .O(uart_rx_fifo_syncfifo_din[5]));
  LUT2 #(
    .INIT(4'h8)) 
    storage_1_reg_0_15_0_5_i_7
       (.I0(\uart_phy_rx_count_reg[3]_0 ),
        .I1(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[3]),
        .O(uart_rx_fifo_syncfifo_din[4]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    storage_1_reg_0_15_0_5_i_8
       (.I0(uart_phy_rx_count_reg[3]),
        .I1(uart_phy_rx_count_reg[2]),
        .I2(uart_phy_rx_tick),
        .I3(rs232phy_rs232phyrx_state),
        .I4(uart_phy_rx_count_reg[1]),
        .I5(uart_phy_rx_count_reg[0]),
        .O(\uart_phy_rx_count_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    storage_1_reg_0_15_0_5_i_9
       (.I0(uart_rx_fifo_level0_reg[1]),
        .I1(uart_rx_fifo_level0_reg[0]),
        .I2(uart_rx_fifo_level0_reg[2]),
        .I3(uart_rx_fifo_level0_reg[3]),
        .I4(uart_rx_fifo_level0_reg[4]),
        .O(storage_1_reg_0_15_0_5_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "storage_1_reg_0_15_6_9" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "9" *) 
  RAM32M storage_1_reg_0_15_6_9
       (.ADDRA({1'b0,uart_rx_fifo_consume}),
        .ADDRB({1'b0,uart_rx_fifo_consume}),
        .ADDRC({1'b0,uart_rx_fifo_consume}),
        .ADDRD({1'b0,uart_rx_fifo_produce_reg}),
        .DIA(uart_rx_fifo_syncfifo_din[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(memdat_30[7:6]),
        .DOB({storage_1_reg_0_15_6_9_n_2,storage_1_reg_0_15_6_9_n_3}),
        .DOC(NLW_storage_1_reg_0_15_6_9_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_storage_1_reg_0_15_6_9_DOD_UNCONNECTED[1:0]),
        .WCLK(clock),
        .WE(uart_rx_fifo_wrport_we__0));
  LUT2 #(
    .INIT(4'h8)) 
    storage_1_reg_0_15_6_9_i_1
       (.I0(\uart_phy_rx_count_reg[3]_0 ),
        .I1(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[6]),
        .O(uart_rx_fifo_syncfifo_din[7]));
  LUT2 #(
    .INIT(4'h8)) 
    storage_1_reg_0_15_6_9_i_2
       (.I0(\uart_phy_rx_count_reg[3]_0 ),
        .I1(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[5]),
        .O(uart_rx_fifo_syncfifo_din[6]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "storage_reg_0_15_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M storage_reg_0_15_0_5
       (.ADDRA({1'b0,uart_tx_fifo_consume}),
        .ADDRB({1'b0,uart_tx_fifo_consume}),
        .ADDRC({1'b0,uart_tx_fifo_consume}),
        .ADDRD({1'b0,uart_tx_fifo_produce_reg}),
        .DIA({mgmtsoc_dat_w[1],\dbg_uart_data_reg[0]_0 }),
        .DIB(mgmtsoc_dat_w[3:2]),
        .DIC(mgmtsoc_dat_w[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(memdat_10[1:0]),
        .DOB(memdat_10[3:2]),
        .DOC(memdat_10[5:4]),
        .DOD(NLW_storage_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clock),
        .WE(uart_tx_fifo_wrport_we__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "storage_reg_0_15_6_9" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "9" *) 
  RAM32M storage_reg_0_15_6_9
       (.ADDRA({1'b0,uart_tx_fifo_consume}),
        .ADDRB({1'b0,uart_tx_fifo_consume}),
        .ADDRC({1'b0,uart_tx_fifo_consume}),
        .ADDRD({1'b0,uart_tx_fifo_produce_reg}),
        .DIA(mgmtsoc_dat_w[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(memdat_10[7:6]),
        .DOB({storage_reg_0_15_6_9_n_2,storage_reg_0_15_6_9_n_3}),
        .DOC(NLW_storage_reg_0_15_6_9_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_storage_reg_0_15_6_9_DOD_UNCONNECTED[1:0]),
        .WCLK(clock),
        .WE(uart_tx_fifo_wrport_we__0));
  FDSE #(
    .INIT(1'b1)) 
    sys_uart_tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(sys_uart_tx_reg_0),
        .Q(sys_uart_tx),
        .S(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_enable_storage_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_215),
        .Q(\uart_enable_storage_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_enable_storage_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_216),
        .Q(\uart_enable_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    uart_enabled_storage_reg
       (.C(clock),
        .CE(1'b1),
        .D(uart_enabled_storage_reg_0),
        .Q(uart_enabled_storage),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_pending_r_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_212),
        .Q(\uart_pending_r_reg[0]_0 ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_pending_r_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_214),
        .Q(\uart_pending_r_reg[1]_0 ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    uart_pending_re_reg
       (.C(clock),
        .CE(1'b1),
        .D(csrbank11_ev_pending_re),
        .Q(uart_pending_re),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_count[0]_i_1 
       (.I0(uart_phy_rx_count_reg[0]),
        .O(uart_phy_rx_count_rs232phy_rs232phyrx_next_value0[0]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \uart_phy_rx_count[1]_i_1 
       (.I0(uart_phy_rx_count_reg[1]),
        .I1(uart_phy_rx_count_reg[0]),
        .O(uart_phy_rx_count_rs232phy_rs232phyrx_next_value0[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \uart_phy_rx_count[2]_i_1 
       (.I0(uart_phy_rx_count_reg[0]),
        .I1(uart_phy_rx_count_reg[1]),
        .I2(uart_phy_rx_count_reg[2]),
        .O(uart_phy_rx_count_rs232phy_rs232phyrx_next_value0[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \uart_phy_rx_count[3]_i_1 
       (.I0(uart_phy_rx_count_reg[2]),
        .I1(uart_phy_rx_count_reg[3]),
        .I2(uart_phy_rx_count_reg[1]),
        .I3(uart_phy_rx_count_reg[0]),
        .O(uart_phy_rx_count_rs232phy_rs232phyrx_next_value0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_count_reg[0] 
       (.C(clock),
        .CE(uart_phy_rx_tick),
        .D(uart_phy_rx_count_rs232phy_rs232phyrx_next_value0[0]),
        .Q(uart_phy_rx_count_reg[0]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_count_reg[1] 
       (.C(clock),
        .CE(uart_phy_rx_tick),
        .D(uart_phy_rx_count_rs232phy_rs232phyrx_next_value0[1]),
        .Q(uart_phy_rx_count_reg[1]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_count_reg[2] 
       (.C(clock),
        .CE(uart_phy_rx_tick),
        .D(uart_phy_rx_count_rs232phy_rs232phyrx_next_value0[2]),
        .Q(uart_phy_rx_count_reg[2]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_count_reg[3] 
       (.C(clock),
        .CE(uart_phy_rx_tick),
        .D(uart_phy_rx_count_rs232phy_rs232phyrx_next_value0[3]),
        .Q(uart_phy_rx_count_reg[3]),
        .R(p_27_in));
  LUT2 #(
    .INIT(4'h8)) 
    \uart_phy_rx_data[7]_i_1 
       (.I0(uart_phy_rx_tick),
        .I1(rs232phy_rs232phyrx_state),
        .O(uart_phy_rx_data));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_data_reg[0] 
       (.C(clock),
        .CE(uart_phy_rx_data),
        .D(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[0]),
        .Q(\uart_phy_rx_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_data_reg[1] 
       (.C(clock),
        .CE(uart_phy_rx_data),
        .D(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[1]),
        .Q(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_data_reg[2] 
       (.C(clock),
        .CE(uart_phy_rx_data),
        .D(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[2]),
        .Q(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_data_reg[3] 
       (.C(clock),
        .CE(uart_phy_rx_data),
        .D(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[3]),
        .Q(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_data_reg[4] 
       (.C(clock),
        .CE(uart_phy_rx_data),
        .D(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[4]),
        .Q(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_data_reg[5] 
       (.C(clock),
        .CE(uart_phy_rx_data),
        .D(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[5]),
        .Q(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_data_reg[6] 
       (.C(clock),
        .CE(uart_phy_rx_data),
        .D(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[6]),
        .Q(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_data_reg[7] 
       (.C(clock),
        .CE(uart_phy_rx_data),
        .D(multiregimpl0_regs1),
        .Q(uart_phy_rx_data_rs232phy_rs232phyrx_next_value1[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[11]_i_2 
       (.I0(uart_phy_rx_phase[11]),
        .O(\uart_phy_rx_phase[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[11]_i_3 
       (.I0(uart_phy_rx_phase[9]),
        .O(\uart_phy_rx_phase[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[15]_i_2 
       (.I0(uart_phy_rx_phase[15]),
        .O(\uart_phy_rx_phase[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[15]_i_3 
       (.I0(uart_phy_rx_phase[14]),
        .O(\uart_phy_rx_phase[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[15]_i_4 
       (.I0(uart_phy_rx_phase[13]),
        .O(\uart_phy_rx_phase[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[19]_i_2 
       (.I0(uart_phy_rx_phase[19]),
        .O(\uart_phy_rx_phase[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[19]_i_3 
       (.I0(uart_phy_rx_phase[18]),
        .O(\uart_phy_rx_phase[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[19]_i_4 
       (.I0(uart_phy_rx_phase[17]),
        .O(\uart_phy_rx_phase[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[23]_i_2 
       (.I0(uart_phy_rx_phase[21]),
        .O(\uart_phy_rx_phase[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[23]_i_3 
       (.I0(uart_phy_rx_phase[20]),
        .O(\uart_phy_rx_phase[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[31]_i_1 
       (.I0(rs232phy_rs232phyrx_state),
        .O(p_27_in));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_rx_phase[7]_i_2 
       (.I0(uart_phy_rx_phase[5]),
        .O(\uart_phy_rx_phase[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[10]),
        .Q(uart_phy_rx_phase[10]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[11]),
        .Q(uart_phy_rx_phase[11]),
        .R(p_27_in));
  CARRY4 \uart_phy_rx_phase_reg[11]_i_1 
       (.CI(\uart_phy_rx_phase_reg[7]_i_1_n_0 ),
        .CO({\uart_phy_rx_phase_reg[11]_i_1_n_0 ,\uart_phy_rx_phase_reg[11]_i_1_n_1 ,\uart_phy_rx_phase_reg[11]_i_1_n_2 ,\uart_phy_rx_phase_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({uart_phy_rx_phase[11],1'b0,uart_phy_rx_phase[9],1'b0}),
        .O(uart_phy_rx_phase0[11:8]),
        .S({\uart_phy_rx_phase[11]_i_2_n_0 ,uart_phy_rx_phase[10],\uart_phy_rx_phase[11]_i_3_n_0 ,uart_phy_rx_phase[8]}));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[12]),
        .Q(uart_phy_rx_phase[12]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[13]),
        .Q(uart_phy_rx_phase[13]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[14]),
        .Q(uart_phy_rx_phase[14]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[15]),
        .Q(uart_phy_rx_phase[15]),
        .R(p_27_in));
  CARRY4 \uart_phy_rx_phase_reg[15]_i_1 
       (.CI(\uart_phy_rx_phase_reg[11]_i_1_n_0 ),
        .CO({\uart_phy_rx_phase_reg[15]_i_1_n_0 ,\uart_phy_rx_phase_reg[15]_i_1_n_1 ,\uart_phy_rx_phase_reg[15]_i_1_n_2 ,\uart_phy_rx_phase_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({uart_phy_rx_phase[15:13],1'b0}),
        .O(uart_phy_rx_phase0[15:12]),
        .S({\uart_phy_rx_phase[15]_i_2_n_0 ,\uart_phy_rx_phase[15]_i_3_n_0 ,\uart_phy_rx_phase[15]_i_4_n_0 ,uart_phy_rx_phase[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[16]),
        .Q(uart_phy_rx_phase[16]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[17]),
        .Q(uart_phy_rx_phase[17]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[18]),
        .Q(uart_phy_rx_phase[18]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[19]),
        .Q(uart_phy_rx_phase[19]),
        .R(p_27_in));
  CARRY4 \uart_phy_rx_phase_reg[19]_i_1 
       (.CI(\uart_phy_rx_phase_reg[15]_i_1_n_0 ),
        .CO({\uart_phy_rx_phase_reg[19]_i_1_n_0 ,\uart_phy_rx_phase_reg[19]_i_1_n_1 ,\uart_phy_rx_phase_reg[19]_i_1_n_2 ,\uart_phy_rx_phase_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({uart_phy_rx_phase[19:17],1'b0}),
        .O(uart_phy_rx_phase0[19:16]),
        .S({\uart_phy_rx_phase[19]_i_2_n_0 ,\uart_phy_rx_phase[19]_i_3_n_0 ,\uart_phy_rx_phase[19]_i_4_n_0 ,uart_phy_rx_phase[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[20]),
        .Q(uart_phy_rx_phase[20]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[21]),
        .Q(uart_phy_rx_phase[21]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[22]),
        .Q(uart_phy_rx_phase[22]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[23]),
        .Q(uart_phy_rx_phase[23]),
        .R(p_27_in));
  CARRY4 \uart_phy_rx_phase_reg[23]_i_1 
       (.CI(\uart_phy_rx_phase_reg[19]_i_1_n_0 ),
        .CO({\uart_phy_rx_phase_reg[23]_i_1_n_0 ,\uart_phy_rx_phase_reg[23]_i_1_n_1 ,\uart_phy_rx_phase_reg[23]_i_1_n_2 ,\uart_phy_rx_phase_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,uart_phy_rx_phase[21:20]}),
        .O(uart_phy_rx_phase0[23:20]),
        .S({uart_phy_rx_phase[23:22],\uart_phy_rx_phase[23]_i_2_n_0 ,\uart_phy_rx_phase[23]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[24]),
        .Q(uart_phy_rx_phase[24]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[25]),
        .Q(uart_phy_rx_phase[25]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[26]),
        .Q(uart_phy_rx_phase[26]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[27]),
        .Q(uart_phy_rx_phase[27]),
        .R(p_27_in));
  CARRY4 \uart_phy_rx_phase_reg[27]_i_1 
       (.CI(\uart_phy_rx_phase_reg[23]_i_1_n_0 ),
        .CO({\uart_phy_rx_phase_reg[27]_i_1_n_0 ,\uart_phy_rx_phase_reg[27]_i_1_n_1 ,\uart_phy_rx_phase_reg[27]_i_1_n_2 ,\uart_phy_rx_phase_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(uart_phy_rx_phase0[27:24]),
        .S(uart_phy_rx_phase[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[28]),
        .Q(uart_phy_rx_phase[28]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[29]),
        .Q(uart_phy_rx_phase[29]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[30]),
        .Q(uart_phy_rx_phase[30]),
        .R(p_27_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[31]),
        .Q(uart_phy_rx_phase[31]),
        .S(p_27_in));
  CARRY4 \uart_phy_rx_phase_reg[31]_i_2 
       (.CI(\uart_phy_rx_phase_reg[27]_i_1_n_0 ),
        .CO({\uart_phy_rx_phase_reg[31]_i_2_n_0 ,\uart_phy_rx_phase_reg[31]_i_2_n_1 ,\uart_phy_rx_phase_reg[31]_i_2_n_2 ,\uart_phy_rx_phase_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(uart_phy_rx_phase0[31:28]),
        .S(uart_phy_rx_phase[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[5]),
        .Q(uart_phy_rx_phase[5]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[6]),
        .Q(uart_phy_rx_phase[6]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[7]),
        .Q(uart_phy_rx_phase[7]),
        .R(p_27_in));
  CARRY4 \uart_phy_rx_phase_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\uart_phy_rx_phase_reg[7]_i_1_n_0 ,\uart_phy_rx_phase_reg[7]_i_1_n_1 ,\uart_phy_rx_phase_reg[7]_i_1_n_2 ,\uart_phy_rx_phase_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,uart_phy_rx_phase[5],1'b0}),
        .O({uart_phy_rx_phase0[7:5],\NLW_uart_phy_rx_phase_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({uart_phy_rx_phase[7:6],\uart_phy_rx_phase[7]_i_2_n_0 ,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[8]),
        .Q(uart_phy_rx_phase[8]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_rx_phase_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_phase0[9]),
        .Q(uart_phy_rx_phase[9]),
        .R(p_27_in));
  FDRE #(
    .INIT(1'b0)) 
    uart_phy_rx_rx_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(multiregimpl0_regs1),
        .Q(uart_phy_rx_rx_d),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h40)) 
    uart_phy_rx_tick_i_1
       (.I0(int_rst),
        .I1(rs232phy_rs232phyrx_state),
        .I2(uart_phy_rx_phase0__0),
        .O(uart_phy_rx_tick_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    uart_phy_rx_tick_reg
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_rx_tick_i_1_n_0),
        .Q(uart_phy_rx_tick),
        .R(1'b0));
  CARRY4 uart_phy_rx_tick_reg_i_2
       (.CI(\uart_phy_rx_phase_reg[31]_i_2_n_0 ),
        .CO({NLW_uart_phy_rx_tick_reg_i_2_CO_UNCONNECTED[3:1],uart_phy_rx_phase0__0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_uart_phy_rx_tick_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_count[0]_i_1 
       (.I0(uart_phy_tx_count_reg[0]),
        .O(uart_phy_tx_count_rs232phy_rs232phytx_next_value0[0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \uart_phy_tx_count[1]_i_1 
       (.I0(uart_phy_tx_count_reg[1]),
        .I1(uart_phy_tx_count_reg[0]),
        .O(uart_phy_tx_count_rs232phy_rs232phytx_next_value0[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \uart_phy_tx_count[2]_i_1 
       (.I0(uart_phy_tx_count_reg[1]),
        .I1(uart_phy_tx_count_reg[0]),
        .I2(uart_phy_tx_count_reg[2]),
        .O(uart_phy_tx_count_rs232phy_rs232phytx_next_value0[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \uart_phy_tx_count[3]_i_1 
       (.I0(uart_phy_tx_count_reg[2]),
        .I1(uart_phy_tx_count_reg[3]),
        .I2(uart_phy_tx_count_reg[0]),
        .I3(uart_phy_tx_count_reg[1]),
        .O(uart_phy_tx_count_rs232phy_rs232phytx_next_value0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_count_reg[0] 
       (.C(clock),
        .CE(uart_phy_tx_tick_reg_0),
        .D(uart_phy_tx_count_rs232phy_rs232phytx_next_value0[0]),
        .Q(uart_phy_tx_count_reg[0]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_count_reg[1] 
       (.C(clock),
        .CE(uart_phy_tx_tick_reg_0),
        .D(uart_phy_tx_count_rs232phy_rs232phytx_next_value0[1]),
        .Q(uart_phy_tx_count_reg[1]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_count_reg[2] 
       (.C(clock),
        .CE(uart_phy_tx_tick_reg_0),
        .D(uart_phy_tx_count_rs232phy_rs232phytx_next_value0[2]),
        .Q(uart_phy_tx_count_reg[2]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_count_reg[3] 
       (.C(clock),
        .CE(uart_phy_tx_tick_reg_0),
        .D(uart_phy_tx_count_rs232phy_rs232phytx_next_value0[3]),
        .Q(uart_phy_tx_count_reg[3]),
        .R(p_23_in));
  LUT3 #(
    .INIT(8'hB8)) 
    \uart_phy_tx_data[0]_i_1 
       (.I0(\uart_phy_tx_data_reg_n_0_[1] ),
        .I1(rs232phy_rs232phytx_state),
        .I2(memdat_1[0]),
        .O(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \uart_phy_tx_data[1]_i_1 
       (.I0(\uart_phy_tx_data_reg_n_0_[2] ),
        .I1(rs232phy_rs232phytx_state),
        .I2(memdat_1[1]),
        .O(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \uart_phy_tx_data[2]_i_1 
       (.I0(\uart_phy_tx_data_reg_n_0_[3] ),
        .I1(rs232phy_rs232phytx_state),
        .I2(memdat_1[2]),
        .O(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \uart_phy_tx_data[3]_i_1 
       (.I0(\uart_phy_tx_data_reg_n_0_[4] ),
        .I1(rs232phy_rs232phytx_state),
        .I2(memdat_1[3]),
        .O(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \uart_phy_tx_data[4]_i_1 
       (.I0(\uart_phy_tx_data_reg_n_0_[5] ),
        .I1(rs232phy_rs232phytx_state),
        .I2(memdat_1[4]),
        .O(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \uart_phy_tx_data[5]_i_1 
       (.I0(\uart_phy_tx_data_reg_n_0_[6] ),
        .I1(rs232phy_rs232phytx_state),
        .I2(memdat_1[5]),
        .O(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \uart_phy_tx_data[6]_i_1 
       (.I0(uart_tx_fifo_readable),
        .I1(uart_phy_tx_tick_reg_0),
        .I2(rs232phy_rs232phytx_state),
        .O(uart_phy_tx_data1_in0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \uart_phy_tx_data[6]_i_2 
       (.I0(\uart_phy_tx_data_reg_n_0_[7] ),
        .I1(rs232phy_rs232phytx_state),
        .I2(memdat_1[6]),
        .O(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[6]));
  LUT5 #(
    .INIT(32'hFBEAC8EA)) 
    \uart_phy_tx_data[7]_i_1 
       (.I0(\uart_phy_tx_data_reg_n_0_[7] ),
        .I1(rs232phy_rs232phytx_state),
        .I2(uart_phy_tx_tick_reg_0),
        .I3(uart_tx_fifo_readable),
        .I4(memdat_1[7]),
        .O(\uart_phy_tx_data[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_data_reg[0] 
       (.C(clock),
        .CE(uart_phy_tx_data1_in0),
        .D(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[0]),
        .Q(\uart_phy_tx_data_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_data_reg[1] 
       (.C(clock),
        .CE(uart_phy_tx_data1_in0),
        .D(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[1]),
        .Q(\uart_phy_tx_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_data_reg[2] 
       (.C(clock),
        .CE(uart_phy_tx_data1_in0),
        .D(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[2]),
        .Q(\uart_phy_tx_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_data_reg[3] 
       (.C(clock),
        .CE(uart_phy_tx_data1_in0),
        .D(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[3]),
        .Q(\uart_phy_tx_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_data_reg[4] 
       (.C(clock),
        .CE(uart_phy_tx_data1_in0),
        .D(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[4]),
        .Q(\uart_phy_tx_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_data_reg[5] 
       (.C(clock),
        .CE(uart_phy_tx_data1_in0),
        .D(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[5]),
        .Q(\uart_phy_tx_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_data_reg[6] 
       (.C(clock),
        .CE(uart_phy_tx_data1_in0),
        .D(uart_phy_tx_data_rs232phy_rs232phytx_next_value2[6]),
        .Q(\uart_phy_tx_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_data_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(\uart_phy_tx_data[7]_i_1_n_0 ),
        .Q(\uart_phy_tx_data_reg_n_0_[7] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[11]_i_2 
       (.I0(uart_phy_tx_phase[11]),
        .O(\uart_phy_tx_phase[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[11]_i_3 
       (.I0(uart_phy_tx_phase[9]),
        .O(\uart_phy_tx_phase[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[15]_i_2 
       (.I0(uart_phy_tx_phase[15]),
        .O(\uart_phy_tx_phase[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[15]_i_3 
       (.I0(uart_phy_tx_phase[14]),
        .O(\uart_phy_tx_phase[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[15]_i_4 
       (.I0(uart_phy_tx_phase[13]),
        .O(\uart_phy_tx_phase[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[19]_i_2 
       (.I0(uart_phy_tx_phase[19]),
        .O(\uart_phy_tx_phase[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[19]_i_3 
       (.I0(uart_phy_tx_phase[18]),
        .O(\uart_phy_tx_phase[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[19]_i_4 
       (.I0(uart_phy_tx_phase[17]),
        .O(\uart_phy_tx_phase[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[23]_i_2 
       (.I0(uart_phy_tx_phase[21]),
        .O(\uart_phy_tx_phase[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[23]_i_3 
       (.I0(uart_phy_tx_phase[20]),
        .O(\uart_phy_tx_phase[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[31]_i_1 
       (.I0(rs232phy_rs232phytx_state),
        .O(p_23_in));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_phy_tx_phase[7]_i_2 
       (.I0(uart_phy_tx_phase[5]),
        .O(\uart_phy_tx_phase[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[10]),
        .Q(uart_phy_tx_phase[10]),
        .R(p_23_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[11]),
        .Q(uart_phy_tx_phase[11]),
        .S(p_23_in));
  CARRY4 \uart_phy_tx_phase_reg[11]_i_1 
       (.CI(\uart_phy_tx_phase_reg[7]_i_1_n_0 ),
        .CO({\uart_phy_tx_phase_reg[11]_i_1_n_0 ,\uart_phy_tx_phase_reg[11]_i_1_n_1 ,\uart_phy_tx_phase_reg[11]_i_1_n_2 ,\uart_phy_tx_phase_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({uart_phy_tx_phase[11],1'b0,uart_phy_tx_phase[9],1'b0}),
        .O(uart_phy_tx_phase0[11:8]),
        .S({\uart_phy_tx_phase[11]_i_2_n_0 ,uart_phy_tx_phase[10],\uart_phy_tx_phase[11]_i_3_n_0 ,uart_phy_tx_phase[8]}));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[12]),
        .Q(uart_phy_tx_phase[12]),
        .R(p_23_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[13]),
        .Q(uart_phy_tx_phase[13]),
        .S(p_23_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[14]),
        .Q(uart_phy_tx_phase[14]),
        .S(p_23_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[15]),
        .Q(uart_phy_tx_phase[15]),
        .S(p_23_in));
  CARRY4 \uart_phy_tx_phase_reg[15]_i_1 
       (.CI(\uart_phy_tx_phase_reg[11]_i_1_n_0 ),
        .CO({\uart_phy_tx_phase_reg[15]_i_1_n_0 ,\uart_phy_tx_phase_reg[15]_i_1_n_1 ,\uart_phy_tx_phase_reg[15]_i_1_n_2 ,\uart_phy_tx_phase_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({uart_phy_tx_phase[15:13],1'b0}),
        .O(uart_phy_tx_phase0[15:12]),
        .S({\uart_phy_tx_phase[15]_i_2_n_0 ,\uart_phy_tx_phase[15]_i_3_n_0 ,\uart_phy_tx_phase[15]_i_4_n_0 ,uart_phy_tx_phase[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[16]),
        .Q(uart_phy_tx_phase[16]),
        .R(p_23_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[17]),
        .Q(uart_phy_tx_phase[17]),
        .S(p_23_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[18]),
        .Q(uart_phy_tx_phase[18]),
        .S(p_23_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[19]),
        .Q(uart_phy_tx_phase[19]),
        .S(p_23_in));
  CARRY4 \uart_phy_tx_phase_reg[19]_i_1 
       (.CI(\uart_phy_tx_phase_reg[15]_i_1_n_0 ),
        .CO({\uart_phy_tx_phase_reg[19]_i_1_n_0 ,\uart_phy_tx_phase_reg[19]_i_1_n_1 ,\uart_phy_tx_phase_reg[19]_i_1_n_2 ,\uart_phy_tx_phase_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({uart_phy_tx_phase[19:17],1'b0}),
        .O(uart_phy_tx_phase0[19:16]),
        .S({\uart_phy_tx_phase[19]_i_2_n_0 ,\uart_phy_tx_phase[19]_i_3_n_0 ,\uart_phy_tx_phase[19]_i_4_n_0 ,uart_phy_tx_phase[16]}));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[20]),
        .Q(uart_phy_tx_phase[20]),
        .S(p_23_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[21]),
        .Q(uart_phy_tx_phase[21]),
        .S(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[22]),
        .Q(uart_phy_tx_phase[22]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[23]),
        .Q(uart_phy_tx_phase[23]),
        .R(p_23_in));
  CARRY4 \uart_phy_tx_phase_reg[23]_i_1 
       (.CI(\uart_phy_tx_phase_reg[19]_i_1_n_0 ),
        .CO({\uart_phy_tx_phase_reg[23]_i_1_n_0 ,\uart_phy_tx_phase_reg[23]_i_1_n_1 ,\uart_phy_tx_phase_reg[23]_i_1_n_2 ,\uart_phy_tx_phase_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,uart_phy_tx_phase[21:20]}),
        .O(uart_phy_tx_phase0[23:20]),
        .S({uart_phy_tx_phase[23:22],\uart_phy_tx_phase[23]_i_2_n_0 ,\uart_phy_tx_phase[23]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[24]),
        .Q(uart_phy_tx_phase[24]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[25]),
        .Q(uart_phy_tx_phase[25]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[26]),
        .Q(uart_phy_tx_phase[26]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[27]),
        .Q(uart_phy_tx_phase[27]),
        .R(p_23_in));
  CARRY4 \uart_phy_tx_phase_reg[27]_i_1 
       (.CI(\uart_phy_tx_phase_reg[23]_i_1_n_0 ),
        .CO({\uart_phy_tx_phase_reg[27]_i_1_n_0 ,\uart_phy_tx_phase_reg[27]_i_1_n_1 ,\uart_phy_tx_phase_reg[27]_i_1_n_2 ,\uart_phy_tx_phase_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(uart_phy_tx_phase0[27:24]),
        .S(uart_phy_tx_phase[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[28]),
        .Q(uart_phy_tx_phase[28]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[29]),
        .Q(uart_phy_tx_phase[29]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[30]),
        .Q(uart_phy_tx_phase[30]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[31]),
        .Q(uart_phy_tx_phase[31]),
        .R(p_23_in));
  CARRY4 \uart_phy_tx_phase_reg[31]_i_2 
       (.CI(\uart_phy_tx_phase_reg[27]_i_1_n_0 ),
        .CO({\uart_phy_tx_phase_reg[31]_i_2_n_0 ,\uart_phy_tx_phase_reg[31]_i_2_n_1 ,\uart_phy_tx_phase_reg[31]_i_2_n_2 ,\uart_phy_tx_phase_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(uart_phy_tx_phase0[31:28]),
        .S(uart_phy_tx_phase[31:28]));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[5]),
        .Q(uart_phy_tx_phase[5]),
        .S(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[6]),
        .Q(uart_phy_tx_phase[6]),
        .R(p_23_in));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[7]),
        .Q(uart_phy_tx_phase[7]),
        .R(p_23_in));
  CARRY4 \uart_phy_tx_phase_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\uart_phy_tx_phase_reg[7]_i_1_n_0 ,\uart_phy_tx_phase_reg[7]_i_1_n_1 ,\uart_phy_tx_phase_reg[7]_i_1_n_2 ,\uart_phy_tx_phase_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,uart_phy_tx_phase[5],1'b0}),
        .O({uart_phy_tx_phase0[7:5],\NLW_uart_phy_tx_phase_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({uart_phy_tx_phase[7:6],\uart_phy_tx_phase[7]_i_2_n_0 ,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[8]),
        .Q(uart_phy_tx_phase[8]),
        .R(p_23_in));
  FDSE #(
    .INIT(1'b0)) 
    \uart_phy_tx_phase_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_phase0[9]),
        .Q(uart_phy_tx_phase[9]),
        .S(p_23_in));
  LUT3 #(
    .INIT(8'h40)) 
    uart_phy_tx_tick_i_1
       (.I0(int_rst),
        .I1(rs232phy_rs232phytx_state),
        .I2(uart_phy_tx_phase0__0),
        .O(uart_phy_tx_tick_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    uart_phy_tx_tick_reg
       (.C(clock),
        .CE(1'b1),
        .D(uart_phy_tx_tick_i_1_n_0),
        .Q(uart_phy_tx_tick_reg_0),
        .R(1'b0));
  CARRY4 uart_phy_tx_tick_reg_i_2
       (.CI(\uart_phy_tx_phase_reg[31]_i_2_n_0 ),
        .CO({NLW_uart_phy_tx_tick_reg_i_2_CO_UNCONNECTED[3:1],uart_phy_tx_phase0__0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_uart_phy_tx_tick_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \uart_rx_fifo_consume[0]_i_1 
       (.I0(uart_rx_fifo_consume[0]),
        .O(\uart_rx_fifo_consume[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \uart_rx_fifo_consume[1]_i_1 
       (.I0(uart_rx_fifo_consume[0]),
        .I1(uart_rx_fifo_consume[1]),
        .O(\uart_rx_fifo_consume[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \uart_rx_fifo_consume[2]_i_1 
       (.I0(uart_rx_fifo_consume[0]),
        .I1(uart_rx_fifo_consume[1]),
        .I2(uart_rx_fifo_consume[2]),
        .O(\uart_rx_fifo_consume[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \uart_rx_fifo_consume[3]_i_1 
       (.I0(uart_rx_fifo_consume[2]),
        .I1(uart_rx_fifo_consume[1]),
        .I2(uart_rx_fifo_consume[0]),
        .I3(uart_rx_fifo_consume[3]),
        .O(\uart_rx_fifo_consume[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_consume_reg[0] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(\uart_rx_fifo_consume[0]_i_1_n_0 ),
        .Q(uart_rx_fifo_consume[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_consume_reg[1] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(\uart_rx_fifo_consume[1]_i_1_n_0 ),
        .Q(uart_rx_fifo_consume[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_consume_reg[2] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(\uart_rx_fifo_consume[2]_i_1_n_0 ),
        .Q(uart_rx_fifo_consume[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_consume_reg[3] 
       (.C(clock),
        .CE(uart_rx_fifo_rdport_re),
        .D(\uart_rx_fifo_consume[3]_i_1_n_0 ),
        .Q(uart_rx_fifo_consume[3]),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \uart_rx_fifo_level0[0]_i_1 
       (.I0(uart_rx_fifo_level0_reg[0]),
        .O(\uart_rx_fifo_level0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \uart_rx_fifo_level0[1]_i_1 
       (.I0(uart_rx_fifo_level0_reg[0]),
        .I1(uart_rx_fifo_level0_reg[1]),
        .I2(uart_rx_fifo_wrport_we__0),
        .O(\uart_rx_fifo_level0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \uart_rx_fifo_level0[2]_i_1 
       (.I0(uart_rx_fifo_level0_reg[2]),
        .I1(uart_rx_fifo_level0_reg[1]),
        .I2(uart_rx_fifo_level0_reg[0]),
        .I3(uart_rx_fifo_wrport_we__0),
        .O(\uart_rx_fifo_level0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \uart_rx_fifo_level0[3]_i_1 
       (.I0(uart_rx_fifo_level0_reg[3]),
        .I1(uart_rx_fifo_level0_reg[1]),
        .I2(uart_rx_fifo_level0_reg[0]),
        .I3(uart_rx_fifo_wrport_we__0),
        .I4(uart_rx_fifo_level0_reg[2]),
        .O(\uart_rx_fifo_level0[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h66C6C6C6)) 
    \uart_rx_fifo_level0[4]_i_1 
       (.I0(uart_rx_fifo_syncfifo_readable),
        .I1(uart_rx_fifo_wrport_we__0),
        .I2(uart_rx_fifo_readable),
        .I3(uart_pending_re),
        .I4(\uart_pending_r_reg[1]_0 ),
        .O(\uart_rx_fifo_level0[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \uart_rx_fifo_level0[4]_i_2 
       (.I0(uart_rx_fifo_level0_reg[3]),
        .I1(uart_rx_fifo_level0_reg[2]),
        .I2(uart_rx_fifo_level0_reg[4]),
        .I3(uart_rx_fifo_level0_reg[1]),
        .I4(uart_rx_fifo_level0_reg[0]),
        .I5(uart_rx_fifo_wrport_we__0),
        .O(\uart_rx_fifo_level0[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_level0_reg[0] 
       (.C(clock),
        .CE(\uart_rx_fifo_level0[4]_i_1_n_0 ),
        .D(\uart_rx_fifo_level0[0]_i_1_n_0 ),
        .Q(uart_rx_fifo_level0_reg[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_level0_reg[1] 
       (.C(clock),
        .CE(\uart_rx_fifo_level0[4]_i_1_n_0 ),
        .D(\uart_rx_fifo_level0[1]_i_1_n_0 ),
        .Q(uart_rx_fifo_level0_reg[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_level0_reg[2] 
       (.C(clock),
        .CE(\uart_rx_fifo_level0[4]_i_1_n_0 ),
        .D(\uart_rx_fifo_level0[2]_i_1_n_0 ),
        .Q(uart_rx_fifo_level0_reg[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_level0_reg[3] 
       (.C(clock),
        .CE(\uart_rx_fifo_level0[4]_i_1_n_0 ),
        .D(\uart_rx_fifo_level0[3]_i_1_n_0 ),
        .Q(uart_rx_fifo_level0_reg[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_level0_reg[4] 
       (.C(clock),
        .CE(\uart_rx_fifo_level0[4]_i_1_n_0 ),
        .D(\uart_rx_fifo_level0[4]_i_2_n_0 ),
        .Q(uart_rx_fifo_level0_reg[4]),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \uart_rx_fifo_produce[0]_i_1 
       (.I0(uart_rx_fifo_produce_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \uart_rx_fifo_produce[1]_i_1 
       (.I0(uart_rx_fifo_produce_reg[0]),
        .I1(uart_rx_fifo_produce_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \uart_rx_fifo_produce[2]_i_1 
       (.I0(uart_rx_fifo_produce_reg[0]),
        .I1(uart_rx_fifo_produce_reg[1]),
        .I2(uart_rx_fifo_produce_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \uart_rx_fifo_produce[3]_i_1 
       (.I0(uart_rx_fifo_produce_reg[2]),
        .I1(uart_rx_fifo_produce_reg[1]),
        .I2(uart_rx_fifo_produce_reg[0]),
        .I3(uart_rx_fifo_produce_reg[3]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_produce_reg[0] 
       (.C(clock),
        .CE(uart_rx_fifo_wrport_we__0),
        .D(p_0_in__0[0]),
        .Q(uart_rx_fifo_produce_reg[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_produce_reg[1] 
       (.C(clock),
        .CE(uart_rx_fifo_wrport_we__0),
        .D(p_0_in__0[1]),
        .Q(uart_rx_fifo_produce_reg[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_produce_reg[2] 
       (.C(clock),
        .CE(uart_rx_fifo_wrport_we__0),
        .D(p_0_in__0[2]),
        .Q(uart_rx_fifo_produce_reg[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_rx_fifo_produce_reg[3] 
       (.C(clock),
        .CE(uart_rx_fifo_wrport_we__0),
        .D(p_0_in__0[3]),
        .Q(uart_rx_fifo_produce_reg[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    uart_rx_fifo_readable_reg
       (.C(clock),
        .CE(1'b1),
        .D(uart_rx_fifo_readable_reg_0),
        .Q(uart_rx_fifo_readable),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    uart_rx_pending_reg
       (.C(clock),
        .CE(1'b1),
        .D(uart_rx_pending_reg_0),
        .Q(uart_pending_status_reg[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    uart_rx_trigger_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(uart_rx_fifo_readable),
        .Q(uart_rx_trigger_d),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \uart_tx_fifo_consume[0]_i_1 
       (.I0(uart_tx_fifo_consume[0]),
        .O(\uart_tx_fifo_consume[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \uart_tx_fifo_consume[1]_i_1 
       (.I0(uart_tx_fifo_level0_reg[2]),
        .I1(uart_tx_fifo_level0_reg[3]),
        .I2(uart_tx_fifo_level0_reg[4]),
        .I3(uart_tx_fifo_level0_reg[1]),
        .I4(uart_tx_fifo_level0_reg[0]),
        .I5(uart_tx_fifo_syncfifo_re),
        .O(\uart_tx_fifo_consume[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \uart_tx_fifo_consume[1]_i_2 
       (.I0(uart_tx_fifo_consume[0]),
        .I1(uart_tx_fifo_consume[1]),
        .O(\uart_tx_fifo_consume[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \uart_tx_fifo_consume[2]_i_1 
       (.I0(uart_tx_fifo_consume[0]),
        .I1(uart_tx_fifo_consume[1]),
        .I2(uart_tx_fifo_consume[2]),
        .O(\uart_tx_fifo_consume[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \uart_tx_fifo_consume[3]_i_1 
       (.I0(uart_tx_fifo_consume[2]),
        .I1(uart_tx_fifo_consume[1]),
        .I2(uart_tx_fifo_consume[0]),
        .I3(uart_tx_fifo_consume[3]),
        .O(\uart_tx_fifo_consume[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_consume_reg[0] 
       (.C(clock),
        .CE(\uart_tx_fifo_consume[1]_i_1_n_0 ),
        .D(\uart_tx_fifo_consume[0]_i_1_n_0 ),
        .Q(uart_tx_fifo_consume[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_consume_reg[1] 
       (.C(clock),
        .CE(\uart_tx_fifo_consume[1]_i_1_n_0 ),
        .D(\uart_tx_fifo_consume[1]_i_2_n_0 ),
        .Q(uart_tx_fifo_consume[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_consume_reg[2] 
       (.C(clock),
        .CE(\uart_tx_fifo_consume[1]_i_1_n_0 ),
        .D(\uart_tx_fifo_consume[2]_i_1_n_0 ),
        .Q(uart_tx_fifo_consume[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_consume_reg[3] 
       (.C(clock),
        .CE(\uart_tx_fifo_consume[1]_i_1_n_0 ),
        .D(\uart_tx_fifo_consume[3]_i_1_n_0 ),
        .Q(uart_tx_fifo_consume[3]),
        .R(int_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \uart_tx_fifo_level0[0]_i_1 
       (.I0(uart_tx_fifo_level0_reg[0]),
        .O(\uart_tx_fifo_level0[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_level0_reg[0] 
       (.C(clock),
        .CE(VexRiscv_n_227),
        .D(\uart_tx_fifo_level0[0]_i_1_n_0 ),
        .Q(uart_tx_fifo_level0_reg[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_level0_reg[1] 
       (.C(clock),
        .CE(VexRiscv_n_227),
        .D(VexRiscv_n_232),
        .Q(uart_tx_fifo_level0_reg[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_level0_reg[2] 
       (.C(clock),
        .CE(VexRiscv_n_227),
        .D(VexRiscv_n_231),
        .Q(uart_tx_fifo_level0_reg[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_level0_reg[3] 
       (.C(clock),
        .CE(VexRiscv_n_227),
        .D(VexRiscv_n_230),
        .Q(uart_tx_fifo_level0_reg[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_level0_reg[4] 
       (.C(clock),
        .CE(VexRiscv_n_227),
        .D(VexRiscv_n_229),
        .Q(uart_tx_fifo_level0_reg[4]),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \uart_tx_fifo_produce[0]_i_1 
       (.I0(uart_tx_fifo_produce_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \uart_tx_fifo_produce[1]_i_1 
       (.I0(uart_tx_fifo_produce_reg[0]),
        .I1(uart_tx_fifo_produce_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \uart_tx_fifo_produce[2]_i_1 
       (.I0(uart_tx_fifo_produce_reg[0]),
        .I1(uart_tx_fifo_produce_reg[1]),
        .I2(uart_tx_fifo_produce_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \uart_tx_fifo_produce[3]_i_1 
       (.I0(uart_tx_fifo_produce_reg[2]),
        .I1(uart_tx_fifo_produce_reg[1]),
        .I2(uart_tx_fifo_produce_reg[0]),
        .I3(uart_tx_fifo_produce_reg[3]),
        .O(p_0_in__2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_produce_reg[0] 
       (.C(clock),
        .CE(uart_tx_fifo_wrport_we__0),
        .D(p_0_in__2[0]),
        .Q(uart_tx_fifo_produce_reg[0]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_produce_reg[1] 
       (.C(clock),
        .CE(uart_tx_fifo_wrport_we__0),
        .D(p_0_in__2[1]),
        .Q(uart_tx_fifo_produce_reg[1]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_produce_reg[2] 
       (.C(clock),
        .CE(uart_tx_fifo_wrport_we__0),
        .D(p_0_in__2[2]),
        .Q(uart_tx_fifo_produce_reg[2]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \uart_tx_fifo_produce_reg[3] 
       (.C(clock),
        .CE(uart_tx_fifo_wrport_we__0),
        .D(p_0_in__2[3]),
        .Q(uart_tx_fifo_produce_reg[3]),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    uart_tx_fifo_readable_reg
       (.C(clock),
        .CE(1'b1),
        .D(uart_tx_fifo_readable_reg_0),
        .Q(uart_tx_fifo_readable),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    uart_tx_pending_reg
       (.C(clock),
        .CE(1'b1),
        .D(uart_tx_pending_reg_0),
        .Q(uart_pending_status_reg[0]),
        .R(int_rst));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    uart_tx_trigger_d_i_1
       (.I0(uart_tx_fifo_level0_reg[1]),
        .I1(uart_tx_fifo_level0_reg[2]),
        .I2(uart_tx_fifo_level0_reg[3]),
        .I3(uart_tx_fifo_level0_reg[4]),
        .I4(uart_tx_fifo_level0_reg[0]),
        .O(uart_tx_fifo_syncfifo_writable));
  FDRE #(
    .INIT(1'b0)) 
    uart_tx_trigger_d_reg
       (.C(clock),
        .CE(1'b1),
        .D(uart_tx_fifo_syncfifo_writable),
        .Q(uart_tx_trigger_d),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    uartwishbonebridge_rs232phyrx_state_reg
       (.C(clock),
        .CE(1'b1),
        .D(uartwishbonebridge_rs232phyrx_state_reg_0),
        .Q(uartwishbonebridge_rs232phyrx_state),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    uartwishbonebridge_rs232phytx_state_reg
       (.C(clock),
        .CE(1'b1),
        .D(uartwishbonebridge_rs232phytx_state_reg_0),
        .Q(uartwishbonebridge_rs232phytx_state),
        .R(int_rst));
  LUT5 #(
    .INIT(32'h11100010)) 
    \uartwishbonebridge_state[0]_i_1 
       (.I0(int_rst),
        .I1(dbg_uart_done),
        .I2(uartwishbonebridge_state[0]),
        .I3(uartwishbonebridge_next_state),
        .I4(\uartwishbonebridge_state[0]_i_2_n_0 ),
        .O(\uartwishbonebridge_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF00FDAA0000FD)) 
    \uartwishbonebridge_state[0]_i_2 
       (.I0(uartwishbonebridge_state[1]),
        .I1(uartwishbonebridge_next_state1),
        .I2(uartwishbonebridge_next_state12_out),
        .I3(uartwishbonebridge_state[0]),
        .I4(uartwishbonebridge_state[2]),
        .I5(\uartwishbonebridge_state[2]_i_10_n_0 ),
        .O(\uartwishbonebridge_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \uartwishbonebridge_state[1]_i_1 
       (.I0(int_rst),
        .I1(dbg_uart_done),
        .I2(uartwishbonebridge_state[1]),
        .I3(uartwishbonebridge_next_state),
        .I4(\uartwishbonebridge_state[1]_i_2_n_0 ),
        .O(\uartwishbonebridge_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h0F4A0A4A)) 
    \uartwishbonebridge_state[1]_i_2 
       (.I0(uartwishbonebridge_state[0]),
        .I1(uartwishbonebridge_next_state12_out),
        .I2(uartwishbonebridge_state[1]),
        .I3(uartwishbonebridge_state[2]),
        .I4(\uartwishbonebridge_state[2]_i_10_n_0 ),
        .O(\uartwishbonebridge_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \uartwishbonebridge_state[2]_i_1 
       (.I0(int_rst),
        .I1(dbg_uart_done),
        .I2(uartwishbonebridge_state[2]),
        .I3(uartwishbonebridge_next_state),
        .I4(\uartwishbonebridge_state[2]_i_4_n_0 ),
        .O(\uartwishbonebridge_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7EE79FF9)) 
    \uartwishbonebridge_state[2]_i_10 
       (.I0(dbg_uart_length[6]),
        .I1(\uartwishbonebridge_state[2]_i_15_n_0 ),
        .I2(dbg_uart_length[7]),
        .I3(dbg_uart_words_count[7]),
        .I4(dbg_uart_words_count[6]),
        .I5(\uartwishbonebridge_state[2]_i_16_n_0 ),
        .O(\uartwishbonebridge_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \uartwishbonebridge_state[2]_i_11 
       (.I0(dbg_uart_count_reg[14]),
        .I1(dbg_uart_count_reg[15]),
        .I2(dbg_uart_count_reg[16]),
        .I3(dbg_uart_count_reg[17]),
        .I4(dbg_uart_count_reg[19]),
        .I5(dbg_uart_count_reg[18]),
        .O(\uartwishbonebridge_state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \uartwishbonebridge_state[2]_i_12 
       (.I0(dbg_uart_rx_count_reg[0]),
        .I1(dbg_uart_rx_count_reg[1]),
        .I2(dbg_uart_rx_data),
        .I3(dbg_uart_rx_count_reg[2]),
        .I4(dbg_uart_rx_count_reg[3]),
        .I5(multiregimpl1_regs1),
        .O(dbg_uart_rx_source_valid40_out));
  LUT2 #(
    .INIT(4'h1)) 
    \uartwishbonebridge_state[2]_i_13 
       (.I0(dbg_uart_cmd[6]),
        .I1(dbg_uart_cmd[7]),
        .O(\uartwishbonebridge_state[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \uartwishbonebridge_state[2]_i_14 
       (.I0(dbg_uart_cmd[4]),
        .I1(dbg_uart_cmd[5]),
        .O(\uartwishbonebridge_state[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \uartwishbonebridge_state[2]_i_15 
       (.I0(dbg_uart_length[4]),
        .I1(dbg_uart_length[2]),
        .I2(dbg_uart_length[0]),
        .I3(dbg_uart_length[1]),
        .I4(dbg_uart_length[3]),
        .I5(dbg_uart_length[5]),
        .O(\uartwishbonebridge_state[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEEB)) 
    \uartwishbonebridge_state[2]_i_16 
       (.I0(\uartwishbonebridge_state[2]_i_17_n_0 ),
        .I1(dbg_uart_length[5]),
        .I2(\uartwishbonebridge_state[2]_i_18_n_0 ),
        .I3(dbg_uart_words_count[5]),
        .I4(\uartwishbonebridge_state[2]_i_19_n_0 ),
        .I5(\uartwishbonebridge_state[2]_i_20_n_0 ),
        .O(\uartwishbonebridge_state[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h3C3CBE3C3C3CBEC3)) 
    \uartwishbonebridge_state[2]_i_17 
       (.I0(dbg_uart_words_count[2]),
        .I1(dbg_uart_words_count[4]),
        .I2(dbg_uart_length[4]),
        .I3(dbg_uart_length[2]),
        .I4(\uartwishbonebridge_state[2]_i_21_n_0 ),
        .I5(dbg_uart_length[3]),
        .O(\uartwishbonebridge_state[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \uartwishbonebridge_state[2]_i_18 
       (.I0(dbg_uart_length[3]),
        .I1(dbg_uart_length[1]),
        .I2(dbg_uart_length[0]),
        .I3(dbg_uart_length[2]),
        .I4(dbg_uart_length[4]),
        .O(\uartwishbonebridge_state[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h0808FC08)) 
    \uartwishbonebridge_state[2]_i_19 
       (.I0(dbg_uart_words_count[1]),
        .I1(dbg_uart_length[0]),
        .I2(dbg_uart_length[1]),
        .I3(dbg_uart_length[2]),
        .I4(dbg_uart_words_count[2]),
        .O(\uartwishbonebridge_state[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \uartwishbonebridge_state[2]_i_2 
       (.I0(dbg_uart_count_reg[1]),
        .I1(dbg_uart_count_reg[0]),
        .I2(dbg_uart_count_reg[3]),
        .I3(dbg_uart_count_reg[2]),
        .I4(\uartwishbonebridge_state[2]_i_5_n_0 ),
        .I5(\uartwishbonebridge_state[2]_i_6_n_0 ),
        .O(dbg_uart_done));
  LUT6 #(
    .INIT(64'hFFFFEEEFEFEEFFFF)) 
    \uartwishbonebridge_state[2]_i_20 
       (.I0(\uartwishbonebridge_state[2]_i_22_n_0 ),
        .I1(\uartwishbonebridge_state[2]_i_23_n_0 ),
        .I2(dbg_uart_words_count[1]),
        .I3(dbg_uart_length[1]),
        .I4(dbg_uart_length[0]),
        .I5(dbg_uart_words_count[0]),
        .O(\uartwishbonebridge_state[2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \uartwishbonebridge_state[2]_i_21 
       (.I0(dbg_uart_length[0]),
        .I1(dbg_uart_length[1]),
        .O(\uartwishbonebridge_state[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h666666666666669F)) 
    \uartwishbonebridge_state[2]_i_22 
       (.I0(dbg_uart_words_count[3]),
        .I1(dbg_uart_length[3]),
        .I2(dbg_uart_words_count[2]),
        .I3(dbg_uart_length[1]),
        .I4(dbg_uart_length[0]),
        .I5(dbg_uart_length[2]),
        .O(\uartwishbonebridge_state[2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h2F222020)) 
    \uartwishbonebridge_state[2]_i_23 
       (.I0(dbg_uart_words_count[2]),
        .I1(dbg_uart_length[2]),
        .I2(dbg_uart_length[0]),
        .I3(dbg_uart_words_count[1]),
        .I4(dbg_uart_length[1]),
        .O(\uartwishbonebridge_state[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAEAAAEAAAEA)) 
    \uartwishbonebridge_state[2]_i_3 
       (.I0(\uartwishbonebridge_state[2]_i_7_n_0 ),
        .I1(dbg_uart_wishbone_ack),
        .I2(uartwishbonebridge_state[2]),
        .I3(uartwishbonebridge_state[1]),
        .I4(\dbg_uart_rx_count_reg[3]_0 ),
        .I5(multiregimpl1_regs1),
        .O(uartwishbonebridge_next_state));
  LUT6 #(
    .INIT(64'h0FF2F0000F02F000)) 
    \uartwishbonebridge_state[2]_i_4 
       (.I0(uartwishbonebridge_next_state1),
        .I1(uartwishbonebridge_next_state12_out),
        .I2(uartwishbonebridge_state[2]),
        .I3(uartwishbonebridge_state[0]),
        .I4(uartwishbonebridge_state[1]),
        .I5(\uartwishbonebridge_state[2]_i_10_n_0 ),
        .O(\uartwishbonebridge_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \uartwishbonebridge_state[2]_i_5 
       (.I0(dbg_uart_count_reg[4]),
        .I1(dbg_uart_count_reg[5]),
        .I2(dbg_uart_count_reg[6]),
        .I3(dbg_uart_count_reg[7]),
        .I4(dbg_uart_count_reg[9]),
        .I5(dbg_uart_count_reg[8]),
        .O(\uartwishbonebridge_state[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \uartwishbonebridge_state[2]_i_6 
       (.I0(\uartwishbonebridge_state[2]_i_11_n_0 ),
        .I1(dbg_uart_count_reg[12]),
        .I2(dbg_uart_count_reg[13]),
        .I3(dbg_uart_count_reg[10]),
        .I4(dbg_uart_count_reg[11]),
        .O(\uartwishbonebridge_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0A000A088A000A0)) 
    \uartwishbonebridge_state[2]_i_7 
       (.I0(\dbg_uart_words_count[7]_i_3_n_0 ),
        .I1(dbg_uart_tx_sink_ready10_out),
        .I2(dbg_uart_rx_source_valid40_out),
        .I3(uartwishbonebridge_state[2]),
        .I4(uartwishbonebridge_state[1]),
        .I5(uartwishbonebridge_state[0]),
        .O(\uartwishbonebridge_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002800)) 
    \uartwishbonebridge_state[2]_i_8 
       (.I0(\uartwishbonebridge_state[2]_i_13_n_0 ),
        .I1(dbg_uart_cmd[1]),
        .I2(dbg_uart_cmd[2]),
        .I3(\uartwishbonebridge_state[2]_i_14_n_0 ),
        .I4(dbg_uart_cmd[0]),
        .I5(dbg_uart_cmd[3]),
        .O(uartwishbonebridge_next_state1));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \uartwishbonebridge_state[2]_i_9 
       (.I0(\uartwishbonebridge_state[2]_i_14_n_0 ),
        .I1(dbg_uart_cmd[6]),
        .I2(dbg_uart_cmd[7]),
        .I3(dbg_uart_cmd[0]),
        .I4(dbg_uart_cmd[2]),
        .I5(dbg_uart_cmd[3]),
        .O(uartwishbonebridge_next_state12_out));
  FDRE #(
    .INIT(1'b0)) 
    \uartwishbonebridge_state_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\uartwishbonebridge_state[0]_i_1_n_0 ),
        .Q(uartwishbonebridge_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uartwishbonebridge_state_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\uartwishbonebridge_state[1]_i_1_n_0 ),
        .Q(uartwishbonebridge_state[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \uartwishbonebridge_state_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\uartwishbonebridge_state[2]_i_1_n_0 ),
        .Q(uartwishbonebridge_state[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \user_irq_ena_storage_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_137),
        .Q(\user_irq_ena_storage_reg_n_0_[0] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \user_irq_ena_storage_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_138),
        .Q(\user_irq_ena_storage_reg_n_0_[1] ),
        .R(int_rst));
  FDRE #(
    .INIT(1'b0)) 
    \user_irq_ena_storage_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(VexRiscv_n_139),
        .Q(\user_irq_ena_storage_reg_n_0_[2] ),
        .R(int_rst));
endmodule

(* ORIG_REF_NAME = "mgmt_core_wrapper" *) 
module design_1_caravel_0_0_mgmt_core_wrapper
   (\FSM_onehot_grant_reg[2] ,
    \FSM_onehot_grant_reg[2]_0 ,
    \FSM_onehot_grant_reg[2]_1 ,
    \dbg_uart_address_reg[19] ,
    mprj_we_o_core,
    p_1_in,
    Q,
    E,
    \la_oe_storage_reg[65] ,
    ready_reg,
    CLK,
    \FSM_onehot_wbbd_state_reg[0] ,
    \FSM_onehot_wbbd_state_reg[3] ,
    \FSM_onehot_wbbd_state_reg[1] ,
    \FSM_onehot_wbbd_state_reg[1]_0 ,
    mgmt_io_oeb_hk,
    spi_cs_n,
    spi_enabled,
    \FSM_onehot_wbbd_state_reg[0]_0 ,
    \FSM_onehot_wbbd_state_reg[3]_0 ,
    \FSM_onehot_wbbd_state_reg[3]_1 ,
    \FSM_onehot_wbbd_state_reg[3]_2 ,
    \FSM_onehot_wbbd_state_reg[3]_3 ,
    \FSM_onehot_wbbd_state_reg[3]_4 ,
    \FSM_onehot_wbbd_state_reg[5] ,
    \FSM_onehot_wbbd_state_reg[1]_1 ,
    mgmt_io_out_hk,
    debug_mode,
    flash_csb,
    debug_oeb,
    mprj_dat_o_core,
    wb_rst_i,
    flash_clk,
    flash_io0_oeb,
    flash_io0_do,
    spi_sck,
    \wbbd_addr[2]_i_5 ,
    mprj_ack_i_core,
    la_input,
    O,
    \count_reg[8] ,
    \count[0]_i_2__0 ,
    \count_reg[12] ,
    \count_reg[16] ,
    \count_reg[20] ,
    \count_reg[24] ,
    \count_reg[28] ,
    \count_reg[31] ,
    caravel_rstn_buf,
    clock,
    wbbd_write_reg,
    \mprj_o[35] ,
    out,
    \wbbd_addr_reg[0] ,
    \wbbd_addr_reg[4] ,
    \wbbd_addr[4]_i_3 ,
    \wbbd_addr[1]_i_3 ,
    \wbbd_addr_reg[3] ,
    \wbbd_addr_reg[0]_0 ,
    \wbbd_addr_reg[2] ,
    \wbbd_addr_reg[2]_0 ,
    \wbbd_addr[1]_i_3_0 ,
    \wbbd_addr_reg[4]_0 ,
    \wbbd_addr_reg[4]_1 ,
    mprj_i,
    \mprj_o[35]_0 ,
    pass_thru_mgmt_delay,
    \mprj_o[0] ,
    flash_io1_di,
    gpio,
    user_irq,
    hk_dat_i,
    \memory_to_writeBack_MEMORY_READ_DATA_reg[31] ,
    hk_ack_i,
    int_rst_reg,
    int_rst_reg_0,
    resetb);
  output \FSM_onehot_grant_reg[2] ;
  output [7:0]\FSM_onehot_grant_reg[2]_0 ;
  output \FSM_onehot_grant_reg[2]_1 ;
  output \dbg_uart_address_reg[19] ;
  output mprj_we_o_core;
  output [31:0]p_1_in;
  output [0:0]Q;
  output [0:0]E;
  output [0:0]\la_oe_storage_reg[65] ;
  output ready_reg;
  output CLK;
  output \FSM_onehot_wbbd_state_reg[0] ;
  output \FSM_onehot_wbbd_state_reg[3] ;
  output [0:0]\FSM_onehot_wbbd_state_reg[1] ;
  output \FSM_onehot_wbbd_state_reg[1]_0 ;
  output [1:0]mgmt_io_oeb_hk;
  output spi_cs_n;
  output spi_enabled;
  output [0:0]\FSM_onehot_wbbd_state_reg[0]_0 ;
  output \FSM_onehot_wbbd_state_reg[3]_0 ;
  output \FSM_onehot_wbbd_state_reg[3]_1 ;
  output \FSM_onehot_wbbd_state_reg[3]_2 ;
  output \FSM_onehot_wbbd_state_reg[3]_3 ;
  output \FSM_onehot_wbbd_state_reg[3]_4 ;
  output \FSM_onehot_wbbd_state_reg[5] ;
  output \FSM_onehot_wbbd_state_reg[1]_1 ;
  output [1:0]mgmt_io_out_hk;
  output debug_mode;
  output flash_csb;
  output debug_oeb;
  output [31:0]mprj_dat_o_core;
  output wb_rst_i;
  output flash_clk;
  output flash_io0_oeb;
  output flash_io0_do;
  output spi_sck;
  input \wbbd_addr[2]_i_5 ;
  input mprj_ack_i_core;
  input [31:0]la_input;
  input [3:0]O;
  input [3:0]\count_reg[8] ;
  input \count[0]_i_2__0 ;
  input [3:0]\count_reg[12] ;
  input [3:0]\count_reg[16] ;
  input [3:0]\count_reg[20] ;
  input [3:0]\count_reg[24] ;
  input [3:0]\count_reg[28] ;
  input [2:0]\count_reg[31] ;
  input caravel_rstn_buf;
  input clock;
  input [5:0]wbbd_write_reg;
  input [0:0]\mprj_o[35] ;
  input [5:0]out;
  input \wbbd_addr_reg[0] ;
  input \wbbd_addr_reg[4] ;
  input \wbbd_addr[4]_i_3 ;
  input \wbbd_addr[1]_i_3 ;
  input \wbbd_addr_reg[3] ;
  input \wbbd_addr_reg[0]_0 ;
  input \wbbd_addr_reg[2] ;
  input \wbbd_addr_reg[2]_0 ;
  input \wbbd_addr[1]_i_3_0 ;
  input \wbbd_addr_reg[4]_0 ;
  input \wbbd_addr_reg[4]_1 ;
  input [3:0]mprj_i;
  input [1:0]\mprj_o[35]_0 ;
  input pass_thru_mgmt_delay;
  input [0:0]\mprj_o[0] ;
  input flash_io1_di;
  input gpio;
  input [2:0]user_irq;
  input [31:0]hk_dat_i;
  input [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[31] ;
  input hk_ack_i;
  input int_rst_reg;
  input int_rst_reg_0;
  input resetb;

  wire CLK;
  wire [0:0]E;
  wire \FSM_onehot_grant_reg[2] ;
  wire [7:0]\FSM_onehot_grant_reg[2]_0 ;
  wire \FSM_onehot_grant_reg[2]_1 ;
  wire \FSM_onehot_wbbd_state_reg[0] ;
  wire [0:0]\FSM_onehot_wbbd_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_wbbd_state_reg[1] ;
  wire \FSM_onehot_wbbd_state_reg[1]_0 ;
  wire \FSM_onehot_wbbd_state_reg[1]_1 ;
  wire \FSM_onehot_wbbd_state_reg[3] ;
  wire \FSM_onehot_wbbd_state_reg[3]_0 ;
  wire \FSM_onehot_wbbd_state_reg[3]_1 ;
  wire \FSM_onehot_wbbd_state_reg[3]_2 ;
  wire \FSM_onehot_wbbd_state_reg[3]_3 ;
  wire \FSM_onehot_wbbd_state_reg[3]_4 ;
  wire \FSM_onehot_wbbd_state_reg[5] ;
  wire [3:0]O;
  wire [0:0]Q;
  wire caravel_rstn_buf;
  wire clock;
  wire core_n_107;
  wire core_n_108;
  wire core_n_109;
  wire core_n_111;
  wire core_n_112;
  wire core_n_113;
  wire core_n_114;
  wire core_n_115;
  wire core_n_116;
  wire core_n_117;
  wire core_n_124;
  wire core_n_185;
  wire core_n_186;
  wire core_n_187;
  wire core_n_188;
  wire core_n_190;
  wire core_n_225;
  wire core_n_229;
  wire core_n_230;
  wire core_n_231;
  wire core_n_233;
  wire core_n_234;
  wire core_n_237;
  wire core_n_238;
  wire core_n_240;
  wire core_n_34;
  wire core_n_35;
  wire core_n_36;
  wire core_n_41;
  wire core_n_42;
  wire core_n_43;
  wire core_n_46;
  wire core_n_88;
  wire core_n_92;
  wire \count[0]_i_2__0 ;
  wire [3:0]\count_reg[12] ;
  wire [3:0]\count_reg[16] ;
  wire [3:0]\count_reg[20] ;
  wire [3:0]\count_reg[24] ;
  wire [3:0]\count_reg[28] ;
  wire [2:0]\count_reg[31] ;
  wire [3:0]\count_reg[8] ;
  wire csrbank16_sel;
  wire csrbank17_sel;
  wire csrbank18_sel;
  wire csrbank5_sel;
  wire \dbg_uart_address_reg[19] ;
  wire dbg_uart_dbg_uart_tx;
  wire dbg_uart_dbg_uart_tx_i_1_n_0;
  wire dbg_uart_rx_rx_d;
  wire dbg_uart_tx_sink_ready10_out;
  wire dbg_uart_tx_tick;
  wire debug_mode;
  wire debug_mode_storage_i_1_n_0;
  wire debug_oeb;
  wire debug_oeb_storage_i_1_n_0;
  wire flash_clk;
  wire flash_csb;
  wire flash_io0_do;
  wire flash_io0_oeb;
  wire flash_io1_di;
  wire gpio;
  wire gpio_ien_storage;
  wire gpio_ien_storage_i_1_n_0;
  wire gpio_mode0_storage_i_1_n_0;
  wire gpio_mode1_storage_i_1_n_0;
  wire gpio_oe_storage;
  wire gpio_oe_storage_i_1_n_0;
  wire gpio_out_storage_i_1_n_0;
  wire gpioin0_enable_storage;
  wire gpioin0_enable_storage_i_1_n_0;
  wire gpioin0_gpioin0_edge_storage;
  wire gpioin0_gpioin0_edge_storage_i_1_n_0;
  wire gpioin0_gpioin0_mode_storage;
  wire gpioin0_gpioin0_mode_storage_i_1_n_0;
  wire gpioin0_gpioin0_pending;
  wire gpioin0_gpioin0_pending_i_1_n_0;
  wire gpioin0_gpioin0_trigger_d;
  wire gpioin0_pending_r;
  wire gpioin0_pending_r_i_1_n_0;
  wire gpioin0_pending_re;
  wire gpioin1_enable_storage;
  wire gpioin1_enable_storage_i_1_n_0;
  wire gpioin1_gpioin1_edge_storage;
  wire gpioin1_gpioin1_edge_storage_i_1_n_0;
  wire gpioin1_gpioin1_mode_storage;
  wire gpioin1_gpioin1_mode_storage_i_1_n_0;
  wire gpioin1_gpioin1_pending;
  wire gpioin1_gpioin1_pending_i_1_n_0;
  wire gpioin1_gpioin1_trigger_d;
  wire gpioin1_pending_r;
  wire gpioin1_pending_r_i_1_n_0;
  wire gpioin1_pending_re;
  wire gpioin2_enable_storage;
  wire gpioin2_enable_storage_i_1_n_0;
  wire gpioin2_gpioin2_edge_storage;
  wire gpioin2_gpioin2_edge_storage_i_1_n_0;
  wire gpioin2_gpioin2_mode_storage;
  wire gpioin2_gpioin2_mode_storage_i_1_n_0;
  wire gpioin2_gpioin2_pending;
  wire gpioin2_gpioin2_pending_i_1_n_0;
  wire gpioin2_gpioin2_trigger_d;
  wire gpioin2_pending_r;
  wire gpioin2_pending_r_i_1_n_0;
  wire gpioin2_pending_re;
  wire gpioin3_enable_storage;
  wire gpioin3_enable_storage_i_1_n_0;
  wire gpioin3_gpioin3_edge_storage;
  wire gpioin3_gpioin3_edge_storage_i_1_n_0;
  wire gpioin3_gpioin3_mode_storage;
  wire gpioin3_gpioin3_mode_storage_i_1_n_0;
  wire gpioin3_gpioin3_pending;
  wire gpioin3_gpioin3_pending_i_1_n_0;
  wire gpioin3_gpioin3_trigger;
  wire gpioin3_gpioin3_trigger_d;
  wire gpioin3_pending_r;
  wire gpioin3_pending_r_i_1_n_0;
  wire gpioin3_pending_re;
  wire gpioin4_enable_storage;
  wire gpioin4_enable_storage_i_1_n_0;
  wire gpioin4_gpioin4_edge_storage;
  wire gpioin4_gpioin4_edge_storage_i_1_n_0;
  wire gpioin4_gpioin4_mode_storage;
  wire gpioin4_gpioin4_mode_storage_i_1_n_0;
  wire gpioin4_gpioin4_pending;
  wire gpioin4_gpioin4_pending_i_1_n_0;
  wire gpioin4_gpioin4_trigger;
  wire gpioin4_gpioin4_trigger_d;
  wire gpioin4_pending_r;
  wire gpioin4_pending_r_i_1_n_0;
  wire gpioin4_pending_re;
  wire gpioin5_enable_storage;
  wire gpioin5_enable_storage_i_1_n_0;
  wire gpioin5_gpioin5_edge_storage;
  wire gpioin5_gpioin5_edge_storage_i_1_n_0;
  wire gpioin5_gpioin5_mode_storage;
  wire gpioin5_gpioin5_mode_storage_i_1_n_0;
  wire gpioin5_gpioin5_pending;
  wire gpioin5_gpioin5_pending_i_1_n_0;
  wire gpioin5_gpioin5_trigger;
  wire gpioin5_gpioin5_trigger_d;
  wire gpioin5_pending_r;
  wire gpioin5_pending_r_i_1_n_0;
  wire gpioin5_pending_re;
  wire hk_ack_i;
  wire [31:0]hk_dat_i;
  wire int_rst;
  wire int_rst_reg;
  wire int_rst_reg_0;
  wire [31:0]la_input;
  wire [0:0]\la_oe_storage_reg[65] ;
  wire litespi_grant;
  wire litespi_grant_i_1_n_0;
  wire [3:0]litespi_state;
  wire [31:0]\memory_to_writeBack_MEMORY_READ_DATA_reg[31] ;
  wire [1:0]mgmt_io_oeb_hk;
  wire [1:0]mgmt_io_out_hk;
  wire mgmtsoc_adr1;
  wire [0:0]mgmtsoc_dat_w;
  wire mgmtsoc_litespimmap_burst_cs;
  wire mgmtsoc_litespimmap_burst_cs_i_1_n_0;
  wire mgmtsoc_litespimmap_burst_cs_litespi_next_value01;
  wire mgmtsoc_litespimmap_cs;
  wire mgmtsoc_master_cs_storage_i_1_n_0;
  wire mgmtsoc_master_tx_fifo_sink_ready;
  wire mgmtsoc_master_tx_fifo_source_valid_i_1_n_0;
  wire mgmtsoc_vexriscv_debug_bus_ack_i_1_n_0;
  wire mgmtsoc_vexriscv_i_cmd_payload_data0;
  wire mgmtsoc_vexriscv_i_cmd_valid;
  wire mgmtsoc_vexriscv_i_cmd_valid_i_1_n_0;
  wire mgmtsoc_vexriscv_transfer_complete;
  wire mgmtsoc_vexriscv_transfer_in_progress;
  wire mgmtsoc_vexriscv_transfer_wait_for_ack_i_1_n_0;
  wire mprj_ack_i_core;
  wire [31:0]mprj_dat_o_core;
  wire [3:0]mprj_i;
  wire [0:0]\mprj_o[0] ;
  wire [0:0]\mprj_o[35] ;
  wire [1:0]\mprj_o[35]_0 ;
  wire mprj_wb_iena_storage_i_1_n_0;
  wire mprj_we_o_core;
  wire multiregimpl0_regs0_i_1_n_0;
  wire multiregimpl0_regs1;
  wire multiregimpl1_regs1;
  wire [5:0]out;
  wire p_0_in33_in;
  wire [31:0]p_1_in;
  wire pass_thru_mgmt_delay;
  wire ready_reg;
  wire resetb;
  wire rs232phy_rs232phyrx_state;
  wire rs232phy_rs232phyrx_state_i_1_n_0;
  wire rs232phy_rs232phytx_state;
  wire rs232phy_rs232phytx_state_i_1_n_0;
  wire spi_cs_n;
  wire spi_enabled;
  wire spi_enabled_storage_i_1_n_0;
  wire spi_master_clk_fall;
  wire spi_mosi_i_1_n_0;
  wire spi_sck;
  wire spi_sdo;
  wire [1:0]spimaster_state;
  wire state;
  wire state_i_1_n_0;
  wire sync_array_muxed;
  wire sys_uart_tx;
  wire sys_uart_tx_i_1_n_0;
  wire uart_enabled_storage;
  wire uart_enabled_storage_i_1_n_0;
  wire uart_pending_re;
  wire [1:0]uart_pending_status_reg;
  wire uart_phy_rx_rx_d;
  wire uart_phy_tx_tick;
  wire uart_rx_fifo_readable;
  wire uart_rx_fifo_readable_i_1_n_0;
  wire uart_rx_fifo_syncfifo_readable;
  wire uart_rx_pending_i_1_n_0;
  wire uart_rx_trigger_d;
  wire uart_tx_fifo_readable;
  wire uart_tx_fifo_readable_i_1_n_0;
  wire uart_tx_fifo_syncfifo_re;
  wire uart_tx_fifo_syncfifo_writable;
  wire uart_tx_pending_i_1_n_0;
  wire uart_tx_trigger_d;
  wire uartwishbonebridge_rs232phyrx_state;
  wire uartwishbonebridge_rs232phyrx_state_i_1_n_0;
  wire uartwishbonebridge_rs232phytx_state;
  wire uartwishbonebridge_rs232phytx_state_i_1_n_0;
  wire [2:0]uartwishbonebridge_state;
  wire [2:0]user_irq;
  wire wb_rst_i;
  wire \wbbd_addr[1]_i_3 ;
  wire \wbbd_addr[1]_i_3_0 ;
  wire \wbbd_addr[2]_i_5 ;
  wire \wbbd_addr[4]_i_3 ;
  wire \wbbd_addr_reg[0] ;
  wire \wbbd_addr_reg[0]_0 ;
  wire \wbbd_addr_reg[2] ;
  wire \wbbd_addr_reg[2]_0 ;
  wire \wbbd_addr_reg[3] ;
  wire \wbbd_addr_reg[4] ;
  wire \wbbd_addr_reg[4]_0 ;
  wire \wbbd_addr_reg[4]_1 ;
  wire [5:0]wbbd_write_reg;

  design_1_caravel_0_0_mgmt_core core
       (.CLK(CLK),
        .D(\FSM_onehot_grant_reg[2]_0 [5:0]),
        .E(mgmtsoc_master_tx_fifo_sink_ready),
        .\FSM_onehot_grant_reg[2]_0 (\FSM_onehot_grant_reg[2] ),
        .\FSM_onehot_grant_reg[2]_1 (\FSM_onehot_grant_reg[2]_0 [6]),
        .\FSM_onehot_grant_reg[2]_10 (core_n_225),
        .\FSM_onehot_grant_reg[2]_11 (core_n_229),
        .\FSM_onehot_grant_reg[2]_12 (core_n_230),
        .\FSM_onehot_grant_reg[2]_13 (core_n_231),
        .\FSM_onehot_grant_reg[2]_14 (core_n_233),
        .\FSM_onehot_grant_reg[2]_2 (\FSM_onehot_grant_reg[2]_1 ),
        .\FSM_onehot_grant_reg[2]_3 (core_n_108),
        .\FSM_onehot_grant_reg[2]_4 (core_n_109),
        .\FSM_onehot_grant_reg[2]_5 (core_n_111),
        .\FSM_onehot_grant_reg[2]_6 (core_n_114),
        .\FSM_onehot_grant_reg[2]_7 (core_n_115),
        .\FSM_onehot_grant_reg[2]_8 (core_n_116),
        .\FSM_onehot_grant_reg[2]_9 (\FSM_onehot_grant_reg[2]_0 [7]),
        .\FSM_onehot_wbbd_state_reg[0] (\FSM_onehot_wbbd_state_reg[0] ),
        .\FSM_onehot_wbbd_state_reg[0]_0 (\FSM_onehot_wbbd_state_reg[0]_0 ),
        .\FSM_onehot_wbbd_state_reg[1] (\FSM_onehot_wbbd_state_reg[1] ),
        .\FSM_onehot_wbbd_state_reg[1]_0 (\FSM_onehot_wbbd_state_reg[1]_0 ),
        .\FSM_onehot_wbbd_state_reg[1]_1 (\FSM_onehot_wbbd_state_reg[1]_1 ),
        .\FSM_onehot_wbbd_state_reg[3] (\FSM_onehot_wbbd_state_reg[3] ),
        .\FSM_onehot_wbbd_state_reg[3]_0 (\FSM_onehot_wbbd_state_reg[3]_0 ),
        .\FSM_onehot_wbbd_state_reg[3]_1 (\FSM_onehot_wbbd_state_reg[3]_1 ),
        .\FSM_onehot_wbbd_state_reg[3]_2 (\FSM_onehot_wbbd_state_reg[3]_2 ),
        .\FSM_onehot_wbbd_state_reg[3]_3 (\FSM_onehot_wbbd_state_reg[3]_3 ),
        .\FSM_onehot_wbbd_state_reg[3]_4 (\FSM_onehot_wbbd_state_reg[3]_4 ),
        .\FSM_onehot_wbbd_state_reg[5] (\FSM_onehot_wbbd_state_reg[5] ),
        .\FSM_sequential_switch_Fetcher_l362_reg[1] (core_n_185),
        .O(O),
        .O664(spi_master_clk_fall),
        .Q(litespi_state),
        .caravel_rstn_buf(caravel_rstn_buf),
        .clock(clock),
        .\count[0]_i_2__0 (\count[0]_i_2__0 ),
        .\count_reg[12]_0 (\count_reg[12] ),
        .\count_reg[16]_0 (\count_reg[16] ),
        .\count_reg[20] (\count_reg[20] ),
        .\count_reg[24] (\count_reg[24] ),
        .\count_reg[28] (\count_reg[28] ),
        .\count_reg[31] (\count_reg[31] ),
        .\count_reg[8]_0 (\count_reg[8] ),
        .csrbank16_sel(csrbank16_sel),
        .csrbank17_sel(csrbank17_sel),
        .csrbank18_sel(csrbank18_sel),
        .csrbank5_sel(csrbank5_sel),
        .\dbg_uart_address_reg[10]_0 (core_n_186),
        .\dbg_uart_address_reg[19]_0 (\dbg_uart_address_reg[19] ),
        .\dbg_uart_address_reg[2]_0 (core_n_92),
        .\dbg_uart_address_reg[2]_1 (core_n_112),
        .\dbg_uart_data_reg[0]_0 (mgmtsoc_dat_w),
        .dbg_uart_dbg_uart_tx(dbg_uart_dbg_uart_tx),
        .dbg_uart_dbg_uart_tx_reg_0(dbg_uart_dbg_uart_tx_i_1_n_0),
        .\dbg_uart_rx_count_reg[3]_0 (core_n_124),
        .dbg_uart_rx_rx_d(dbg_uart_rx_rx_d),
        .\dbg_uart_tx_data_reg[0]_0 (core_n_190),
        .dbg_uart_tx_sink_ready10_out(dbg_uart_tx_sink_ready10_out),
        .dbg_uart_tx_tick_reg_0(dbg_uart_tx_tick),
        .debug_mode_storage_reg_0(debug_mode),
        .debug_mode_storage_reg_1(debug_mode_storage_i_1_n_0),
        .debug_oeb_storage_reg_0(debug_oeb),
        .debug_oeb_storage_reg_1(debug_oeb_storage_i_1_n_0),
        .flash_clk(flash_clk),
        .flash_csb(flash_csb),
        .flash_io0_do(flash_io0_do),
        .flash_io0_oeb(flash_io0_oeb),
        .flash_io1_di(flash_io1_di),
        .gpio(gpio),
        .gpio_ien_storage(gpio_ien_storage),
        .gpio_ien_storage_reg_0(gpio_ien_storage_i_1_n_0),
        .gpio_mode0_storage_reg_0(core_n_42),
        .gpio_mode0_storage_reg_1(gpio_mode0_storage_i_1_n_0),
        .gpio_mode1_storage_reg_0(core_n_41),
        .gpio_mode1_storage_reg_1(gpio_mode1_storage_i_1_n_0),
        .gpio_oe_storage(gpio_oe_storage),
        .gpio_oe_storage_reg_0(gpio_oe_storage_i_1_n_0),
        .gpio_out_storage_reg_0(core_n_43),
        .gpio_out_storage_reg_1(gpio_out_storage_i_1_n_0),
        .gpioin0_enable_storage(gpioin0_enable_storage),
        .gpioin0_enable_storage_reg_0(gpioin0_enable_storage_i_1_n_0),
        .gpioin0_gpioin0_edge_storage(gpioin0_gpioin0_edge_storage),
        .gpioin0_gpioin0_edge_storage_reg_0(gpioin0_gpioin0_edge_storage_i_1_n_0),
        .gpioin0_gpioin0_mode_storage(gpioin0_gpioin0_mode_storage),
        .gpioin0_gpioin0_mode_storage_reg_0(gpioin0_gpioin0_mode_storage_i_1_n_0),
        .gpioin0_gpioin0_pending(gpioin0_gpioin0_pending),
        .gpioin0_gpioin0_pending_reg_0(gpioin0_gpioin0_pending_i_1_n_0),
        .gpioin0_gpioin0_trigger_d(gpioin0_gpioin0_trigger_d),
        .gpioin0_pending_r(gpioin0_pending_r),
        .gpioin0_pending_r_reg_0(gpioin0_pending_r_i_1_n_0),
        .gpioin0_pending_re(gpioin0_pending_re),
        .gpioin1_enable_storage(gpioin1_enable_storage),
        .gpioin1_enable_storage_reg_0(gpioin1_enable_storage_i_1_n_0),
        .gpioin1_gpioin1_edge_storage(gpioin1_gpioin1_edge_storage),
        .gpioin1_gpioin1_edge_storage_reg_0(gpioin1_gpioin1_edge_storage_i_1_n_0),
        .gpioin1_gpioin1_mode_storage(gpioin1_gpioin1_mode_storage),
        .gpioin1_gpioin1_mode_storage_reg_0(gpioin1_gpioin1_mode_storage_i_1_n_0),
        .gpioin1_gpioin1_pending(gpioin1_gpioin1_pending),
        .gpioin1_gpioin1_pending_reg_0(gpioin1_gpioin1_pending_i_1_n_0),
        .gpioin1_gpioin1_trigger_d(gpioin1_gpioin1_trigger_d),
        .gpioin1_pending_r(gpioin1_pending_r),
        .gpioin1_pending_r_reg_0(gpioin1_pending_r_i_1_n_0),
        .gpioin1_pending_re(gpioin1_pending_re),
        .gpioin2_enable_storage(gpioin2_enable_storage),
        .gpioin2_enable_storage_reg_0(gpioin2_enable_storage_i_1_n_0),
        .gpioin2_gpioin2_edge_storage(gpioin2_gpioin2_edge_storage),
        .gpioin2_gpioin2_edge_storage_reg_0(gpioin2_gpioin2_edge_storage_i_1_n_0),
        .gpioin2_gpioin2_mode_storage(gpioin2_gpioin2_mode_storage),
        .gpioin2_gpioin2_mode_storage_reg_0(gpioin2_gpioin2_mode_storage_i_1_n_0),
        .gpioin2_gpioin2_pending(gpioin2_gpioin2_pending),
        .gpioin2_gpioin2_pending_reg_0(gpioin2_gpioin2_pending_i_1_n_0),
        .gpioin2_gpioin2_trigger_d(gpioin2_gpioin2_trigger_d),
        .gpioin2_pending_r(gpioin2_pending_r),
        .gpioin2_pending_r_reg_0(gpioin2_pending_r_i_1_n_0),
        .gpioin2_pending_re(gpioin2_pending_re),
        .gpioin3_enable_storage(gpioin3_enable_storage),
        .gpioin3_enable_storage_reg_0(gpioin3_enable_storage_i_1_n_0),
        .gpioin3_gpioin3_edge_storage(gpioin3_gpioin3_edge_storage),
        .gpioin3_gpioin3_edge_storage_reg_0(gpioin3_gpioin3_edge_storage_i_1_n_0),
        .gpioin3_gpioin3_mode_storage(gpioin3_gpioin3_mode_storage),
        .gpioin3_gpioin3_mode_storage_reg_0(gpioin3_gpioin3_mode_storage_i_1_n_0),
        .gpioin3_gpioin3_pending(gpioin3_gpioin3_pending),
        .gpioin3_gpioin3_pending_reg_0(gpioin3_gpioin3_pending_i_1_n_0),
        .gpioin3_gpioin3_trigger(gpioin3_gpioin3_trigger),
        .gpioin3_gpioin3_trigger_d(gpioin3_gpioin3_trigger_d),
        .gpioin3_pending_r(gpioin3_pending_r),
        .gpioin3_pending_r_reg_0(gpioin3_pending_r_i_1_n_0),
        .gpioin3_pending_re(gpioin3_pending_re),
        .gpioin4_enable_storage(gpioin4_enable_storage),
        .gpioin4_enable_storage_reg_0(gpioin4_enable_storage_i_1_n_0),
        .gpioin4_gpioin4_edge_storage(gpioin4_gpioin4_edge_storage),
        .gpioin4_gpioin4_edge_storage_reg_0(gpioin4_gpioin4_edge_storage_i_1_n_0),
        .gpioin4_gpioin4_mode_storage(gpioin4_gpioin4_mode_storage),
        .gpioin4_gpioin4_mode_storage_reg_0(gpioin4_gpioin4_mode_storage_i_1_n_0),
        .gpioin4_gpioin4_pending(gpioin4_gpioin4_pending),
        .gpioin4_gpioin4_pending_reg_0(gpioin4_gpioin4_pending_i_1_n_0),
        .gpioin4_gpioin4_trigger(gpioin4_gpioin4_trigger),
        .gpioin4_gpioin4_trigger_d(gpioin4_gpioin4_trigger_d),
        .gpioin4_pending_r(gpioin4_pending_r),
        .gpioin4_pending_r_reg_0(gpioin4_pending_r_i_1_n_0),
        .gpioin4_pending_re(gpioin4_pending_re),
        .gpioin5_enable_storage(gpioin5_enable_storage),
        .gpioin5_enable_storage_reg_0(gpioin5_enable_storage_i_1_n_0),
        .gpioin5_gpioin5_edge_storage(gpioin5_gpioin5_edge_storage),
        .gpioin5_gpioin5_edge_storage_reg_0(gpioin5_gpioin5_edge_storage_i_1_n_0),
        .gpioin5_gpioin5_mode_storage(gpioin5_gpioin5_mode_storage),
        .gpioin5_gpioin5_mode_storage_reg_0(gpioin5_gpioin5_mode_storage_i_1_n_0),
        .gpioin5_gpioin5_pending(gpioin5_gpioin5_pending),
        .gpioin5_gpioin5_pending_reg_0(gpioin5_gpioin5_pending_i_1_n_0),
        .gpioin5_gpioin5_trigger(gpioin5_gpioin5_trigger),
        .gpioin5_gpioin5_trigger_d(gpioin5_gpioin5_trigger_d),
        .gpioin5_pending_r(gpioin5_pending_r),
        .gpioin5_pending_r_reg_0(gpioin5_pending_r_i_1_n_0),
        .gpioin5_pending_re(gpioin5_pending_re),
        .hk_ack_i(hk_ack_i),
        .hk_dat_i(hk_dat_i),
        .int_rst(int_rst),
        .la_input(la_input),
        .\la_oe_storage_reg[65]_0 (\la_oe_storage_reg[65] ),
        .\la_out_storage_reg[65]_0 (Q),
        .litespi_grant(litespi_grant),
        .litespi_grant_reg_0(litespi_grant_i_1_n_0),
        .\memory_to_writeBack_MEMORY_READ_DATA_reg[31] (\memory_to_writeBack_MEMORY_READ_DATA_reg[31] ),
        .mgmt_io_oeb_hk(mgmt_io_oeb_hk),
        .mgmt_io_out_hk(mgmt_io_out_hk),
        .mgmtsoc_adr1(mgmtsoc_adr1),
        .mgmtsoc_litespimmap_burst_cs(mgmtsoc_litespimmap_burst_cs),
        .mgmtsoc_litespimmap_burst_cs_reg_0(mgmtsoc_litespimmap_burst_cs_i_1_n_0),
        .\mgmtsoc_litespimmap_count_reg[7]_0 (mgmtsoc_litespimmap_burst_cs_litespi_next_value01),
        .mgmtsoc_litespimmap_cs(mgmtsoc_litespimmap_cs),
        .mgmtsoc_master_cs_storage_reg_0(mgmtsoc_master_cs_storage_i_1_n_0),
        .mgmtsoc_master_tx_fifo_source_valid_reg_0(core_n_36),
        .mgmtsoc_master_tx_fifo_source_valid_reg_1(mgmtsoc_master_tx_fifo_source_valid_i_1_n_0),
        .mgmtsoc_vexriscv_debug_bus_ack_reg_0(core_n_35),
        .mgmtsoc_vexriscv_debug_bus_ack_reg_1(mgmtsoc_vexriscv_debug_bus_ack_i_1_n_0),
        .mgmtsoc_vexriscv_i_cmd_payload_data0(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .mgmtsoc_vexriscv_i_cmd_valid(mgmtsoc_vexriscv_i_cmd_valid),
        .mgmtsoc_vexriscv_i_cmd_valid_reg_0(mgmtsoc_vexriscv_i_cmd_valid_i_1_n_0),
        .mgmtsoc_vexriscv_transfer_complete(mgmtsoc_vexriscv_transfer_complete),
        .mgmtsoc_vexriscv_transfer_in_progress(mgmtsoc_vexriscv_transfer_in_progress),
        .mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0(core_n_34),
        .mgmtsoc_vexriscv_transfer_wait_for_ack_reg_1(core_n_117),
        .mgmtsoc_vexriscv_transfer_wait_for_ack_reg_2(mgmtsoc_vexriscv_transfer_wait_for_ack_i_1_n_0),
        .mprj_ack_i_core(mprj_ack_i_core),
        .mprj_dat_o_core(mprj_dat_o_core),
        .mprj_i(mprj_i),
        .\mprj_o[0] (\mprj_o[0] ),
        .\mprj_o[35] (\mprj_o[35] ),
        .\mprj_o[35]_0 (\mprj_o[35]_0 ),
        .mprj_wb_iena_storage_reg_0(core_n_46),
        .mprj_wb_iena_storage_reg_1(mprj_wb_iena_storage_i_1_n_0),
        .multiregimpl0_regs0_reg_0(multiregimpl0_regs0_i_1_n_0),
        .multiregimpl0_regs1(multiregimpl0_regs1),
        .multiregimpl1_regs1(multiregimpl1_regs1),
        .out(out),
        .p_0_in33_in(p_0_in33_in),
        .p_1_in(p_1_in),
        .pass_thru_mgmt_delay(pass_thru_mgmt_delay),
        .ready_reg(E),
        .ready_reg_0(ready_reg),
        .rs232phy_rs232phyrx_state(rs232phy_rs232phyrx_state),
        .rs232phy_rs232phyrx_state_reg_0(rs232phy_rs232phyrx_state_i_1_n_0),
        .rs232phy_rs232phytx_state(rs232phy_rs232phytx_state),
        .rs232phy_rs232phytx_state_reg_0(core_n_240),
        .rs232phy_rs232phytx_state_reg_1(rs232phy_rs232phytx_state_i_1_n_0),
        .spi_cs_n(spi_cs_n),
        .spi_enabled_storage_reg_0(spi_enabled),
        .spi_enabled_storage_reg_1(spi_enabled_storage_i_1_n_0),
        .spi_mosi_reg_0(spi_mosi_i_1_n_0),
        .spi_sck(spi_sck),
        .spi_sdo(spi_sdo),
        .spimaster_state(spimaster_state),
        .state(state),
        .state_reg_0(core_n_107),
        .state_reg_1(core_n_113),
        .state_reg_2(core_n_234),
        .state_reg_3(state_i_1_n_0),
        .sync_array_muxed(sync_array_muxed),
        .sys_uart_tx(sys_uart_tx),
        .sys_uart_tx_reg_0(sys_uart_tx_i_1_n_0),
        .uart_enabled_storage(uart_enabled_storage),
        .uart_enabled_storage_reg_0(uart_enabled_storage_i_1_n_0),
        .\uart_pending_r_reg[0]_0 (core_n_187),
        .\uart_pending_r_reg[1]_0 (core_n_188),
        .uart_pending_re(uart_pending_re),
        .uart_pending_status_reg(uart_pending_status_reg),
        .\uart_phy_rx_count_reg[3]_0 (core_n_238),
        .uart_phy_rx_rx_d(uart_phy_rx_rx_d),
        .\uart_phy_tx_data_reg[0]_0 (core_n_88),
        .uart_phy_tx_tick_reg_0(uart_phy_tx_tick),
        .uart_rx_fifo_readable(uart_rx_fifo_readable),
        .uart_rx_fifo_readable_reg_0(uart_rx_fifo_readable_i_1_n_0),
        .uart_rx_fifo_syncfifo_readable(uart_rx_fifo_syncfifo_readable),
        .uart_rx_pending_reg_0(uart_rx_pending_i_1_n_0),
        .uart_rx_trigger_d(uart_rx_trigger_d),
        .uart_tx_fifo_readable(uart_tx_fifo_readable),
        .uart_tx_fifo_readable_reg_0(uart_tx_fifo_readable_i_1_n_0),
        .uart_tx_fifo_syncfifo_re(uart_tx_fifo_syncfifo_re),
        .uart_tx_fifo_syncfifo_writable(uart_tx_fifo_syncfifo_writable),
        .uart_tx_pending_reg_0(uart_tx_pending_i_1_n_0),
        .uart_tx_trigger_d(uart_tx_trigger_d),
        .uartwishbonebridge_rs232phyrx_state(uartwishbonebridge_rs232phyrx_state),
        .uartwishbonebridge_rs232phyrx_state_reg_0(uartwishbonebridge_rs232phyrx_state_i_1_n_0),
        .uartwishbonebridge_rs232phytx_state(uartwishbonebridge_rs232phytx_state),
        .uartwishbonebridge_rs232phytx_state_reg_0(uartwishbonebridge_rs232phytx_state_i_1_n_0),
        .uartwishbonebridge_state(uartwishbonebridge_state),
        .\uartwishbonebridge_state_reg[0]_0 (mprj_we_o_core),
        .\uartwishbonebridge_state_reg[2]_0 (core_n_237),
        .user_irq(user_irq),
        .wb_rst_i(wb_rst_i),
        .\wbbd_addr[1]_i_3 (\wbbd_addr[1]_i_3 ),
        .\wbbd_addr[1]_i_3_0 (\wbbd_addr[1]_i_3_0 ),
        .\wbbd_addr[2]_i_5 (\wbbd_addr[2]_i_5 ),
        .\wbbd_addr[4]_i_3 (\wbbd_addr[4]_i_3 ),
        .\wbbd_addr_reg[0] (\wbbd_addr_reg[0] ),
        .\wbbd_addr_reg[0]_0 (\wbbd_addr_reg[0]_0 ),
        .\wbbd_addr_reg[2] (\wbbd_addr_reg[2] ),
        .\wbbd_addr_reg[2]_0 (\wbbd_addr_reg[2]_0 ),
        .\wbbd_addr_reg[3] (\wbbd_addr_reg[3] ),
        .\wbbd_addr_reg[4] (\wbbd_addr_reg[4] ),
        .\wbbd_addr_reg[4]_0 (\wbbd_addr_reg[4]_0 ),
        .\wbbd_addr_reg[4]_1 (\wbbd_addr_reg[4]_1 ),
        .wbbd_write_reg(wbbd_write_reg));
  LUT5 #(
    .INIT(32'hAFCCA0CC)) 
    dbg_uart_dbg_uart_tx_i_1
       (.I0(core_n_190),
        .I1(core_n_237),
        .I2(dbg_uart_tx_tick),
        .I3(uartwishbonebridge_rs232phytx_state),
        .I4(dbg_uart_dbg_uart_tx),
        .O(dbg_uart_dbg_uart_tx_i_1_n_0));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    debug_mode_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_114),
        .I2(core_n_107),
        .I3(core_n_92),
        .I4(debug_mode),
        .O(debug_mode_storage_i_1_n_0));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    debug_oeb_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_108),
        .I2(core_n_234),
        .I3(core_n_92),
        .I4(debug_oeb),
        .O(debug_oeb_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpio_ien_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_111),
        .I2(csrbank5_sel),
        .I3(gpio_ien_storage),
        .O(gpio_ien_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpio_mode0_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_109),
        .I2(csrbank5_sel),
        .I3(core_n_42),
        .O(gpio_mode0_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpio_mode1_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_92),
        .I2(csrbank5_sel),
        .I3(core_n_41),
        .O(gpio_mode1_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpio_oe_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_112),
        .I2(csrbank5_sel),
        .I3(gpio_oe_storage),
        .O(gpio_oe_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpio_out_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_115),
        .I2(csrbank5_sel),
        .I3(core_n_43),
        .O(gpio_out_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin0_enable_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_231),
        .I2(core_n_115),
        .I3(gpioin0_enable_storage),
        .O(gpioin0_enable_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin0_gpioin0_edge_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_231),
        .I2(core_n_111),
        .I3(gpioin0_gpioin0_edge_storage),
        .O(gpioin0_gpioin0_edge_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin0_gpioin0_mode_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_231),
        .I2(core_n_109),
        .I3(gpioin0_gpioin0_mode_storage),
        .O(gpioin0_gpioin0_mode_storage_i_1_n_0));
  LUT6 #(
    .INIT(64'h04FFFFFF04040404)) 
    gpioin0_gpioin0_pending_i_1
       (.I0(gpioin0_gpioin0_trigger_d),
        .I1(gpioin0_gpioin0_edge_storage),
        .I2(gpioin0_gpioin0_mode_storage),
        .I3(gpioin0_pending_re),
        .I4(gpioin0_pending_r),
        .I5(gpioin0_gpioin0_pending),
        .O(gpioin0_gpioin0_pending_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin0_pending_r_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_231),
        .I2(core_n_116),
        .I3(gpioin0_pending_r),
        .O(gpioin0_pending_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin1_enable_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_230),
        .I2(core_n_115),
        .I3(gpioin1_enable_storage),
        .O(gpioin1_enable_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin1_gpioin1_edge_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_230),
        .I2(core_n_111),
        .I3(gpioin1_gpioin1_edge_storage),
        .O(gpioin1_gpioin1_edge_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin1_gpioin1_mode_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_230),
        .I2(core_n_109),
        .I3(gpioin1_gpioin1_mode_storage),
        .O(gpioin1_gpioin1_mode_storage_i_1_n_0));
  LUT6 #(
    .INIT(64'h04FFFFFF04040404)) 
    gpioin1_gpioin1_pending_i_1
       (.I0(gpioin1_gpioin1_trigger_d),
        .I1(gpioin1_gpioin1_edge_storage),
        .I2(gpioin1_gpioin1_mode_storage),
        .I3(gpioin1_pending_re),
        .I4(gpioin1_pending_r),
        .I5(gpioin1_gpioin1_pending),
        .O(gpioin1_gpioin1_pending_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin1_pending_r_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_230),
        .I2(core_n_116),
        .I3(gpioin1_pending_r),
        .O(gpioin1_pending_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin2_enable_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_229),
        .I2(core_n_115),
        .I3(gpioin2_enable_storage),
        .O(gpioin2_enable_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin2_gpioin2_edge_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_229),
        .I2(core_n_111),
        .I3(gpioin2_gpioin2_edge_storage),
        .O(gpioin2_gpioin2_edge_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin2_gpioin2_mode_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_229),
        .I2(core_n_109),
        .I3(gpioin2_gpioin2_mode_storage),
        .O(gpioin2_gpioin2_mode_storage_i_1_n_0));
  LUT6 #(
    .INIT(64'h04FFFFFF04040404)) 
    gpioin2_gpioin2_pending_i_1
       (.I0(gpioin2_gpioin2_trigger_d),
        .I1(gpioin2_gpioin2_edge_storage),
        .I2(gpioin2_gpioin2_mode_storage),
        .I3(gpioin2_pending_re),
        .I4(gpioin2_pending_r),
        .I5(gpioin2_gpioin2_pending),
        .O(gpioin2_gpioin2_pending_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin2_pending_r_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_229),
        .I2(core_n_116),
        .I3(gpioin2_pending_r),
        .O(gpioin2_pending_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin3_enable_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_115),
        .I2(csrbank16_sel),
        .I3(gpioin3_enable_storage),
        .O(gpioin3_enable_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin3_gpioin3_edge_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_111),
        .I2(csrbank16_sel),
        .I3(gpioin3_gpioin3_edge_storage),
        .O(gpioin3_gpioin3_edge_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin3_gpioin3_mode_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_109),
        .I2(csrbank16_sel),
        .I3(gpioin3_gpioin3_mode_storage),
        .O(gpioin3_gpioin3_mode_storage_i_1_n_0));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    gpioin3_gpioin3_pending_i_1
       (.I0(gpioin3_gpioin3_trigger_d),
        .I1(gpioin3_gpioin3_trigger),
        .I2(gpioin3_pending_re),
        .I3(gpioin3_pending_r),
        .I4(gpioin3_gpioin3_pending),
        .O(gpioin3_gpioin3_pending_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin3_pending_r_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_116),
        .I2(csrbank16_sel),
        .I3(gpioin3_pending_r),
        .O(gpioin3_pending_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin4_enable_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_115),
        .I2(csrbank17_sel),
        .I3(gpioin4_enable_storage),
        .O(gpioin4_enable_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin4_gpioin4_edge_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_111),
        .I2(csrbank17_sel),
        .I3(gpioin4_gpioin4_edge_storage),
        .O(gpioin4_gpioin4_edge_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin4_gpioin4_mode_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_109),
        .I2(csrbank17_sel),
        .I3(gpioin4_gpioin4_mode_storage),
        .O(gpioin4_gpioin4_mode_storage_i_1_n_0));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    gpioin4_gpioin4_pending_i_1
       (.I0(gpioin4_gpioin4_trigger_d),
        .I1(gpioin4_gpioin4_trigger),
        .I2(gpioin4_pending_re),
        .I3(gpioin4_pending_r),
        .I4(gpioin4_gpioin4_pending),
        .O(gpioin4_gpioin4_pending_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin4_pending_r_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_116),
        .I2(csrbank17_sel),
        .I3(gpioin4_pending_r),
        .O(gpioin4_pending_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin5_enable_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_115),
        .I2(csrbank18_sel),
        .I3(gpioin5_enable_storage),
        .O(gpioin5_enable_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin5_gpioin5_edge_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_111),
        .I2(csrbank18_sel),
        .I3(gpioin5_gpioin5_edge_storage),
        .O(gpioin5_gpioin5_edge_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin5_gpioin5_mode_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_109),
        .I2(csrbank18_sel),
        .I3(gpioin5_gpioin5_mode_storage),
        .O(gpioin5_gpioin5_mode_storage_i_1_n_0));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    gpioin5_gpioin5_pending_i_1
       (.I0(gpioin5_gpioin5_trigger_d),
        .I1(gpioin5_gpioin5_trigger),
        .I2(gpioin5_pending_re),
        .I3(gpioin5_pending_r),
        .I4(gpioin5_gpioin5_pending),
        .O(gpioin5_gpioin5_pending_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    gpioin5_pending_r_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_116),
        .I2(csrbank18_sel),
        .I3(gpioin5_pending_r),
        .O(gpioin5_pending_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    int_rst_i_1
       (.I0(int_rst_reg),
        .I1(pass_thru_mgmt_delay),
        .I2(int_rst_reg_0),
        .I3(resetb),
        .O(wb_rst_i));
  LUT3 #(
    .INIT(8'hD4)) 
    litespi_grant_i_1
       (.I0(mgmtsoc_litespimmap_cs),
        .I1(litespi_grant),
        .I2(p_0_in33_in),
        .O(litespi_grant_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAABFFFE00003C00)) 
    mgmtsoc_litespimmap_burst_cs_i_1
       (.I0(mgmtsoc_litespimmap_burst_cs_litespi_next_value01),
        .I1(litespi_state[2]),
        .I2(litespi_state[1]),
        .I3(litespi_state[0]),
        .I4(litespi_state[3]),
        .I5(mgmtsoc_litespimmap_burst_cs),
        .O(mgmtsoc_litespimmap_burst_cs_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mgmtsoc_master_cs_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_109),
        .I2(core_n_186),
        .I3(p_0_in33_in),
        .O(mgmtsoc_master_cs_storage_i_1_n_0));
  LUT5 #(
    .INIT(32'h004F0040)) 
    mgmtsoc_master_tx_fifo_source_valid_i_1
       (.I0(core_n_186),
        .I1(core_n_112),
        .I2(mgmtsoc_master_tx_fifo_sink_ready),
        .I3(int_rst),
        .I4(core_n_36),
        .O(mgmtsoc_master_tx_fifo_source_valid_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000000BA8A)) 
    mgmtsoc_vexriscv_debug_bus_ack_i_1
       (.I0(core_n_35),
        .I1(mgmtsoc_vexriscv_transfer_in_progress),
        .I2(core_n_117),
        .I3(mgmtsoc_vexriscv_transfer_complete),
        .I4(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .I5(int_rst),
        .O(mgmtsoc_vexriscv_debug_bus_ack_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    mgmtsoc_vexriscv_i_cmd_valid_i_1
       (.I0(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .I1(core_n_185),
        .I2(mgmtsoc_vexriscv_i_cmd_valid),
        .O(mgmtsoc_vexriscv_i_cmd_valid_i_1_n_0));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mgmtsoc_vexriscv_transfer_wait_for_ack_i_1
       (.I0(mgmtsoc_vexriscv_transfer_complete),
        .I1(mgmtsoc_vexriscv_transfer_in_progress),
        .I2(mgmtsoc_vexriscv_i_cmd_payload_data0),
        .I3(core_n_117),
        .I4(core_n_34),
        .O(mgmtsoc_vexriscv_transfer_wait_for_ack_i_1_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    mprj_wb_iena_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_234),
        .I2(core_n_233),
        .I3(core_n_92),
        .I4(core_n_46),
        .O(mprj_wb_iena_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'h0888)) 
    multiregimpl0_regs0_i_1
       (.I0(mprj_i[2]),
        .I1(uart_enabled_storage),
        .I2(mprj_i[0]),
        .I3(debug_mode),
        .O(multiregimpl0_regs0_i_1_n_0));
  LUT4 #(
    .INIT(16'h04AE)) 
    rs232phy_rs232phyrx_state_i_1
       (.I0(rs232phy_rs232phyrx_state),
        .I1(uart_phy_rx_rx_d),
        .I2(multiregimpl0_regs1),
        .I3(core_n_238),
        .O(rs232phy_rs232phyrx_state_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h74)) 
    rs232phy_rs232phytx_state_i_1
       (.I0(core_n_240),
        .I1(rs232phy_rs232phytx_state),
        .I2(uart_tx_fifo_readable),
        .O(rs232phy_rs232phytx_state_i_1_n_0));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    spi_enabled_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_108),
        .I2(core_n_113),
        .I3(core_n_92),
        .I4(spi_enabled),
        .O(spi_enabled_storage_i_1_n_0));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    spi_mosi_i_1
       (.I0(sync_array_muxed),
        .I1(spimaster_state[1]),
        .I2(spimaster_state[0]),
        .I3(spi_master_clk_fall),
        .I4(spi_sdo),
        .O(spi_mosi_i_1_n_0));
  LUT2 #(
    .INIT(4'h4)) 
    state_i_1
       (.I0(state),
        .I1(mgmtsoc_adr1),
        .O(state_i_1_n_0));
  LUT5 #(
    .INIT(32'hAF33A033)) 
    sys_uart_tx_i_1
       (.I0(core_n_88),
        .I1(uart_tx_fifo_readable),
        .I2(uart_phy_tx_tick),
        .I3(rs232phy_rs232phytx_state),
        .I4(sys_uart_tx),
        .O(sys_uart_tx_i_1_n_0));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    uart_enabled_storage_i_1
       (.I0(mgmtsoc_dat_w),
        .I1(core_n_225),
        .I2(core_n_113),
        .I3(core_n_92),
        .I4(uart_enabled_storage),
        .O(uart_enabled_storage_i_1_n_0));
  LUT4 #(
    .INIT(16'hCEEE)) 
    uart_rx_fifo_readable_i_1
       (.I0(uart_rx_fifo_readable),
        .I1(uart_rx_fifo_syncfifo_readable),
        .I2(core_n_188),
        .I3(uart_pending_re),
        .O(uart_rx_fifo_readable_i_1_n_0));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    uart_rx_pending_i_1
       (.I0(uart_rx_trigger_d),
        .I1(uart_rx_fifo_readable),
        .I2(core_n_188),
        .I3(uart_pending_re),
        .I4(uart_pending_status_reg[1]),
        .O(uart_rx_pending_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    uart_tx_fifo_readable_i_1
       (.I0(core_n_240),
        .I1(uart_tx_fifo_syncfifo_re),
        .I2(uart_tx_fifo_readable),
        .O(uart_tx_fifo_readable_i_1_n_0));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    uart_tx_pending_i_1
       (.I0(uart_tx_trigger_d),
        .I1(uart_tx_fifo_syncfifo_writable),
        .I2(core_n_187),
        .I3(uart_pending_re),
        .I4(uart_pending_status_reg[0]),
        .O(uart_tx_pending_i_1_n_0));
  LUT4 #(
    .INIT(16'h04AE)) 
    uartwishbonebridge_rs232phyrx_state_i_1
       (.I0(uartwishbonebridge_rs232phyrx_state),
        .I1(dbg_uart_rx_rx_d),
        .I2(multiregimpl1_regs1),
        .I3(core_n_124),
        .O(uartwishbonebridge_rs232phyrx_state_i_1_n_0));
  LUT5 #(
    .INIT(32'h44744444)) 
    uartwishbonebridge_rs232phytx_state_i_1
       (.I0(dbg_uart_tx_sink_ready10_out),
        .I1(uartwishbonebridge_rs232phytx_state),
        .I2(uartwishbonebridge_state[2]),
        .I3(uartwishbonebridge_state[0]),
        .I4(uartwishbonebridge_state[1]),
        .O(uartwishbonebridge_rs232phytx_state_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "user_proj_example" *) 
module design_1_caravel_0_0_user_proj_example
   (mprj_ack_i_core,
    O,
    user_io_out,
    \count_reg[8] ,
    \count_reg[12] ,
    \count_reg[16] ,
    \count_reg[20] ,
    \count_reg[24] ,
    \count_reg[28] ,
    \count_reg[31] ,
    ready_reg,
    Q,
    user_io_oeb,
    ready_reg_0,
    CLK,
    mprj_we_o_core,
    p_1_in,
    E);
  output mprj_ack_i_core;
  output [3:0]O;
  output [31:0]user_io_out;
  output [3:0]\count_reg[8] ;
  output [3:0]\count_reg[12] ;
  output [3:0]\count_reg[16] ;
  output [3:0]\count_reg[20] ;
  output [3:0]\count_reg[24] ;
  output [3:0]\count_reg[28] ;
  output [2:0]\count_reg[31] ;
  output ready_reg;
  output [31:0]Q;
  input [0:0]user_io_oeb;
  input ready_reg_0;
  input CLK;
  input mprj_we_o_core;
  input [31:0]p_1_in;
  input [0:0]E;

  wire CLK;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire [3:0]\count_reg[12] ;
  wire [3:0]\count_reg[16] ;
  wire [3:0]\count_reg[20] ;
  wire [3:0]\count_reg[24] ;
  wire [3:0]\count_reg[28] ;
  wire [2:0]\count_reg[31] ;
  wire [3:0]\count_reg[8] ;
  wire mprj_ack_i_core;
  wire mprj_we_o_core;
  wire [31:0]p_1_in;
  wire ready_reg;
  wire ready_reg_0;
  wire [0:0]user_io_oeb;
  wire [31:0]user_io_out;

  design_1_caravel_0_0_counter counter
       (.CLK(CLK),
        .E(E),
        .O(O),
        .Q(Q),
        .\count_reg[12]_0 (\count_reg[12] ),
        .\count_reg[16]_0 (\count_reg[16] ),
        .\count_reg[20]_0 (\count_reg[20] ),
        .\count_reg[24]_0 (\count_reg[24] ),
        .\count_reg[28]_0 (\count_reg[28] ),
        .\count_reg[31]_0 (\count_reg[31] ),
        .\count_reg[8]_0 (\count_reg[8] ),
        .mprj_ack_i_core(mprj_ack_i_core),
        .mprj_we_o_core(mprj_we_o_core),
        .p_1_in(p_1_in),
        .ready_reg_0(ready_reg),
        .ready_reg_1(ready_reg_0),
        .user_io_oeb(user_io_oeb),
        .user_io_out(user_io_out));
endmodule

(* ORIG_REF_NAME = "user_project_wrapper" *) 
module design_1_caravel_0_0_user_project_wrapper
   (mprj_ack_i_core,
    O,
    user_io_out,
    \count_reg[8] ,
    \count_reg[12] ,
    \count_reg[16] ,
    \count_reg[20] ,
    \count_reg[24] ,
    \count_reg[28] ,
    \count_reg[31] ,
    ready_reg,
    Q,
    user_io_oeb,
    ready_reg_0,
    CLK,
    mprj_we_o_core,
    p_1_in,
    E);
  output mprj_ack_i_core;
  output [3:0]O;
  output [31:0]user_io_out;
  output [3:0]\count_reg[8] ;
  output [3:0]\count_reg[12] ;
  output [3:0]\count_reg[16] ;
  output [3:0]\count_reg[20] ;
  output [3:0]\count_reg[24] ;
  output [3:0]\count_reg[28] ;
  output [2:0]\count_reg[31] ;
  output ready_reg;
  output [31:0]Q;
  input [0:0]user_io_oeb;
  input ready_reg_0;
  input CLK;
  input mprj_we_o_core;
  input [31:0]p_1_in;
  input [0:0]E;

  wire CLK;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire [3:0]\count_reg[12] ;
  wire [3:0]\count_reg[16] ;
  wire [3:0]\count_reg[20] ;
  wire [3:0]\count_reg[24] ;
  wire [3:0]\count_reg[28] ;
  wire [2:0]\count_reg[31] ;
  wire [3:0]\count_reg[8] ;
  wire mprj_ack_i_core;
  wire mprj_we_o_core;
  wire [31:0]p_1_in;
  wire ready_reg;
  wire ready_reg_0;
  wire [0:0]user_io_oeb;
  wire [31:0]user_io_out;

  design_1_caravel_0_0_user_proj_example mprj
       (.CLK(CLK),
        .E(E),
        .O(O),
        .Q(Q),
        .\count_reg[12] (\count_reg[12] ),
        .\count_reg[16] (\count_reg[16] ),
        .\count_reg[20] (\count_reg[20] ),
        .\count_reg[24] (\count_reg[24] ),
        .\count_reg[28] (\count_reg[28] ),
        .\count_reg[31] (\count_reg[31] ),
        .\count_reg[8] (\count_reg[8] ),
        .mprj_ack_i_core(mprj_ack_i_core),
        .mprj_we_o_core(mprj_we_o_core),
        .p_1_in(p_1_in),
        .ready_reg(ready_reg),
        .ready_reg_0(ready_reg_0),
        .user_io_oeb(user_io_oeb),
        .user_io_out(user_io_out));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
