Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  4 22:32:13 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                               Path #1                                                                                                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                               6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                              37.536 |              0.606 |
| Logic Delay               | 0.098(17%)          | 10.089(27%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.095(16%)         |
| Net Delay                 | 0.510(83%)          | 27.447(73%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.511(84%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                               0.323 |             -0.533 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                             -30.971 |              5.102 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                           | 0% x 2%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                 479 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_2[249]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                               Path #2                                                                                                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                               6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                              37.361 |              0.395 |
| Logic Delay               | 0.098(17%)          | 9.942(27%)                                                                                                                                                                                                                                                                                                                                                                                                                          | 0.098(25%)         |
| Net Delay                 | 0.510(83%)          | 27.419(73%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.297(75%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                               0.151 |             -0.308 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                             -30.968 |              5.538 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                 457 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                             Path #3                                                                                                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                         37.182 |              0.921 |
| Logic Delay               | 0.098(17%)          | 10.071(28%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.096(11%)         |
| Net Delay                 | 0.510(83%)          | 27.111(72%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.825(89%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                         -0.020 |             -0.128 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                        -30.960 |              5.192 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                      | 0% x 2%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                            486 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                             56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2[253]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                               Path #4                                                                                                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                               6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                              37.120 |              0.801 |
| Logic Delay               | 0.098(17%)          | 10.215(28%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.096(12%)         |
| Net Delay                 | 0.510(83%)          | 26.905(72%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.705(88%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                              -0.073 |             -0.014 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                             -30.951 |              5.426 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                           | 1% x 1%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                 468 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT4 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_2[255]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                             Path #5                                                                                                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                         37.174 |              0.568 |
| Logic Delay               | 0.098(17%)          | 10.219(28%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.097(18%)         |
| Net Delay                 | 0.510(83%)          | 26.955(72%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.471(82%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                         -0.018 |             -0.150 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                        -30.950 |              5.523 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                      | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                            486 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                             56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2[247]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                               Path #6                                                                                                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                               6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                              37.326 |              0.627 |
| Logic Delay               | 0.098(17%)          | 10.087(28%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.093(15%)         |
| Net Delay                 | 0.510(83%)          | 27.239(72%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.534(85%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                               0.154 |             -0.332 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                             -30.930 |              5.282 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                           | 0% x 2%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                 466 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_2[251]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                             Path #7                                                                                                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                         37.154 |              0.437 |
| Logic Delay               | 0.098(17%)          | 10.026(27%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.096(22%)         |
| Net Delay                 | 0.510(83%)          | 27.128(73%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.341(78%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                         -0.017 |             -0.151 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                        -30.929 |              5.653 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                      | 2% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                            478 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                             56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2[243]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                               Path #8                                                                                                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                               6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                              37.292 |              0.444 |
| Logic Delay               | 0.098(17%)          | 9.934(27%)                                                                                                                                                                                                                                                                                                                                                                                                                          | 0.096(22%)         |
| Net Delay                 | 0.510(83%)          | 27.358(73%)                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.348(78%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                               0.147 |             -0.299 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                             -30.903 |              5.498 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                 487 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  82 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                  56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_2[250]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                                  Path #9                                                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                                    6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                                   37.294 |              0.433 |
| Logic Delay               | 0.098(17%)          | 9.999(27%)                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.098(23%)         |
| Net Delay                 | 0.510(83%)          | 27.295(73%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.335(77%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                                    0.158 |             -0.366 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                                  -30.894 |              5.442 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                      472 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_2[246]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                                 Path #10                                                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                                                                                                                                                                                                    6.250 |              6.250 |
| Path Delay                |               0.608 |                                                                                                                                                                                                                                                                                                                                                                                                                                   37.273 |              0.490 |
| Logic Delay               | 0.098(17%)          | 9.933(27%)                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.097(20%)         |
| Net Delay                 | 0.510(83%)          | 27.340(73%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.393(80%)         |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                                    0.146 |             -0.344 |
| Slack                     |               5.542 |                                                                                                                                                                                                                                                                                                                                                                                                                                  -30.885 |              5.407 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%             | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                | 2% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                      482 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       56 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 15 | 16 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 30 | 32 | 34 | 35 | 37 | 39 | 40 | 42 | 44 | 45 | 47 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 65 | 66 | 67 | 68 | 71 | 72 | 73 | 75 | 76 | 77 | 80 | 81 | 82 | 83 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk_user        | 6.250ns     | 744 | 4 | 6 | 6 | 1 |  6 |  4 |  5 |  2 |  9 |  5 |  3 |  8 |  3 |  5 |  5 |  5 |  2 |  1 |  1 |  1 |  9 |  5 |  2 |  9 |  5 |  3 |  2 | 11 |  2 |  6 |  8 |  3 |  5 |  8 |  7 |  2 |  4 |  3 |  2 |  4 |  3 |  1 |  6 |  5 |  5 |  4 | 11 |  1 |  7 |  3 |  1 |  1 |  9 |  3 |  1 |  4 |  7 |  2 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


