ğŸ§® 8-Bit ALU using Verilog
An 8-bit Arithmetic Logic Unit (ALU) designed and simulated using Verilog.
This ALU performs a range of arithmetic and logical operations including addition, subtraction, bitwise AND, OR, XOR, NOT, and comparison.

ğŸš€ Features
8-bit Arithmetic & Logical operations
Supported operations:
* ADD â€“ Addition
* SUB â€“ Subtraction
* AND â€“ Bitwise AND
* OR â€“ Bitwise OR
* XOR â€“ Bitwise XOR
* NOT â€“ Bitwise NOT
Comparison â€“ Equal, Greater, Less
Testbench included for verification
Verified through simulation results

âš™ï¸ Tools Used
Verilog (HDL design)
ModelSim / Vivado / EDA Playground for simulation

ğŸ§  Working Principle
The ALU takes two 8-bit inputs (A and B) and a selection input (sel).
Based on the control signal, it performs the selected arithmetic or logic operation.
The result is produced on the output bus (Result), with appropriate flags if required.

ğŸ“Š Simulation
All operations are verified using the testbench.
The simulation confirms correct functionality for each operation.

ğŸ‘¨â€ğŸ’» Author
Sushobhit Jajoriya
