CLOCK_ENABLE_INPUT_A=NORMAL
CLOCK_ENABLE_OUTPUT_A=NORMAL
INIT_FILE=./sources_ngnp_multicore/src/lr0_0.mif
INTENDED_DEVICE_FAMILY="Stratix II"
NUMWORDS_A=4096
OPERATION_MODE=SINGLE_PORT
OUTDATA_ACLR_A=CLEAR0
OUTDATA_REG_A=CLOCK0
POWER_UP_UNINITIALIZED=FALSE
WIDTHAD_A=12
WIDTH_A=4
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="Stratix II"
aclr0
address_a
clock0
clocken0
q_a
