// Seed: 3401275078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wand id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = -1;
  logic [7:0] id_8;
  assign id_5 = id_8[-1];
  parameter id_9 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd49,
    parameter id_12 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_1,
      id_14,
      id_4,
      id_4,
      id_9,
      id_4,
      id_7
  );
  output supply1 id_13;
  output wire _id_12;
  inout wire id_11;
  input wire _id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_18 = id_2;
  wire  id_19;
  assign id_13 = id_17 | -1;
endmodule
